<stg><name>compute4</name>


<trans_list>

<trans id="2597" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="2" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="37" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:0  %bias_buff_V_offset_r = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %bias_buff_V_offset)

]]></Node>
<StgValue><ssdm name="bias_buff_V_offset_r"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:1  %bias_buff_63_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_63_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_63_V_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:2  %bias_buff_62_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_62_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_62_V_read_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:3  %bias_buff_61_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_61_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_61_V_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:4  %bias_buff_60_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_60_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_60_V_read_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:5  %bias_buff_59_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_59_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_59_V_read_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:6  %bias_buff_58_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_58_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_58_V_read_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:7  %bias_buff_57_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_57_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_57_V_read_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:8  %bias_buff_56_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_56_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_56_V_read_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:9  %bias_buff_55_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_55_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_55_V_read_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:10  %bias_buff_54_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_54_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_54_V_read_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:11  %bias_buff_53_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_53_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_53_V_read_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:12  %bias_buff_52_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_52_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_52_V_read_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:13  %bias_buff_51_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_51_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_51_V_read_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:14  %bias_buff_50_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_50_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_50_V_read_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:15  %bias_buff_49_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_49_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_49_V_read_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:16  %bias_buff_48_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_48_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_48_V_read_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:17  %bias_buff_47_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_47_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_47_V_read_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:18  %bias_buff_46_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_46_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_46_V_read_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:19  %bias_buff_45_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_45_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_45_V_read_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:20  %bias_buff_44_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_44_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_44_V_read_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:21  %bias_buff_43_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_43_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_43_V_read_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:22  %bias_buff_42_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_42_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_42_V_read_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:23  %bias_buff_41_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_41_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_41_V_read_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:24  %bias_buff_40_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_40_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_40_V_read_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:25  %bias_buff_39_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_39_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_39_V_read_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:26  %bias_buff_38_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_38_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_38_V_read_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:27  %bias_buff_37_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_37_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_37_V_read_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:28  %bias_buff_36_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_36_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_36_V_read_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:29  %bias_buff_35_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_35_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_35_V_read_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:30  %bias_buff_34_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_34_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_34_V_read_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:31  %bias_buff_33_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_33_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_33_V_read_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:32  %bias_buff_32_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_32_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_32_V_read_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:33  %bias_buff_31_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_31_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_31_V_read_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:34  %bias_buff_30_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_30_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_30_V_read_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:35  %bias_buff_29_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_29_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_29_V_read_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:36  %bias_buff_28_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_28_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_28_V_read_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:37  %bias_buff_27_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_27_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_27_V_read_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:38  %bias_buff_26_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_26_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_26_V_read_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:39  %bias_buff_25_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_25_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_25_V_read_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:40  %bias_buff_24_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_24_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_24_V_read_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:41  %bias_buff_23_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_23_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_23_V_read_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:42  %bias_buff_22_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_22_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_22_V_read_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:43  %bias_buff_21_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_21_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_21_V_read_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:44  %bias_buff_20_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_20_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_20_V_read_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:45  %bias_buff_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_19_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_19_V_read_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:46  %bias_buff_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_18_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_18_V_read_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:47  %bias_buff_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_17_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_17_V_read_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:48  %bias_buff_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_16_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_16_V_read_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:49  %bias_buff_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_15_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_15_V_read_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:50  %bias_buff_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_14_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_14_V_read_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:51  %bias_buff_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_13_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_13_V_read_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:52  %bias_buff_12_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_12_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_12_V_read_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:53  %bias_buff_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_11_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_11_V_read_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:54  %bias_buff_10_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_10_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_10_V_read_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:55  %bias_buff_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_9_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_9_V_read_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:56  %bias_buff_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_8_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_8_V_read_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:57  %bias_buff_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_7_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_7_V_read_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:58  %bias_buff_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_6_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_6_V_read_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:59  %bias_buff_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_5_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_5_V_read_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:60  %bias_buff_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_4_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_4_V_read_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:61  %bias_buff_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_3_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_3_V_read_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:62  %bias_buff_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_2_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_2_V_read_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:63  %bias_buff_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_1_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_1_V_read_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:64  %bias_buff_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_0_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_0_V_read_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="7">
<![CDATA[
codeRepl:65  %trunc_ln203 = trunc i7 %bias_buff_V_offset_r to i6

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:66  %add_ln203 = add i6 1, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:67  %add_ln203_1 = add i6 2, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:68  %add_ln203_2 = add i6 3, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:69  %add_ln203_3 = add i6 4, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:70  %add_ln203_4 = add i6 5, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:71  %add_ln203_5 = add i6 6, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:72  %add_ln203_6 = add i6 7, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:73  %add_ln203_7 = add i6 8, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:74  %add_ln203_8 = add i6 9, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:75  %add_ln203_9 = add i6 10, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:76  %add_ln203_10 = add i6 11, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:77  %add_ln203_11 = add i6 12, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:78  %add_ln203_12 = add i6 13, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:79  %add_ln203_13 = add i6 14, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:80  %add_ln203_14 = add i6 15, %trunc_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_14"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:81  br label %.preheader245

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader245:0  %indvar_flatten114 = phi i16 [ 0, %codeRepl ], [ %add_ln95, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten114"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader245:1  %kx_0 = phi i3 [ 0, %codeRepl ], [ %select_ln95_1, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="kx_0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader245:2  %indvar_flatten76 = phi i13 [ 0, %codeRepl ], [ %select_ln96_4, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten76"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader245:3  %ky_0 = phi i3 [ 0, %codeRepl ], [ %select_ln96_1, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="ky_0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader245:4  %indvar_flatten = phi i10 [ 0, %codeRepl ], [ %select_ln97_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader245:5  %i_0 = phi i5 [ 0, %codeRepl ], [ %select_ln97_2, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader245:6  %j_0 = phi i5 [ 0, %codeRepl ], [ %j, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="3">
<![CDATA[
.preheader245:7  %zext_ln95 = zext i3 %kx_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader245:8  %or_ln102 = or i3 %ky_0, %kx_0

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader245:9  %icmp_ln102 = icmp eq i3 %or_ln102, 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader245:10  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader245:11  %add_ln106 = add i6 %zext_ln95, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader245:12  %icmp_ln95 = icmp eq i16 %indvar_flatten114, -27120

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader245:13  %add_ln95 = add i16 %indvar_flatten114, 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader245:14  br i1 %icmp_ln95, label %.new, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:0  %kx = add i3 1, %kx_0

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:2  %icmp_ln96 = icmp eq i13 %indvar_flatten76, -2704

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:3  %select_ln95 = select i1 %icmp_ln96, i3 0, i3 %ky_0

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:4  %select_ln95_1 = select i1 %icmp_ln96, i3 %kx, i3 %kx_0

]]></Node>
<StgValue><ssdm name="select_ln95_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="3">
<![CDATA[
hls_label_1:5  %zext_ln95_1 = zext i3 %select_ln95_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="3">
<![CDATA[
hls_label_1:6  %zext_ln1117 = zext i3 %select_ln95_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:7  %tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:8  %zext_ln1117_1 = zext i6 %tmp_112 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:9  %sub_ln1117 = sub i7 %zext_ln1117_1, %zext_ln1117

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="7">
<![CDATA[
hls_label_1:14  %sext_ln1117_4 = sext i7 %sub_ln1117 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:72  %icmp_ln102_1 = icmp eq i3 %kx, 0

]]></Node>
<StgValue><ssdm name="icmp_ln102_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:73  %select_ln95_2 = select i1 %icmp_ln96, i1 %icmp_ln102_1, i1 %icmp_ln102

]]></Node>
<StgValue><ssdm name="select_ln95_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="3">
<![CDATA[
hls_label_1:74  %zext_ln95_2 = zext i3 %kx to i6

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1:75  %select_ln95_3 = select i1 %icmp_ln96, i6 %zext_ln95_2, i6 %add_ln106

]]></Node>
<StgValue><ssdm name="select_ln95_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:76  %xor_ln95 = xor i1 %icmp_ln96, true

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:77  %icmp_ln98 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:78  %and_ln95 = and i1 %icmp_ln98, %xor_ln95

]]></Node>
<StgValue><ssdm name="and_ln95"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:79  %icmp_ln97 = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:80  %and_ln95_1 = and i1 %icmp_ln97, %xor_ln95

]]></Node>
<StgValue><ssdm name="and_ln95_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:81  %ky = add i3 1, %select_ln95

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:82  %or_ln96 = or i1 %and_ln95_1, %icmp_ln96

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:83  %select_ln96 = select i1 %or_ln96, i5 0, i5 %i_0

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:84  %select_ln96_1 = select i1 %and_ln95_1, i3 %ky, i3 %select_ln95

]]></Node>
<StgValue><ssdm name="select_ln96_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="3">
<![CDATA[
hls_label_1:90  %zext_ln96_5 = zext i3 %select_ln96_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:93  %add_ln1117_42 = add i8 %zext_ln96_5, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_42"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="8">
<![CDATA[
hls_label_1:94  %sext_ln1117_5 = sext i8 %add_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:95  %wt_buff_V_addr = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:248  %or_ln102_1 = or i3 %ky, %select_ln95_1

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:249  %icmp_ln102_2 = icmp eq i3 %or_ln102_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln102_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:250  %select_ln96_2 = select i1 %and_ln95_1, i1 %icmp_ln102_2, i1 %select_ln95_2

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1:251  %select_ln96_3 = select i1 %and_ln95_1, i6 %zext_ln95_1, i6 %select_ln95_3

]]></Node>
<StgValue><ssdm name="select_ln96_3"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:252  %xor_ln96 = xor i1 %icmp_ln97, true

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:253  %or_ln96_1 = or i1 %icmp_ln96, %xor_ln96

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:254  %and_ln96 = and i1 %and_ln95, %or_ln96_1

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:255  %i = add i5 1, %select_ln96

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:256  %or_ln97 = or i1 %and_ln96, %and_ln95_1

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:257  %or_ln97_1 = or i1 %or_ln97, %icmp_ln96

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:258  %select_ln97 = select i1 %or_ln97_1, i5 0, i5 %j_0

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_1:259  %shl_ln106_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln106_mid1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:260  %add_ln106_2 = add i6 %zext_ln95_1, %shl_ln106_mid1

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1:261  %select_ln97_1 = select i1 %and_ln96, i6 %add_ln106_2, i6 %select_ln96_3

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:264  %select_ln97_2 = select i1 %and_ln96, i5 %i, i5 %select_ln96

]]></Node>
<StgValue><ssdm name="select_ln97_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:348  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %trunc_ln203)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:352  %wt_buff_V_load = load i16* %wt_buff_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:481  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:608  %tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:735  %tmp_21 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_2)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:862  %tmp_28 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_3)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:989  %tmp_35 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_4)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1116  %tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_5)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1243  %tmp_49 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_6)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1370  %tmp_56 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_7)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1497  %tmp_63 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_8)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1624  %tmp_70 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_9)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1751  %tmp_77 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_10)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:1878  %tmp_84 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_11)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:2005  %tmp_91 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_12)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:2132  %tmp_98 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_13)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
hls_label_1:2259  %tmp_105 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_14)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:2388  %add_ln97_1 = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1:2389  %select_ln97_3 = select i1 %or_ln96, i10 1, i10 %add_ln97_1

]]></Node>
<StgValue><ssdm name="select_ln97_3"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:2390  %add_ln96_1 = add i13 1, %indvar_flatten76

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_1:2391  %select_ln96_4 = select i1 %icmp_ln96, i13 1, i13 %add_ln96_1

]]></Node>
<StgValue><ssdm name="select_ln96_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="7">
<![CDATA[
hls_label_1:12  %sext_ln1117_2 = sext i7 %sub_ln1117 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:17  %add_ln1117_2 = add i8 -109, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:20  %add_ln1117_5 = add i9 -218, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="3">
<![CDATA[
hls_label_1:85  %zext_ln96 = zext i3 %select_ln96_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="3">
<![CDATA[
hls_label_1:88  %zext_ln96_3 = zext i3 %select_ln96_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:102  %add_ln1117_45 = add i8 %zext_ln96_5, %add_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_45"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="8">
<![CDATA[
hls_label_1:103  %zext_ln1117_4 = zext i8 %add_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:104  %wt_buff_V_addr_3 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_4

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:111  %add_ln1117_48 = add i9 %zext_ln96_3, %add_ln1117_5

]]></Node>
<StgValue><ssdm name="add_ln1117_48"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:112  %zext_ln1117_7 = zext i9 %add_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:113  %wt_buff_V_addr_6 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="6">
<![CDATA[
hls_label_1:262  %zext_ln1116 = zext i6 %select_ln97_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:263  %mul_ln1116 = mul i12 61, %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1116"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:265  %tmp_113 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln97_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1:266  %zext_ln203 = zext i10 %tmp_113 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_1:267  %tmp_114 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln97_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="15" op_0_bw="7">
<![CDATA[
hls_label_1:268  %zext_ln203_5 = zext i7 %tmp_114 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:269  %sub_ln203 = sub i15 %zext_ln203, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:270  %add_ln203_15 = add i15 784, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_1:291  %shl_ln106_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln97, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln106_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:292  %add_ln106_1 = add i6 %shl_ln106_1, %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="6">
<![CDATA[
hls_label_1:293  %zext_ln1116_1 = zext i6 %add_ln106_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:294  %add_ln1116 = add i12 %zext_ln1116_1, %mul_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:295  %zext_ln1116_2 = zext i12 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:296  %fm_in_buff_0_V_addr = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_0_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:297  %fm_in_buff_1_V_addr = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_1_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:298  %fm_in_buff_2_V_addr = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_2_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="5">
<![CDATA[
hls_label_1:299  %zext_ln203_8 = zext i5 %select_ln97 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:300  %add_ln203_29 = add i15 %zext_ln203_8, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_29"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:301  %zext_ln203_9 = zext i15 %add_ln203_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:302  %fm_out_buff_V_addr = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:303  %add_ln203_30 = add i15 %zext_ln203_8, %add_ln203_15

]]></Node>
<StgValue><ssdm name="add_ln203_30"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:304  %zext_ln203_10 = zext i15 %add_ln203_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:305  %fm_out_buff_V_addr_1 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:349  %fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:350  %fm_in_buff_0_V_load = load i16* %fm_in_buff_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_0_V_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:352  %wt_buff_V_load = load i16* %wt_buff_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:391  %fm_in_buff_1_V_load = load i16* %fm_in_buff_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_1_V_load"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:434  %fm_in_buff_2_V_load = load i16* %fm_in_buff_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_2_V_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:482  %fm_out_buff_V_load_1 = load i16* %fm_out_buff_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:483  %wt_buff_V_load_3 = load i16* %wt_buff_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:610  %wt_buff_V_load_6 = load i16* %wt_buff_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_6"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2387  %j = add i5 1, %select_ln97

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="7">
<![CDATA[
hls_label_1:13  %sext_ln1117_3 = sext i7 %sub_ln1117 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:25  %add_ln1117_7 = add i8 -71, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:28  %add_ln1117_10 = add i10 -436, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="3">
<![CDATA[
hls_label_1:89  %zext_ln96_4 = zext i3 %select_ln96_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:120  %add_ln1117_51 = add i8 %zext_ln96_5, %add_ln1117_7

]]></Node>
<StgValue><ssdm name="add_ln1117_51"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8">
<![CDATA[
hls_label_1:121  %sext_ln1117_6 = sext i8 %add_ln1117_51 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:122  %zext_ln1117_10 = zext i9 %sext_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:123  %wt_buff_V_addr_9 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:130  %add_ln1117_54 = add i10 %zext_ln96_4, %add_ln1117_10

]]></Node>
<StgValue><ssdm name="add_ln1117_54"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:131  %zext_ln1117_13 = zext i10 %add_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:132  %wt_buff_V_addr_12 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_12"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:271  %add_ln203_16 = add i15 1568, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:272  %add_ln203_17 = add i15 2352, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:306  %add_ln203_31 = add i15 %zext_ln203_8, %add_ln203_16

]]></Node>
<StgValue><ssdm name="add_ln203_31"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:307  %zext_ln203_11 = zext i15 %add_ln203_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:308  %fm_out_buff_V_addr_2 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:309  %add_ln203_32 = add i15 %zext_ln203_8, %add_ln203_17

]]></Node>
<StgValue><ssdm name="add_ln203_32"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:310  %zext_ln203_12 = zext i15 %add_ln203_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:311  %fm_out_buff_V_addr_3 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:349  %fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:350  %fm_in_buff_0_V_load = load i16* %fm_in_buff_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_0_V_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:351  %sext_ln1116 = sext i16 %fm_in_buff_0_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:353  %sext_ln1118 = sext i16 %wt_buff_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:354  %mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:362  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:391  %fm_in_buff_1_V_load = load i16* %fm_in_buff_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_1_V_load"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:434  %fm_in_buff_2_V_load = load i16* %fm_in_buff_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_in_buff_2_V_load"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:482  %fm_out_buff_V_load_1 = load i16* %fm_out_buff_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_1"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:483  %wt_buff_V_load_3 = load i16* %wt_buff_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:484  %sext_ln1118_3 = sext i16 %wt_buff_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:485  %mul_ln1118_3 = mul nsw i32 %sext_ln1116, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:493  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:609  %fm_out_buff_V_load_2 = load i16* %fm_out_buff_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_2"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:610  %wt_buff_V_load_6 = load i16* %wt_buff_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_6"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:611  %sext_ln1118_6 = sext i16 %wt_buff_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:612  %mul_ln1118_6 = mul nsw i32 %sext_ln1116, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:620  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:736  %fm_out_buff_V_load_3 = load i16* %fm_out_buff_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_3"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:737  %wt_buff_V_load_9 = load i16* %wt_buff_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_9"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:864  %wt_buff_V_load_12 = load i16* %wt_buff_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="282" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:31  %add_ln1117_13 = add i10 -289, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:36  %add_ln1117_15 = add i9 -142, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:139  %add_ln1117_57 = add i10 %zext_ln96_4, %add_ln1117_13

]]></Node>
<StgValue><ssdm name="add_ln1117_57"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:140  %zext_ln1117_16 = zext i10 %add_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:141  %wt_buff_V_addr_15 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_15"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:149  %add_ln1117_60 = add i9 %zext_ln96_3, %add_ln1117_15

]]></Node>
<StgValue><ssdm name="add_ln1117_60"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1:150  %sext_ln1117_8 = sext i9 %add_ln1117_60 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:151  %zext_ln1117_19 = zext i10 %sext_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:152  %wt_buff_V_addr_18 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_18"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:273  %add_ln203_18 = add i15 3136, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_18"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:274  %add_ln203_19 = add i15 3920, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_19"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:312  %add_ln203_33 = add i15 %zext_ln203_8, %add_ln203_18

]]></Node>
<StgValue><ssdm name="add_ln203_33"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:313  %zext_ln203_13 = zext i15 %add_ln203_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:314  %fm_out_buff_V_addr_4 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:315  %add_ln203_34 = add i15 %zext_ln203_8, %add_ln203_19

]]></Node>
<StgValue><ssdm name="add_ln203_34"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:316  %zext_ln203_14 = zext i15 %add_ln203_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:317  %fm_out_buff_V_addr_5 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:355  %select_ln102 = select i1 %select_ln96_2, i16 %tmp_1, i16 %fm_out_buff_V_load

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:356  %shl_ln1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:357  %sext_ln728 = sext i26 %shl_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:358  %add_ln1192 = add i32 %mul_ln1118, %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:359  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:360  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:361  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:363  %zext_ln415 = zext i1 %tmp_119 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:364  %add_ln415 = add i16 %trunc_ln4, %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:365  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:366  %xor_ln416 = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:367  %and_ln416 = and i1 %tmp_118, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:368  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:369  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:370  %icmp_ln879 = icmp eq i5 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:371  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:372  %icmp_ln879_1 = icmp eq i6 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:373  %icmp_ln768 = icmp eq i6 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:374  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:375  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:376  %xor_ln779 = xor i1 %tmp_122, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:377  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:378  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:379  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:380  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:381  %or_ln785 = or i1 %tmp_121, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:382  %xor_ln785_1 = xor i1 %tmp_117, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:383  %and_ln785 = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:384  %and_ln786 = and i1 %tmp_121, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:385  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:386  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:387  %and_ln786_1 = and i1 %tmp_117, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:388  %or_ln340 = or i1 %and_ln786_1, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:486  %select_ln102_1 = select i1 %select_ln96_2, i16 %tmp_8, i16 %fm_out_buff_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln102_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:487  %shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:488  %sext_ln728_3 = sext i26 %shl_ln728_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:489  %add_ln1192_3 = add i32 %mul_ln1118_3, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:490  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:491  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:492  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:494  %zext_ln415_3 = zext i1 %tmp_137 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:495  %add_ln415_3 = add i16 %trunc_ln708_3, %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:496  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:497  %xor_ln416_3 = xor i1 %tmp_138, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:498  %and_ln416_3 = and i1 %tmp_136, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:499  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:500  %tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_3, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:501  %icmp_ln879_6 = icmp eq i5 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:502  %tmp_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_3, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:503  %icmp_ln879_7 = icmp eq i6 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:504  %icmp_ln768_3 = icmp eq i6 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:505  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:506  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:507  %xor_ln779_3 = xor i1 %tmp_140, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:508  %and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:509  %select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:510  %and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:511  %xor_ln785_6 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:512  %or_ln785_3 = or i1 %tmp_139, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:513  %xor_ln785_7 = xor i1 %tmp_135, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:514  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:515  %and_ln786_6 = and i1 %tmp_139, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:516  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:517  %xor_ln786_3 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:518  %and_ln786_7 = and i1 %tmp_135, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:519  %or_ln340_3 = or i1 %and_ln786_7, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:609  %fm_out_buff_V_load_2 = load i16* %fm_out_buff_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_2"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:613  %select_ln102_2 = select i1 %select_ln96_2, i16 %tmp_14, i16 %fm_out_buff_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln102_2"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:614  %shl_ln728_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:615  %sext_ln728_6 = sext i26 %shl_ln728_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:616  %add_ln1192_6 = add i32 %mul_ln1118_6, %sext_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:617  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:618  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:619  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:621  %zext_ln415_6 = zext i1 %tmp_155 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:622  %add_ln415_6 = add i16 %trunc_ln708_6, %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:623  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:624  %xor_ln416_6 = xor i1 %tmp_156, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:625  %and_ln416_6 = and i1 %tmp_154, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:626  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:627  %tmp_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_6, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:628  %icmp_ln879_12 = icmp eq i5 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:629  %tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_6, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:630  %icmp_ln879_13 = icmp eq i6 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:631  %icmp_ln768_6 = icmp eq i6 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:633  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:634  %xor_ln779_6 = xor i1 %tmp_158, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:635  %and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:636  %select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="select_ln416_6"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:642  %and_ln786_12 = and i1 %tmp_157, %select_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:736  %fm_out_buff_V_load_3 = load i16* %fm_out_buff_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_3"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:737  %wt_buff_V_load_9 = load i16* %wt_buff_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_9"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:738  %sext_ln1118_9 = sext i16 %wt_buff_V_load_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:739  %mul_ln1118_9 = mul nsw i32 %sext_ln1116, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:747  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:863  %fm_out_buff_V_load_4 = load i16* %fm_out_buff_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_4"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:864  %wt_buff_V_load_12 = load i16* %wt_buff_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_12"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:865  %sext_ln1118_12 = sext i16 %wt_buff_V_load_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:866  %mul_ln1118_12 = mul nsw i32 %sext_ln1116, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:874  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:990  %fm_out_buff_V_load_5 = load i16* %fm_out_buff_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_5"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:991  %wt_buff_V_load_15 = load i16* %wt_buff_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_15"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1118  %wt_buff_V_load_18 = load i16* %wt_buff_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="7">
<![CDATA[
hls_label_1:11  %sext_ln1117_1 = sext i7 %sub_ln1117 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:39  %add_ln1117_18 = add i11 -1019, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
hls_label_1:42  %tmp_116_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 21, i3 %select_ln95_1)

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="3" op_3_bw="3">
<![CDATA[
hls_label_1:43  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 21, i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:44  %sub_ln1117_3 = sub i13 %p_shl3_cast, %tmp_116_cast

]]></Node>
<StgValue><ssdm name="sub_ln1117_3"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="3">
<![CDATA[
hls_label_1:87  %zext_ln96_2 = zext i3 %select_ln96_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="3">
<![CDATA[
hls_label_1:91  %zext_ln96_6 = zext i3 %select_ln96_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln96_6"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:160  %add_ln1117_63 = add i11 %zext_ln96_2, %add_ln1117_18

]]></Node>
<StgValue><ssdm name="add_ln1117_63"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:161  %zext_ln1117_22 = zext i11 %add_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:162  %wt_buff_V_addr_21 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_21"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:169  %add_ln1117_66 = add i13 %zext_ln96_6, %sub_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_66"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="13">
<![CDATA[
hls_label_1:170  %zext_ln1117_25 = zext i13 %add_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:171  %wt_buff_V_addr_24 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_24"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:275  %add_ln203_20 = add i15 4704, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_20"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:276  %add_ln203_21 = add i15 5488, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_21"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:318  %add_ln203_35 = add i15 %zext_ln203_8, %add_ln203_20

]]></Node>
<StgValue><ssdm name="add_ln203_35"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:319  %zext_ln203_15 = zext i15 %add_ln203_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:320  %fm_out_buff_V_addr_6 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_6"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:321  %add_ln203_36 = add i15 %zext_ln203_8, %add_ln203_21

]]></Node>
<StgValue><ssdm name="add_ln203_36"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:322  %zext_ln203_16 = zext i15 %add_ln203_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:323  %fm_out_buff_V_addr_7 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_7"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:632  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:637  %and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:638  %xor_ln785_12 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:639  %or_ln785_6 = or i1 %tmp_157, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:640  %xor_ln785_13 = xor i1 %tmp_153, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:641  %and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:643  %or_ln786_6 = or i1 %and_ln781_6, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:644  %xor_ln786_6 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:645  %and_ln786_13 = and i1 %tmp_153, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:646  %or_ln340_6 = or i1 %and_ln786_13, %and_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:740  %select_ln102_3 = select i1 %select_ln96_2, i16 %tmp_21, i16 %fm_out_buff_V_load_3

]]></Node>
<StgValue><ssdm name="select_ln102_3"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:741  %shl_ln728_9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:742  %sext_ln728_9 = sext i26 %shl_ln728_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:743  %add_ln1192_9 = add i32 %mul_ln1118_9, %sext_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:744  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:745  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_9, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:746  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:748  %zext_ln415_9 = zext i1 %tmp_173 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:749  %add_ln415_9 = add i16 %trunc_ln708_9, %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:750  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:751  %xor_ln416_9 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:752  %and_ln416_9 = and i1 %tmp_172, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:753  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:754  %tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_9, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:755  %icmp_ln879_18 = icmp eq i5 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:756  %tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_9, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:757  %icmp_ln879_19 = icmp eq i6 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:758  %icmp_ln768_9 = icmp eq i6 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:759  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:760  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:761  %xor_ln779_9 = xor i1 %tmp_176, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:762  %and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:763  %select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="select_ln416_9"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:764  %and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:765  %xor_ln785_18 = xor i1 %select_ln777_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:766  %or_ln785_9 = or i1 %tmp_175, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:767  %xor_ln785_19 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:768  %and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:769  %and_ln786_18 = and i1 %tmp_175, %select_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln786_18"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:770  %or_ln786_9 = or i1 %and_ln781_9, %and_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:771  %xor_ln786_9 = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:772  %and_ln786_19 = and i1 %tmp_171, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:773  %or_ln340_9 = or i1 %and_ln786_19, %and_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:863  %fm_out_buff_V_load_4 = load i16* %fm_out_buff_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_4"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:867  %select_ln102_4 = select i1 %select_ln96_2, i16 %tmp_28, i16 %fm_out_buff_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln102_4"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:868  %shl_ln728_11 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:869  %sext_ln728_12 = sext i26 %shl_ln728_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:870  %add_ln1192_12 = add i32 %mul_ln1118_12, %sext_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:871  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:872  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:873  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:875  %zext_ln415_12 = zext i1 %tmp_191 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:876  %add_ln415_12 = add i16 %trunc_ln708_11, %zext_ln415_12

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:877  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:878  %xor_ln416_12 = xor i1 %tmp_192, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:879  %and_ln416_12 = and i1 %tmp_190, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:880  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:881  %tmp_29 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_12, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:882  %icmp_ln879_24 = icmp eq i5 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:883  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_12, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:884  %icmp_ln879_25 = icmp eq i6 %tmp_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_25"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:885  %icmp_ln768_12 = icmp eq i6 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:887  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:888  %xor_ln779_12 = xor i1 %tmp_194, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:889  %and_ln779_12 = and i1 %icmp_ln879_24, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:890  %select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_12, i1 %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="select_ln416_12"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:896  %and_ln786_24 = and i1 %tmp_193, %select_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:990  %fm_out_buff_V_load_5 = load i16* %fm_out_buff_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_5"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:991  %wt_buff_V_load_15 = load i16* %wt_buff_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_15"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:992  %sext_ln1118_15 = sext i16 %wt_buff_V_load_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:993  %mul_ln1118_15 = mul nsw i32 %sext_ln1116, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1001  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1117  %fm_out_buff_V_load_6 = load i16* %fm_out_buff_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_6"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1118  %wt_buff_V_load_18 = load i16* %wt_buff_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_18"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1119  %sext_ln1118_18 = sext i16 %wt_buff_V_load_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1120  %mul_ln1118_18 = mul nsw i32 %sext_ln1116, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1128  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1244  %fm_out_buff_V_load_7 = load i16* %fm_out_buff_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_7"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1245  %wt_buff_V_load_21 = load i16* %wt_buff_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_21"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1372  %wt_buff_V_load_24 = load i16* %wt_buff_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="503" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:47  %add_ln1117_23 = add i11 -725, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:50  %add_ln1117_26 = add i11 -578, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_26"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:178  %add_ln1117_69 = add i11 %zext_ln96_2, %add_ln1117_23

]]></Node>
<StgValue><ssdm name="add_ln1117_69"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:179  %zext_ln1117_28 = zext i11 %add_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:180  %wt_buff_V_addr_27 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_27"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:187  %add_ln1117_72 = add i11 %zext_ln96_2, %add_ln1117_26

]]></Node>
<StgValue><ssdm name="add_ln1117_72"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:188  %zext_ln1117_31 = zext i11 %add_ln1117_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:189  %wt_buff_V_addr_30 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_30"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="5" op_3_bw="5">
<![CDATA[
hls_label_1:277  %tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i5.i5(i3 -1, i5 %select_ln97_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:278  %zext_ln203_6 = zext i13 %tmp_115 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="5" op_3_bw="2">
<![CDATA[
hls_label_1:279  %tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i5.i2(i3 -1, i5 %select_ln97_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1:280  %zext_ln203_7 = zext i10 %tmp_116 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:281  %sub_ln203_1 = sub i15 %zext_ln203_6, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:282  %add_ln203_22 = add i15 7056, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_22"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:324  %add_ln203_37 = add i15 %zext_ln203_8, %sub_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203_37"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:325  %zext_ln203_17 = zext i15 %add_ln203_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:326  %fm_out_buff_V_addr_8 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_8"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:327  %add_ln203_38 = add i15 %zext_ln203_8, %add_ln203_22

]]></Node>
<StgValue><ssdm name="add_ln203_38"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:328  %zext_ln203_18 = zext i15 %add_ln203_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:329  %fm_out_buff_V_addr_9 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_9"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:886  %select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_25, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln777_12"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:891  %and_ln781_12 = and i1 %and_ln416_12, %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:892  %xor_ln785_24 = xor i1 %select_ln777_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:893  %or_ln785_12 = or i1 %tmp_193, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:894  %xor_ln785_25 = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:895  %and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="and_ln785_12"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:897  %or_ln786_12 = or i1 %and_ln781_12, %and_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:898  %xor_ln786_12 = xor i1 %or_ln786_12, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:899  %and_ln786_25 = and i1 %tmp_189, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:900  %or_ln340_12 = or i1 %and_ln786_25, %and_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:994  %select_ln102_5 = select i1 %select_ln96_2, i16 %tmp_35, i16 %fm_out_buff_V_load_5

]]></Node>
<StgValue><ssdm name="select_ln102_5"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:995  %shl_ln728_14 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:996  %sext_ln728_15 = sext i26 %shl_ln728_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:997  %add_ln1192_15 = add i32 %mul_ln1118_15, %sext_ln728_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:998  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:999  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1000  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1002  %zext_ln415_15 = zext i1 %tmp_209 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1003  %add_ln415_15 = add i16 %trunc_ln708_14, %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1004  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1005  %xor_ln416_15 = xor i1 %tmp_210, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1006  %and_ln416_15 = and i1 %tmp_208, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1007  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1008  %tmp_36 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_15, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1009  %icmp_ln879_30 = icmp eq i5 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1010  %tmp_37 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_15, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1011  %icmp_ln879_31 = icmp eq i6 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_31"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1012  %icmp_ln768_15 = icmp eq i6 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1013  %select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_31, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln777_15"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1014  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1015  %xor_ln779_15 = xor i1 %tmp_212, true

]]></Node>
<StgValue><ssdm name="xor_ln779_15"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1016  %and_ln779_15 = and i1 %icmp_ln879_30, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1017  %select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_15, i1 %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="select_ln416_15"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1018  %and_ln781_15 = and i1 %and_ln416_15, %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1019  %xor_ln785_30 = xor i1 %select_ln777_15, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1020  %or_ln785_15 = or i1 %tmp_211, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1021  %xor_ln785_31 = xor i1 %tmp_207, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1022  %and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="and_ln785_15"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1023  %and_ln786_30 = and i1 %tmp_211, %select_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1024  %or_ln786_15 = or i1 %and_ln781_15, %and_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1025  %xor_ln786_15 = xor i1 %or_ln786_15, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1026  %and_ln786_31 = and i1 %tmp_207, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1027  %or_ln340_15 = or i1 %and_ln786_31, %and_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1117  %fm_out_buff_V_load_6 = load i16* %fm_out_buff_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_6"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1121  %select_ln102_6 = select i1 %select_ln96_2, i16 %tmp_42, i16 %fm_out_buff_V_load_6

]]></Node>
<StgValue><ssdm name="select_ln102_6"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1122  %shl_ln728_17 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_6, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1123  %sext_ln728_18 = sext i26 %shl_ln728_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1124  %add_ln1192_18 = add i32 %mul_ln1118_18, %sext_ln728_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1125  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1126  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_18, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1127  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1129  %zext_ln415_18 = zext i1 %tmp_227 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1130  %add_ln415_18 = add i16 %trunc_ln708_17, %zext_ln415_18

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1131  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1132  %xor_ln416_18 = xor i1 %tmp_228, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1133  %and_ln416_18 = and i1 %tmp_226, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1134  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1135  %tmp_43 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_18, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1136  %icmp_ln879_36 = icmp eq i5 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_36"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1137  %tmp_44 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_18, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1138  %icmp_ln879_37 = icmp eq i6 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_37"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1139  %icmp_ln768_18 = icmp eq i6 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1141  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1142  %xor_ln779_18 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="xor_ln779_18"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1143  %and_ln779_18 = and i1 %icmp_ln879_36, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="and_ln779_18"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1144  %select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_18, i1 %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="select_ln416_18"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1150  %and_ln786_36 = and i1 %tmp_229, %select_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln786_36"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1244  %fm_out_buff_V_load_7 = load i16* %fm_out_buff_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_7"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1245  %wt_buff_V_load_21 = load i16* %wt_buff_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_21"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1246  %sext_ln1118_21 = sext i16 %wt_buff_V_load_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1247  %mul_ln1118_21 = mul nsw i32 %sext_ln1116, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1255  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1371  %fm_out_buff_V_load_8 = load i16* %fm_out_buff_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_8"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1372  %wt_buff_V_load_24 = load i16* %wt_buff_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_24"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1373  %sext_ln1118_24 = sext i16 %wt_buff_V_load_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1374  %mul_ln1118_24 = mul nsw i32 %sext_ln1116, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1382  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1498  %fm_out_buff_V_load_9 = load i16* %fm_out_buff_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_9"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1499  %wt_buff_V_load_27 = load i16* %wt_buff_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_27"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1626  %wt_buff_V_load_30 = load i16* %wt_buff_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="603" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:55  %add_ln1117_28 = add i10 -431, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_28"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:58  %add_ln1117_31 = add i10 -284, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_31"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:196  %add_ln1117_75 = add i10 %zext_ln96_4, %add_ln1117_28

]]></Node>
<StgValue><ssdm name="add_ln1117_75"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:197  %sext_ln1117_10 = sext i10 %add_ln1117_75 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:198  %zext_ln1117_34 = zext i11 %sext_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:199  %wt_buff_V_addr_33 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_33"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:208  %add_ln1117_78 = add i10 %zext_ln96_4, %add_ln1117_31

]]></Node>
<StgValue><ssdm name="add_ln1117_78"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:209  %sext_ln1117_13 = sext i10 %add_ln1117_78 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_13"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:210  %zext_ln1117_37 = zext i11 %sext_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_37"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:211  %wt_buff_V_addr_36 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_37

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_36"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:283  %add_ln203_23 = add i15 7840, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_23"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:284  %add_ln203_24 = add i15 8624, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_24"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:330  %add_ln203_39 = add i15 %zext_ln203_8, %add_ln203_23

]]></Node>
<StgValue><ssdm name="add_ln203_39"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:331  %zext_ln203_19 = zext i15 %add_ln203_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:332  %fm_out_buff_V_addr_10 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_10"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:333  %add_ln203_40 = add i15 %zext_ln203_8, %add_ln203_24

]]></Node>
<StgValue><ssdm name="add_ln203_40"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:334  %zext_ln203_20 = zext i15 %add_ln203_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:335  %fm_out_buff_V_addr_11 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_11"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1140  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_37, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1145  %and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="and_ln781_18"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1146  %xor_ln785_36 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_36"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1147  %or_ln785_18 = or i1 %tmp_229, %xor_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1148  %xor_ln785_37 = xor i1 %tmp_225, true

]]></Node>
<StgValue><ssdm name="xor_ln785_37"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1149  %and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="and_ln785_18"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1151  %or_ln786_18 = or i1 %and_ln781_18, %and_ln786_36

]]></Node>
<StgValue><ssdm name="or_ln786_18"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1152  %xor_ln786_18 = xor i1 %or_ln786_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1153  %and_ln786_37 = and i1 %tmp_225, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_37"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1154  %or_ln340_18 = or i1 %and_ln786_37, %and_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1248  %select_ln102_7 = select i1 %select_ln96_2, i16 %tmp_49, i16 %fm_out_buff_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln102_7"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1249  %shl_ln728_20 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_7, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1250  %sext_ln728_21 = sext i26 %shl_ln728_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_21"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1251  %add_ln1192_21 = add i32 %mul_ln1118_21, %sext_ln728_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1252  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1253  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1254  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1256  %zext_ln415_21 = zext i1 %tmp_245 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1257  %add_ln415_21 = add i16 %trunc_ln708_20, %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1258  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1259  %xor_ln416_21 = xor i1 %tmp_246, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1260  %and_ln416_21 = and i1 %tmp_244, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1261  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1262  %tmp_50 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_21, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1263  %icmp_ln879_42 = icmp eq i5 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_42"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1264  %tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_21, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1265  %icmp_ln879_43 = icmp eq i6 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_43"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1266  %icmp_ln768_21 = icmp eq i6 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_21"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1267  %select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_43, i1 %icmp_ln768_21

]]></Node>
<StgValue><ssdm name="select_ln777_21"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1268  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1269  %xor_ln779_21 = xor i1 %tmp_248, true

]]></Node>
<StgValue><ssdm name="xor_ln779_21"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1270  %and_ln779_21 = and i1 %icmp_ln879_42, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="and_ln779_21"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1271  %select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_21, i1 %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="select_ln416_21"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1272  %and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="and_ln781_21"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1273  %xor_ln785_42 = xor i1 %select_ln777_21, true

]]></Node>
<StgValue><ssdm name="xor_ln785_42"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1274  %or_ln785_21 = or i1 %tmp_247, %xor_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1275  %xor_ln785_43 = xor i1 %tmp_243, true

]]></Node>
<StgValue><ssdm name="xor_ln785_43"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1276  %and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="and_ln785_21"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1277  %and_ln786_42 = and i1 %tmp_247, %select_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln786_42"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1278  %or_ln786_21 = or i1 %and_ln781_21, %and_ln786_42

]]></Node>
<StgValue><ssdm name="or_ln786_21"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1279  %xor_ln786_21 = xor i1 %or_ln786_21, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1280  %and_ln786_43 = and i1 %tmp_243, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_43"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1281  %or_ln340_21 = or i1 %and_ln786_43, %and_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1371  %fm_out_buff_V_load_8 = load i16* %fm_out_buff_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_8"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1375  %select_ln102_8 = select i1 %select_ln96_2, i16 %tmp_56, i16 %fm_out_buff_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln102_8"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1376  %shl_ln728_23 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_8, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1377  %sext_ln728_24 = sext i26 %shl_ln728_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_24"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1378  %add_ln1192_24 = add i32 %mul_ln1118_24, %sext_ln728_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1379  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1380  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1381  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1383  %zext_ln415_24 = zext i1 %tmp_263 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1384  %add_ln415_24 = add i16 %trunc_ln708_23, %zext_ln415_24

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1385  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1386  %xor_ln416_24 = xor i1 %tmp_264, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1387  %and_ln416_24 = and i1 %tmp_262, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1388  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1389  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_24, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1390  %icmp_ln879_48 = icmp eq i5 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_48"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1391  %tmp_58 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_24, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1392  %icmp_ln879_49 = icmp eq i6 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_49"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1393  %icmp_ln768_24 = icmp eq i6 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_24"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1395  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1396  %xor_ln779_24 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln779_24"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1397  %and_ln779_24 = and i1 %icmp_ln879_48, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="and_ln779_24"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1398  %select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_24, i1 %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="select_ln416_24"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1404  %and_ln786_48 = and i1 %tmp_265, %select_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln786_48"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1498  %fm_out_buff_V_load_9 = load i16* %fm_out_buff_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_9"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1499  %wt_buff_V_load_27 = load i16* %wt_buff_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_27"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1500  %sext_ln1118_27 = sext i16 %wt_buff_V_load_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1501  %mul_ln1118_27 = mul nsw i32 %sext_ln1116, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1509  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1625  %fm_out_buff_V_load_10 = load i16* %fm_out_buff_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_10"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1626  %wt_buff_V_load_30 = load i16* %wt_buff_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_30"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1627  %sext_ln1118_30 = sext i16 %wt_buff_V_load_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1628  %mul_ln1118_30 = mul nsw i32 %sext_ln1116, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1636  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1752  %fm_out_buff_V_load_11 = load i16* %fm_out_buff_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_11"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1753  %wt_buff_V_load_33 = load i16* %wt_buff_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_33"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1880  %wt_buff_V_load_36 = load i16* %wt_buff_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="7">
<![CDATA[
hls_label_1:10  %sext_ln1117 = sext i7 %sub_ln1117 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:61  %add_ln1117_34 = add i9 -137, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_34"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:66  %add_ln1117_36 = add i12 -2038, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_36"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="3">
<![CDATA[
hls_label_1:86  %zext_ln96_1 = zext i3 %select_ln96_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:220  %add_ln1117_81 = add i9 %zext_ln96_3, %add_ln1117_34

]]></Node>
<StgValue><ssdm name="add_ln1117_81"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1:221  %sext_ln1117_16 = sext i9 %add_ln1117_81 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_16"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:222  %zext_ln1117_40 = zext i11 %sext_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_40"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:223  %wt_buff_V_addr_39 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_40

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_39"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:230  %add_ln1117_84 = add i12 %zext_ln96_1, %add_ln1117_36

]]></Node>
<StgValue><ssdm name="add_ln1117_84"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:231  %zext_ln1117_43 = zext i12 %add_ln1117_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_43"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:232  %wt_buff_V_addr_42 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_43

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_42"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:285  %add_ln203_25 = add i15 9408, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_25"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:286  %add_ln203_26 = add i15 10192, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_26"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:287  %add_ln203_27 = add i15 10976, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_27"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:288  %add_ln203_28 = add i15 11760, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_28"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:336  %add_ln203_41 = add i15 %zext_ln203_8, %add_ln203_25

]]></Node>
<StgValue><ssdm name="add_ln203_41"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:337  %zext_ln203_21 = zext i15 %add_ln203_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:338  %fm_out_buff_V_addr_12 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_12"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:339  %add_ln203_42 = add i15 %zext_ln203_8, %add_ln203_26

]]></Node>
<StgValue><ssdm name="add_ln203_42"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:340  %zext_ln203_22 = zext i15 %add_ln203_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:341  %fm_out_buff_V_addr_13 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_13"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:342  %add_ln203_43 = add i15 %zext_ln203_8, %add_ln203_27

]]></Node>
<StgValue><ssdm name="add_ln203_43"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:343  %zext_ln203_23 = zext i15 %add_ln203_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:344  %fm_out_buff_V_addr_14 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_14"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:345  %add_ln203_44 = add i15 %zext_ln203_8, %add_ln203_28

]]></Node>
<StgValue><ssdm name="add_ln203_44"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="15">
<![CDATA[
hls_label_1:346  %zext_ln203_24 = zext i15 %add_ln203_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:347  %fm_out_buff_V_addr_15 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_addr_15"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1394  %select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_49, i1 %icmp_ln768_24

]]></Node>
<StgValue><ssdm name="select_ln777_24"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1399  %and_ln781_24 = and i1 %and_ln416_24, %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="and_ln781_24"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1400  %xor_ln785_48 = xor i1 %select_ln777_24, true

]]></Node>
<StgValue><ssdm name="xor_ln785_48"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1401  %or_ln785_24 = or i1 %tmp_265, %xor_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1402  %xor_ln785_49 = xor i1 %tmp_261, true

]]></Node>
<StgValue><ssdm name="xor_ln785_49"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1403  %and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="and_ln785_24"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1405  %or_ln786_24 = or i1 %and_ln781_24, %and_ln786_48

]]></Node>
<StgValue><ssdm name="or_ln786_24"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1406  %xor_ln786_24 = xor i1 %or_ln786_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1407  %and_ln786_49 = and i1 %tmp_261, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_49"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1408  %or_ln340_24 = or i1 %and_ln786_49, %and_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1502  %select_ln102_9 = select i1 %select_ln96_2, i16 %tmp_63, i16 %fm_out_buff_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln102_9"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1503  %shl_ln728_26 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_9, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1504  %sext_ln728_27 = sext i26 %shl_ln728_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_27"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1505  %add_ln1192_27 = add i32 %mul_ln1118_27, %sext_ln728_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1506  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1507  %trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1508  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1510  %zext_ln415_27 = zext i1 %tmp_281 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1511  %add_ln415_27 = add i16 %trunc_ln708_26, %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1512  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1513  %xor_ln416_27 = xor i1 %tmp_282, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1514  %and_ln416_27 = and i1 %tmp_280, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1515  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1516  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_27, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1517  %icmp_ln879_54 = icmp eq i5 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_54"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1518  %tmp_65 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_27, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1519  %icmp_ln879_55 = icmp eq i6 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_55"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1520  %icmp_ln768_27 = icmp eq i6 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_27"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1521  %select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_55, i1 %icmp_ln768_27

]]></Node>
<StgValue><ssdm name="select_ln777_27"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1522  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1523  %xor_ln779_27 = xor i1 %tmp_284, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1524  %and_ln779_27 = and i1 %icmp_ln879_54, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln779_27"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1525  %select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_27, i1 %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="select_ln416_27"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1526  %and_ln781_27 = and i1 %and_ln416_27, %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="and_ln781_27"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1527  %xor_ln785_54 = xor i1 %select_ln777_27, true

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1528  %or_ln785_27 = or i1 %tmp_283, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1529  %xor_ln785_55 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1530  %and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1531  %and_ln786_54 = and i1 %tmp_283, %select_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln786_54"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1532  %or_ln786_27 = or i1 %and_ln781_27, %and_ln786_54

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1533  %xor_ln786_27 = xor i1 %or_ln786_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1534  %and_ln786_55 = and i1 %tmp_279, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="and_ln786_55"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1535  %or_ln340_27 = or i1 %and_ln786_55, %and_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1625  %fm_out_buff_V_load_10 = load i16* %fm_out_buff_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_10"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1629  %select_ln102_10 = select i1 %select_ln96_2, i16 %tmp_70, i16 %fm_out_buff_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln102_10"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1630  %shl_ln728_29 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_10, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1631  %sext_ln728_30 = sext i26 %shl_ln728_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_30"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1632  %add_ln1192_30 = add i32 %mul_ln1118_30, %sext_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1633  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1634  %trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_30, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1635  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1637  %zext_ln415_30 = zext i1 %tmp_299 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1638  %add_ln415_30 = add i16 %trunc_ln708_29, %zext_ln415_30

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1639  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1640  %xor_ln416_30 = xor i1 %tmp_300, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1641  %and_ln416_30 = and i1 %tmp_298, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1642  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1643  %tmp_71 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_30, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1644  %icmp_ln879_60 = icmp eq i5 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_60"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1645  %tmp_72 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_30, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1646  %icmp_ln879_61 = icmp eq i6 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_61"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1647  %icmp_ln768_30 = icmp eq i6 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1649  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1650  %xor_ln779_30 = xor i1 %tmp_302, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1651  %and_ln779_30 = and i1 %icmp_ln879_60, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln779_30"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1652  %select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_30, i1 %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="select_ln416_30"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1658  %and_ln786_60 = and i1 %tmp_301, %select_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln786_60"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1752  %fm_out_buff_V_load_11 = load i16* %fm_out_buff_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_11"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1753  %wt_buff_V_load_33 = load i16* %wt_buff_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_33"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1754  %sext_ln1118_33 = sext i16 %wt_buff_V_load_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1755  %mul_ln1118_33 = mul nsw i32 %sext_ln1116, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1763  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1879  %fm_out_buff_V_load_12 = load i16* %fm_out_buff_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_12"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1880  %wt_buff_V_load_36 = load i16* %wt_buff_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_36"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1881  %sext_ln1118_36 = sext i16 %wt_buff_V_load_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1882  %mul_ln1118_36 = mul nsw i32 %sext_ln1116, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1890  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2006  %fm_out_buff_V_load_13 = load i16* %fm_out_buff_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_13"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2007  %wt_buff_V_load_39 = load i16* %wt_buff_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_39"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2134  %wt_buff_V_load_42 = load i16* %wt_buff_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="808" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:15  %add_ln1117 = add i7 49, %sub_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:69  %add_ln1117_39 = add i12 -1891, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_39"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="3">
<![CDATA[
hls_label_1:92  %zext_ln96_7 = zext i3 %select_ln96_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln96_7"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:96  %add_ln1117_43 = add i7 %zext_ln96_7, %add_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_43"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:97  %zext_ln1117_2 = zext i7 %add_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:98  %wt_buff_V_addr_1 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_1"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:239  %add_ln1117_87 = add i12 %zext_ln96_1, %add_ln1117_39

]]></Node>
<StgValue><ssdm name="add_ln1117_87"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:240  %zext_ln1117_46 = zext i12 %add_ln1117_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_46"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:241  %wt_buff_V_addr_45 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_46

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_45"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:393  %wt_buff_V_load_1 = load i16* %wt_buff_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_1"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1648  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_61, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1653  %and_ln781_30 = and i1 %and_ln416_30, %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="and_ln781_30"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1654  %xor_ln785_60 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1655  %or_ln785_30 = or i1 %tmp_301, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1656  %xor_ln785_61 = xor i1 %tmp_297, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1657  %and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="and_ln785_30"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1659  %or_ln786_30 = or i1 %and_ln781_30, %and_ln786_60

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1660  %xor_ln786_30 = xor i1 %or_ln786_30, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1661  %and_ln786_61 = and i1 %tmp_297, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="and_ln786_61"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1662  %or_ln340_30 = or i1 %and_ln786_61, %and_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1756  %select_ln102_11 = select i1 %select_ln96_2, i16 %tmp_77, i16 %fm_out_buff_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln102_11"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1757  %shl_ln728_32 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_11, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1758  %sext_ln728_33 = sext i26 %shl_ln728_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_33"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1759  %add_ln1192_33 = add i32 %mul_ln1118_33, %sext_ln728_33

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1760  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1761  %trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_33, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1762  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1764  %zext_ln415_33 = zext i1 %tmp_317 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1765  %add_ln415_33 = add i16 %trunc_ln708_32, %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1766  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1767  %xor_ln416_33 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1768  %and_ln416_33 = and i1 %tmp_316, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1769  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1770  %tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_33, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1771  %icmp_ln879_66 = icmp eq i5 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_66"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1772  %tmp_79 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_33, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1773  %icmp_ln879_67 = icmp eq i6 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_67"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1774  %icmp_ln768_33 = icmp eq i6 %tmp_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1775  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_67, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1776  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1777  %xor_ln779_33 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="xor_ln779_33"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1778  %and_ln779_33 = and i1 %icmp_ln879_66, %xor_ln779_33

]]></Node>
<StgValue><ssdm name="and_ln779_33"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1779  %select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_33, i1 %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="select_ln416_33"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1780  %and_ln781_33 = and i1 %and_ln416_33, %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="and_ln781_33"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1781  %xor_ln785_66 = xor i1 %select_ln777_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_66"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1782  %or_ln785_33 = or i1 %tmp_319, %xor_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1783  %xor_ln785_67 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="xor_ln785_67"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1784  %and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="and_ln785_33"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1785  %and_ln786_66 = and i1 %tmp_319, %select_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln786_66"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1786  %or_ln786_33 = or i1 %and_ln781_33, %and_ln786_66

]]></Node>
<StgValue><ssdm name="or_ln786_33"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1787  %xor_ln786_33 = xor i1 %or_ln786_33, true

]]></Node>
<StgValue><ssdm name="xor_ln786_33"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1788  %and_ln786_67 = and i1 %tmp_315, %xor_ln786_33

]]></Node>
<StgValue><ssdm name="and_ln786_67"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1789  %or_ln340_33 = or i1 %and_ln786_67, %and_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:1879  %fm_out_buff_V_load_12 = load i16* %fm_out_buff_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_12"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1883  %select_ln102_12 = select i1 %select_ln96_2, i16 %tmp_84, i16 %fm_out_buff_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln102_12"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1884  %shl_ln728_35 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1885  %sext_ln728_36 = sext i26 %shl_ln728_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_36"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1886  %add_ln1192_36 = add i32 %mul_ln1118_36, %sext_ln728_36

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1887  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1888  %trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_36, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1889  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1891  %zext_ln415_36 = zext i1 %tmp_335 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1892  %add_ln415_36 = add i16 %trunc_ln708_35, %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1893  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1894  %xor_ln416_36 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1895  %and_ln416_36 = and i1 %tmp_334, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1896  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1897  %tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_36, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1898  %icmp_ln879_72 = icmp eq i5 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_72"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1899  %tmp_86 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_36, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1900  %icmp_ln879_73 = icmp eq i6 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_73"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1901  %icmp_ln768_36 = icmp eq i6 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_36"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1903  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1904  %xor_ln779_36 = xor i1 %tmp_338, true

]]></Node>
<StgValue><ssdm name="xor_ln779_36"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1905  %and_ln779_36 = and i1 %icmp_ln879_72, %xor_ln779_36

]]></Node>
<StgValue><ssdm name="and_ln779_36"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1906  %select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_36, i1 %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="select_ln416_36"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1912  %and_ln786_72 = and i1 %tmp_337, %select_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln786_72"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2006  %fm_out_buff_V_load_13 = load i16* %fm_out_buff_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_13"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2007  %wt_buff_V_load_39 = load i16* %wt_buff_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_39"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2008  %sext_ln1118_39 = sext i16 %wt_buff_V_load_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2009  %mul_ln1118_39 = mul nsw i32 %sext_ln1116, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2017  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2133  %fm_out_buff_V_load_14 = load i16* %fm_out_buff_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_14"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2134  %wt_buff_V_load_42 = load i16* %wt_buff_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_42"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2135  %sext_ln1118_42 = sext i16 %wt_buff_V_load_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2136  %mul_ln1118_42 = mul nsw i32 %sext_ln1116, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2144  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2260  %fm_out_buff_V_load_15 = load i16* %fm_out_buff_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_15"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2261  %wt_buff_V_load_45 = load i16* %wt_buff_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_45"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="897" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:18  %add_ln1117_3 = add i9 196, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:21  %add_ln1117_6 = add i9 -169, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:105  %add_ln1117_46 = add i9 %zext_ln96_3, %add_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_46"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:106  %zext_ln1117_5 = zext i9 %add_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:107  %wt_buff_V_addr_4 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_4"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:114  %add_ln1117_49 = add i9 %zext_ln96_3, %add_ln1117_6

]]></Node>
<StgValue><ssdm name="add_ln1117_49"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:115  %zext_ln1117_8 = zext i9 %add_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:116  %wt_buff_V_addr_7 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_7"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:392  %sext_ln1116_1 = sext i16 %fm_in_buff_1_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:393  %wt_buff_V_load_1 = load i16* %wt_buff_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_1"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:394  %sext_ln1118_1 = sext i16 %wt_buff_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:395  %mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:405  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:522  %wt_buff_V_load_4 = load i16* %wt_buff_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_4"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:649  %wt_buff_V_load_7 = load i16* %wt_buff_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_7"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1902  %select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_73, i1 %icmp_ln768_36

]]></Node>
<StgValue><ssdm name="select_ln777_36"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1907  %and_ln781_36 = and i1 %and_ln416_36, %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="and_ln781_36"/></StgValue>
</operation>

<operation id="914" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1908  %xor_ln785_72 = xor i1 %select_ln777_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_72"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1909  %or_ln785_36 = or i1 %tmp_337, %xor_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1910  %xor_ln785_73 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="xor_ln785_73"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1911  %and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="and_ln785_36"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1913  %or_ln786_36 = or i1 %and_ln781_36, %and_ln786_72

]]></Node>
<StgValue><ssdm name="or_ln786_36"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1914  %xor_ln786_36 = xor i1 %or_ln786_36, true

]]></Node>
<StgValue><ssdm name="xor_ln786_36"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1915  %and_ln786_73 = and i1 %tmp_333, %xor_ln786_36

]]></Node>
<StgValue><ssdm name="and_ln786_73"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1916  %or_ln340_36 = or i1 %and_ln786_73, %and_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="922" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2010  %select_ln102_13 = select i1 %select_ln96_2, i16 %tmp_91, i16 %fm_out_buff_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln102_13"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2011  %shl_ln728_38 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2012  %sext_ln728_39 = sext i26 %shl_ln728_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_39"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2013  %add_ln1192_39 = add i32 %mul_ln1118_39, %sext_ln728_39

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2014  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2015  %trunc_ln708_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_39, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2016  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2018  %zext_ln415_39 = zext i1 %tmp_353 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="930" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2019  %add_ln415_39 = add i16 %trunc_ln708_38, %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="931" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2020  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="932" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2021  %xor_ln416_39 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="933" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2022  %and_ln416_39 = and i1 %tmp_352, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="934" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2023  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="935" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2024  %tmp_92 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_39, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="936" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2025  %icmp_ln879_78 = icmp eq i5 %tmp_92, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_78"/></StgValue>
</operation>

<operation id="937" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2026  %tmp_93 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_39, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="938" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2027  %icmp_ln879_79 = icmp eq i6 %tmp_93, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_79"/></StgValue>
</operation>

<operation id="939" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2028  %icmp_ln768_39 = icmp eq i6 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_39"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2029  %select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_79, i1 %icmp_ln768_39

]]></Node>
<StgValue><ssdm name="select_ln777_39"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2030  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2031  %xor_ln779_39 = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="xor_ln779_39"/></StgValue>
</operation>

<operation id="943" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2032  %and_ln779_39 = and i1 %icmp_ln879_78, %xor_ln779_39

]]></Node>
<StgValue><ssdm name="and_ln779_39"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2033  %select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_39, i1 %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="select_ln416_39"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2034  %and_ln781_39 = and i1 %and_ln416_39, %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="and_ln781_39"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2035  %xor_ln785_78 = xor i1 %select_ln777_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_78"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2036  %or_ln785_39 = or i1 %tmp_355, %xor_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2037  %xor_ln785_79 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="xor_ln785_79"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2038  %and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="and_ln785_39"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2039  %and_ln786_78 = and i1 %tmp_355, %select_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln786_78"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2040  %or_ln786_39 = or i1 %and_ln781_39, %and_ln786_78

]]></Node>
<StgValue><ssdm name="or_ln786_39"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2041  %xor_ln786_39 = xor i1 %or_ln786_39, true

]]></Node>
<StgValue><ssdm name="xor_ln786_39"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2042  %and_ln786_79 = and i1 %tmp_351, %xor_ln786_39

]]></Node>
<StgValue><ssdm name="and_ln786_79"/></StgValue>
</operation>

<operation id="954" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2043  %or_ln340_39 = or i1 %and_ln786_79, %and_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2133  %fm_out_buff_V_load_14 = load i16* %fm_out_buff_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_14"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2137  %select_ln102_14 = select i1 %select_ln96_2, i16 %tmp_98, i16 %fm_out_buff_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln102_14"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2138  %shl_ln728_41 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_14, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2139  %sext_ln728_42 = sext i26 %shl_ln728_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_42"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2140  %add_ln1192_42 = add i32 %mul_ln1118_42, %sext_ln728_42

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2141  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2142  %trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_42, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2143  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2145  %zext_ln415_42 = zext i1 %tmp_371 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2146  %add_ln415_42 = add i16 %trunc_ln708_41, %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2147  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2148  %xor_ln416_42 = xor i1 %tmp_372, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2149  %and_ln416_42 = and i1 %tmp_370, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2150  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2151  %tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_42, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2152  %icmp_ln879_84 = icmp eq i5 %tmp_99, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_84"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2153  %tmp_100 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_42, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2154  %icmp_ln879_85 = icmp eq i6 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_85"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2155  %icmp_ln768_42 = icmp eq i6 %tmp_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_42"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2157  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2158  %xor_ln779_42 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="xor_ln779_42"/></StgValue>
</operation>

<operation id="976" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2159  %and_ln779_42 = and i1 %icmp_ln879_84, %xor_ln779_42

]]></Node>
<StgValue><ssdm name="and_ln779_42"/></StgValue>
</operation>

<operation id="977" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2160  %select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_42, i1 %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="select_ln416_42"/></StgValue>
</operation>

<operation id="978" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2166  %and_ln786_84 = and i1 %tmp_373, %select_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln786_84"/></StgValue>
</operation>

<operation id="979" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="select_ln96_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:2260  %fm_out_buff_V_load_15 = load i16* %fm_out_buff_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V_load_15"/></StgValue>
</operation>

<operation id="980" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2261  %wt_buff_V_load_45 = load i16* %wt_buff_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_45"/></StgValue>
</operation>

<operation id="981" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2262  %sext_ln1118_45 = sext i16 %wt_buff_V_load_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="982" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2263  %mul_ln1118_45 = mul nsw i32 %sext_ln1116, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="983" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2271  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="984" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:26  %add_ln1117_8 = add i10 490, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:29  %add_ln1117_11 = add i10 -387, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:124  %add_ln1117_52 = add i10 %zext_ln96_4, %add_ln1117_8

]]></Node>
<StgValue><ssdm name="add_ln1117_52"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:125  %zext_ln1117_11 = zext i10 %add_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:126  %wt_buff_V_addr_10 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_10"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:133  %add_ln1117_55 = add i10 %zext_ln96_4, %add_ln1117_11

]]></Node>
<StgValue><ssdm name="add_ln1117_55"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:134  %zext_ln1117_14 = zext i10 %add_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:135  %wt_buff_V_addr_13 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_13"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:389  %or_ln340_49 = or i1 %and_ln786, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:390  %or_ln340_48 = or i1 %or_ln340_49, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:396  %select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:397  %select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:398  %select_ln340_1 = select i1 %or_ln340_48, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:399  %shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:400  %sext_ln728_1 = sext i26 %shl_ln728_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:401  %add_ln1192_1 = add i32 %mul_ln1118_1, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:402  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:403  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:404  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:406  %zext_ln415_1 = zext i1 %tmp_125 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:407  %add_ln415_1 = add i16 %trunc_ln708_1, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:408  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:409  %xor_ln416_1 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:410  %and_ln416_1 = and i1 %tmp_124, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:411  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:412  %tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_1, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:413  %icmp_ln879_2 = icmp eq i5 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:414  %tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:415  %icmp_ln879_3 = icmp eq i6 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:416  %icmp_ln768_1 = icmp eq i6 %tmp_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:417  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:418  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:419  %xor_ln779_1 = xor i1 %tmp_128, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:420  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:421  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:422  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:423  %xor_ln785_2 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:424  %or_ln785_1 = or i1 %tmp_127, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:425  %xor_ln785_3 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:426  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:427  %and_ln786_2 = and i1 %tmp_127, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:428  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:429  %xor_ln786_1 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:430  %and_ln786_3 = and i1 %tmp_123, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:431  %or_ln340_1 = or i1 %and_ln786_3, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:522  %wt_buff_V_load_4 = load i16* %wt_buff_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_4"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:523  %sext_ln1118_4 = sext i16 %wt_buff_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:524  %mul_ln1118_4 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:534  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:649  %wt_buff_V_load_7 = load i16* %wt_buff_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_7"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:650  %sext_ln1118_7 = sext i16 %wt_buff_V_load_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:651  %mul_ln1118_7 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:661  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:776  %wt_buff_V_load_10 = load i16* %wt_buff_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_10"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:903  %wt_buff_V_load_13 = load i16* %wt_buff_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_13"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2156  %select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_85, i1 %icmp_ln768_42

]]></Node>
<StgValue><ssdm name="select_ln777_42"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2161  %and_ln781_42 = and i1 %and_ln416_42, %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="and_ln781_42"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2162  %xor_ln785_84 = xor i1 %select_ln777_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_84"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2163  %or_ln785_42 = or i1 %tmp_373, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2164  %xor_ln785_85 = xor i1 %tmp_369, true

]]></Node>
<StgValue><ssdm name="xor_ln785_85"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2165  %and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="and_ln785_42"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2167  %or_ln786_42 = or i1 %and_ln781_42, %and_ln786_84

]]></Node>
<StgValue><ssdm name="or_ln786_42"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2168  %xor_ln786_42 = xor i1 %or_ln786_42, true

]]></Node>
<StgValue><ssdm name="xor_ln786_42"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2169  %and_ln786_85 = and i1 %tmp_369, %xor_ln786_42

]]></Node>
<StgValue><ssdm name="and_ln786_85"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2170  %or_ln340_42 = or i1 %and_ln786_85, %and_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2264  %select_ln102_15 = select i1 %select_ln96_2, i16 %tmp_105, i16 %fm_out_buff_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln102_15"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2265  %shl_ln728_44 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_15, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2266  %sext_ln728_45 = sext i26 %shl_ln728_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_45"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2267  %add_ln1192_45 = add i32 %mul_ln1118_45, %sext_ln728_45

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2268  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2269  %trunc_ln708_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_45, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2270  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2272  %zext_ln415_45 = zext i1 %tmp_389 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2273  %add_ln415_45 = add i16 %trunc_ln708_44, %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2274  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2275  %xor_ln416_45 = xor i1 %tmp_390, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2276  %and_ln416_45 = and i1 %tmp_388, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2277  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2278  %tmp_106 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_45, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2279  %icmp_ln879_90 = icmp eq i5 %tmp_106, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_90"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2280  %tmp_107 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_45, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2281  %icmp_ln879_91 = icmp eq i6 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_91"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2282  %icmp_ln768_45 = icmp eq i6 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_45"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2283  %select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_91, i1 %icmp_ln768_45

]]></Node>
<StgValue><ssdm name="select_ln777_45"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2284  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2285  %xor_ln779_45 = xor i1 %tmp_392, true

]]></Node>
<StgValue><ssdm name="xor_ln779_45"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2286  %and_ln779_45 = and i1 %icmp_ln879_90, %xor_ln779_45

]]></Node>
<StgValue><ssdm name="and_ln779_45"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2287  %select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_45, i1 %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="select_ln416_45"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2288  %and_ln781_45 = and i1 %and_ln416_45, %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="and_ln781_45"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2289  %xor_ln785_90 = xor i1 %select_ln777_45, true

]]></Node>
<StgValue><ssdm name="xor_ln785_90"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2290  %or_ln785_45 = or i1 %tmp_391, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2291  %xor_ln785_91 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="xor_ln785_91"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2292  %and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="and_ln785_45"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2293  %and_ln786_90 = and i1 %tmp_391, %select_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln786_90"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2294  %or_ln786_45 = or i1 %and_ln781_45, %and_ln786_90

]]></Node>
<StgValue><ssdm name="or_ln786_45"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2295  %xor_ln786_45 = xor i1 %or_ln786_45, true

]]></Node>
<StgValue><ssdm name="xor_ln786_45"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2296  %and_ln786_91 = and i1 %tmp_387, %xor_ln786_45

]]></Node>
<StgValue><ssdm name="and_ln786_91"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2297  %or_ln340_45 = or i1 %and_ln786_91, %and_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1082" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:16  %add_ln1117_1 = add i8 98, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="1083" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
hls_label_1:32  %tmp_115_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 14, i3 %select_ln95_1)

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="1084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="3" op_3_bw="3">
<![CDATA[
hls_label_1:33  %p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 14, i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:34  %sub_ln1117_2 = sub i13 %p_shl2_cast, %tmp_115_cast

]]></Node>
<StgValue><ssdm name="sub_ln1117_2"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:37  %add_ln1117_16 = add i8 -93, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:99  %add_ln1117_44 = add i8 %zext_ln96_5, %add_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_44"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:142  %add_ln1117_58 = add i13 %zext_ln96_6, %sub_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_58"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="13">
<![CDATA[
hls_label_1:143  %zext_ln1117_17 = zext i13 %add_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:144  %wt_buff_V_addr_16 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_16"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:153  %add_ln1117_61 = add i8 %zext_ln96_5, %add_ln1117_16

]]></Node>
<StgValue><ssdm name="add_ln1117_61"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="8">
<![CDATA[
hls_label_1:154  %sext_ln1117_9 = sext i8 %add_ln1117_61 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:155  %zext_ln1117_20 = zext i10 %sext_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:156  %wt_buff_V_addr_19 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_19"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:520  %or_ln340_55 = or i1 %and_ln786_6, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:521  %or_ln340_54 = or i1 %or_ln340_55, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:525  %select_ln340_7 = select i1 %or_ln340_3, i16 32767, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:526  %select_ln388_3 = select i1 %and_ln786_7, i16 -32768, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:527  %select_ln340_9 = select i1 %or_ln340_54, i16 %select_ln340_7, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:528  %shl_ln728_4 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_9, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:529  %sext_ln728_4 = sext i26 %shl_ln728_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:530  %add_ln1192_4 = add i32 %mul_ln1118_4, %sext_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:531  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:532  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:533  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:535  %zext_ln415_4 = zext i1 %tmp_143 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:536  %add_ln415_4 = add i16 %trunc_ln708_4, %zext_ln415_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:537  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:538  %xor_ln416_4 = xor i1 %tmp_144, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:539  %and_ln416_4 = and i1 %tmp_142, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:540  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:541  %tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_4, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1113" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:542  %icmp_ln879_8 = icmp eq i5 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:543  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_4, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:544  %icmp_ln879_9 = icmp eq i6 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:545  %icmp_ln768_4 = icmp eq i6 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:546  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:547  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:548  %xor_ln779_4 = xor i1 %tmp_146, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:549  %and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:550  %select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="select_ln416_4"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:551  %and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:552  %xor_ln785_8 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:553  %or_ln785_4 = or i1 %tmp_145, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:554  %xor_ln785_9 = xor i1 %tmp_141, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:555  %and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:556  %and_ln786_8 = and i1 %tmp_145, %select_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:557  %or_ln786_4 = or i1 %and_ln781_4, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:558  %xor_ln786_4 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:559  %and_ln786_9 = and i1 %tmp_141, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:560  %or_ln340_4 = or i1 %and_ln786_9, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:647  %or_ln340_61 = or i1 %and_ln786_12, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_61"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:648  %or_ln340_60 = or i1 %or_ln340_61, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_60"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:652  %select_ln340_15 = select i1 %or_ln340_6, i16 32767, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:653  %select_ln388_6 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:654  %select_ln340_16 = select i1 %or_ln340_60, i16 %select_ln340_15, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:655  %shl_ln728_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_16, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:656  %sext_ln728_7 = sext i26 %shl_ln728_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:657  %add_ln1192_7 = add i32 %mul_ln1118_7, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:658  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:659  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:660  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:662  %zext_ln415_7 = zext i1 %tmp_161 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:663  %add_ln415_7 = add i16 %trunc_ln708_7, %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:664  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:665  %xor_ln416_7 = xor i1 %tmp_162, true

]]></Node>
<StgValue><ssdm name="xor_ln416_7"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:666  %and_ln416_7 = and i1 %tmp_160, %xor_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:667  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:668  %tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_7, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:669  %icmp_ln879_14 = icmp eq i5 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:670  %tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_7, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:671  %icmp_ln879_15 = icmp eq i6 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:672  %icmp_ln768_7 = icmp eq i6 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:673  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:674  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:675  %xor_ln779_7 = xor i1 %tmp_164, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:676  %and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:677  %select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="select_ln416_7"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:678  %and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:679  %xor_ln785_14 = xor i1 %select_ln777_7, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:680  %or_ln785_7 = or i1 %tmp_163, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:681  %xor_ln785_15 = xor i1 %tmp_159, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:682  %and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:683  %and_ln786_14 = and i1 %tmp_163, %select_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:684  %or_ln786_7 = or i1 %and_ln781_7, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:685  %xor_ln786_7 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:686  %and_ln786_15 = and i1 %tmp_159, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:687  %or_ln340_7 = or i1 %and_ln786_15, %and_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:776  %wt_buff_V_load_10 = load i16* %wt_buff_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_10"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:777  %sext_ln1118_10 = sext i16 %wt_buff_V_load_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:778  %mul_ln1118_10 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="1172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:788  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:903  %wt_buff_V_load_13 = load i16* %wt_buff_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_13"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:904  %sext_ln1118_13 = sext i16 %wt_buff_V_load_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:905  %mul_ln1118_13 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:915  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1030  %wt_buff_V_load_16 = load i16* %wt_buff_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_16"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1157  %wt_buff_V_load_19 = load i16* %wt_buff_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1179" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:40  %add_ln1117_19 = add i11 -970, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="1180" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:45  %add_ln1117_21 = add i11 -823, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="1181" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:163  %add_ln1117_64 = add i11 %zext_ln96_2, %add_ln1117_19

]]></Node>
<StgValue><ssdm name="add_ln1117_64"/></StgValue>
</operation>

<operation id="1182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:164  %zext_ln1117_23 = zext i11 %add_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="1183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:165  %wt_buff_V_addr_22 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_22"/></StgValue>
</operation>

<operation id="1184" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:172  %add_ln1117_67 = add i11 %zext_ln96_2, %add_ln1117_21

]]></Node>
<StgValue><ssdm name="add_ln1117_67"/></StgValue>
</operation>

<operation id="1185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:173  %zext_ln1117_26 = zext i11 %add_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="1186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:174  %wt_buff_V_addr_25 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_25"/></StgValue>
</operation>

<operation id="1187" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:774  %or_ln340_67 = or i1 %and_ln786_18, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_67"/></StgValue>
</operation>

<operation id="1188" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:775  %or_ln340_66 = or i1 %or_ln340_67, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_66"/></StgValue>
</operation>

<operation id="1189" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:779  %select_ln340_22 = select i1 %or_ln340_9, i16 32767, i16 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="1190" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:780  %select_ln388_9 = select i1 %and_ln786_19, i16 -32768, i16 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="1191" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:781  %select_ln340_24 = select i1 %or_ln340_66, i16 %select_ln340_22, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="1192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:782  %shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_24, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:783  %sext_ln728_10 = sext i26 %shl_ln728_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="1194" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:784  %add_ln1192_10 = add i32 %mul_ln1118_10, %sext_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:785  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:786  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:787  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:789  %zext_ln415_10 = zext i1 %tmp_179 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="1199" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:790  %add_ln415_10 = add i16 %trunc_ln708_s, %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="1200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:791  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1201" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:792  %xor_ln416_10 = xor i1 %tmp_180, true

]]></Node>
<StgValue><ssdm name="xor_ln416_10"/></StgValue>
</operation>

<operation id="1202" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:793  %and_ln416_10 = and i1 %tmp_178, %xor_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="1203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:794  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:795  %tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_10, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1205" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:796  %icmp_ln879_20 = icmp eq i5 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="1206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:797  %tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_10, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1207" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:798  %icmp_ln879_21 = icmp eq i6 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="1208" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:799  %icmp_ln768_10 = icmp eq i6 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="1209" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:800  %select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln777_10"/></StgValue>
</operation>

<operation id="1210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:801  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1211" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:802  %xor_ln779_10 = xor i1 %tmp_182, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="1212" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:803  %and_ln779_10 = and i1 %icmp_ln879_20, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="1213" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:804  %select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_10, i1 %icmp_ln879_21

]]></Node>
<StgValue><ssdm name="select_ln416_10"/></StgValue>
</operation>

<operation id="1214" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:805  %and_ln781_10 = and i1 %and_ln416_10, %icmp_ln879_21

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="1215" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:806  %xor_ln785_20 = xor i1 %select_ln777_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="1216" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:807  %or_ln785_10 = or i1 %tmp_181, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="1217" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:808  %xor_ln785_21 = xor i1 %tmp_177, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="1218" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:809  %and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="and_ln785_10"/></StgValue>
</operation>

<operation id="1219" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:810  %and_ln786_20 = and i1 %tmp_181, %select_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="1220" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:811  %or_ln786_10 = or i1 %and_ln781_10, %and_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="1221" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:812  %xor_ln786_10 = xor i1 %or_ln786_10, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="1222" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:813  %and_ln786_21 = and i1 %tmp_177, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="1223" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:814  %or_ln340_10 = or i1 %and_ln786_21, %and_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1224" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:901  %or_ln340_73 = or i1 %and_ln786_24, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_73"/></StgValue>
</operation>

<operation id="1225" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:902  %or_ln340_72 = or i1 %or_ln340_73, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_72"/></StgValue>
</operation>

<operation id="1226" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:906  %select_ln340_30 = select i1 %or_ln340_12, i16 32767, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="1227" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:907  %select_ln388_12 = select i1 %and_ln786_25, i16 -32768, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="1228" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:908  %select_ln340_31 = select i1 %or_ln340_72, i16 %select_ln340_30, i16 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="1229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:909  %shl_ln728_12 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_31, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:910  %sext_ln728_13 = sext i26 %shl_ln728_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="1231" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:911  %add_ln1192_13 = add i32 %mul_ln1118_13, %sext_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:912  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:913  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_13, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="1234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:914  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:916  %zext_ln415_13 = zext i1 %tmp_197 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="1236" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:917  %add_ln415_13 = add i16 %trunc_ln708_12, %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="1237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:918  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1238" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:919  %xor_ln416_13 = xor i1 %tmp_198, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="1239" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:920  %and_ln416_13 = and i1 %tmp_196, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="1240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:921  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:922  %tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_13, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1242" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:923  %icmp_ln879_26 = icmp eq i5 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_26"/></StgValue>
</operation>

<operation id="1243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:924  %tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_13, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1244" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:925  %icmp_ln879_27 = icmp eq i6 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_27"/></StgValue>
</operation>

<operation id="1245" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:926  %icmp_ln768_13 = icmp eq i6 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="1246" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:927  %select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_27, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln777_13"/></StgValue>
</operation>

<operation id="1247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:928  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1248" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:929  %xor_ln779_13 = xor i1 %tmp_200, true

]]></Node>
<StgValue><ssdm name="xor_ln779_13"/></StgValue>
</operation>

<operation id="1249" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:930  %and_ln779_13 = and i1 %icmp_ln879_26, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="1250" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:931  %select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_13, i1 %icmp_ln879_27

]]></Node>
<StgValue><ssdm name="select_ln416_13"/></StgValue>
</operation>

<operation id="1251" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:932  %and_ln781_13 = and i1 %and_ln416_13, %icmp_ln879_27

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="1252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:933  %xor_ln785_26 = xor i1 %select_ln777_13, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="1253" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:934  %or_ln785_13 = or i1 %tmp_199, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="1254" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:935  %xor_ln785_27 = xor i1 %tmp_195, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="1255" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:936  %and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="and_ln785_13"/></StgValue>
</operation>

<operation id="1256" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:937  %and_ln786_26 = and i1 %tmp_199, %select_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="1257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:938  %or_ln786_13 = or i1 %and_ln781_13, %and_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="1258" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:939  %xor_ln786_13 = xor i1 %or_ln786_13, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="1259" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:940  %and_ln786_27 = and i1 %tmp_195, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="1260" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:941  %or_ln340_13 = or i1 %and_ln786_27, %and_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="1261" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1030  %wt_buff_V_load_16 = load i16* %wt_buff_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_16"/></StgValue>
</operation>

<operation id="1262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1031  %sext_ln1118_16 = sext i16 %wt_buff_V_load_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="1263" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1032  %mul_ln1118_16 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1042  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1265" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1157  %wt_buff_V_load_19 = load i16* %wt_buff_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_19"/></StgValue>
</operation>

<operation id="1266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1158  %sext_ln1118_19 = sext i16 %wt_buff_V_load_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="1267" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1159  %mul_ln1118_19 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1169  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1269" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1284  %wt_buff_V_load_22 = load i16* %wt_buff_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_22"/></StgValue>
</operation>

<operation id="1270" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1411  %wt_buff_V_load_25 = load i16* %wt_buff_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1271" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:48  %add_ln1117_24 = add i11 -676, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="1272" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:51  %add_ln1117_27 = add i11 -529, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_27"/></StgValue>
</operation>

<operation id="1273" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:181  %add_ln1117_70 = add i11 %zext_ln96_2, %add_ln1117_24

]]></Node>
<StgValue><ssdm name="add_ln1117_70"/></StgValue>
</operation>

<operation id="1274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:182  %zext_ln1117_29 = zext i11 %add_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="1275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:183  %wt_buff_V_addr_28 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_28"/></StgValue>
</operation>

<operation id="1276" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:190  %add_ln1117_73 = add i11 %zext_ln96_2, %add_ln1117_27

]]></Node>
<StgValue><ssdm name="add_ln1117_73"/></StgValue>
</operation>

<operation id="1277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:191  %zext_ln1117_32 = zext i11 %add_ln1117_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="1278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:192  %wt_buff_V_addr_31 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_31"/></StgValue>
</operation>

<operation id="1279" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1028  %or_ln340_79 = or i1 %and_ln786_30, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_79"/></StgValue>
</operation>

<operation id="1280" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1029  %or_ln340_78 = or i1 %or_ln340_79, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_78"/></StgValue>
</operation>

<operation id="1281" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1033  %select_ln340_37 = select i1 %or_ln340_15, i16 32767, i16 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="1282" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1034  %select_ln388_15 = select i1 %and_ln786_31, i16 -32768, i16 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="1283" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1035  %select_ln340_39 = select i1 %or_ln340_78, i16 %select_ln340_37, i16 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="1284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1036  %shl_ln728_15 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_39, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1037  %sext_ln728_16 = sext i26 %shl_ln728_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="1286" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1038  %add_ln1192_16 = add i32 %mul_ln1118_16, %sext_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1039  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1040  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_16, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1041  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1043  %zext_ln415_16 = zext i1 %tmp_215 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="1291" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1044  %add_ln415_16 = add i16 %trunc_ln708_15, %zext_ln415_16

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="1292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1045  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1046  %xor_ln416_16 = xor i1 %tmp_216, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="1294" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1047  %and_ln416_16 = and i1 %tmp_214, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="1295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1048  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1049  %tmp_38 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_16, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1297" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1050  %icmp_ln879_32 = icmp eq i5 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_32"/></StgValue>
</operation>

<operation id="1298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1051  %tmp_39 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_16, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1299" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1052  %icmp_ln879_33 = icmp eq i6 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_33"/></StgValue>
</operation>

<operation id="1300" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1053  %icmp_ln768_16 = icmp eq i6 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="1301" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1054  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_33, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="1302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1055  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1303" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1056  %xor_ln779_16 = xor i1 %tmp_218, true

]]></Node>
<StgValue><ssdm name="xor_ln779_16"/></StgValue>
</operation>

<operation id="1304" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1057  %and_ln779_16 = and i1 %icmp_ln879_32, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="and_ln779_16"/></StgValue>
</operation>

<operation id="1305" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1058  %select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_16, i1 %icmp_ln879_33

]]></Node>
<StgValue><ssdm name="select_ln416_16"/></StgValue>
</operation>

<operation id="1306" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1059  %and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_33

]]></Node>
<StgValue><ssdm name="and_ln781_16"/></StgValue>
</operation>

<operation id="1307" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1060  %xor_ln785_32 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="1308" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1061  %or_ln785_16 = or i1 %tmp_217, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="1309" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1062  %xor_ln785_33 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="1310" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1063  %and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="and_ln785_16"/></StgValue>
</operation>

<operation id="1311" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1064  %and_ln786_32 = and i1 %tmp_217, %select_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln786_32"/></StgValue>
</operation>

<operation id="1312" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1065  %or_ln786_16 = or i1 %and_ln781_16, %and_ln786_32

]]></Node>
<StgValue><ssdm name="or_ln786_16"/></StgValue>
</operation>

<operation id="1313" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1066  %xor_ln786_16 = xor i1 %or_ln786_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="1314" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1067  %and_ln786_33 = and i1 %tmp_213, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="and_ln786_33"/></StgValue>
</operation>

<operation id="1315" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1068  %or_ln340_16 = or i1 %and_ln786_33, %and_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="1316" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1155  %or_ln340_85 = or i1 %and_ln786_36, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_85"/></StgValue>
</operation>

<operation id="1317" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1156  %or_ln340_84 = or i1 %or_ln340_85, %and_ln781_18

]]></Node>
<StgValue><ssdm name="or_ln340_84"/></StgValue>
</operation>

<operation id="1318" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1160  %select_ln340_45 = select i1 %or_ln340_18, i16 32767, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="1319" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1161  %select_ln388_18 = select i1 %and_ln786_37, i16 -32768, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="1320" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1162  %select_ln340_46 = select i1 %or_ln340_84, i16 %select_ln340_45, i16 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="1321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1163  %shl_ln728_18 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_46, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1164  %sext_ln728_19 = sext i26 %shl_ln728_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_19"/></StgValue>
</operation>

<operation id="1323" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1165  %add_ln1192_19 = add i32 %mul_ln1118_19, %sext_ln728_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1166  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1167  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="1326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1168  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1170  %zext_ln415_19 = zext i1 %tmp_233 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="1328" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1171  %add_ln415_19 = add i16 %trunc_ln708_18, %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="1329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1172  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1330" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1173  %xor_ln416_19 = xor i1 %tmp_234, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="1331" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1174  %and_ln416_19 = and i1 %tmp_232, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="1332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1175  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1176  %tmp_45 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_19, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1334" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1177  %icmp_ln879_38 = icmp eq i5 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_38"/></StgValue>
</operation>

<operation id="1335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1178  %tmp_46 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_19, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1336" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1179  %icmp_ln879_39 = icmp eq i6 %tmp_46, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_39"/></StgValue>
</operation>

<operation id="1337" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1180  %icmp_ln768_19 = icmp eq i6 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="1338" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1181  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_39, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="1339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1182  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1340" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1183  %xor_ln779_19 = xor i1 %tmp_236, true

]]></Node>
<StgValue><ssdm name="xor_ln779_19"/></StgValue>
</operation>

<operation id="1341" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1184  %and_ln779_19 = and i1 %icmp_ln879_38, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="and_ln779_19"/></StgValue>
</operation>

<operation id="1342" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1185  %select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_19, i1 %icmp_ln879_39

]]></Node>
<StgValue><ssdm name="select_ln416_19"/></StgValue>
</operation>

<operation id="1343" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1186  %and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_39

]]></Node>
<StgValue><ssdm name="and_ln781_19"/></StgValue>
</operation>

<operation id="1344" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1187  %xor_ln785_38 = xor i1 %select_ln777_19, true

]]></Node>
<StgValue><ssdm name="xor_ln785_38"/></StgValue>
</operation>

<operation id="1345" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1188  %or_ln785_19 = or i1 %tmp_235, %xor_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="1346" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1189  %xor_ln785_39 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="xor_ln785_39"/></StgValue>
</operation>

<operation id="1347" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1190  %and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="and_ln785_19"/></StgValue>
</operation>

<operation id="1348" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1191  %and_ln786_38 = and i1 %tmp_235, %select_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln786_38"/></StgValue>
</operation>

<operation id="1349" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1192  %or_ln786_19 = or i1 %and_ln781_19, %and_ln786_38

]]></Node>
<StgValue><ssdm name="or_ln786_19"/></StgValue>
</operation>

<operation id="1350" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1193  %xor_ln786_19 = xor i1 %or_ln786_19, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="1351" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1194  %and_ln786_39 = and i1 %tmp_231, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_39"/></StgValue>
</operation>

<operation id="1352" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1195  %or_ln340_19 = or i1 %and_ln786_39, %and_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="1353" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1284  %wt_buff_V_load_22 = load i16* %wt_buff_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_22"/></StgValue>
</operation>

<operation id="1354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1285  %sext_ln1118_22 = sext i16 %wt_buff_V_load_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1355" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1286  %mul_ln1118_22 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1296  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1357" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1411  %wt_buff_V_load_25 = load i16* %wt_buff_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_25"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1412  %sext_ln1118_25 = sext i16 %wt_buff_V_load_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1413  %mul_ln1118_25 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1423  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1538  %wt_buff_V_load_28 = load i16* %wt_buff_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_28"/></StgValue>
</operation>

<operation id="1362" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1665  %wt_buff_V_load_31 = load i16* %wt_buff_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_31"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1363" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:56  %add_ln1117_29 = add i10 -382, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_29"/></StgValue>
</operation>

<operation id="1364" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:59  %add_ln1117_32 = add i9 -235, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_32"/></StgValue>
</operation>

<operation id="1365" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:200  %add_ln1117_76 = add i10 %zext_ln96_4, %add_ln1117_29

]]></Node>
<StgValue><ssdm name="add_ln1117_76"/></StgValue>
</operation>

<operation id="1366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:201  %sext_ln1117_11 = sext i10 %add_ln1117_76 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="1367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:202  %zext_ln1117_35 = zext i11 %sext_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_35"/></StgValue>
</operation>

<operation id="1368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:203  %wt_buff_V_addr_34 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_34"/></StgValue>
</operation>

<operation id="1369" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:212  %add_ln1117_79 = add i9 %zext_ln96_3, %add_ln1117_32

]]></Node>
<StgValue><ssdm name="add_ln1117_79"/></StgValue>
</operation>

<operation id="1370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1:213  %sext_ln1117_14 = sext i9 %add_ln1117_79 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_14"/></StgValue>
</operation>

<operation id="1371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:214  %zext_ln1117_38 = zext i11 %sext_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_38"/></StgValue>
</operation>

<operation id="1372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:215  %wt_buff_V_addr_37 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_38

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_37"/></StgValue>
</operation>

<operation id="1373" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1282  %or_ln340_91 = or i1 %and_ln786_42, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_91"/></StgValue>
</operation>

<operation id="1374" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1283  %or_ln340_90 = or i1 %or_ln340_91, %and_ln781_21

]]></Node>
<StgValue><ssdm name="or_ln340_90"/></StgValue>
</operation>

<operation id="1375" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1287  %select_ln340_51 = select i1 %or_ln340_21, i16 32767, i16 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="1376" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1288  %select_ln388_21 = select i1 %and_ln786_43, i16 -32768, i16 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="1377" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1289  %select_ln340_52 = select i1 %or_ln340_90, i16 %select_ln340_51, i16 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="1378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1290  %shl_ln728_21 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_52, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1291  %sext_ln728_22 = sext i26 %shl_ln728_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_22"/></StgValue>
</operation>

<operation id="1380" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1292  %add_ln1192_22 = add i32 %mul_ln1118_22, %sext_ln728_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1293  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1294  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_22, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1295  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1297  %zext_ln415_22 = zext i1 %tmp_251 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1298  %add_ln415_22 = add i16 %trunc_ln708_21, %zext_ln415_22

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1299  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1300  %xor_ln416_22 = xor i1 %tmp_252, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1301  %and_ln416_22 = and i1 %tmp_250, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1302  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1303  %tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_22, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1304  %icmp_ln879_44 = icmp eq i5 %tmp_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_44"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1305  %tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_22, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1393" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1306  %icmp_ln879_45 = icmp eq i6 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_45"/></StgValue>
</operation>

<operation id="1394" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1307  %icmp_ln768_22 = icmp eq i6 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_22"/></StgValue>
</operation>

<operation id="1395" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1308  %select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_45, i1 %icmp_ln768_22

]]></Node>
<StgValue><ssdm name="select_ln777_22"/></StgValue>
</operation>

<operation id="1396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1309  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1397" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1310  %xor_ln779_22 = xor i1 %tmp_254, true

]]></Node>
<StgValue><ssdm name="xor_ln779_22"/></StgValue>
</operation>

<operation id="1398" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1311  %and_ln779_22 = and i1 %icmp_ln879_44, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="and_ln779_22"/></StgValue>
</operation>

<operation id="1399" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1312  %select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_22, i1 %icmp_ln879_45

]]></Node>
<StgValue><ssdm name="select_ln416_22"/></StgValue>
</operation>

<operation id="1400" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1313  %and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_45

]]></Node>
<StgValue><ssdm name="and_ln781_22"/></StgValue>
</operation>

<operation id="1401" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1314  %xor_ln785_44 = xor i1 %select_ln777_22, true

]]></Node>
<StgValue><ssdm name="xor_ln785_44"/></StgValue>
</operation>

<operation id="1402" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1315  %or_ln785_22 = or i1 %tmp_253, %xor_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="1403" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1316  %xor_ln785_45 = xor i1 %tmp_249, true

]]></Node>
<StgValue><ssdm name="xor_ln785_45"/></StgValue>
</operation>

<operation id="1404" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1317  %and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="and_ln785_22"/></StgValue>
</operation>

<operation id="1405" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1318  %and_ln786_44 = and i1 %tmp_253, %select_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln786_44"/></StgValue>
</operation>

<operation id="1406" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1319  %or_ln786_22 = or i1 %and_ln781_22, %and_ln786_44

]]></Node>
<StgValue><ssdm name="or_ln786_22"/></StgValue>
</operation>

<operation id="1407" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1320  %xor_ln786_22 = xor i1 %or_ln786_22, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="1408" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1321  %and_ln786_45 = and i1 %tmp_249, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_45"/></StgValue>
</operation>

<operation id="1409" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1322  %or_ln340_22 = or i1 %and_ln786_45, %and_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="1410" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1409  %or_ln340_97 = or i1 %and_ln786_48, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_97"/></StgValue>
</operation>

<operation id="1411" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1410  %or_ln340_96 = or i1 %or_ln340_97, %and_ln781_24

]]></Node>
<StgValue><ssdm name="or_ln340_96"/></StgValue>
</operation>

<operation id="1412" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1414  %select_ln340_56 = select i1 %or_ln340_24, i16 32767, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="1413" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1415  %select_ln388_24 = select i1 %and_ln786_49, i16 -32768, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="1414" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1416  %select_ln340_57 = select i1 %or_ln340_96, i16 %select_ln340_56, i16 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="1415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1417  %shl_ln728_24 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_57, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1418  %sext_ln728_25 = sext i26 %shl_ln728_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_25"/></StgValue>
</operation>

<operation id="1417" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1419  %add_ln1192_25 = add i32 %mul_ln1118_25, %sext_ln728_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1420  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1421  %trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_25, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="1420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1422  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1424  %zext_ln415_25 = zext i1 %tmp_269 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="1422" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1425  %add_ln415_25 = add i16 %trunc_ln708_24, %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="1423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1426  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1424" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1427  %xor_ln416_25 = xor i1 %tmp_270, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="1425" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1428  %and_ln416_25 = and i1 %tmp_268, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="1426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1429  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1430  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_25, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1428" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1431  %icmp_ln879_50 = icmp eq i5 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_50"/></StgValue>
</operation>

<operation id="1429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1432  %tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_25, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1430" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1433  %icmp_ln879_51 = icmp eq i6 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_51"/></StgValue>
</operation>

<operation id="1431" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1434  %icmp_ln768_25 = icmp eq i6 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_25"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1435  %select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_51, i1 %icmp_ln768_25

]]></Node>
<StgValue><ssdm name="select_ln777_25"/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1436  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1437  %xor_ln779_25 = xor i1 %tmp_272, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1438  %and_ln779_25 = and i1 %icmp_ln879_50, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln779_25"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1439  %select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_25, i1 %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="select_ln416_25"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1440  %and_ln781_25 = and i1 %and_ln416_25, %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="and_ln781_25"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1441  %xor_ln785_50 = xor i1 %select_ln777_25, true

]]></Node>
<StgValue><ssdm name="xor_ln785_50"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1442  %or_ln785_25 = or i1 %tmp_271, %xor_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="1440" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1443  %xor_ln785_51 = xor i1 %tmp_267, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="1441" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1444  %and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="1442" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1445  %and_ln786_50 = and i1 %tmp_271, %select_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln786_50"/></StgValue>
</operation>

<operation id="1443" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1446  %or_ln786_25 = or i1 %and_ln781_25, %and_ln786_50

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="1444" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1447  %xor_ln786_25 = xor i1 %or_ln786_25, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="1445" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1448  %and_ln786_51 = and i1 %tmp_267, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_51"/></StgValue>
</operation>

<operation id="1446" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1449  %or_ln340_25 = or i1 %and_ln786_51, %and_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="1447" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1538  %wt_buff_V_load_28 = load i16* %wt_buff_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_28"/></StgValue>
</operation>

<operation id="1448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1539  %sext_ln1118_28 = sext i16 %wt_buff_V_load_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1449" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1540  %mul_ln1118_28 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1550  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1451" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1665  %wt_buff_V_load_31 = load i16* %wt_buff_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_31"/></StgValue>
</operation>

<operation id="1452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1666  %sext_ln1118_31 = sext i16 %wt_buff_V_load_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1453" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1667  %mul_ln1118_31 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1677  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1455" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1792  %wt_buff_V_load_34 = load i16* %wt_buff_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_34"/></StgValue>
</operation>

<operation id="1456" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1919  %wt_buff_V_load_37 = load i16* %wt_buff_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_37"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
hls_label_1:62  %tmp_118_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 35, i3 %select_ln95_1)

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="1458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="3" op_3_bw="3">
<![CDATA[
hls_label_1:63  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 35, i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1459" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:64  %sub_ln1117_5 = sub i13 %p_shl5_cast, %tmp_118_cast

]]></Node>
<StgValue><ssdm name="sub_ln1117_5"/></StgValue>
</operation>

<operation id="1460" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:67  %add_ln1117_37 = add i12 -1989, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_37"/></StgValue>
</operation>

<operation id="1461" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:224  %add_ln1117_82 = add i13 %zext_ln96_6, %sub_ln1117_5

]]></Node>
<StgValue><ssdm name="add_ln1117_82"/></StgValue>
</operation>

<operation id="1462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="13">
<![CDATA[
hls_label_1:225  %zext_ln1117_41 = zext i13 %add_ln1117_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_41"/></StgValue>
</operation>

<operation id="1463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:226  %wt_buff_V_addr_40 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_41

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_40"/></StgValue>
</operation>

<operation id="1464" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:233  %add_ln1117_85 = add i12 %zext_ln96_1, %add_ln1117_37

]]></Node>
<StgValue><ssdm name="add_ln1117_85"/></StgValue>
</operation>

<operation id="1465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:234  %zext_ln1117_44 = zext i12 %add_ln1117_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_44"/></StgValue>
</operation>

<operation id="1466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:235  %wt_buff_V_addr_43 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_44

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_43"/></StgValue>
</operation>

<operation id="1467" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1536  %or_ln340_103 = or i1 %and_ln786_54, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_103"/></StgValue>
</operation>

<operation id="1468" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1537  %or_ln340_102 = or i1 %or_ln340_103, %and_ln781_27

]]></Node>
<StgValue><ssdm name="or_ln340_102"/></StgValue>
</operation>

<operation id="1469" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1541  %select_ln340_61 = select i1 %or_ln340_27, i16 32767, i16 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="1470" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1542  %select_ln388_27 = select i1 %and_ln786_55, i16 -32768, i16 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="1471" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1543  %select_ln340_62 = select i1 %or_ln340_102, i16 %select_ln340_61, i16 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="1472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1544  %shl_ln728_27 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_62, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="1473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1545  %sext_ln728_28 = sext i26 %shl_ln728_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_28"/></StgValue>
</operation>

<operation id="1474" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1546  %add_ln1192_28 = add i32 %mul_ln1118_28, %sext_ln728_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1547  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1548  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_28, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="1477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1549  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1551  %zext_ln415_28 = zext i1 %tmp_287 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="1479" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1552  %add_ln415_28 = add i16 %trunc_ln708_27, %zext_ln415_28

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="1480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1553  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1481" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1554  %xor_ln416_28 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="1482" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1555  %and_ln416_28 = and i1 %tmp_286, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="1483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1556  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1557  %tmp_66 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_28, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1485" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1558  %icmp_ln879_56 = icmp eq i5 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_56"/></StgValue>
</operation>

<operation id="1486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1559  %tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_28, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1487" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1560  %icmp_ln879_57 = icmp eq i6 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_57"/></StgValue>
</operation>

<operation id="1488" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1561  %icmp_ln768_28 = icmp eq i6 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_28"/></StgValue>
</operation>

<operation id="1489" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1562  %select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_57, i1 %icmp_ln768_28

]]></Node>
<StgValue><ssdm name="select_ln777_28"/></StgValue>
</operation>

<operation id="1490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1563  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1491" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1564  %xor_ln779_28 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="1492" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1565  %and_ln779_28 = and i1 %icmp_ln879_56, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln779_28"/></StgValue>
</operation>

<operation id="1493" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1566  %select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_28, i1 %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="select_ln416_28"/></StgValue>
</operation>

<operation id="1494" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1567  %and_ln781_28 = and i1 %and_ln416_28, %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="and_ln781_28"/></StgValue>
</operation>

<operation id="1495" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1568  %xor_ln785_56 = xor i1 %select_ln777_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="1496" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1569  %or_ln785_28 = or i1 %tmp_289, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="1497" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1570  %xor_ln785_57 = xor i1 %tmp_285, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="1498" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1571  %and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="1499" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1572  %and_ln786_56 = and i1 %tmp_289, %select_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln786_56"/></StgValue>
</operation>

<operation id="1500" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1573  %or_ln786_28 = or i1 %and_ln781_28, %and_ln786_56

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="1501" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1574  %xor_ln786_28 = xor i1 %or_ln786_28, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="1502" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1575  %and_ln786_57 = and i1 %tmp_285, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="and_ln786_57"/></StgValue>
</operation>

<operation id="1503" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1576  %or_ln340_28 = or i1 %and_ln786_57, %and_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="1504" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1663  %or_ln340_109 = or i1 %and_ln786_60, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_109"/></StgValue>
</operation>

<operation id="1505" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1664  %or_ln340_108 = or i1 %or_ln340_109, %and_ln781_30

]]></Node>
<StgValue><ssdm name="or_ln340_108"/></StgValue>
</operation>

<operation id="1506" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1668  %select_ln340_66 = select i1 %or_ln340_30, i16 32767, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln340_66"/></StgValue>
</operation>

<operation id="1507" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1669  %select_ln388_30 = select i1 %and_ln786_61, i16 -32768, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="1508" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1670  %select_ln340_67 = select i1 %or_ln340_108, i16 %select_ln340_66, i16 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_67"/></StgValue>
</operation>

<operation id="1509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1671  %shl_ln728_30 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_67, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1672  %sext_ln728_31 = sext i26 %shl_ln728_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_31"/></StgValue>
</operation>

<operation id="1511" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1673  %add_ln1192_31 = add i32 %mul_ln1118_31, %sext_ln728_31

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1674  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1675  %trunc_ln708_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_31, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="1514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1676  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1678  %zext_ln415_31 = zext i1 %tmp_305 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="1516" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1679  %add_ln415_31 = add i16 %trunc_ln708_30, %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="1517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1680  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1518" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1681  %xor_ln416_31 = xor i1 %tmp_306, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="1519" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1682  %and_ln416_31 = and i1 %tmp_304, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="1520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1683  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1684  %tmp_73 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_31, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1522" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1685  %icmp_ln879_62 = icmp eq i5 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_62"/></StgValue>
</operation>

<operation id="1523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1686  %tmp_74 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_31, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1524" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1687  %icmp_ln879_63 = icmp eq i6 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_63"/></StgValue>
</operation>

<operation id="1525" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1688  %icmp_ln768_31 = icmp eq i6 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_31"/></StgValue>
</operation>

<operation id="1526" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1689  %select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_63, i1 %icmp_ln768_31

]]></Node>
<StgValue><ssdm name="select_ln777_31"/></StgValue>
</operation>

<operation id="1527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1690  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1528" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1691  %xor_ln779_31 = xor i1 %tmp_308, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="1529" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1692  %and_ln779_31 = and i1 %icmp_ln879_62, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln779_31"/></StgValue>
</operation>

<operation id="1530" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1693  %select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_31, i1 %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="select_ln416_31"/></StgValue>
</operation>

<operation id="1531" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1694  %and_ln781_31 = and i1 %and_ln416_31, %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="and_ln781_31"/></StgValue>
</operation>

<operation id="1532" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1695  %xor_ln785_62 = xor i1 %select_ln777_31, true

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="1533" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1696  %or_ln785_31 = or i1 %tmp_307, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="1534" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1697  %xor_ln785_63 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="1535" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1698  %and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="and_ln785_31"/></StgValue>
</operation>

<operation id="1536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1699  %and_ln786_62 = and i1 %tmp_307, %select_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln786_62"/></StgValue>
</operation>

<operation id="1537" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1700  %or_ln786_31 = or i1 %and_ln781_31, %and_ln786_62

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="1538" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1701  %xor_ln786_31 = xor i1 %or_ln786_31, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="1539" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1702  %and_ln786_63 = and i1 %tmp_303, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="and_ln786_63"/></StgValue>
</operation>

<operation id="1540" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1703  %or_ln340_31 = or i1 %and_ln786_63, %and_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="1541" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1792  %wt_buff_V_load_34 = load i16* %wt_buff_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_34"/></StgValue>
</operation>

<operation id="1542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1793  %sext_ln1118_34 = sext i16 %wt_buff_V_load_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1543" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1794  %mul_ln1118_34 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1804  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1545" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1919  %wt_buff_V_load_37 = load i16* %wt_buff_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_37"/></StgValue>
</operation>

<operation id="1546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1920  %sext_ln1118_37 = sext i16 %wt_buff_V_load_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1547" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1921  %mul_ln1118_37 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1931  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1549" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2046  %wt_buff_V_load_40 = load i16* %wt_buff_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_40"/></StgValue>
</operation>

<operation id="1550" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2173  %wt_buff_V_load_43 = load i16* %wt_buff_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_43"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1551" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:70  %add_ln1117_40 = add i12 -1842, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_40"/></StgValue>
</operation>

<operation id="1552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="8">
<![CDATA[
hls_label_1:100  %zext_ln1117_3 = zext i8 %add_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="1553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:101  %wt_buff_V_addr_2 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_3

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_2"/></StgValue>
</operation>

<operation id="1554" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:242  %add_ln1117_88 = add i12 %zext_ln96_1, %add_ln1117_40

]]></Node>
<StgValue><ssdm name="add_ln1117_88"/></StgValue>
</operation>

<operation id="1555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:243  %zext_ln1117_47 = zext i12 %add_ln1117_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_47"/></StgValue>
</operation>

<operation id="1556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:244  %wt_buff_V_addr_46 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_47

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_46"/></StgValue>
</operation>

<operation id="1557" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:436  %wt_buff_V_load_2 = load i16* %wt_buff_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_2"/></StgValue>
</operation>

<operation id="1558" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1790  %or_ln340_115 = or i1 %and_ln786_66, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_115"/></StgValue>
</operation>

<operation id="1559" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1791  %or_ln340_114 = or i1 %or_ln340_115, %and_ln781_33

]]></Node>
<StgValue><ssdm name="or_ln340_114"/></StgValue>
</operation>

<operation id="1560" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1795  %select_ln340_71 = select i1 %or_ln340_33, i16 32767, i16 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln340_71"/></StgValue>
</operation>

<operation id="1561" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1796  %select_ln388_33 = select i1 %and_ln786_67, i16 -32768, i16 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln388_33"/></StgValue>
</operation>

<operation id="1562" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1797  %select_ln340_72 = select i1 %or_ln340_114, i16 %select_ln340_71, i16 %select_ln388_33

]]></Node>
<StgValue><ssdm name="select_ln340_72"/></StgValue>
</operation>

<operation id="1563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1798  %shl_ln728_33 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_72, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1799  %sext_ln728_34 = sext i26 %shl_ln728_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_34"/></StgValue>
</operation>

<operation id="1565" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1800  %add_ln1192_34 = add i32 %mul_ln1118_34, %sext_ln728_34

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1801  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1802  %trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_34, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="1568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1803  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1805  %zext_ln415_34 = zext i1 %tmp_323 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="1570" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1806  %add_ln415_34 = add i16 %trunc_ln708_33, %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="1571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1807  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1572" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1808  %xor_ln416_34 = xor i1 %tmp_324, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="1573" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1809  %and_ln416_34 = and i1 %tmp_322, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="1574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1810  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1811  %tmp_80 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_34, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1812  %icmp_ln879_68 = icmp eq i5 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_68"/></StgValue>
</operation>

<operation id="1577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1813  %tmp_81 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_34, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1578" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1814  %icmp_ln879_69 = icmp eq i6 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_69"/></StgValue>
</operation>

<operation id="1579" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1815  %icmp_ln768_34 = icmp eq i6 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="1580" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1816  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_69, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="1581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1817  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1582" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1818  %xor_ln779_34 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="xor_ln779_34"/></StgValue>
</operation>

<operation id="1583" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1819  %and_ln779_34 = and i1 %icmp_ln879_68, %xor_ln779_34

]]></Node>
<StgValue><ssdm name="and_ln779_34"/></StgValue>
</operation>

<operation id="1584" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1820  %select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_34, i1 %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="select_ln416_34"/></StgValue>
</operation>

<operation id="1585" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1821  %and_ln781_34 = and i1 %and_ln416_34, %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="and_ln781_34"/></StgValue>
</operation>

<operation id="1586" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1822  %xor_ln785_68 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_68"/></StgValue>
</operation>

<operation id="1587" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1823  %or_ln785_34 = or i1 %tmp_325, %xor_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="1588" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1824  %xor_ln785_69 = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="xor_ln785_69"/></StgValue>
</operation>

<operation id="1589" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1825  %and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="and_ln785_34"/></StgValue>
</operation>

<operation id="1590" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1826  %and_ln786_68 = and i1 %tmp_325, %select_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln786_68"/></StgValue>
</operation>

<operation id="1591" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1827  %or_ln786_34 = or i1 %and_ln781_34, %and_ln786_68

]]></Node>
<StgValue><ssdm name="or_ln786_34"/></StgValue>
</operation>

<operation id="1592" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1828  %xor_ln786_34 = xor i1 %or_ln786_34, true

]]></Node>
<StgValue><ssdm name="xor_ln786_34"/></StgValue>
</operation>

<operation id="1593" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1829  %and_ln786_69 = and i1 %tmp_321, %xor_ln786_34

]]></Node>
<StgValue><ssdm name="and_ln786_69"/></StgValue>
</operation>

<operation id="1594" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1830  %or_ln340_34 = or i1 %and_ln786_69, %and_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="1595" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1917  %or_ln340_121 = or i1 %and_ln786_72, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_121"/></StgValue>
</operation>

<operation id="1596" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1918  %or_ln340_120 = or i1 %or_ln340_121, %and_ln781_36

]]></Node>
<StgValue><ssdm name="or_ln340_120"/></StgValue>
</operation>

<operation id="1597" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1922  %select_ln340_76 = select i1 %or_ln340_36, i16 32767, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln340_76"/></StgValue>
</operation>

<operation id="1598" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1923  %select_ln388_36 = select i1 %and_ln786_73, i16 -32768, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln388_36"/></StgValue>
</operation>

<operation id="1599" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1924  %select_ln340_77 = select i1 %or_ln340_120, i16 %select_ln340_76, i16 %select_ln388_36

]]></Node>
<StgValue><ssdm name="select_ln340_77"/></StgValue>
</operation>

<operation id="1600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1925  %shl_ln728_36 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_77, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1601" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1926  %sext_ln728_37 = sext i26 %shl_ln728_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_37"/></StgValue>
</operation>

<operation id="1602" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1927  %add_ln1192_37 = add i32 %mul_ln1118_37, %sext_ln728_37

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1928  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1929  %trunc_ln708_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_37, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="1605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1930  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1606" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1932  %zext_ln415_37 = zext i1 %tmp_341 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="1607" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1933  %add_ln415_37 = add i16 %trunc_ln708_36, %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="1608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1934  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1609" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1935  %xor_ln416_37 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="1610" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1936  %and_ln416_37 = and i1 %tmp_340, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="1611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1937  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1938  %tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_37, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1613" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1939  %icmp_ln879_74 = icmp eq i5 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_74"/></StgValue>
</operation>

<operation id="1614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1940  %tmp_88 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_37, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1615" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1941  %icmp_ln879_75 = icmp eq i6 %tmp_88, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_75"/></StgValue>
</operation>

<operation id="1616" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1942  %icmp_ln768_37 = icmp eq i6 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_37"/></StgValue>
</operation>

<operation id="1617" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1943  %select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_75, i1 %icmp_ln768_37

]]></Node>
<StgValue><ssdm name="select_ln777_37"/></StgValue>
</operation>

<operation id="1618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1944  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1619" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1945  %xor_ln779_37 = xor i1 %tmp_344, true

]]></Node>
<StgValue><ssdm name="xor_ln779_37"/></StgValue>
</operation>

<operation id="1620" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1946  %and_ln779_37 = and i1 %icmp_ln879_74, %xor_ln779_37

]]></Node>
<StgValue><ssdm name="and_ln779_37"/></StgValue>
</operation>

<operation id="1621" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1947  %select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_37, i1 %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="select_ln416_37"/></StgValue>
</operation>

<operation id="1622" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1948  %and_ln781_37 = and i1 %and_ln416_37, %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="and_ln781_37"/></StgValue>
</operation>

<operation id="1623" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1949  %xor_ln785_74 = xor i1 %select_ln777_37, true

]]></Node>
<StgValue><ssdm name="xor_ln785_74"/></StgValue>
</operation>

<operation id="1624" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1950  %or_ln785_37 = or i1 %tmp_343, %xor_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="1625" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1951  %xor_ln785_75 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln785_75"/></StgValue>
</operation>

<operation id="1626" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1952  %and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="and_ln785_37"/></StgValue>
</operation>

<operation id="1627" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1953  %and_ln786_74 = and i1 %tmp_343, %select_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln786_74"/></StgValue>
</operation>

<operation id="1628" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1954  %or_ln786_37 = or i1 %and_ln781_37, %and_ln786_74

]]></Node>
<StgValue><ssdm name="or_ln786_37"/></StgValue>
</operation>

<operation id="1629" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1955  %xor_ln786_37 = xor i1 %or_ln786_37, true

]]></Node>
<StgValue><ssdm name="xor_ln786_37"/></StgValue>
</operation>

<operation id="1630" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1956  %and_ln786_75 = and i1 %tmp_339, %xor_ln786_37

]]></Node>
<StgValue><ssdm name="and_ln786_75"/></StgValue>
</operation>

<operation id="1631" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1957  %or_ln340_37 = or i1 %and_ln786_75, %and_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="1632" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2046  %wt_buff_V_load_40 = load i16* %wt_buff_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_40"/></StgValue>
</operation>

<operation id="1633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2047  %sext_ln1118_40 = sext i16 %wt_buff_V_load_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1634" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2048  %mul_ln1118_40 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2058  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1636" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2173  %wt_buff_V_load_43 = load i16* %wt_buff_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_43"/></StgValue>
</operation>

<operation id="1637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2174  %sext_ln1118_43 = sext i16 %wt_buff_V_load_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1638" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2175  %mul_ln1118_43 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1639" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2185  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1640" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2300  %wt_buff_V_load_46 = load i16* %wt_buff_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_46"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1641" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:19  %add_ln1117_4 = add i9 245, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="1642" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
hls_label_1:22  %tmp_114_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 7, i3 %select_ln95_1)

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="1643" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="3" op_3_bw="3">
<![CDATA[
hls_label_1:23  %p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 7, i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="1644" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:24  %sub_ln1117_1 = sub i13 %p_shl1_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="sub_ln1117_1"/></StgValue>
</operation>

<operation id="1645" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:108  %add_ln1117_47 = add i9 %zext_ln96_3, %add_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_47"/></StgValue>
</operation>

<operation id="1646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:109  %zext_ln1117_6 = zext i9 %add_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="1647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:110  %wt_buff_V_addr_5 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_5"/></StgValue>
</operation>

<operation id="1648" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:117  %add_ln1117_50 = add i13 %zext_ln96_6, %sub_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_50"/></StgValue>
</operation>

<operation id="1649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="13">
<![CDATA[
hls_label_1:118  %zext_ln1117_9 = zext i13 %add_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="1650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:119  %wt_buff_V_addr_8 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_8"/></StgValue>
</operation>

<operation id="1651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:435  %sext_ln1116_2 = sext i16 %fm_in_buff_2_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="1652" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:436  %wt_buff_V_load_2 = load i16* %wt_buff_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_2"/></StgValue>
</operation>

<operation id="1653" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:437  %sext_ln1118_2 = sext i16 %wt_buff_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="1654" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:438  %mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="1655" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:448  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1656" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:563  %wt_buff_V_load_5 = load i16* %wt_buff_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_5"/></StgValue>
</operation>

<operation id="1657" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:690  %wt_buff_V_load_8 = load i16* %wt_buff_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_8"/></StgValue>
</operation>

<operation id="1658" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2044  %or_ln340_127 = or i1 %and_ln786_78, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_127"/></StgValue>
</operation>

<operation id="1659" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2045  %or_ln340_126 = or i1 %or_ln340_127, %and_ln781_39

]]></Node>
<StgValue><ssdm name="or_ln340_126"/></StgValue>
</operation>

<operation id="1660" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2049  %select_ln340_81 = select i1 %or_ln340_39, i16 32767, i16 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln340_81"/></StgValue>
</operation>

<operation id="1661" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2050  %select_ln388_39 = select i1 %and_ln786_79, i16 -32768, i16 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln388_39"/></StgValue>
</operation>

<operation id="1662" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2051  %select_ln340_82 = select i1 %or_ln340_126, i16 %select_ln340_81, i16 %select_ln388_39

]]></Node>
<StgValue><ssdm name="select_ln340_82"/></StgValue>
</operation>

<operation id="1663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2052  %shl_ln728_39 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_82, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2053  %sext_ln728_40 = sext i26 %shl_ln728_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_40"/></StgValue>
</operation>

<operation id="1665" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2054  %add_ln1192_40 = add i32 %mul_ln1118_40, %sext_ln728_40

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2055  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2056  %trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_40, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="1668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2057  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2059  %zext_ln415_40 = zext i1 %tmp_359 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2060  %add_ln415_40 = add i16 %trunc_ln708_39, %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2061  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2062  %xor_ln416_40 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2063  %and_ln416_40 = and i1 %tmp_358, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2064  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2065  %tmp_94 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_40, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2066  %icmp_ln879_80 = icmp eq i5 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_80"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2067  %tmp_95 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_40, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2068  %icmp_ln879_81 = icmp eq i6 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_81"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2069  %icmp_ln768_40 = icmp eq i6 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_40"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2070  %select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_81, i1 %icmp_ln768_40

]]></Node>
<StgValue><ssdm name="select_ln777_40"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2071  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2072  %xor_ln779_40 = xor i1 %tmp_362, true

]]></Node>
<StgValue><ssdm name="xor_ln779_40"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2073  %and_ln779_40 = and i1 %icmp_ln879_80, %xor_ln779_40

]]></Node>
<StgValue><ssdm name="and_ln779_40"/></StgValue>
</operation>

<operation id="1684" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2074  %select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_40, i1 %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="select_ln416_40"/></StgValue>
</operation>

<operation id="1685" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2075  %and_ln781_40 = and i1 %and_ln416_40, %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="and_ln781_40"/></StgValue>
</operation>

<operation id="1686" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2076  %xor_ln785_80 = xor i1 %select_ln777_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_80"/></StgValue>
</operation>

<operation id="1687" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2077  %or_ln785_40 = or i1 %tmp_361, %xor_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="1688" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2078  %xor_ln785_81 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln785_81"/></StgValue>
</operation>

<operation id="1689" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2079  %and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="and_ln785_40"/></StgValue>
</operation>

<operation id="1690" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2080  %and_ln786_80 = and i1 %tmp_361, %select_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln786_80"/></StgValue>
</operation>

<operation id="1691" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2081  %or_ln786_40 = or i1 %and_ln781_40, %and_ln786_80

]]></Node>
<StgValue><ssdm name="or_ln786_40"/></StgValue>
</operation>

<operation id="1692" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2082  %xor_ln786_40 = xor i1 %or_ln786_40, true

]]></Node>
<StgValue><ssdm name="xor_ln786_40"/></StgValue>
</operation>

<operation id="1693" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2083  %and_ln786_81 = and i1 %tmp_357, %xor_ln786_40

]]></Node>
<StgValue><ssdm name="and_ln786_81"/></StgValue>
</operation>

<operation id="1694" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2084  %or_ln340_40 = or i1 %and_ln786_81, %and_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="1695" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2171  %or_ln340_133 = or i1 %and_ln786_84, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln340_133"/></StgValue>
</operation>

<operation id="1696" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2172  %or_ln340_132 = or i1 %or_ln340_133, %and_ln781_42

]]></Node>
<StgValue><ssdm name="or_ln340_132"/></StgValue>
</operation>

<operation id="1697" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2176  %select_ln340_86 = select i1 %or_ln340_42, i16 32767, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln340_86"/></StgValue>
</operation>

<operation id="1698" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2177  %select_ln388_42 = select i1 %and_ln786_85, i16 -32768, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln388_42"/></StgValue>
</operation>

<operation id="1699" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2178  %select_ln340_87 = select i1 %or_ln340_132, i16 %select_ln340_86, i16 %select_ln388_42

]]></Node>
<StgValue><ssdm name="select_ln340_87"/></StgValue>
</operation>

<operation id="1700" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2179  %shl_ln728_42 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_87, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1701" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2180  %sext_ln728_43 = sext i26 %shl_ln728_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_43"/></StgValue>
</operation>

<operation id="1702" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2181  %add_ln1192_43 = add i32 %mul_ln1118_43, %sext_ln728_43

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1703" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2182  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1704" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2183  %trunc_ln708_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_43, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="1705" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2184  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1706" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2186  %zext_ln415_43 = zext i1 %tmp_377 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="1707" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2187  %add_ln415_43 = add i16 %trunc_ln708_42, %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="1708" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2188  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1709" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2189  %xor_ln416_43 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="1710" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2190  %and_ln416_43 = and i1 %tmp_376, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="1711" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2191  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1712" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2192  %tmp_101 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_43, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1713" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2193  %icmp_ln879_86 = icmp eq i5 %tmp_101, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_86"/></StgValue>
</operation>

<operation id="1714" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2194  %tmp_102 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_43, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1715" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2195  %icmp_ln879_87 = icmp eq i6 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_87"/></StgValue>
</operation>

<operation id="1716" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2196  %icmp_ln768_43 = icmp eq i6 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_43"/></StgValue>
</operation>

<operation id="1717" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2197  %select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_87, i1 %icmp_ln768_43

]]></Node>
<StgValue><ssdm name="select_ln777_43"/></StgValue>
</operation>

<operation id="1718" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2198  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1719" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2199  %xor_ln779_43 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="xor_ln779_43"/></StgValue>
</operation>

<operation id="1720" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2200  %and_ln779_43 = and i1 %icmp_ln879_86, %xor_ln779_43

]]></Node>
<StgValue><ssdm name="and_ln779_43"/></StgValue>
</operation>

<operation id="1721" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2201  %select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_43, i1 %icmp_ln879_87

]]></Node>
<StgValue><ssdm name="select_ln416_43"/></StgValue>
</operation>

<operation id="1722" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2202  %and_ln781_43 = and i1 %and_ln416_43, %icmp_ln879_87

]]></Node>
<StgValue><ssdm name="and_ln781_43"/></StgValue>
</operation>

<operation id="1723" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2203  %xor_ln785_86 = xor i1 %select_ln777_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_86"/></StgValue>
</operation>

<operation id="1724" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2204  %or_ln785_43 = or i1 %tmp_379, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="1725" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2205  %xor_ln785_87 = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="xor_ln785_87"/></StgValue>
</operation>

<operation id="1726" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2206  %and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="and_ln785_43"/></StgValue>
</operation>

<operation id="1727" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2207  %and_ln786_86 = and i1 %tmp_379, %select_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln786_86"/></StgValue>
</operation>

<operation id="1728" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2208  %or_ln786_43 = or i1 %and_ln781_43, %and_ln786_86

]]></Node>
<StgValue><ssdm name="or_ln786_43"/></StgValue>
</operation>

<operation id="1729" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2209  %xor_ln786_43 = xor i1 %or_ln786_43, true

]]></Node>
<StgValue><ssdm name="xor_ln786_43"/></StgValue>
</operation>

<operation id="1730" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2210  %and_ln786_87 = and i1 %tmp_375, %xor_ln786_43

]]></Node>
<StgValue><ssdm name="and_ln786_87"/></StgValue>
</operation>

<operation id="1731" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2211  %or_ln340_43 = or i1 %and_ln786_87, %and_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="1732" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2300  %wt_buff_V_load_46 = load i16* %wt_buff_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_46"/></StgValue>
</operation>

<operation id="1733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2301  %sext_ln1118_46 = sext i16 %wt_buff_V_load_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1734" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2302  %mul_ln1118_46 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2312  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1736" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:27  %add_ln1117_9 = add i10 -485, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="1737" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:30  %add_ln1117_12 = add i10 -338, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="1738" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:57  %add_ln1117_30 = add i10 -333, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_30"/></StgValue>
</operation>

<operation id="1739" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:127  %add_ln1117_53 = add i10 %zext_ln96_4, %add_ln1117_9

]]></Node>
<StgValue><ssdm name="add_ln1117_53"/></StgValue>
</operation>

<operation id="1740" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:128  %zext_ln1117_12 = zext i10 %add_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="1741" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:129  %wt_buff_V_addr_11 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_11"/></StgValue>
</operation>

<operation id="1742" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:136  %add_ln1117_56 = add i10 %zext_ln96_4, %add_ln1117_12

]]></Node>
<StgValue><ssdm name="add_ln1117_56"/></StgValue>
</operation>

<operation id="1743" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:137  %zext_ln1117_15 = zext i10 %add_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="1744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:138  %wt_buff_V_addr_14 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_14"/></StgValue>
</operation>

<operation id="1745" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1:204  %add_ln1117_77 = add i10 %zext_ln96_4, %add_ln1117_30

]]></Node>
<StgValue><ssdm name="add_ln1117_77"/></StgValue>
</operation>

<operation id="1746" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:432  %or_ln340_51 = or i1 %and_ln786_2, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="1747" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:433  %or_ln340_50 = or i1 %or_ln340_51, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="1748" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:439  %select_ln340_3 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="1749" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:440  %select_ln388_1 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1750" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:441  %select_ln340_4 = select i1 %or_ln340_50, i16 %select_ln340_3, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="1751" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:442  %shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="1752" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:443  %sext_ln728_2 = sext i26 %shl_ln728_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="1753" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:444  %add_ln1192_2 = add i32 %mul_ln1118_2, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1754" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:445  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1755" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:446  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:447  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:449  %zext_ln415_2 = zext i1 %tmp_131 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="1758" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:450  %add_ln415_2 = add i16 %trunc_ln708_2, %zext_ln415_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="1759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:451  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1760" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:452  %xor_ln416_2 = xor i1 %tmp_132, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="1761" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:453  %and_ln416_2 = and i1 %tmp_130, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="1762" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:454  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1763" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:455  %tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_2, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1764" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:456  %icmp_ln879_4 = icmp eq i5 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="1765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:457  %tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_2, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1766" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:458  %icmp_ln879_5 = icmp eq i6 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="1767" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:459  %icmp_ln768_2 = icmp eq i6 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="1768" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:460  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="1769" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:461  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1770" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:462  %xor_ln779_2 = xor i1 %tmp_134, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="1771" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:463  %and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="1772" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:464  %select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="1773" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:465  %and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="1774" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:466  %xor_ln785_4 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="1775" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:467  %or_ln785_2 = or i1 %tmp_133, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="1776" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:468  %xor_ln785_5 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="1777" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:469  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="1778" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:470  %and_ln786_4 = and i1 %tmp_133, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="1779" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:471  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="1780" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:472  %xor_ln786_2 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="1781" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:473  %and_ln786_5 = and i1 %tmp_129, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="1782" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:474  %or_ln340_2 = or i1 %and_ln786_5, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="1783" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:563  %wt_buff_V_load_5 = load i16* %wt_buff_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_5"/></StgValue>
</operation>

<operation id="1784" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:564  %sext_ln1118_5 = sext i16 %wt_buff_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="1785" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:565  %mul_ln1118_5 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="1786" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:575  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1787" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:690  %wt_buff_V_load_8 = load i16* %wt_buff_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_8"/></StgValue>
</operation>

<operation id="1788" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:691  %sext_ln1118_8 = sext i16 %wt_buff_V_load_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="1789" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:692  %mul_ln1118_8 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="1790" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:702  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1791" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:817  %wt_buff_V_load_11 = load i16* %wt_buff_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_11"/></StgValue>
</operation>

<operation id="1792" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:944  %wt_buff_V_load_14 = load i16* %wt_buff_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_14"/></StgValue>
</operation>

<operation id="1793" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2298  %or_ln340_139 = or i1 %and_ln786_90, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln340_139"/></StgValue>
</operation>

<operation id="1794" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2299  %or_ln340_138 = or i1 %or_ln340_139, %and_ln781_45

]]></Node>
<StgValue><ssdm name="or_ln340_138"/></StgValue>
</operation>

<operation id="1795" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2303  %select_ln340_91 = select i1 %or_ln340_45, i16 32767, i16 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln340_91"/></StgValue>
</operation>

<operation id="1796" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2304  %select_ln388_45 = select i1 %and_ln786_91, i16 -32768, i16 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln388_45"/></StgValue>
</operation>

<operation id="1797" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2305  %select_ln340_92 = select i1 %or_ln340_138, i16 %select_ln340_91, i16 %select_ln388_45

]]></Node>
<StgValue><ssdm name="select_ln340_92"/></StgValue>
</operation>

<operation id="1798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2306  %shl_ln728_45 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_92, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2307  %sext_ln728_46 = sext i26 %shl_ln728_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_46"/></StgValue>
</operation>

<operation id="1800" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2308  %add_ln1192_46 = add i32 %mul_ln1118_46, %sext_ln728_46

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2309  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2310  %trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_46, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="1803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2311  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1804" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2313  %zext_ln415_46 = zext i1 %tmp_395 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="1805" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2314  %add_ln415_46 = add i16 %trunc_ln708_45, %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="1806" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2315  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1807" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2316  %xor_ln416_46 = xor i1 %tmp_396, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="1808" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2317  %and_ln416_46 = and i1 %tmp_394, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="1809" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2318  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1810" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2319  %tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_46, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1811" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2320  %icmp_ln879_92 = icmp eq i5 %tmp_108, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_92"/></StgValue>
</operation>

<operation id="1812" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2321  %tmp_109 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_46, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1813" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2322  %icmp_ln879_93 = icmp eq i6 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_93"/></StgValue>
</operation>

<operation id="1814" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2323  %icmp_ln768_46 = icmp eq i6 %tmp_109, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_46"/></StgValue>
</operation>

<operation id="1815" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2324  %select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_93, i1 %icmp_ln768_46

]]></Node>
<StgValue><ssdm name="select_ln777_46"/></StgValue>
</operation>

<operation id="1816" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2325  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1817" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2326  %xor_ln779_46 = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="xor_ln779_46"/></StgValue>
</operation>

<operation id="1818" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2327  %and_ln779_46 = and i1 %icmp_ln879_92, %xor_ln779_46

]]></Node>
<StgValue><ssdm name="and_ln779_46"/></StgValue>
</operation>

<operation id="1819" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2328  %select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_46, i1 %icmp_ln879_93

]]></Node>
<StgValue><ssdm name="select_ln416_46"/></StgValue>
</operation>

<operation id="1820" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2329  %and_ln781_46 = and i1 %and_ln416_46, %icmp_ln879_93

]]></Node>
<StgValue><ssdm name="and_ln781_46"/></StgValue>
</operation>

<operation id="1821" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2330  %xor_ln785_92 = xor i1 %select_ln777_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_92"/></StgValue>
</operation>

<operation id="1822" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2331  %or_ln785_46 = or i1 %tmp_397, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="1823" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2332  %xor_ln785_93 = xor i1 %tmp_393, true

]]></Node>
<StgValue><ssdm name="xor_ln785_93"/></StgValue>
</operation>

<operation id="1824" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2333  %and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="and_ln785_46"/></StgValue>
</operation>

<operation id="1825" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2334  %and_ln786_92 = and i1 %tmp_397, %select_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln786_92"/></StgValue>
</operation>

<operation id="1826" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2335  %or_ln786_46 = or i1 %and_ln781_46, %and_ln786_92

]]></Node>
<StgValue><ssdm name="or_ln786_46"/></StgValue>
</operation>

<operation id="1827" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2336  %xor_ln786_46 = xor i1 %or_ln786_46, true

]]></Node>
<StgValue><ssdm name="xor_ln786_46"/></StgValue>
</operation>

<operation id="1828" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2337  %and_ln786_93 = and i1 %tmp_393, %xor_ln786_46

]]></Node>
<StgValue><ssdm name="and_ln786_93"/></StgValue>
</operation>

<operation id="1829" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2338  %or_ln340_46 = or i1 %and_ln786_93, %and_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1830" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:35  %add_ln1117_14 = add i9 -191, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="1831" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:38  %add_ln1117_17 = add i11 980, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="1832" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:60  %add_ln1117_33 = add i9 -186, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_33"/></StgValue>
</operation>

<operation id="1833" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:145  %add_ln1117_59 = add i9 %zext_ln96_3, %add_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln1117_59"/></StgValue>
</operation>

<operation id="1834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1:146  %sext_ln1117_7 = sext i9 %add_ln1117_59 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="1835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:147  %zext_ln1117_18 = zext i10 %sext_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="1836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:148  %wt_buff_V_addr_17 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_17"/></StgValue>
</operation>

<operation id="1837" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:157  %add_ln1117_62 = add i11 %zext_ln96_2, %add_ln1117_17

]]></Node>
<StgValue><ssdm name="add_ln1117_62"/></StgValue>
</operation>

<operation id="1838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:158  %zext_ln1117_21 = zext i11 %add_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="1839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:159  %wt_buff_V_addr_20 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_20"/></StgValue>
</operation>

<operation id="1840" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:216  %add_ln1117_80 = add i9 %zext_ln96_3, %add_ln1117_33

]]></Node>
<StgValue><ssdm name="add_ln1117_80"/></StgValue>
</operation>

<operation id="1841" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:475  %or_ln340_53 = or i1 %and_ln786_4, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="1842" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:476  %or_ln340_52 = or i1 %or_ln340_53, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="1843" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:477  %select_ln340_2 = select i1 %or_ln340_2, i16 32767, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="1844" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:478  %select_ln388_2 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="1845" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:479  %select_ln340_6 = select i1 %or_ln340_52, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="1846" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:480  store i16 %select_ln340_6, i16* %fm_out_buff_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="1847" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:561  %or_ln340_57 = or i1 %and_ln786_8, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="1848" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:562  %or_ln340_56 = or i1 %or_ln340_57, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="1849" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:566  %select_ln340_10 = select i1 %or_ln340_4, i16 32767, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1850" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:567  %select_ln388_4 = select i1 %and_ln786_9, i16 -32768, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="1851" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:568  %select_ln340_12 = select i1 %or_ln340_56, i16 %select_ln340_10, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="1852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:569  %shl_ln728_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="1853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:570  %sext_ln728_5 = sext i26 %shl_ln728_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="1854" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:571  %add_ln1192_5 = add i32 %mul_ln1118_5, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1855" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:572  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:573  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_5, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="1857" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:574  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:576  %zext_ln415_5 = zext i1 %tmp_149 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="1859" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:577  %add_ln415_5 = add i16 %trunc_ln708_5, %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="1860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:578  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1861" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:579  %xor_ln416_5 = xor i1 %tmp_150, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="1862" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:580  %and_ln416_5 = and i1 %tmp_148, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="1863" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:581  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:582  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_5, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1865" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:583  %icmp_ln879_10 = icmp eq i5 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="1866" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:584  %tmp_13 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_5, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1867" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:585  %icmp_ln879_11 = icmp eq i6 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="1868" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:586  %icmp_ln768_5 = icmp eq i6 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="1869" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:587  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="1870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:588  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1871" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:589  %xor_ln779_5 = xor i1 %tmp_152, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="1872" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:590  %and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="1873" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:591  %select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="select_ln416_5"/></StgValue>
</operation>

<operation id="1874" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:592  %and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="1875" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:593  %xor_ln785_10 = xor i1 %select_ln777_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="1876" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:594  %or_ln785_5 = or i1 %tmp_151, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="1877" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:595  %xor_ln785_11 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="1878" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:596  %and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="1879" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:597  %and_ln786_10 = and i1 %tmp_151, %select_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="1880" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:598  %or_ln786_5 = or i1 %and_ln781_5, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="1881" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:599  %xor_ln786_5 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="1882" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:600  %and_ln786_11 = and i1 %tmp_147, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="1883" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:601  %or_ln340_5 = or i1 %and_ln786_11, %and_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="1884" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:688  %or_ln340_63 = or i1 %and_ln786_14, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_63"/></StgValue>
</operation>

<operation id="1885" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:689  %or_ln340_62 = or i1 %or_ln340_63, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_62"/></StgValue>
</operation>

<operation id="1886" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:693  %select_ln340_18 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="1887" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:694  %select_ln388_7 = select i1 %and_ln786_15, i16 -32768, i16 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1888" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:695  %select_ln340_19 = select i1 %or_ln340_62, i16 %select_ln340_18, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="1889" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:696  %shl_ln728_8 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_19, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="1890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:697  %sext_ln728_8 = sext i26 %shl_ln728_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="1891" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:698  %add_ln1192_8 = add i32 %mul_ln1118_8, %sext_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1892" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:699  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:700  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1894" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:701  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1895" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:703  %zext_ln415_8 = zext i1 %tmp_167 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="1896" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:704  %add_ln415_8 = add i16 %trunc_ln708_8, %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="1897" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:705  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1898" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:706  %xor_ln416_8 = xor i1 %tmp_168, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="1899" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:707  %and_ln416_8 = and i1 %tmp_166, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="1900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:708  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1901" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:709  %tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_8, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1902" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:710  %icmp_ln879_16 = icmp eq i5 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="1903" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:711  %tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_8, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1904" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:712  %icmp_ln879_17 = icmp eq i6 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="1905" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:713  %icmp_ln768_8 = icmp eq i6 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="1906" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:714  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="1907" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:715  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1908" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:716  %xor_ln779_8 = xor i1 %tmp_170, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="1909" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:717  %and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="1910" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:718  %select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="select_ln416_8"/></StgValue>
</operation>

<operation id="1911" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:719  %and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="1912" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:720  %xor_ln785_16 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="1913" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:721  %or_ln785_8 = or i1 %tmp_169, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="1914" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:722  %xor_ln785_17 = xor i1 %tmp_165, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="1915" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:723  %and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="1916" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:724  %and_ln786_16 = and i1 %tmp_169, %select_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="1917" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:725  %or_ln786_8 = or i1 %and_ln781_8, %and_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="1918" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:726  %xor_ln786_8 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="1919" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:727  %and_ln786_17 = and i1 %tmp_165, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="1920" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:728  %or_ln340_8 = or i1 %and_ln786_17, %and_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="1921" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:817  %wt_buff_V_load_11 = load i16* %wt_buff_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_11"/></StgValue>
</operation>

<operation id="1922" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:818  %sext_ln1118_11 = sext i16 %wt_buff_V_load_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="1923" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:819  %mul_ln1118_11 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="1924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:829  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1925" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:944  %wt_buff_V_load_14 = load i16* %wt_buff_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_14"/></StgValue>
</operation>

<operation id="1926" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:945  %sext_ln1118_14 = sext i16 %wt_buff_V_load_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="1927" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:946  %mul_ln1118_14 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1928" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:956  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1929" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1071  %wt_buff_V_load_17 = load i16* %wt_buff_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_17"/></StgValue>
</operation>

<operation id="1930" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1198  %wt_buff_V_load_20 = load i16* %wt_buff_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1931" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:41  %add_ln1117_20 = add i11 -921, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="1932" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:46  %add_ln1117_22 = add i11 -774, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="1933" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:49  %add_ln1117_25 = add i11 -627, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_25"/></StgValue>
</operation>

<operation id="1934" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:166  %add_ln1117_65 = add i11 %zext_ln96_2, %add_ln1117_20

]]></Node>
<StgValue><ssdm name="add_ln1117_65"/></StgValue>
</operation>

<operation id="1935" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:167  %zext_ln1117_24 = zext i11 %add_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="1936" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:168  %wt_buff_V_addr_23 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_23"/></StgValue>
</operation>

<operation id="1937" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:175  %add_ln1117_68 = add i11 %zext_ln96_2, %add_ln1117_22

]]></Node>
<StgValue><ssdm name="add_ln1117_68"/></StgValue>
</operation>

<operation id="1938" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:176  %zext_ln1117_27 = zext i11 %add_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="1939" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:177  %wt_buff_V_addr_26 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_26"/></StgValue>
</operation>

<operation id="1940" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:184  %add_ln1117_71 = add i11 %zext_ln96_2, %add_ln1117_25

]]></Node>
<StgValue><ssdm name="add_ln1117_71"/></StgValue>
</operation>

<operation id="1941" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:602  %or_ln340_59 = or i1 %and_ln786_10, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_59"/></StgValue>
</operation>

<operation id="1942" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:603  %or_ln340_58 = or i1 %or_ln340_59, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="1943" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:604  %select_ln340_5 = select i1 %or_ln340_5, i16 32767, i16 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="1944" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:605  %select_ln388_5 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="1945" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:606  %select_ln340_13 = select i1 %or_ln340_58, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="1946" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:607  store i16 %select_ln340_13, i16* %fm_out_buff_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="1947" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:729  %or_ln340_65 = or i1 %and_ln786_16, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_65"/></StgValue>
</operation>

<operation id="1948" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:730  %or_ln340_64 = or i1 %or_ln340_65, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_64"/></StgValue>
</operation>

<operation id="1949" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:731  %select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="1950" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:732  %select_ln388_8 = select i1 %and_ln786_17, i16 -32768, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="1951" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:733  %select_ln340_21 = select i1 %or_ln340_64, i16 %select_ln340_8, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="1952" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:734  store i16 %select_ln340_21, i16* %fm_out_buff_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="1953" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:815  %or_ln340_69 = or i1 %and_ln786_20, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_69"/></StgValue>
</operation>

<operation id="1954" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:816  %or_ln340_68 = or i1 %or_ln340_69, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_68"/></StgValue>
</operation>

<operation id="1955" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:820  %select_ln340_25 = select i1 %or_ln340_10, i16 32767, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="1956" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:821  %select_ln388_10 = select i1 %and_ln786_21, i16 -32768, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="1957" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:822  %select_ln340_27 = select i1 %or_ln340_68, i16 %select_ln340_25, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="1958" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:823  %shl_ln728_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_27, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1959" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:824  %sext_ln728_11 = sext i26 %shl_ln728_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="1960" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:825  %add_ln1192_11 = add i32 %mul_ln1118_11, %sext_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1961" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:826  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1962" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:827  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="1963" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:828  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1964" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:830  %zext_ln415_11 = zext i1 %tmp_185 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="1965" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:831  %add_ln415_11 = add i16 %trunc_ln708_10, %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="1966" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:832  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1967" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:833  %xor_ln416_11 = xor i1 %tmp_186, true

]]></Node>
<StgValue><ssdm name="xor_ln416_11"/></StgValue>
</operation>

<operation id="1968" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:834  %and_ln416_11 = and i1 %tmp_184, %xor_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="1969" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:835  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:836  %tmp_26 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_11, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1971" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:837  %icmp_ln879_22 = icmp eq i5 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="1972" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:838  %tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_11, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1973" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:839  %icmp_ln879_23 = icmp eq i6 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="1974" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:840  %icmp_ln768_11 = icmp eq i6 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="1975" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:841  %select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_23, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln777_11"/></StgValue>
</operation>

<operation id="1976" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:842  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1977" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:843  %xor_ln779_11 = xor i1 %tmp_188, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="1978" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:844  %and_ln779_11 = and i1 %icmp_ln879_22, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="1979" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:845  %select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_11, i1 %icmp_ln879_23

]]></Node>
<StgValue><ssdm name="select_ln416_11"/></StgValue>
</operation>

<operation id="1980" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:846  %and_ln781_11 = and i1 %and_ln416_11, %icmp_ln879_23

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="1981" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:847  %xor_ln785_22 = xor i1 %select_ln777_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="1982" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:848  %or_ln785_11 = or i1 %tmp_187, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="1983" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:849  %xor_ln785_23 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="1984" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:850  %and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="and_ln785_11"/></StgValue>
</operation>

<operation id="1985" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:851  %and_ln786_22 = and i1 %tmp_187, %select_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="1986" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:852  %or_ln786_11 = or i1 %and_ln781_11, %and_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="1987" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:853  %xor_ln786_11 = xor i1 %or_ln786_11, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="1988" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:854  %and_ln786_23 = and i1 %tmp_183, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="1989" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:855  %or_ln340_11 = or i1 %and_ln786_23, %and_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="1990" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:942  %or_ln340_75 = or i1 %and_ln786_26, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_75"/></StgValue>
</operation>

<operation id="1991" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:943  %or_ln340_74 = or i1 %or_ln340_75, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_74"/></StgValue>
</operation>

<operation id="1992" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:947  %select_ln340_33 = select i1 %or_ln340_13, i16 32767, i16 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="1993" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:948  %select_ln388_13 = select i1 %and_ln786_27, i16 -32768, i16 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="1994" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:949  %select_ln340_34 = select i1 %or_ln340_74, i16 %select_ln340_33, i16 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="1995" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:950  %shl_ln728_13 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_34, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1996" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:951  %sext_ln728_14 = sext i26 %shl_ln728_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="1997" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:952  %add_ln1192_14 = add i32 %mul_ln1118_14, %sext_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1998" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:953  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1999" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:954  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="2000" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:955  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2001" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:957  %zext_ln415_14 = zext i1 %tmp_203 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="2002" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:958  %add_ln415_14 = add i16 %trunc_ln708_13, %zext_ln415_14

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="2003" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:959  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2004" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:960  %xor_ln416_14 = xor i1 %tmp_204, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="2005" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:961  %and_ln416_14 = and i1 %tmp_202, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="2006" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:962  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2007" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:963  %tmp_33 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_14, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2008" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:964  %icmp_ln879_28 = icmp eq i5 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_28"/></StgValue>
</operation>

<operation id="2009" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:965  %tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_14, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2010" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:966  %icmp_ln879_29 = icmp eq i6 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_29"/></StgValue>
</operation>

<operation id="2011" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:967  %icmp_ln768_14 = icmp eq i6 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="2012" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:968  %select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_29, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln777_14"/></StgValue>
</operation>

<operation id="2013" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:969  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2014" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:970  %xor_ln779_14 = xor i1 %tmp_206, true

]]></Node>
<StgValue><ssdm name="xor_ln779_14"/></StgValue>
</operation>

<operation id="2015" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:971  %and_ln779_14 = and i1 %icmp_ln879_28, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="2016" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:972  %select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_14, i1 %icmp_ln879_29

]]></Node>
<StgValue><ssdm name="select_ln416_14"/></StgValue>
</operation>

<operation id="2017" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:973  %and_ln781_14 = and i1 %and_ln416_14, %icmp_ln879_29

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="2018" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:974  %xor_ln785_28 = xor i1 %select_ln777_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="2019" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:975  %or_ln785_14 = or i1 %tmp_205, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="2020" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:976  %xor_ln785_29 = xor i1 %tmp_201, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="2021" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:977  %and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="and_ln785_14"/></StgValue>
</operation>

<operation id="2022" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:978  %and_ln786_28 = and i1 %tmp_205, %select_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="2023" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:979  %or_ln786_14 = or i1 %and_ln781_14, %and_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="2024" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:980  %xor_ln786_14 = xor i1 %or_ln786_14, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="2025" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:981  %and_ln786_29 = and i1 %tmp_201, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="2026" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:982  %or_ln340_14 = or i1 %and_ln786_29, %and_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="2027" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1071  %wt_buff_V_load_17 = load i16* %wt_buff_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_17"/></StgValue>
</operation>

<operation id="2028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1072  %sext_ln1118_17 = sext i16 %wt_buff_V_load_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="2029" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1073  %mul_ln1118_17 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="2030" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1083  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2031" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1198  %wt_buff_V_load_20 = load i16* %wt_buff_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_20"/></StgValue>
</operation>

<operation id="2032" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1199  %sext_ln1118_20 = sext i16 %wt_buff_V_load_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="2033" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1200  %mul_ln1118_20 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="2034" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1210  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2035" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1325  %wt_buff_V_load_23 = load i16* %wt_buff_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_23"/></StgValue>
</operation>

<operation id="2036" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1452  %wt_buff_V_load_26 = load i16* %wt_buff_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_26"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2037" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
hls_label_1:52  %tmp_117_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 28, i3 %select_ln95_1)

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="2038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="3" op_3_bw="3">
<![CDATA[
hls_label_1:53  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 28, i3 %select_ln95_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="2039" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:54  %sub_ln1117_4 = sub i13 %p_shl4_cast, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="sub_ln1117_4"/></StgValue>
</operation>

<operation id="2040" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:185  %zext_ln1117_30 = zext i11 %add_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="2041" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:186  %wt_buff_V_addr_29 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_29"/></StgValue>
</operation>

<operation id="2042" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:193  %add_ln1117_74 = add i13 %zext_ln96_6, %sub_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_74"/></StgValue>
</operation>

<operation id="2043" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="13">
<![CDATA[
hls_label_1:194  %zext_ln1117_33 = zext i13 %add_ln1117_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="2044" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:195  %wt_buff_V_addr_32 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_32"/></StgValue>
</operation>

<operation id="2045" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:856  %or_ln340_71 = or i1 %and_ln786_22, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_71"/></StgValue>
</operation>

<operation id="2046" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:857  %or_ln340_70 = or i1 %or_ln340_71, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_70"/></StgValue>
</operation>

<operation id="2047" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:858  %select_ln340_11 = select i1 %or_ln340_11, i16 32767, i16 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="2048" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:859  %select_ln388_11 = select i1 %and_ln786_23, i16 -32768, i16 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="2049" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:860  %select_ln340_28 = select i1 %or_ln340_70, i16 %select_ln340_11, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="2050" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:861  store i16 %select_ln340_28, i16* %fm_out_buff_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2051" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:983  %or_ln340_77 = or i1 %and_ln786_28, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_77"/></StgValue>
</operation>

<operation id="2052" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:984  %or_ln340_76 = or i1 %or_ln340_77, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_76"/></StgValue>
</operation>

<operation id="2053" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:985  %select_ln340_14 = select i1 %or_ln340_14, i16 32767, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="2054" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:986  %select_ln388_14 = select i1 %and_ln786_29, i16 -32768, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="2055" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:987  %select_ln340_36 = select i1 %or_ln340_76, i16 %select_ln340_14, i16 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="2056" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:988  store i16 %select_ln340_36, i16* %fm_out_buff_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2057" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1069  %or_ln340_81 = or i1 %and_ln786_32, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_81"/></StgValue>
</operation>

<operation id="2058" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1070  %or_ln340_80 = or i1 %or_ln340_81, %and_ln781_16

]]></Node>
<StgValue><ssdm name="or_ln340_80"/></StgValue>
</operation>

<operation id="2059" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1074  %select_ln340_40 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="2060" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1075  %select_ln388_16 = select i1 %and_ln786_33, i16 -32768, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="2061" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1076  %select_ln340_42 = select i1 %or_ln340_80, i16 %select_ln340_40, i16 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="2062" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1077  %shl_ln728_16 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_42, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="2063" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1078  %sext_ln728_17 = sext i26 %shl_ln728_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="2064" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1079  %add_ln1192_17 = add i32 %mul_ln1118_17, %sext_ln728_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="2065" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1080  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2066" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1081  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="2067" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1082  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2068" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1084  %zext_ln415_17 = zext i1 %tmp_221 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="2069" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1085  %add_ln415_17 = add i16 %trunc_ln708_16, %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="2070" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1086  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2071" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1087  %xor_ln416_17 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="2072" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1088  %and_ln416_17 = and i1 %tmp_220, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="2073" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1089  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2074" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1090  %tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_17, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2075" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1091  %icmp_ln879_34 = icmp eq i5 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_34"/></StgValue>
</operation>

<operation id="2076" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1092  %tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_17, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2077" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1093  %icmp_ln879_35 = icmp eq i6 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_35"/></StgValue>
</operation>

<operation id="2078" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1094  %icmp_ln768_17 = icmp eq i6 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="2079" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1095  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_35, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="2080" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1096  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2081" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1097  %xor_ln779_17 = xor i1 %tmp_224, true

]]></Node>
<StgValue><ssdm name="xor_ln779_17"/></StgValue>
</operation>

<operation id="2082" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1098  %and_ln779_17 = and i1 %icmp_ln879_34, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="and_ln779_17"/></StgValue>
</operation>

<operation id="2083" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1099  %select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_17, i1 %icmp_ln879_35

]]></Node>
<StgValue><ssdm name="select_ln416_17"/></StgValue>
</operation>

<operation id="2084" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1100  %and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_35

]]></Node>
<StgValue><ssdm name="and_ln781_17"/></StgValue>
</operation>

<operation id="2085" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1101  %xor_ln785_34 = xor i1 %select_ln777_17, true

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="2086" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1102  %or_ln785_17 = or i1 %tmp_223, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="2087" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1103  %xor_ln785_35 = xor i1 %tmp_219, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="2088" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1104  %and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="and_ln785_17"/></StgValue>
</operation>

<operation id="2089" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1105  %and_ln786_34 = and i1 %tmp_223, %select_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="2090" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1106  %or_ln786_17 = or i1 %and_ln781_17, %and_ln786_34

]]></Node>
<StgValue><ssdm name="or_ln786_17"/></StgValue>
</operation>

<operation id="2091" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1107  %xor_ln786_17 = xor i1 %or_ln786_17, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="2092" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1108  %and_ln786_35 = and i1 %tmp_219, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="and_ln786_35"/></StgValue>
</operation>

<operation id="2093" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1109  %or_ln340_17 = or i1 %and_ln786_35, %and_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="2094" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1196  %or_ln340_87 = or i1 %and_ln786_38, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_87"/></StgValue>
</operation>

<operation id="2095" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1197  %or_ln340_86 = or i1 %or_ln340_87, %and_ln781_19

]]></Node>
<StgValue><ssdm name="or_ln340_86"/></StgValue>
</operation>

<operation id="2096" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1201  %select_ln340_48 = select i1 %or_ln340_19, i16 32767, i16 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="2097" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1202  %select_ln388_19 = select i1 %and_ln786_39, i16 -32768, i16 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="2098" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1203  %select_ln340_49 = select i1 %or_ln340_86, i16 %select_ln340_48, i16 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="2099" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1204  %shl_ln728_19 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_49, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="2100" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1205  %sext_ln728_20 = sext i26 %shl_ln728_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_20"/></StgValue>
</operation>

<operation id="2101" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1206  %add_ln1192_20 = add i32 %mul_ln1118_20, %sext_ln728_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="2102" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1207  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1208  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="2104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1209  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1211  %zext_ln415_20 = zext i1 %tmp_239 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="2106" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1212  %add_ln415_20 = add i16 %trunc_ln708_19, %zext_ln415_20

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="2107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1213  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2108" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1214  %xor_ln416_20 = xor i1 %tmp_240, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="2109" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1215  %and_ln416_20 = and i1 %tmp_238, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="2110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1216  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1217  %tmp_47 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_20, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2112" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1218  %icmp_ln879_40 = icmp eq i5 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_40"/></StgValue>
</operation>

<operation id="2113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1219  %tmp_48 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_20, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2114" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1220  %icmp_ln879_41 = icmp eq i6 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_41"/></StgValue>
</operation>

<operation id="2115" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1221  %icmp_ln768_20 = icmp eq i6 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_20"/></StgValue>
</operation>

<operation id="2116" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1222  %select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_41, i1 %icmp_ln768_20

]]></Node>
<StgValue><ssdm name="select_ln777_20"/></StgValue>
</operation>

<operation id="2117" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1223  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2118" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1224  %xor_ln779_20 = xor i1 %tmp_242, true

]]></Node>
<StgValue><ssdm name="xor_ln779_20"/></StgValue>
</operation>

<operation id="2119" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1225  %and_ln779_20 = and i1 %icmp_ln879_40, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="and_ln779_20"/></StgValue>
</operation>

<operation id="2120" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1226  %select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_20, i1 %icmp_ln879_41

]]></Node>
<StgValue><ssdm name="select_ln416_20"/></StgValue>
</operation>

<operation id="2121" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1227  %and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_41

]]></Node>
<StgValue><ssdm name="and_ln781_20"/></StgValue>
</operation>

<operation id="2122" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1228  %xor_ln785_40 = xor i1 %select_ln777_20, true

]]></Node>
<StgValue><ssdm name="xor_ln785_40"/></StgValue>
</operation>

<operation id="2123" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1229  %or_ln785_20 = or i1 %tmp_241, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="2124" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1230  %xor_ln785_41 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="xor_ln785_41"/></StgValue>
</operation>

<operation id="2125" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1231  %and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="and_ln785_20"/></StgValue>
</operation>

<operation id="2126" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1232  %and_ln786_40 = and i1 %tmp_241, %select_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln786_40"/></StgValue>
</operation>

<operation id="2127" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1233  %or_ln786_20 = or i1 %and_ln781_20, %and_ln786_40

]]></Node>
<StgValue><ssdm name="or_ln786_20"/></StgValue>
</operation>

<operation id="2128" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1234  %xor_ln786_20 = xor i1 %or_ln786_20, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="2129" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1235  %and_ln786_41 = and i1 %tmp_237, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_41"/></StgValue>
</operation>

<operation id="2130" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1236  %or_ln340_20 = or i1 %and_ln786_41, %and_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="2131" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1325  %wt_buff_V_load_23 = load i16* %wt_buff_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_23"/></StgValue>
</operation>

<operation id="2132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1326  %sext_ln1118_23 = sext i16 %wt_buff_V_load_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="2133" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1327  %mul_ln1118_23 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="2134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1337  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2135" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1452  %wt_buff_V_load_26 = load i16* %wt_buff_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_26"/></StgValue>
</operation>

<operation id="2136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1453  %sext_ln1118_26 = sext i16 %wt_buff_V_load_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="2137" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1454  %mul_ln1118_26 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="2138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1464  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2139" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1579  %wt_buff_V_load_29 = load i16* %wt_buff_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_29"/></StgValue>
</operation>

<operation id="2140" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1706  %wt_buff_V_load_32 = load i16* %wt_buff_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_32"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:205  %sext_ln1117_12 = sext i10 %add_ln1117_77 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="2142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:206  %zext_ln1117_36 = zext i11 %sext_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_36"/></StgValue>
</operation>

<operation id="2143" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:207  %wt_buff_V_addr_35 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_36

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_35"/></StgValue>
</operation>

<operation id="2144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1:217  %sext_ln1117_15 = sext i9 %add_ln1117_80 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_15"/></StgValue>
</operation>

<operation id="2145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1:218  %zext_ln1117_39 = zext i11 %sext_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_39"/></StgValue>
</operation>

<operation id="2146" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:219  %wt_buff_V_addr_38 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_39

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_38"/></StgValue>
</operation>

<operation id="2147" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1110  %or_ln340_83 = or i1 %and_ln786_34, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_83"/></StgValue>
</operation>

<operation id="2148" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1111  %or_ln340_82 = or i1 %or_ln340_83, %and_ln781_17

]]></Node>
<StgValue><ssdm name="or_ln340_82"/></StgValue>
</operation>

<operation id="2149" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1112  %select_ln340_17 = select i1 %or_ln340_17, i16 32767, i16 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="2150" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1113  %select_ln388_17 = select i1 %and_ln786_35, i16 -32768, i16 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="2151" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1114  %select_ln340_43 = select i1 %or_ln340_82, i16 %select_ln340_17, i16 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="2152" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1115  store i16 %select_ln340_43, i16* %fm_out_buff_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2153" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1237  %or_ln340_89 = or i1 %and_ln786_40, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_89"/></StgValue>
</operation>

<operation id="2154" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1238  %or_ln340_88 = or i1 %or_ln340_89, %and_ln781_20

]]></Node>
<StgValue><ssdm name="or_ln340_88"/></StgValue>
</operation>

<operation id="2155" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1239  %select_ln340_20 = select i1 %or_ln340_20, i16 32767, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="2156" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1240  %select_ln388_20 = select i1 %and_ln786_41, i16 -32768, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="2157" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1241  %select_ln340_50 = select i1 %or_ln340_88, i16 %select_ln340_20, i16 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="2158" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1242  store i16 %select_ln340_50, i16* %fm_out_buff_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2159" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1323  %or_ln340_93 = or i1 %and_ln786_44, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_93"/></StgValue>
</operation>

<operation id="2160" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1324  %or_ln340_92 = or i1 %or_ln340_93, %and_ln781_22

]]></Node>
<StgValue><ssdm name="or_ln340_92"/></StgValue>
</operation>

<operation id="2161" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1328  %select_ln340_53 = select i1 %or_ln340_22, i16 32767, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="2162" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1329  %select_ln388_22 = select i1 %and_ln786_45, i16 -32768, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="2163" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1330  %select_ln340_54 = select i1 %or_ln340_92, i16 %select_ln340_53, i16 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="2164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1331  %shl_ln728_22 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_54, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="2165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1332  %sext_ln728_23 = sext i26 %shl_ln728_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_23"/></StgValue>
</operation>

<operation id="2166" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1333  %add_ln1192_23 = add i32 %mul_ln1118_23, %sext_ln728_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="2167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1334  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1335  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_23, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="2169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1336  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1338  %zext_ln415_23 = zext i1 %tmp_257 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="2171" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1339  %add_ln415_23 = add i16 %trunc_ln708_22, %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="2172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1340  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2173" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1341  %xor_ln416_23 = xor i1 %tmp_258, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="2174" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1342  %and_ln416_23 = and i1 %tmp_256, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="2175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1343  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1344  %tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_23, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2177" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1345  %icmp_ln879_46 = icmp eq i5 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_46"/></StgValue>
</operation>

<operation id="2178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1346  %tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_23, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2179" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1347  %icmp_ln879_47 = icmp eq i6 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_47"/></StgValue>
</operation>

<operation id="2180" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1348  %icmp_ln768_23 = icmp eq i6 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_23"/></StgValue>
</operation>

<operation id="2181" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1349  %select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_47, i1 %icmp_ln768_23

]]></Node>
<StgValue><ssdm name="select_ln777_23"/></StgValue>
</operation>

<operation id="2182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1350  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2183" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1351  %xor_ln779_23 = xor i1 %tmp_260, true

]]></Node>
<StgValue><ssdm name="xor_ln779_23"/></StgValue>
</operation>

<operation id="2184" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1352  %and_ln779_23 = and i1 %icmp_ln879_46, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="and_ln779_23"/></StgValue>
</operation>

<operation id="2185" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1353  %select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_23, i1 %icmp_ln879_47

]]></Node>
<StgValue><ssdm name="select_ln416_23"/></StgValue>
</operation>

<operation id="2186" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1354  %and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_47

]]></Node>
<StgValue><ssdm name="and_ln781_23"/></StgValue>
</operation>

<operation id="2187" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1355  %xor_ln785_46 = xor i1 %select_ln777_23, true

]]></Node>
<StgValue><ssdm name="xor_ln785_46"/></StgValue>
</operation>

<operation id="2188" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1356  %or_ln785_23 = or i1 %tmp_259, %xor_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="2189" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1357  %xor_ln785_47 = xor i1 %tmp_255, true

]]></Node>
<StgValue><ssdm name="xor_ln785_47"/></StgValue>
</operation>

<operation id="2190" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1358  %and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="and_ln785_23"/></StgValue>
</operation>

<operation id="2191" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1359  %and_ln786_46 = and i1 %tmp_259, %select_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln786_46"/></StgValue>
</operation>

<operation id="2192" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1360  %or_ln786_23 = or i1 %and_ln781_23, %and_ln786_46

]]></Node>
<StgValue><ssdm name="or_ln786_23"/></StgValue>
</operation>

<operation id="2193" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1361  %xor_ln786_23 = xor i1 %or_ln786_23, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="2194" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1362  %and_ln786_47 = and i1 %tmp_255, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_47"/></StgValue>
</operation>

<operation id="2195" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1363  %or_ln340_23 = or i1 %and_ln786_47, %and_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="2196" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1450  %or_ln340_99 = or i1 %and_ln786_50, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_99"/></StgValue>
</operation>

<operation id="2197" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1451  %or_ln340_98 = or i1 %or_ln340_99, %and_ln781_25

]]></Node>
<StgValue><ssdm name="or_ln340_98"/></StgValue>
</operation>

<operation id="2198" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1455  %select_ln340_58 = select i1 %or_ln340_25, i16 32767, i16 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="2199" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1456  %select_ln388_25 = select i1 %and_ln786_51, i16 -32768, i16 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="2200" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1457  %select_ln340_59 = select i1 %or_ln340_98, i16 %select_ln340_58, i16 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="2201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1458  %shl_ln728_25 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_59, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="2202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1459  %sext_ln728_26 = sext i26 %shl_ln728_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_26"/></StgValue>
</operation>

<operation id="2203" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1460  %add_ln1192_26 = add i32 %mul_ln1118_26, %sext_ln728_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="2204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1461  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1462  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="2206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1463  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1465  %zext_ln415_26 = zext i1 %tmp_275 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="2208" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1466  %add_ln415_26 = add i16 %trunc_ln708_25, %zext_ln415_26

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="2209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1467  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2210" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1468  %xor_ln416_26 = xor i1 %tmp_276, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="2211" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1469  %and_ln416_26 = and i1 %tmp_274, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="2212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1470  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1471  %tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_26, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2214" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1472  %icmp_ln879_52 = icmp eq i5 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_52"/></StgValue>
</operation>

<operation id="2215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1473  %tmp_62 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_26, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2216" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1474  %icmp_ln879_53 = icmp eq i6 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_53"/></StgValue>
</operation>

<operation id="2217" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1475  %icmp_ln768_26 = icmp eq i6 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_26"/></StgValue>
</operation>

<operation id="2218" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1476  %select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_53, i1 %icmp_ln768_26

]]></Node>
<StgValue><ssdm name="select_ln777_26"/></StgValue>
</operation>

<operation id="2219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1477  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2220" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1478  %xor_ln779_26 = xor i1 %tmp_278, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="2221" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1479  %and_ln779_26 = and i1 %icmp_ln879_52, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln779_26"/></StgValue>
</operation>

<operation id="2222" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1480  %select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_26, i1 %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="select_ln416_26"/></StgValue>
</operation>

<operation id="2223" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1481  %and_ln781_26 = and i1 %and_ln416_26, %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="and_ln781_26"/></StgValue>
</operation>

<operation id="2224" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1482  %xor_ln785_52 = xor i1 %select_ln777_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="2225" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1483  %or_ln785_26 = or i1 %tmp_277, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="2226" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1484  %xor_ln785_53 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="2227" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1485  %and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="2228" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1486  %and_ln786_52 = and i1 %tmp_277, %select_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln786_52"/></StgValue>
</operation>

<operation id="2229" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1487  %or_ln786_26 = or i1 %and_ln781_26, %and_ln786_52

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="2230" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1488  %xor_ln786_26 = xor i1 %or_ln786_26, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="2231" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1489  %and_ln786_53 = and i1 %tmp_273, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_53"/></StgValue>
</operation>

<operation id="2232" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1490  %or_ln340_26 = or i1 %and_ln786_53, %and_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="2233" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1579  %wt_buff_V_load_29 = load i16* %wt_buff_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_29"/></StgValue>
</operation>

<operation id="2234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1580  %sext_ln1118_29 = sext i16 %wt_buff_V_load_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="2235" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1581  %mul_ln1118_29 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="2236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1591  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2237" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1706  %wt_buff_V_load_32 = load i16* %wt_buff_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_32"/></StgValue>
</operation>

<operation id="2238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1707  %sext_ln1118_32 = sext i16 %wt_buff_V_load_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="2239" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1708  %mul_ln1118_32 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="2240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1718  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2241" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1833  %wt_buff_V_load_35 = load i16* %wt_buff_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_35"/></StgValue>
</operation>

<operation id="2242" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1960  %wt_buff_V_load_38 = load i16* %wt_buff_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_38"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2243" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:65  %add_ln1117_35 = add i12 2009, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_35"/></StgValue>
</operation>

<operation id="2244" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:68  %add_ln1117_38 = add i12 -1940, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_38"/></StgValue>
</operation>

<operation id="2245" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:71  %add_ln1117_41 = add i12 -1793, %sext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_41"/></StgValue>
</operation>

<operation id="2246" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:227  %add_ln1117_83 = add i12 %zext_ln96_1, %add_ln1117_35

]]></Node>
<StgValue><ssdm name="add_ln1117_83"/></StgValue>
</operation>

<operation id="2247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:228  %zext_ln1117_42 = zext i12 %add_ln1117_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_42"/></StgValue>
</operation>

<operation id="2248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:229  %wt_buff_V_addr_41 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_42

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_41"/></StgValue>
</operation>

<operation id="2249" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:236  %add_ln1117_86 = add i12 %zext_ln96_1, %add_ln1117_38

]]></Node>
<StgValue><ssdm name="add_ln1117_86"/></StgValue>
</operation>

<operation id="2250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:237  %zext_ln1117_45 = zext i12 %add_ln1117_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_45"/></StgValue>
</operation>

<operation id="2251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:238  %wt_buff_V_addr_44 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_45

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_44"/></StgValue>
</operation>

<operation id="2252" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:245  %add_ln1117_89 = add i12 %zext_ln96_1, %add_ln1117_41

]]></Node>
<StgValue><ssdm name="add_ln1117_89"/></StgValue>
</operation>

<operation id="2253" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1364  %or_ln340_95 = or i1 %and_ln786_46, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_95"/></StgValue>
</operation>

<operation id="2254" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1365  %or_ln340_94 = or i1 %or_ln340_95, %and_ln781_23

]]></Node>
<StgValue><ssdm name="or_ln340_94"/></StgValue>
</operation>

<operation id="2255" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1366  %select_ln340_23 = select i1 %or_ln340_23, i16 32767, i16 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="2256" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1367  %select_ln388_23 = select i1 %and_ln786_47, i16 -32768, i16 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="2257" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1368  %select_ln340_55 = select i1 %or_ln340_94, i16 %select_ln340_23, i16 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="2258" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1369  store i16 %select_ln340_55, i16* %fm_out_buff_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2259" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1491  %or_ln340_101 = or i1 %and_ln786_52, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_101"/></StgValue>
</operation>

<operation id="2260" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1492  %or_ln340_100 = or i1 %or_ln340_101, %and_ln781_26

]]></Node>
<StgValue><ssdm name="or_ln340_100"/></StgValue>
</operation>

<operation id="2261" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1493  %select_ln340_26 = select i1 %or_ln340_26, i16 32767, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="2262" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1494  %select_ln388_26 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="2263" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1495  %select_ln340_60 = select i1 %or_ln340_100, i16 %select_ln340_26, i16 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="2264" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1496  store i16 %select_ln340_60, i16* %fm_out_buff_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2265" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1577  %or_ln340_105 = or i1 %and_ln786_56, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_105"/></StgValue>
</operation>

<operation id="2266" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1578  %or_ln340_104 = or i1 %or_ln340_105, %and_ln781_28

]]></Node>
<StgValue><ssdm name="or_ln340_104"/></StgValue>
</operation>

<operation id="2267" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1582  %select_ln340_63 = select i1 %or_ln340_28, i16 32767, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="2268" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1583  %select_ln388_28 = select i1 %and_ln786_57, i16 -32768, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="2269" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1584  %select_ln340_64 = select i1 %or_ln340_104, i16 %select_ln340_63, i16 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_64"/></StgValue>
</operation>

<operation id="2270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1585  %shl_ln728_28 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_64, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="2271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1586  %sext_ln728_29 = sext i26 %shl_ln728_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_29"/></StgValue>
</operation>

<operation id="2272" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1587  %add_ln1192_29 = add i32 %mul_ln1118_29, %sext_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="2273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1588  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1589  %trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_29, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="2275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1590  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1592  %zext_ln415_29 = zext i1 %tmp_293 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="2277" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1593  %add_ln415_29 = add i16 %trunc_ln708_28, %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="2278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1594  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2279" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1595  %xor_ln416_29 = xor i1 %tmp_294, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="2280" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1596  %and_ln416_29 = and i1 %tmp_292, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="2281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1597  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1598  %tmp_68 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_29, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2283" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1599  %icmp_ln879_58 = icmp eq i5 %tmp_68, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_58"/></StgValue>
</operation>

<operation id="2284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1600  %tmp_69 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_29, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2285" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1601  %icmp_ln879_59 = icmp eq i6 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_59"/></StgValue>
</operation>

<operation id="2286" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1602  %icmp_ln768_29 = icmp eq i6 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_29"/></StgValue>
</operation>

<operation id="2287" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1603  %select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_59, i1 %icmp_ln768_29

]]></Node>
<StgValue><ssdm name="select_ln777_29"/></StgValue>
</operation>

<operation id="2288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1604  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2289" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1605  %xor_ln779_29 = xor i1 %tmp_296, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="2290" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1606  %and_ln779_29 = and i1 %icmp_ln879_58, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln779_29"/></StgValue>
</operation>

<operation id="2291" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1607  %select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_29, i1 %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="select_ln416_29"/></StgValue>
</operation>

<operation id="2292" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1608  %and_ln781_29 = and i1 %and_ln416_29, %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="and_ln781_29"/></StgValue>
</operation>

<operation id="2293" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1609  %xor_ln785_58 = xor i1 %select_ln777_29, true

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="2294" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1610  %or_ln785_29 = or i1 %tmp_295, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="2295" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1611  %xor_ln785_59 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="2296" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1612  %and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="2297" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1613  %and_ln786_58 = and i1 %tmp_295, %select_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln786_58"/></StgValue>
</operation>

<operation id="2298" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1614  %or_ln786_29 = or i1 %and_ln781_29, %and_ln786_58

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="2299" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1615  %xor_ln786_29 = xor i1 %or_ln786_29, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="2300" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1616  %and_ln786_59 = and i1 %tmp_291, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="and_ln786_59"/></StgValue>
</operation>

<operation id="2301" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1617  %or_ln340_29 = or i1 %and_ln786_59, %and_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="2302" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1704  %or_ln340_111 = or i1 %and_ln786_62, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_111"/></StgValue>
</operation>

<operation id="2303" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1705  %or_ln340_110 = or i1 %or_ln340_111, %and_ln781_31

]]></Node>
<StgValue><ssdm name="or_ln340_110"/></StgValue>
</operation>

<operation id="2304" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1709  %select_ln340_68 = select i1 %or_ln340_31, i16 32767, i16 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln340_68"/></StgValue>
</operation>

<operation id="2305" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1710  %select_ln388_31 = select i1 %and_ln786_63, i16 -32768, i16 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="2306" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1711  %select_ln340_69 = select i1 %or_ln340_110, i16 %select_ln340_68, i16 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_69"/></StgValue>
</operation>

<operation id="2307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1712  %shl_ln728_31 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_69, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="2308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1713  %sext_ln728_32 = sext i26 %shl_ln728_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_32"/></StgValue>
</operation>

<operation id="2309" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1714  %add_ln1192_32 = add i32 %mul_ln1118_32, %sext_ln728_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="2310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1715  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1716  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_32, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="2312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1717  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1719  %zext_ln415_32 = zext i1 %tmp_311 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="2314" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1720  %add_ln415_32 = add i16 %trunc_ln708_31, %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="2315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1721  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2316" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1722  %xor_ln416_32 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="2317" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1723  %and_ln416_32 = and i1 %tmp_310, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="2318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1724  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1725  %tmp_75 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_32, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2320" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1726  %icmp_ln879_64 = icmp eq i5 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_64"/></StgValue>
</operation>

<operation id="2321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1727  %tmp_76 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_32, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2322" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1728  %icmp_ln879_65 = icmp eq i6 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_65"/></StgValue>
</operation>

<operation id="2323" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1729  %icmp_ln768_32 = icmp eq i6 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="2324" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1730  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_65, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="2325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1731  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2326" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1732  %xor_ln779_32 = xor i1 %tmp_314, true

]]></Node>
<StgValue><ssdm name="xor_ln779_32"/></StgValue>
</operation>

<operation id="2327" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1733  %and_ln779_32 = and i1 %icmp_ln879_64, %xor_ln779_32

]]></Node>
<StgValue><ssdm name="and_ln779_32"/></StgValue>
</operation>

<operation id="2328" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1734  %select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_32, i1 %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="select_ln416_32"/></StgValue>
</operation>

<operation id="2329" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1735  %and_ln781_32 = and i1 %and_ln416_32, %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="and_ln781_32"/></StgValue>
</operation>

<operation id="2330" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1736  %xor_ln785_64 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_64"/></StgValue>
</operation>

<operation id="2331" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1737  %or_ln785_32 = or i1 %tmp_313, %xor_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="2332" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1738  %xor_ln785_65 = xor i1 %tmp_309, true

]]></Node>
<StgValue><ssdm name="xor_ln785_65"/></StgValue>
</operation>

<operation id="2333" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1739  %and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="and_ln785_32"/></StgValue>
</operation>

<operation id="2334" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1740  %and_ln786_64 = and i1 %tmp_313, %select_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln786_64"/></StgValue>
</operation>

<operation id="2335" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1741  %or_ln786_32 = or i1 %and_ln781_32, %and_ln786_64

]]></Node>
<StgValue><ssdm name="or_ln786_32"/></StgValue>
</operation>

<operation id="2336" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1742  %xor_ln786_32 = xor i1 %or_ln786_32, true

]]></Node>
<StgValue><ssdm name="xor_ln786_32"/></StgValue>
</operation>

<operation id="2337" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1743  %and_ln786_65 = and i1 %tmp_309, %xor_ln786_32

]]></Node>
<StgValue><ssdm name="and_ln786_65"/></StgValue>
</operation>

<operation id="2338" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1744  %or_ln340_32 = or i1 %and_ln786_65, %and_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="2339" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1833  %wt_buff_V_load_35 = load i16* %wt_buff_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_35"/></StgValue>
</operation>

<operation id="2340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1834  %sext_ln1118_35 = sext i16 %wt_buff_V_load_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="2341" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1835  %mul_ln1118_35 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="2342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1845  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2343" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:1960  %wt_buff_V_load_38 = load i16* %wt_buff_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_38"/></StgValue>
</operation>

<operation id="2344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:1961  %sext_ln1118_38 = sext i16 %wt_buff_V_load_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="2345" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1962  %mul_ln1118_38 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="2346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1972  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2347" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2087  %wt_buff_V_load_41 = load i16* %wt_buff_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_41"/></StgValue>
</operation>

<operation id="2348" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2214  %wt_buff_V_load_44 = load i16* %wt_buff_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_44"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:246  %zext_ln1117_48 = zext i12 %add_ln1117_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_48"/></StgValue>
</operation>

<operation id="2350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:247  %wt_buff_V_addr_47 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_48

]]></Node>
<StgValue><ssdm name="wt_buff_V_addr_47"/></StgValue>
</operation>

<operation id="2351" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1618  %or_ln340_107 = or i1 %and_ln786_58, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_107"/></StgValue>
</operation>

<operation id="2352" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1619  %or_ln340_106 = or i1 %or_ln340_107, %and_ln781_29

]]></Node>
<StgValue><ssdm name="or_ln340_106"/></StgValue>
</operation>

<operation id="2353" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1620  %select_ln340_29 = select i1 %or_ln340_29, i16 32767, i16 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="2354" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1621  %select_ln388_29 = select i1 %and_ln786_59, i16 -32768, i16 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="2355" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1622  %select_ln340_65 = select i1 %or_ln340_106, i16 %select_ln340_29, i16 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_65"/></StgValue>
</operation>

<operation id="2356" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1623  store i16 %select_ln340_65, i16* %fm_out_buff_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2357" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1745  %or_ln340_113 = or i1 %and_ln786_64, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_113"/></StgValue>
</operation>

<operation id="2358" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1746  %or_ln340_112 = or i1 %or_ln340_113, %and_ln781_32

]]></Node>
<StgValue><ssdm name="or_ln340_112"/></StgValue>
</operation>

<operation id="2359" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1747  %select_ln340_32 = select i1 %or_ln340_32, i16 32767, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="2360" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1748  %select_ln388_32 = select i1 %and_ln786_65, i16 -32768, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_32"/></StgValue>
</operation>

<operation id="2361" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1749  %select_ln340_70 = select i1 %or_ln340_112, i16 %select_ln340_32, i16 %select_ln388_32

]]></Node>
<StgValue><ssdm name="select_ln340_70"/></StgValue>
</operation>

<operation id="2362" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1750  store i16 %select_ln340_70, i16* %fm_out_buff_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2363" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1831  %or_ln340_117 = or i1 %and_ln786_68, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_117"/></StgValue>
</operation>

<operation id="2364" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1832  %or_ln340_116 = or i1 %or_ln340_117, %and_ln781_34

]]></Node>
<StgValue><ssdm name="or_ln340_116"/></StgValue>
</operation>

<operation id="2365" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1836  %select_ln340_73 = select i1 %or_ln340_34, i16 32767, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_73"/></StgValue>
</operation>

<operation id="2366" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1837  %select_ln388_34 = select i1 %and_ln786_69, i16 -32768, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_34"/></StgValue>
</operation>

<operation id="2367" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1838  %select_ln340_74 = select i1 %or_ln340_116, i16 %select_ln340_73, i16 %select_ln388_34

]]></Node>
<StgValue><ssdm name="select_ln340_74"/></StgValue>
</operation>

<operation id="2368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1839  %shl_ln728_34 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_74, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="2369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1840  %sext_ln728_35 = sext i26 %shl_ln728_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_35"/></StgValue>
</operation>

<operation id="2370" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1841  %add_ln1192_35 = add i32 %mul_ln1118_35, %sext_ln728_35

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="2371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1842  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1843  %trunc_ln708_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_35, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="2373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1844  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1846  %zext_ln415_35 = zext i1 %tmp_329 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="2375" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1847  %add_ln415_35 = add i16 %trunc_ln708_34, %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="2376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1848  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2377" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1849  %xor_ln416_35 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="2378" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1850  %and_ln416_35 = and i1 %tmp_328, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="2379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1851  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1852  %tmp_82 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_35, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2381" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1853  %icmp_ln879_70 = icmp eq i5 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_70"/></StgValue>
</operation>

<operation id="2382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1854  %tmp_83 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_35, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2383" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1855  %icmp_ln879_71 = icmp eq i6 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_71"/></StgValue>
</operation>

<operation id="2384" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1856  %icmp_ln768_35 = icmp eq i6 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_35"/></StgValue>
</operation>

<operation id="2385" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1857  %select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_71, i1 %icmp_ln768_35

]]></Node>
<StgValue><ssdm name="select_ln777_35"/></StgValue>
</operation>

<operation id="2386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1858  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2387" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1859  %xor_ln779_35 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="xor_ln779_35"/></StgValue>
</operation>

<operation id="2388" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1860  %and_ln779_35 = and i1 %icmp_ln879_70, %xor_ln779_35

]]></Node>
<StgValue><ssdm name="and_ln779_35"/></StgValue>
</operation>

<operation id="2389" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1861  %select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_35, i1 %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="select_ln416_35"/></StgValue>
</operation>

<operation id="2390" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1862  %and_ln781_35 = and i1 %and_ln416_35, %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="and_ln781_35"/></StgValue>
</operation>

<operation id="2391" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1863  %xor_ln785_70 = xor i1 %select_ln777_35, true

]]></Node>
<StgValue><ssdm name="xor_ln785_70"/></StgValue>
</operation>

<operation id="2392" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1864  %or_ln785_35 = or i1 %tmp_331, %xor_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="2393" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1865  %xor_ln785_71 = xor i1 %tmp_327, true

]]></Node>
<StgValue><ssdm name="xor_ln785_71"/></StgValue>
</operation>

<operation id="2394" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1866  %and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="and_ln785_35"/></StgValue>
</operation>

<operation id="2395" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1867  %and_ln786_70 = and i1 %tmp_331, %select_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln786_70"/></StgValue>
</operation>

<operation id="2396" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1868  %or_ln786_35 = or i1 %and_ln781_35, %and_ln786_70

]]></Node>
<StgValue><ssdm name="or_ln786_35"/></StgValue>
</operation>

<operation id="2397" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1869  %xor_ln786_35 = xor i1 %or_ln786_35, true

]]></Node>
<StgValue><ssdm name="xor_ln786_35"/></StgValue>
</operation>

<operation id="2398" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1870  %and_ln786_71 = and i1 %tmp_327, %xor_ln786_35

]]></Node>
<StgValue><ssdm name="and_ln786_71"/></StgValue>
</operation>

<operation id="2399" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1871  %or_ln340_35 = or i1 %and_ln786_71, %and_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="2400" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1958  %or_ln340_123 = or i1 %and_ln786_74, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_123"/></StgValue>
</operation>

<operation id="2401" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1959  %or_ln340_122 = or i1 %or_ln340_123, %and_ln781_37

]]></Node>
<StgValue><ssdm name="or_ln340_122"/></StgValue>
</operation>

<operation id="2402" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1963  %select_ln340_78 = select i1 %or_ln340_37, i16 32767, i16 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln340_78"/></StgValue>
</operation>

<operation id="2403" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1964  %select_ln388_37 = select i1 %and_ln786_75, i16 -32768, i16 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln388_37"/></StgValue>
</operation>

<operation id="2404" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1965  %select_ln340_79 = select i1 %or_ln340_122, i16 %select_ln340_78, i16 %select_ln388_37

]]></Node>
<StgValue><ssdm name="select_ln340_79"/></StgValue>
</operation>

<operation id="2405" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:1966  %shl_ln728_37 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_79, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="2406" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:1967  %sext_ln728_38 = sext i26 %shl_ln728_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_38"/></StgValue>
</operation>

<operation id="2407" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:1968  %add_ln1192_38 = add i32 %mul_ln1118_38, %sext_ln728_38

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="2408" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1969  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2409" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1970  %trunc_ln708_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_38, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="2410" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1971  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2411" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:1973  %zext_ln415_38 = zext i1 %tmp_347 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="2412" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:1974  %add_ln415_38 = add i16 %trunc_ln708_37, %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="2413" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1975  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2414" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1976  %xor_ln416_38 = xor i1 %tmp_348, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="2415" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1977  %and_ln416_38 = and i1 %tmp_346, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="2416" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:1978  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1979  %tmp_89 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_38, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2418" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:1980  %icmp_ln879_76 = icmp eq i5 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_76"/></StgValue>
</operation>

<operation id="2419" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1981  %tmp_90 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_38, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2420" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1982  %icmp_ln879_77 = icmp eq i6 %tmp_90, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_77"/></StgValue>
</operation>

<operation id="2421" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1983  %icmp_ln768_38 = icmp eq i6 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_38"/></StgValue>
</operation>

<operation id="2422" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1984  %select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_77, i1 %icmp_ln768_38

]]></Node>
<StgValue><ssdm name="select_ln777_38"/></StgValue>
</operation>

<operation id="2423" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:1985  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2424" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1986  %xor_ln779_38 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln779_38"/></StgValue>
</operation>

<operation id="2425" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1987  %and_ln779_38 = and i1 %icmp_ln879_76, %xor_ln779_38

]]></Node>
<StgValue><ssdm name="and_ln779_38"/></StgValue>
</operation>

<operation id="2426" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:1988  %select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_38, i1 %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="select_ln416_38"/></StgValue>
</operation>

<operation id="2427" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1989  %and_ln781_38 = and i1 %and_ln416_38, %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="and_ln781_38"/></StgValue>
</operation>

<operation id="2428" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1990  %xor_ln785_76 = xor i1 %select_ln777_38, true

]]></Node>
<StgValue><ssdm name="xor_ln785_76"/></StgValue>
</operation>

<operation id="2429" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1991  %or_ln785_38 = or i1 %tmp_349, %xor_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="2430" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1992  %xor_ln785_77 = xor i1 %tmp_345, true

]]></Node>
<StgValue><ssdm name="xor_ln785_77"/></StgValue>
</operation>

<operation id="2431" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1993  %and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="and_ln785_38"/></StgValue>
</operation>

<operation id="2432" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1994  %and_ln786_76 = and i1 %tmp_349, %select_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln786_76"/></StgValue>
</operation>

<operation id="2433" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1995  %or_ln786_38 = or i1 %and_ln781_38, %and_ln786_76

]]></Node>
<StgValue><ssdm name="or_ln786_38"/></StgValue>
</operation>

<operation id="2434" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1996  %xor_ln786_38 = xor i1 %or_ln786_38, true

]]></Node>
<StgValue><ssdm name="xor_ln786_38"/></StgValue>
</operation>

<operation id="2435" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1997  %and_ln786_77 = and i1 %tmp_345, %xor_ln786_38

]]></Node>
<StgValue><ssdm name="and_ln786_77"/></StgValue>
</operation>

<operation id="2436" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1998  %or_ln340_38 = or i1 %and_ln786_77, %and_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="2437" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2087  %wt_buff_V_load_41 = load i16* %wt_buff_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_41"/></StgValue>
</operation>

<operation id="2438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2088  %sext_ln1118_41 = sext i16 %wt_buff_V_load_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="2439" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2089  %mul_ln1118_41 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="2440" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2099  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2441" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2214  %wt_buff_V_load_44 = load i16* %wt_buff_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_44"/></StgValue>
</operation>

<operation id="2442" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2215  %sext_ln1118_44 = sext i16 %wt_buff_V_load_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="2443" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2216  %mul_ln1118_44 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="2444" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2226  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2445" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2341  %wt_buff_V_load_47 = load i16* %wt_buff_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2446" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1872  %or_ln340_119 = or i1 %and_ln786_70, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_119"/></StgValue>
</operation>

<operation id="2447" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1873  %or_ln340_118 = or i1 %or_ln340_119, %and_ln781_35

]]></Node>
<StgValue><ssdm name="or_ln340_118"/></StgValue>
</operation>

<operation id="2448" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1874  %select_ln340_35 = select i1 %or_ln340_35, i16 32767, i16 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="2449" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1875  %select_ln388_35 = select i1 %and_ln786_71, i16 -32768, i16 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln388_35"/></StgValue>
</operation>

<operation id="2450" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:1876  %select_ln340_75 = select i1 %or_ln340_118, i16 %select_ln340_35, i16 %select_ln388_35

]]></Node>
<StgValue><ssdm name="select_ln340_75"/></StgValue>
</operation>

<operation id="2451" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:1999  %or_ln340_125 = or i1 %and_ln786_76, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_125"/></StgValue>
</operation>

<operation id="2452" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2000  %or_ln340_124 = or i1 %or_ln340_125, %and_ln781_38

]]></Node>
<StgValue><ssdm name="or_ln340_124"/></StgValue>
</operation>

<operation id="2453" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2001  %select_ln340_38 = select i1 %or_ln340_38, i16 32767, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="2454" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2002  %select_ln388_38 = select i1 %and_ln786_77, i16 -32768, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln388_38"/></StgValue>
</operation>

<operation id="2455" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2003  %select_ln340_80 = select i1 %or_ln340_124, i16 %select_ln340_38, i16 %select_ln388_38

]]></Node>
<StgValue><ssdm name="select_ln340_80"/></StgValue>
</operation>

<operation id="2456" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2085  %or_ln340_129 = or i1 %and_ln786_80, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_129"/></StgValue>
</operation>

<operation id="2457" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2086  %or_ln340_128 = or i1 %or_ln340_129, %and_ln781_40

]]></Node>
<StgValue><ssdm name="or_ln340_128"/></StgValue>
</operation>

<operation id="2458" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2090  %select_ln340_83 = select i1 %or_ln340_40, i16 32767, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln340_83"/></StgValue>
</operation>

<operation id="2459" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2091  %select_ln388_40 = select i1 %and_ln786_81, i16 -32768, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln388_40"/></StgValue>
</operation>

<operation id="2460" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2092  %select_ln340_84 = select i1 %or_ln340_128, i16 %select_ln340_83, i16 %select_ln388_40

]]></Node>
<StgValue><ssdm name="select_ln340_84"/></StgValue>
</operation>

<operation id="2461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2093  %shl_ln728_40 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_84, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="2462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2094  %sext_ln728_41 = sext i26 %shl_ln728_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_41"/></StgValue>
</operation>

<operation id="2463" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2095  %add_ln1192_41 = add i32 %mul_ln1118_41, %sext_ln728_41

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="2464" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2096  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2097  %trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_41, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="2466" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2098  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2467" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2100  %zext_ln415_41 = zext i1 %tmp_365 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="2468" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2101  %add_ln415_41 = add i16 %trunc_ln708_40, %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="2469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2102  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2470" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2103  %xor_ln416_41 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="2471" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2104  %and_ln416_41 = and i1 %tmp_364, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="2472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2105  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2106  %tmp_96 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_41, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2474" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2107  %icmp_ln879_82 = icmp eq i5 %tmp_96, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_82"/></StgValue>
</operation>

<operation id="2475" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2108  %tmp_97 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_41, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2476" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2109  %icmp_ln879_83 = icmp eq i6 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_83"/></StgValue>
</operation>

<operation id="2477" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2110  %icmp_ln768_41 = icmp eq i6 %tmp_97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_41"/></StgValue>
</operation>

<operation id="2478" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2111  %select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_83, i1 %icmp_ln768_41

]]></Node>
<StgValue><ssdm name="select_ln777_41"/></StgValue>
</operation>

<operation id="2479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2112  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2480" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2113  %xor_ln779_41 = xor i1 %tmp_368, true

]]></Node>
<StgValue><ssdm name="xor_ln779_41"/></StgValue>
</operation>

<operation id="2481" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2114  %and_ln779_41 = and i1 %icmp_ln879_82, %xor_ln779_41

]]></Node>
<StgValue><ssdm name="and_ln779_41"/></StgValue>
</operation>

<operation id="2482" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2115  %select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_41, i1 %icmp_ln879_83

]]></Node>
<StgValue><ssdm name="select_ln416_41"/></StgValue>
</operation>

<operation id="2483" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2116  %and_ln781_41 = and i1 %and_ln416_41, %icmp_ln879_83

]]></Node>
<StgValue><ssdm name="and_ln781_41"/></StgValue>
</operation>

<operation id="2484" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2117  %xor_ln785_82 = xor i1 %select_ln777_41, true

]]></Node>
<StgValue><ssdm name="xor_ln785_82"/></StgValue>
</operation>

<operation id="2485" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2118  %or_ln785_41 = or i1 %tmp_367, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="2486" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2119  %xor_ln785_83 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln785_83"/></StgValue>
</operation>

<operation id="2487" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2120  %and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="and_ln785_41"/></StgValue>
</operation>

<operation id="2488" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2121  %and_ln786_82 = and i1 %tmp_367, %select_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln786_82"/></StgValue>
</operation>

<operation id="2489" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2122  %or_ln786_41 = or i1 %and_ln781_41, %and_ln786_82

]]></Node>
<StgValue><ssdm name="or_ln786_41"/></StgValue>
</operation>

<operation id="2490" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2123  %xor_ln786_41 = xor i1 %or_ln786_41, true

]]></Node>
<StgValue><ssdm name="xor_ln786_41"/></StgValue>
</operation>

<operation id="2491" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2124  %and_ln786_83 = and i1 %tmp_363, %xor_ln786_41

]]></Node>
<StgValue><ssdm name="and_ln786_83"/></StgValue>
</operation>

<operation id="2492" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2125  %or_ln340_41 = or i1 %and_ln786_83, %and_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="2493" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2212  %or_ln340_135 = or i1 %and_ln786_86, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln340_135"/></StgValue>
</operation>

<operation id="2494" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2213  %or_ln340_134 = or i1 %or_ln340_135, %and_ln781_43

]]></Node>
<StgValue><ssdm name="or_ln340_134"/></StgValue>
</operation>

<operation id="2495" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2217  %select_ln340_88 = select i1 %or_ln340_43, i16 32767, i16 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln340_88"/></StgValue>
</operation>

<operation id="2496" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2218  %select_ln388_43 = select i1 %and_ln786_87, i16 -32768, i16 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln388_43"/></StgValue>
</operation>

<operation id="2497" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2219  %select_ln340_89 = select i1 %or_ln340_134, i16 %select_ln340_88, i16 %select_ln388_43

]]></Node>
<StgValue><ssdm name="select_ln340_89"/></StgValue>
</operation>

<operation id="2498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2220  %shl_ln728_43 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_89, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="2499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2221  %sext_ln728_44 = sext i26 %shl_ln728_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_44"/></StgValue>
</operation>

<operation id="2500" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2222  %add_ln1192_44 = add i32 %mul_ln1118_44, %sext_ln728_44

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="2501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2223  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2224  %trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_44, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="2503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2225  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2227  %zext_ln415_44 = zext i1 %tmp_383 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="2505" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2228  %add_ln415_44 = add i16 %trunc_ln708_43, %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="2506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2229  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2507" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2230  %xor_ln416_44 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="2508" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2231  %and_ln416_44 = and i1 %tmp_382, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="2509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2232  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2233  %tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_44, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2511" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2234  %icmp_ln879_88 = icmp eq i5 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_88"/></StgValue>
</operation>

<operation id="2512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2235  %tmp_104 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_44, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2513" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2236  %icmp_ln879_89 = icmp eq i6 %tmp_104, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_89"/></StgValue>
</operation>

<operation id="2514" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2237  %icmp_ln768_44 = icmp eq i6 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_44"/></StgValue>
</operation>

<operation id="2515" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2238  %select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_89, i1 %icmp_ln768_44

]]></Node>
<StgValue><ssdm name="select_ln777_44"/></StgValue>
</operation>

<operation id="2516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2239  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2517" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2240  %xor_ln779_44 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="xor_ln779_44"/></StgValue>
</operation>

<operation id="2518" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2241  %and_ln779_44 = and i1 %icmp_ln879_88, %xor_ln779_44

]]></Node>
<StgValue><ssdm name="and_ln779_44"/></StgValue>
</operation>

<operation id="2519" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2242  %select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_44, i1 %icmp_ln879_89

]]></Node>
<StgValue><ssdm name="select_ln416_44"/></StgValue>
</operation>

<operation id="2520" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2243  %and_ln781_44 = and i1 %and_ln416_44, %icmp_ln879_89

]]></Node>
<StgValue><ssdm name="and_ln781_44"/></StgValue>
</operation>

<operation id="2521" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2244  %xor_ln785_88 = xor i1 %select_ln777_44, true

]]></Node>
<StgValue><ssdm name="xor_ln785_88"/></StgValue>
</operation>

<operation id="2522" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2245  %or_ln785_44 = or i1 %tmp_385, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="2523" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2246  %xor_ln785_89 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln785_89"/></StgValue>
</operation>

<operation id="2524" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2247  %and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="and_ln785_44"/></StgValue>
</operation>

<operation id="2525" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2248  %and_ln786_88 = and i1 %tmp_385, %select_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln786_88"/></StgValue>
</operation>

<operation id="2526" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2249  %or_ln786_44 = or i1 %and_ln781_44, %and_ln786_88

]]></Node>
<StgValue><ssdm name="or_ln786_44"/></StgValue>
</operation>

<operation id="2527" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2250  %xor_ln786_44 = xor i1 %or_ln786_44, true

]]></Node>
<StgValue><ssdm name="xor_ln786_44"/></StgValue>
</operation>

<operation id="2528" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2251  %and_ln786_89 = and i1 %tmp_381, %xor_ln786_44

]]></Node>
<StgValue><ssdm name="and_ln786_89"/></StgValue>
</operation>

<operation id="2529" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2252  %or_ln340_44 = or i1 %and_ln786_89, %and_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="2530" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:2341  %wt_buff_V_load_47 = load i16* %wt_buff_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V_load_47"/></StgValue>
</operation>

<operation id="2531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="16">
<![CDATA[
hls_label_1:2342  %sext_ln1118_47 = sext i16 %wt_buff_V_load_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="2532" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2343  %mul_ln1118_47 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="2533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2353  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2534" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2126  %or_ln340_131 = or i1 %and_ln786_82, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln340_131"/></StgValue>
</operation>

<operation id="2535" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2127  %or_ln340_130 = or i1 %or_ln340_131, %and_ln781_41

]]></Node>
<StgValue><ssdm name="or_ln340_130"/></StgValue>
</operation>

<operation id="2536" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2128  %select_ln340_41 = select i1 %or_ln340_41, i16 32767, i16 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="2537" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2129  %select_ln388_41 = select i1 %and_ln786_83, i16 -32768, i16 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln388_41"/></StgValue>
</operation>

<operation id="2538" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2130  %select_ln340_85 = select i1 %or_ln340_130, i16 %select_ln340_41, i16 %select_ln388_41

]]></Node>
<StgValue><ssdm name="select_ln340_85"/></StgValue>
</operation>

<operation id="2539" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2253  %or_ln340_137 = or i1 %and_ln786_88, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln340_137"/></StgValue>
</operation>

<operation id="2540" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2254  %or_ln340_136 = or i1 %or_ln340_137, %and_ln781_44

]]></Node>
<StgValue><ssdm name="or_ln340_136"/></StgValue>
</operation>

<operation id="2541" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2255  %select_ln340_44 = select i1 %or_ln340_44, i16 32767, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="2542" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2256  %select_ln388_44 = select i1 %and_ln786_89, i16 -32768, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln388_44"/></StgValue>
</operation>

<operation id="2543" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2257  %select_ln340_90 = select i1 %or_ln340_136, i16 %select_ln340_44, i16 %select_ln388_44

]]></Node>
<StgValue><ssdm name="select_ln340_90"/></StgValue>
</operation>

<operation id="2544" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2339  %or_ln340_141 = or i1 %and_ln786_92, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln340_141"/></StgValue>
</operation>

<operation id="2545" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2340  %or_ln340_140 = or i1 %or_ln340_141, %and_ln781_46

]]></Node>
<StgValue><ssdm name="or_ln340_140"/></StgValue>
</operation>

<operation id="2546" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2344  %select_ln340_93 = select i1 %or_ln340_46, i16 32767, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln340_93"/></StgValue>
</operation>

<operation id="2547" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2345  %select_ln388_46 = select i1 %and_ln786_93, i16 -32768, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln388_46"/></StgValue>
</operation>

<operation id="2548" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2346  %select_ln340_94 = select i1 %or_ln340_140, i16 %select_ln340_93, i16 %select_ln388_46

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="2549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_1:2347  %shl_ln728_46 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_94, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="2550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="26">
<![CDATA[
hls_label_1:2348  %sext_ln728_47 = sext i26 %shl_ln728_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_47"/></StgValue>
</operation>

<operation id="2551" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:2349  %add_ln1192_47 = add i32 %mul_ln1118_47, %sext_ln728_47

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="2552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2350  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2351  %trunc_ln708_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_47, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="2554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2352  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2354  %zext_ln415_47 = zext i1 %tmp_401 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="2556" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:2355  %add_ln415_47 = add i16 %trunc_ln708_46, %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="2557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2356  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="2558" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2357  %xor_ln416_47 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="2559" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2358  %and_ln416_47 = and i1 %tmp_400, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="2560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1:2359  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2360  %tmp_110 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_47, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2562" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:2361  %icmp_ln879_94 = icmp eq i5 %tmp_110, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_94"/></StgValue>
</operation>

<operation id="2563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2362  %tmp_111 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_47, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2564" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2363  %icmp_ln879_95 = icmp eq i6 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="2565" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2364  %icmp_ln768_47 = icmp eq i6 %tmp_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_47"/></StgValue>
</operation>

<operation id="2566" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2365  %select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_95, i1 %icmp_ln768_47

]]></Node>
<StgValue><ssdm name="select_ln777_47"/></StgValue>
</operation>

<operation id="2567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:2366  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2568" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2367  %xor_ln779_47 = xor i1 %tmp_404, true

]]></Node>
<StgValue><ssdm name="xor_ln779_47"/></StgValue>
</operation>

<operation id="2569" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2368  %and_ln779_47 = and i1 %icmp_ln879_94, %xor_ln779_47

]]></Node>
<StgValue><ssdm name="and_ln779_47"/></StgValue>
</operation>

<operation id="2570" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:2369  %select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_47, i1 %icmp_ln879_95

]]></Node>
<StgValue><ssdm name="select_ln416_47"/></StgValue>
</operation>

<operation id="2571" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2370  %and_ln781_47 = and i1 %and_ln416_47, %icmp_ln879_95

]]></Node>
<StgValue><ssdm name="and_ln781_47"/></StgValue>
</operation>

<operation id="2572" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2371  %xor_ln785_94 = xor i1 %select_ln777_47, true

]]></Node>
<StgValue><ssdm name="xor_ln785_94"/></StgValue>
</operation>

<operation id="2573" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2372  %or_ln785_47 = or i1 %tmp_403, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="2574" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2373  %xor_ln785_95 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln785_95"/></StgValue>
</operation>

<operation id="2575" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2374  %and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="and_ln785_47"/></StgValue>
</operation>

<operation id="2576" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2375  %and_ln786_94 = and i1 %tmp_403, %select_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln786_94"/></StgValue>
</operation>

<operation id="2577" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2376  %or_ln786_47 = or i1 %and_ln781_47, %and_ln786_94

]]></Node>
<StgValue><ssdm name="or_ln786_47"/></StgValue>
</operation>

<operation id="2578" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2377  %xor_ln786_47 = xor i1 %or_ln786_47, true

]]></Node>
<StgValue><ssdm name="xor_ln786_47"/></StgValue>
</operation>

<operation id="2579" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2378  %and_ln786_95 = and i1 %tmp_399, %xor_ln786_47

]]></Node>
<StgValue><ssdm name="and_ln786_95"/></StgValue>
</operation>

<operation id="2580" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2379  %or_ln340_47 = or i1 %and_ln786_95, %and_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2581" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2380  %or_ln340_143 = or i1 %and_ln786_94, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln340_143"/></StgValue>
</operation>

<operation id="2582" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:2381  %or_ln340_142 = or i1 %or_ln340_143, %and_ln781_47

]]></Node>
<StgValue><ssdm name="or_ln340_142"/></StgValue>
</operation>

<operation id="2583" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2382  %select_ln340_47 = select i1 %or_ln340_47, i16 32767, i16 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="2584" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2383  %select_ln388_47 = select i1 %and_ln786_95, i16 -32768, i16 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln388_47"/></StgValue>
</operation>

<operation id="2585" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:2384  %select_ln340_95 = select i1 %or_ln340_142, i16 %select_ln340_47, i16 %select_ln388_47

]]></Node>
<StgValue><ssdm name="select_ln340_95"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">
</state>

<state id="33" st_id="33">
</state>

<state id="34" st_id="34">
</state>

<state id="35" st_id="35">

<operation id="2586" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:1877  store i16 %select_ln340_75, i16* %fm_out_buff_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2587" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:2004  store i16 %select_ln340_80, i16* %fm_out_buff_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2588" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:2131  store i16 %select_ln340_85, i16* %fm_out_buff_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2589" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:2258  store i16 %select_ln340_90, i16* %fm_out_buff_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2590" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38416, i64 38416, i64 38416)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2591" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:289  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2592" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:290  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln99"/></StgValue>
</operation>

<operation id="2593" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_1:2385  store i16 %select_ln340_95, i16* %fm_out_buff_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2594" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:2386  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="2595" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:2392  br label %.preheader245

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2596" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0">
<![CDATA[
.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
