sram_32x52bit.v,verilog,xil_defaultlib,../../../../../../../IP/xilinx_ip/2019.2/sram_32x52bit/sim/sram_32x52bit.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
