// Seed: 1885326262
module module_0 (
    input supply0 id_0,
    input wire id_1
    , id_11,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wand id_9
);
  assign id_11 = id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wor   id_2,
    output wor   id_3,
    output uwire id_4,
    input  tri1  id_5
);
  tri1 id_7 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = -1;
  always @* begin : LABEL_0
    if (-1) id_1 = id_2 * id_7 - -1;
    else for (id_1 = id_5; 1; id_1 = ~1'd0) @(posedge -1'b0);
  end
endmodule
