
newLibNRF_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010c8  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08101360  08101360  00002360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08101370  08101370  00002370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08101374  08101374  00002374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  08101378  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000a8  10000010  08101388  00003010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100000b8  08101388  000030b8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009484  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001831  00000000  00000000  0000c4c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000008b8  00000000  00000000  0000dcf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000067a  00000000  00000000  0000e5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000395b1  00000000  00000000  0000ec2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000aa88  00000000  00000000  000481db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0017d623  00000000  00000000  00052c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001d0286  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002298  00000000  00000000  001d02cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  001d2564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08101348 	.word	0x08101348

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08101348 	.word	0x08101348

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100308:	b580      	push	{r7, lr}
 810030a:	b082      	sub	sp, #8
 810030c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810030e:	4b1b      	ldr	r3, [pc, #108]	@ (810037c <main+0x74>)
 8100310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100314:	4a19      	ldr	r2, [pc, #100]	@ (810037c <main+0x74>)
 8100316:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810031a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810031e:	4b17      	ldr	r3, [pc, #92]	@ (810037c <main+0x74>)
 8100320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100328:	607b      	str	r3, [r7, #4]
 810032a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810032c:	2001      	movs	r0, #1
 810032e:	f000 fc93 	bl	8100c58 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100332:	f000 fd1d 	bl	8100d70 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100336:	2201      	movs	r2, #1
 8100338:	2102      	movs	r1, #2
 810033a:	2000      	movs	r0, #0
 810033c:	f000 fc9e 	bl	8100c7c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100340:	4b0f      	ldr	r3, [pc, #60]	@ (8100380 <main+0x78>)
 8100342:	681b      	ldr	r3, [r3, #0]
 8100344:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100348:	2b70      	cmp	r3, #112	@ 0x70
 810034a:	d108      	bne.n	810035e <main+0x56>
 810034c:	4b0d      	ldr	r3, [pc, #52]	@ (8100384 <main+0x7c>)
 810034e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8100352:	4a0c      	ldr	r2, [pc, #48]	@ (8100384 <main+0x7c>)
 8100354:	f043 0301 	orr.w	r3, r3, #1
 8100358:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 810035c:	e007      	b.n	810036e <main+0x66>
 810035e:	4b09      	ldr	r3, [pc, #36]	@ (8100384 <main+0x7c>)
 8100360:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8100364:	4a07      	ldr	r2, [pc, #28]	@ (8100384 <main+0x7c>)
 8100366:	f043 0301 	orr.w	r3, r3, #1
 810036a:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810036e:	f000 f925 	bl	81005bc <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_SPI3_Init();
 8100372:	f000 f809 	bl	8100388 <MX_SPI3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8100376:	bf00      	nop
 8100378:	e7fd      	b.n	8100376 <main+0x6e>
 810037a:	bf00      	nop
 810037c:	58024400 	.word	0x58024400
 8100380:	e000ed00 	.word	0xe000ed00
 8100384:	58026400 	.word	0x58026400

08100388 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8100388:	b580      	push	{r7, lr}
 810038a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 810038c:	4b27      	ldr	r3, [pc, #156]	@ (810042c <MX_SPI3_Init+0xa4>)
 810038e:	4a28      	ldr	r2, [pc, #160]	@ (8100430 <MX_SPI3_Init+0xa8>)
 8100390:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8100392:	4b26      	ldr	r3, [pc, #152]	@ (810042c <MX_SPI3_Init+0xa4>)
 8100394:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100398:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 810039a:	4b24      	ldr	r3, [pc, #144]	@ (810042c <MX_SPI3_Init+0xa4>)
 810039c:	2200      	movs	r2, #0
 810039e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 81003a0:	4b22      	ldr	r3, [pc, #136]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003a2:	2207      	movs	r2, #7
 81003a4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 81003a6:	4b21      	ldr	r3, [pc, #132]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003a8:	2200      	movs	r2, #0
 81003aa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 81003ac:	4b1f      	ldr	r3, [pc, #124]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003ae:	2200      	movs	r2, #0
 81003b0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 81003b2:	4b1e      	ldr	r3, [pc, #120]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 81003b8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 81003ba:	4b1c      	ldr	r3, [pc, #112]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003bc:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 81003c0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81003c2:	4b1a      	ldr	r3, [pc, #104]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003c4:	2200      	movs	r2, #0
 81003c6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 81003c8:	4b18      	ldr	r3, [pc, #96]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003ca:	2200      	movs	r2, #0
 81003cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81003ce:	4b17      	ldr	r3, [pc, #92]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003d0:	2200      	movs	r2, #0
 81003d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 81003d4:	4b15      	ldr	r3, [pc, #84]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003d6:	2200      	movs	r2, #0
 81003d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 81003da:	4b14      	ldr	r3, [pc, #80]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003dc:	2200      	movs	r2, #0
 81003de:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81003e0:	4b12      	ldr	r3, [pc, #72]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003e2:	2200      	movs	r2, #0
 81003e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81003e6:	4b11      	ldr	r3, [pc, #68]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003e8:	2200      	movs	r2, #0
 81003ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81003ec:	4b0f      	ldr	r3, [pc, #60]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003ee:	2200      	movs	r2, #0
 81003f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81003f2:	4b0e      	ldr	r3, [pc, #56]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003f4:	2200      	movs	r2, #0
 81003f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81003f8:	4b0c      	ldr	r3, [pc, #48]	@ (810042c <MX_SPI3_Init+0xa4>)
 81003fa:	2200      	movs	r2, #0
 81003fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81003fe:	4b0b      	ldr	r3, [pc, #44]	@ (810042c <MX_SPI3_Init+0xa4>)
 8100400:	2200      	movs	r2, #0
 8100402:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100404:	4b09      	ldr	r3, [pc, #36]	@ (810042c <MX_SPI3_Init+0xa4>)
 8100406:	2200      	movs	r2, #0
 8100408:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 810040a:	4b08      	ldr	r3, [pc, #32]	@ (810042c <MX_SPI3_Init+0xa4>)
 810040c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8100410:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100412:	4b06      	ldr	r3, [pc, #24]	@ (810042c <MX_SPI3_Init+0xa4>)
 8100414:	2200      	movs	r2, #0
 8100416:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8100418:	4804      	ldr	r0, [pc, #16]	@ (810042c <MX_SPI3_Init+0xa4>)
 810041a:	f000 fe31 	bl	8101080 <HAL_SPI_Init>
 810041e:	4603      	mov	r3, r0
 8100420:	2b00      	cmp	r3, #0
 8100422:	d001      	beq.n	8100428 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8100424:	f000 f806 	bl	8100434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8100428:	bf00      	nop
 810042a:	bd80      	pop	{r7, pc}
 810042c:	1000002c 	.word	0x1000002c
 8100430:	40003c00 	.word	0x40003c00

08100434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100434:	b480      	push	{r7}
 8100436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100438:	b672      	cpsid	i
}
 810043a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810043c:	bf00      	nop
 810043e:	e7fd      	b.n	810043c <Error_Handler+0x8>

08100440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100440:	b480      	push	{r7}
 8100442:	b083      	sub	sp, #12
 8100444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100446:	4b0a      	ldr	r3, [pc, #40]	@ (8100470 <HAL_MspInit+0x30>)
 8100448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810044c:	4a08      	ldr	r2, [pc, #32]	@ (8100470 <HAL_MspInit+0x30>)
 810044e:	f043 0302 	orr.w	r3, r3, #2
 8100452:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100456:	4b06      	ldr	r3, [pc, #24]	@ (8100470 <HAL_MspInit+0x30>)
 8100458:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810045c:	f003 0302 	and.w	r3, r3, #2
 8100460:	607b      	str	r3, [r7, #4]
 8100462:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100464:	bf00      	nop
 8100466:	370c      	adds	r7, #12
 8100468:	46bd      	mov	sp, r7
 810046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810046e:	4770      	bx	lr
 8100470:	58024400 	.word	0x58024400

08100474 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100474:	b580      	push	{r7, lr}
 8100476:	b08a      	sub	sp, #40	@ 0x28
 8100478:	af00      	add	r7, sp, #0
 810047a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810047c:	f107 0314 	add.w	r3, r7, #20
 8100480:	2200      	movs	r2, #0
 8100482:	601a      	str	r2, [r3, #0]
 8100484:	605a      	str	r2, [r3, #4]
 8100486:	609a      	str	r2, [r3, #8]
 8100488:	60da      	str	r2, [r3, #12]
 810048a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 810048c:	687b      	ldr	r3, [r7, #4]
 810048e:	681b      	ldr	r3, [r3, #0]
 8100490:	4a1a      	ldr	r2, [pc, #104]	@ (81004fc <HAL_SPI_MspInit+0x88>)
 8100492:	4293      	cmp	r3, r2
 8100494:	d12e      	bne.n	81004f4 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8100496:	4b1a      	ldr	r3, [pc, #104]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 8100498:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810049c:	4a18      	ldr	r2, [pc, #96]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 810049e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 81004a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81004a6:	4b16      	ldr	r3, [pc, #88]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 81004a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81004ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81004b0:	613b      	str	r3, [r7, #16]
 81004b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 81004b4:	4b12      	ldr	r3, [pc, #72]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 81004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004ba:	4a11      	ldr	r2, [pc, #68]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 81004bc:	f043 0304 	orr.w	r3, r3, #4
 81004c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004c4:	4b0e      	ldr	r3, [pc, #56]	@ (8100500 <HAL_SPI_MspInit+0x8c>)
 81004c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004ca:	f003 0304 	and.w	r3, r3, #4
 81004ce:	60fb      	str	r3, [r7, #12]
 81004d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 81004d2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 81004d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81004d8:	2302      	movs	r3, #2
 81004da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81004dc:	2300      	movs	r3, #0
 81004de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81004e0:	2300      	movs	r3, #0
 81004e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 81004e4:	2306      	movs	r3, #6
 81004e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81004e8:	f107 0314 	add.w	r3, r7, #20
 81004ec:	4619      	mov	r1, r3
 81004ee:	4805      	ldr	r0, [pc, #20]	@ (8100504 <HAL_SPI_MspInit+0x90>)
 81004f0:	f000 fa02 	bl	81008f8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 81004f4:	bf00      	nop
 81004f6:	3728      	adds	r7, #40	@ 0x28
 81004f8:	46bd      	mov	sp, r7
 81004fa:	bd80      	pop	{r7, pc}
 81004fc:	40003c00 	.word	0x40003c00
 8100500:	58024400 	.word	0x58024400
 8100504:	58020800 	.word	0x58020800

08100508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100508:	b480      	push	{r7}
 810050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 810050c:	bf00      	nop
 810050e:	e7fd      	b.n	810050c <NMI_Handler+0x4>

08100510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100510:	b480      	push	{r7}
 8100512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100514:	bf00      	nop
 8100516:	e7fd      	b.n	8100514 <HardFault_Handler+0x4>

08100518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100518:	b480      	push	{r7}
 810051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810051c:	bf00      	nop
 810051e:	e7fd      	b.n	810051c <MemManage_Handler+0x4>

08100520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100520:	b480      	push	{r7}
 8100522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100524:	bf00      	nop
 8100526:	e7fd      	b.n	8100524 <BusFault_Handler+0x4>

08100528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100528:	b480      	push	{r7}
 810052a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 810052c:	bf00      	nop
 810052e:	e7fd      	b.n	810052c <UsageFault_Handler+0x4>

08100530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100530:	b480      	push	{r7}
 8100532:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100534:	bf00      	nop
 8100536:	46bd      	mov	sp, r7
 8100538:	f85d 7b04 	ldr.w	r7, [sp], #4
 810053c:	4770      	bx	lr

0810053e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 810053e:	b480      	push	{r7}
 8100540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100542:	bf00      	nop
 8100544:	46bd      	mov	sp, r7
 8100546:	f85d 7b04 	ldr.w	r7, [sp], #4
 810054a:	4770      	bx	lr

0810054c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810054c:	b480      	push	{r7}
 810054e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100550:	bf00      	nop
 8100552:	46bd      	mov	sp, r7
 8100554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100558:	4770      	bx	lr

0810055a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 810055a:	b580      	push	{r7, lr}
 810055c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810055e:	f000 f8c1 	bl	81006e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100562:	bf00      	nop
 8100564:	bd80      	pop	{r7, pc}
	...

08100568 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100568:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81005a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810056c:	f7ff feb4 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100570:	480c      	ldr	r0, [pc, #48]	@ (81005a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100572:	490d      	ldr	r1, [pc, #52]	@ (81005a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100574:	4a0d      	ldr	r2, [pc, #52]	@ (81005ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100578:	e002      	b.n	8100580 <LoopCopyDataInit>

0810057a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810057a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810057c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810057e:	3304      	adds	r3, #4

08100580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100584:	d3f9      	bcc.n	810057a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100586:	4a0a      	ldr	r2, [pc, #40]	@ (81005b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100588:	4c0a      	ldr	r4, [pc, #40]	@ (81005b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 810058a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810058c:	e001      	b.n	8100592 <LoopFillZerobss>

0810058e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810058e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100590:	3204      	adds	r2, #4

08100592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100594:	d3fb      	bcc.n	810058e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100596:	f000 feb3 	bl	8101300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810059a:	f7ff feb5 	bl	8100308 <main>
  bx  lr
 810059e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81005a0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81005a4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81005a8:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 81005ac:	08101378 	.word	0x08101378
  ldr r2, =_sbss
 81005b0:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 81005b4:	100000b8 	.word	0x100000b8

081005b8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81005b8:	e7fe      	b.n	81005b8 <ADC3_IRQHandler>
	...

081005bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81005bc:	b580      	push	{r7, lr}
 81005be:	b082      	sub	sp, #8
 81005c0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81005c2:	4b28      	ldr	r3, [pc, #160]	@ (8100664 <HAL_Init+0xa8>)
 81005c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81005c8:	4a26      	ldr	r2, [pc, #152]	@ (8100664 <HAL_Init+0xa8>)
 81005ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81005ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81005d2:	4b24      	ldr	r3, [pc, #144]	@ (8100664 <HAL_Init+0xa8>)
 81005d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81005d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81005dc:	603b      	str	r3, [r7, #0]
 81005de:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81005e0:	4b21      	ldr	r3, [pc, #132]	@ (8100668 <HAL_Init+0xac>)
 81005e2:	681b      	ldr	r3, [r3, #0]
 81005e4:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 81005e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81005ec:	4a1e      	ldr	r2, [pc, #120]	@ (8100668 <HAL_Init+0xac>)
 81005ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 81005f2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81005f4:	4b1c      	ldr	r3, [pc, #112]	@ (8100668 <HAL_Init+0xac>)
 81005f6:	681b      	ldr	r3, [r3, #0]
 81005f8:	4a1b      	ldr	r2, [pc, #108]	@ (8100668 <HAL_Init+0xac>)
 81005fa:	f043 0301 	orr.w	r3, r3, #1
 81005fe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100600:	2003      	movs	r0, #3
 8100602:	f000 f935 	bl	8100870 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100606:	f000 fbc1 	bl	8100d8c <HAL_RCC_GetSysClockFreq>
 810060a:	4602      	mov	r2, r0
 810060c:	4b15      	ldr	r3, [pc, #84]	@ (8100664 <HAL_Init+0xa8>)
 810060e:	699b      	ldr	r3, [r3, #24]
 8100610:	0a1b      	lsrs	r3, r3, #8
 8100612:	f003 030f 	and.w	r3, r3, #15
 8100616:	4915      	ldr	r1, [pc, #84]	@ (810066c <HAL_Init+0xb0>)
 8100618:	5ccb      	ldrb	r3, [r1, r3]
 810061a:	f003 031f 	and.w	r3, r3, #31
 810061e:	fa22 f303 	lsr.w	r3, r2, r3
 8100622:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100624:	4b0f      	ldr	r3, [pc, #60]	@ (8100664 <HAL_Init+0xa8>)
 8100626:	699b      	ldr	r3, [r3, #24]
 8100628:	f003 030f 	and.w	r3, r3, #15
 810062c:	4a0f      	ldr	r2, [pc, #60]	@ (810066c <HAL_Init+0xb0>)
 810062e:	5cd3      	ldrb	r3, [r2, r3]
 8100630:	f003 031f 	and.w	r3, r3, #31
 8100634:	687a      	ldr	r2, [r7, #4]
 8100636:	fa22 f303 	lsr.w	r3, r2, r3
 810063a:	4a0d      	ldr	r2, [pc, #52]	@ (8100670 <HAL_Init+0xb4>)
 810063c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810063e:	4b0c      	ldr	r3, [pc, #48]	@ (8100670 <HAL_Init+0xb4>)
 8100640:	681b      	ldr	r3, [r3, #0]
 8100642:	4a0c      	ldr	r2, [pc, #48]	@ (8100674 <HAL_Init+0xb8>)
 8100644:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100646:	2000      	movs	r0, #0
 8100648:	f000 f816 	bl	8100678 <HAL_InitTick>
 810064c:	4603      	mov	r3, r0
 810064e:	2b00      	cmp	r3, #0
 8100650:	d001      	beq.n	8100656 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100652:	2301      	movs	r3, #1
 8100654:	e002      	b.n	810065c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100656:	f7ff fef3 	bl	8100440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810065a:	2300      	movs	r3, #0
}
 810065c:	4618      	mov	r0, r3
 810065e:	3708      	adds	r7, #8
 8100660:	46bd      	mov	sp, r7
 8100662:	bd80      	pop	{r7, pc}
 8100664:	58024400 	.word	0x58024400
 8100668:	40024400 	.word	0x40024400
 810066c:	08101360 	.word	0x08101360
 8100670:	10000004 	.word	0x10000004
 8100674:	10000000 	.word	0x10000000

08100678 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100678:	b580      	push	{r7, lr}
 810067a:	b082      	sub	sp, #8
 810067c:	af00      	add	r7, sp, #0
 810067e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100680:	4b15      	ldr	r3, [pc, #84]	@ (81006d8 <HAL_InitTick+0x60>)
 8100682:	781b      	ldrb	r3, [r3, #0]
 8100684:	2b00      	cmp	r3, #0
 8100686:	d101      	bne.n	810068c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100688:	2301      	movs	r3, #1
 810068a:	e021      	b.n	81006d0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810068c:	4b13      	ldr	r3, [pc, #76]	@ (81006dc <HAL_InitTick+0x64>)
 810068e:	681a      	ldr	r2, [r3, #0]
 8100690:	4b11      	ldr	r3, [pc, #68]	@ (81006d8 <HAL_InitTick+0x60>)
 8100692:	781b      	ldrb	r3, [r3, #0]
 8100694:	4619      	mov	r1, r3
 8100696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 810069a:	fbb3 f3f1 	udiv	r3, r3, r1
 810069e:	fbb2 f3f3 	udiv	r3, r2, r3
 81006a2:	4618      	mov	r0, r3
 81006a4:	f000 f909 	bl	81008ba <HAL_SYSTICK_Config>
 81006a8:	4603      	mov	r3, r0
 81006aa:	2b00      	cmp	r3, #0
 81006ac:	d001      	beq.n	81006b2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81006ae:	2301      	movs	r3, #1
 81006b0:	e00e      	b.n	81006d0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81006b2:	687b      	ldr	r3, [r7, #4]
 81006b4:	2b0f      	cmp	r3, #15
 81006b6:	d80a      	bhi.n	81006ce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81006b8:	2200      	movs	r2, #0
 81006ba:	6879      	ldr	r1, [r7, #4]
 81006bc:	f04f 30ff 	mov.w	r0, #4294967295
 81006c0:	f000 f8e1 	bl	8100886 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81006c4:	4a06      	ldr	r2, [pc, #24]	@ (81006e0 <HAL_InitTick+0x68>)
 81006c6:	687b      	ldr	r3, [r7, #4]
 81006c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81006ca:	2300      	movs	r3, #0
 81006cc:	e000      	b.n	81006d0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81006ce:	2301      	movs	r3, #1
}
 81006d0:	4618      	mov	r0, r3
 81006d2:	3708      	adds	r7, #8
 81006d4:	46bd      	mov	sp, r7
 81006d6:	bd80      	pop	{r7, pc}
 81006d8:	1000000c 	.word	0x1000000c
 81006dc:	10000000 	.word	0x10000000
 81006e0:	10000008 	.word	0x10000008

081006e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81006e4:	b480      	push	{r7}
 81006e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81006e8:	4b06      	ldr	r3, [pc, #24]	@ (8100704 <HAL_IncTick+0x20>)
 81006ea:	781b      	ldrb	r3, [r3, #0]
 81006ec:	461a      	mov	r2, r3
 81006ee:	4b06      	ldr	r3, [pc, #24]	@ (8100708 <HAL_IncTick+0x24>)
 81006f0:	681b      	ldr	r3, [r3, #0]
 81006f2:	4413      	add	r3, r2
 81006f4:	4a04      	ldr	r2, [pc, #16]	@ (8100708 <HAL_IncTick+0x24>)
 81006f6:	6013      	str	r3, [r2, #0]
}
 81006f8:	bf00      	nop
 81006fa:	46bd      	mov	sp, r7
 81006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100700:	4770      	bx	lr
 8100702:	bf00      	nop
 8100704:	1000000c 	.word	0x1000000c
 8100708:	100000b4 	.word	0x100000b4

0810070c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810070c:	b480      	push	{r7}
 810070e:	b085      	sub	sp, #20
 8100710:	af00      	add	r7, sp, #0
 8100712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100714:	687b      	ldr	r3, [r7, #4]
 8100716:	f003 0307 	and.w	r3, r3, #7
 810071a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810071c:	4b0c      	ldr	r3, [pc, #48]	@ (8100750 <__NVIC_SetPriorityGrouping+0x44>)
 810071e:	68db      	ldr	r3, [r3, #12]
 8100720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100722:	68ba      	ldr	r2, [r7, #8]
 8100724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8100728:	4013      	ands	r3, r2
 810072a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810072c:	68fb      	ldr	r3, [r7, #12]
 810072e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100730:	68bb      	ldr	r3, [r7, #8]
 8100732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8100738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810073c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810073e:	4a04      	ldr	r2, [pc, #16]	@ (8100750 <__NVIC_SetPriorityGrouping+0x44>)
 8100740:	68bb      	ldr	r3, [r7, #8]
 8100742:	60d3      	str	r3, [r2, #12]
}
 8100744:	bf00      	nop
 8100746:	3714      	adds	r7, #20
 8100748:	46bd      	mov	sp, r7
 810074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810074e:	4770      	bx	lr
 8100750:	e000ed00 	.word	0xe000ed00

08100754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100754:	b480      	push	{r7}
 8100756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100758:	4b04      	ldr	r3, [pc, #16]	@ (810076c <__NVIC_GetPriorityGrouping+0x18>)
 810075a:	68db      	ldr	r3, [r3, #12]
 810075c:	0a1b      	lsrs	r3, r3, #8
 810075e:	f003 0307 	and.w	r3, r3, #7
}
 8100762:	4618      	mov	r0, r3
 8100764:	46bd      	mov	sp, r7
 8100766:	f85d 7b04 	ldr.w	r7, [sp], #4
 810076a:	4770      	bx	lr
 810076c:	e000ed00 	.word	0xe000ed00

08100770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100770:	b480      	push	{r7}
 8100772:	b083      	sub	sp, #12
 8100774:	af00      	add	r7, sp, #0
 8100776:	4603      	mov	r3, r0
 8100778:	6039      	str	r1, [r7, #0]
 810077a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810077c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100780:	2b00      	cmp	r3, #0
 8100782:	db0a      	blt.n	810079a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100784:	683b      	ldr	r3, [r7, #0]
 8100786:	b2da      	uxtb	r2, r3
 8100788:	490c      	ldr	r1, [pc, #48]	@ (81007bc <__NVIC_SetPriority+0x4c>)
 810078a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810078e:	0112      	lsls	r2, r2, #4
 8100790:	b2d2      	uxtb	r2, r2
 8100792:	440b      	add	r3, r1
 8100794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100798:	e00a      	b.n	81007b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810079a:	683b      	ldr	r3, [r7, #0]
 810079c:	b2da      	uxtb	r2, r3
 810079e:	4908      	ldr	r1, [pc, #32]	@ (81007c0 <__NVIC_SetPriority+0x50>)
 81007a0:	88fb      	ldrh	r3, [r7, #6]
 81007a2:	f003 030f 	and.w	r3, r3, #15
 81007a6:	3b04      	subs	r3, #4
 81007a8:	0112      	lsls	r2, r2, #4
 81007aa:	b2d2      	uxtb	r2, r2
 81007ac:	440b      	add	r3, r1
 81007ae:	761a      	strb	r2, [r3, #24]
}
 81007b0:	bf00      	nop
 81007b2:	370c      	adds	r7, #12
 81007b4:	46bd      	mov	sp, r7
 81007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007ba:	4770      	bx	lr
 81007bc:	e000e100 	.word	0xe000e100
 81007c0:	e000ed00 	.word	0xe000ed00

081007c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81007c4:	b480      	push	{r7}
 81007c6:	b089      	sub	sp, #36	@ 0x24
 81007c8:	af00      	add	r7, sp, #0
 81007ca:	60f8      	str	r0, [r7, #12]
 81007cc:	60b9      	str	r1, [r7, #8]
 81007ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81007d0:	68fb      	ldr	r3, [r7, #12]
 81007d2:	f003 0307 	and.w	r3, r3, #7
 81007d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81007d8:	69fb      	ldr	r3, [r7, #28]
 81007da:	f1c3 0307 	rsb	r3, r3, #7
 81007de:	2b04      	cmp	r3, #4
 81007e0:	bf28      	it	cs
 81007e2:	2304      	movcs	r3, #4
 81007e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81007e6:	69fb      	ldr	r3, [r7, #28]
 81007e8:	3304      	adds	r3, #4
 81007ea:	2b06      	cmp	r3, #6
 81007ec:	d902      	bls.n	81007f4 <NVIC_EncodePriority+0x30>
 81007ee:	69fb      	ldr	r3, [r7, #28]
 81007f0:	3b03      	subs	r3, #3
 81007f2:	e000      	b.n	81007f6 <NVIC_EncodePriority+0x32>
 81007f4:	2300      	movs	r3, #0
 81007f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81007f8:	f04f 32ff 	mov.w	r2, #4294967295
 81007fc:	69bb      	ldr	r3, [r7, #24]
 81007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8100802:	43da      	mvns	r2, r3
 8100804:	68bb      	ldr	r3, [r7, #8]
 8100806:	401a      	ands	r2, r3
 8100808:	697b      	ldr	r3, [r7, #20]
 810080a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 810080c:	f04f 31ff 	mov.w	r1, #4294967295
 8100810:	697b      	ldr	r3, [r7, #20]
 8100812:	fa01 f303 	lsl.w	r3, r1, r3
 8100816:	43d9      	mvns	r1, r3
 8100818:	687b      	ldr	r3, [r7, #4]
 810081a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810081c:	4313      	orrs	r3, r2
         );
}
 810081e:	4618      	mov	r0, r3
 8100820:	3724      	adds	r7, #36	@ 0x24
 8100822:	46bd      	mov	sp, r7
 8100824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100828:	4770      	bx	lr
	...

0810082c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 810082c:	b580      	push	{r7, lr}
 810082e:	b082      	sub	sp, #8
 8100830:	af00      	add	r7, sp, #0
 8100832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100834:	687b      	ldr	r3, [r7, #4]
 8100836:	3b01      	subs	r3, #1
 8100838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810083c:	d301      	bcc.n	8100842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810083e:	2301      	movs	r3, #1
 8100840:	e00f      	b.n	8100862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100842:	4a0a      	ldr	r2, [pc, #40]	@ (810086c <SysTick_Config+0x40>)
 8100844:	687b      	ldr	r3, [r7, #4]
 8100846:	3b01      	subs	r3, #1
 8100848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810084a:	210f      	movs	r1, #15
 810084c:	f04f 30ff 	mov.w	r0, #4294967295
 8100850:	f7ff ff8e 	bl	8100770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100854:	4b05      	ldr	r3, [pc, #20]	@ (810086c <SysTick_Config+0x40>)
 8100856:	2200      	movs	r2, #0
 8100858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810085a:	4b04      	ldr	r3, [pc, #16]	@ (810086c <SysTick_Config+0x40>)
 810085c:	2207      	movs	r2, #7
 810085e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100860:	2300      	movs	r3, #0
}
 8100862:	4618      	mov	r0, r3
 8100864:	3708      	adds	r7, #8
 8100866:	46bd      	mov	sp, r7
 8100868:	bd80      	pop	{r7, pc}
 810086a:	bf00      	nop
 810086c:	e000e010 	.word	0xe000e010

08100870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100870:	b580      	push	{r7, lr}
 8100872:	b082      	sub	sp, #8
 8100874:	af00      	add	r7, sp, #0
 8100876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100878:	6878      	ldr	r0, [r7, #4]
 810087a:	f7ff ff47 	bl	810070c <__NVIC_SetPriorityGrouping>
}
 810087e:	bf00      	nop
 8100880:	3708      	adds	r7, #8
 8100882:	46bd      	mov	sp, r7
 8100884:	bd80      	pop	{r7, pc}

08100886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100886:	b580      	push	{r7, lr}
 8100888:	b086      	sub	sp, #24
 810088a:	af00      	add	r7, sp, #0
 810088c:	4603      	mov	r3, r0
 810088e:	60b9      	str	r1, [r7, #8]
 8100890:	607a      	str	r2, [r7, #4]
 8100892:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100894:	f7ff ff5e 	bl	8100754 <__NVIC_GetPriorityGrouping>
 8100898:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810089a:	687a      	ldr	r2, [r7, #4]
 810089c:	68b9      	ldr	r1, [r7, #8]
 810089e:	6978      	ldr	r0, [r7, #20]
 81008a0:	f7ff ff90 	bl	81007c4 <NVIC_EncodePriority>
 81008a4:	4602      	mov	r2, r0
 81008a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81008aa:	4611      	mov	r1, r2
 81008ac:	4618      	mov	r0, r3
 81008ae:	f7ff ff5f 	bl	8100770 <__NVIC_SetPriority>
}
 81008b2:	bf00      	nop
 81008b4:	3718      	adds	r7, #24
 81008b6:	46bd      	mov	sp, r7
 81008b8:	bd80      	pop	{r7, pc}

081008ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81008ba:	b580      	push	{r7, lr}
 81008bc:	b082      	sub	sp, #8
 81008be:	af00      	add	r7, sp, #0
 81008c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81008c2:	6878      	ldr	r0, [r7, #4]
 81008c4:	f7ff ffb2 	bl	810082c <SysTick_Config>
 81008c8:	4603      	mov	r3, r0
}
 81008ca:	4618      	mov	r0, r3
 81008cc:	3708      	adds	r7, #8
 81008ce:	46bd      	mov	sp, r7
 81008d0:	bd80      	pop	{r7, pc}
	...

081008d4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81008d4:	b480      	push	{r7}
 81008d6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81008d8:	4b06      	ldr	r3, [pc, #24]	@ (81008f4 <HAL_GetCurrentCPUID+0x20>)
 81008da:	681b      	ldr	r3, [r3, #0]
 81008dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81008e0:	2b70      	cmp	r3, #112	@ 0x70
 81008e2:	d101      	bne.n	81008e8 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 81008e4:	2303      	movs	r3, #3
 81008e6:	e000      	b.n	81008ea <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 81008e8:	2301      	movs	r3, #1
  }
}
 81008ea:	4618      	mov	r0, r3
 81008ec:	46bd      	mov	sp, r7
 81008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008f2:	4770      	bx	lr
 81008f4:	e000ed00 	.word	0xe000ed00

081008f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 81008f8:	b480      	push	{r7}
 81008fa:	b089      	sub	sp, #36	@ 0x24
 81008fc:	af00      	add	r7, sp, #0
 81008fe:	6078      	str	r0, [r7, #4]
 8100900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100902:	2300      	movs	r3, #0
 8100904:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100906:	4b89      	ldr	r3, [pc, #548]	@ (8100b2c <HAL_GPIO_Init+0x234>)
 8100908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810090a:	e194      	b.n	8100c36 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810090c:	683b      	ldr	r3, [r7, #0]
 810090e:	681a      	ldr	r2, [r3, #0]
 8100910:	2101      	movs	r1, #1
 8100912:	69fb      	ldr	r3, [r7, #28]
 8100914:	fa01 f303 	lsl.w	r3, r1, r3
 8100918:	4013      	ands	r3, r2
 810091a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810091c:	693b      	ldr	r3, [r7, #16]
 810091e:	2b00      	cmp	r3, #0
 8100920:	f000 8186 	beq.w	8100c30 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100924:	683b      	ldr	r3, [r7, #0]
 8100926:	685b      	ldr	r3, [r3, #4]
 8100928:	f003 0303 	and.w	r3, r3, #3
 810092c:	2b01      	cmp	r3, #1
 810092e:	d005      	beq.n	810093c <HAL_GPIO_Init+0x44>
 8100930:	683b      	ldr	r3, [r7, #0]
 8100932:	685b      	ldr	r3, [r3, #4]
 8100934:	f003 0303 	and.w	r3, r3, #3
 8100938:	2b02      	cmp	r3, #2
 810093a:	d130      	bne.n	810099e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810093c:	687b      	ldr	r3, [r7, #4]
 810093e:	689b      	ldr	r3, [r3, #8]
 8100940:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100942:	69fb      	ldr	r3, [r7, #28]
 8100944:	005b      	lsls	r3, r3, #1
 8100946:	2203      	movs	r2, #3
 8100948:	fa02 f303 	lsl.w	r3, r2, r3
 810094c:	43db      	mvns	r3, r3
 810094e:	69ba      	ldr	r2, [r7, #24]
 8100950:	4013      	ands	r3, r2
 8100952:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100954:	683b      	ldr	r3, [r7, #0]
 8100956:	68da      	ldr	r2, [r3, #12]
 8100958:	69fb      	ldr	r3, [r7, #28]
 810095a:	005b      	lsls	r3, r3, #1
 810095c:	fa02 f303 	lsl.w	r3, r2, r3
 8100960:	69ba      	ldr	r2, [r7, #24]
 8100962:	4313      	orrs	r3, r2
 8100964:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100966:	687b      	ldr	r3, [r7, #4]
 8100968:	69ba      	ldr	r2, [r7, #24]
 810096a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 810096c:	687b      	ldr	r3, [r7, #4]
 810096e:	685b      	ldr	r3, [r3, #4]
 8100970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100972:	2201      	movs	r2, #1
 8100974:	69fb      	ldr	r3, [r7, #28]
 8100976:	fa02 f303 	lsl.w	r3, r2, r3
 810097a:	43db      	mvns	r3, r3
 810097c:	69ba      	ldr	r2, [r7, #24]
 810097e:	4013      	ands	r3, r2
 8100980:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100982:	683b      	ldr	r3, [r7, #0]
 8100984:	685b      	ldr	r3, [r3, #4]
 8100986:	091b      	lsrs	r3, r3, #4
 8100988:	f003 0201 	and.w	r2, r3, #1
 810098c:	69fb      	ldr	r3, [r7, #28]
 810098e:	fa02 f303 	lsl.w	r3, r2, r3
 8100992:	69ba      	ldr	r2, [r7, #24]
 8100994:	4313      	orrs	r3, r2
 8100996:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100998:	687b      	ldr	r3, [r7, #4]
 810099a:	69ba      	ldr	r2, [r7, #24]
 810099c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810099e:	683b      	ldr	r3, [r7, #0]
 81009a0:	685b      	ldr	r3, [r3, #4]
 81009a2:	f003 0303 	and.w	r3, r3, #3
 81009a6:	2b03      	cmp	r3, #3
 81009a8:	d017      	beq.n	81009da <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81009aa:	687b      	ldr	r3, [r7, #4]
 81009ac:	68db      	ldr	r3, [r3, #12]
 81009ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81009b0:	69fb      	ldr	r3, [r7, #28]
 81009b2:	005b      	lsls	r3, r3, #1
 81009b4:	2203      	movs	r2, #3
 81009b6:	fa02 f303 	lsl.w	r3, r2, r3
 81009ba:	43db      	mvns	r3, r3
 81009bc:	69ba      	ldr	r2, [r7, #24]
 81009be:	4013      	ands	r3, r2
 81009c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81009c2:	683b      	ldr	r3, [r7, #0]
 81009c4:	689a      	ldr	r2, [r3, #8]
 81009c6:	69fb      	ldr	r3, [r7, #28]
 81009c8:	005b      	lsls	r3, r3, #1
 81009ca:	fa02 f303 	lsl.w	r3, r2, r3
 81009ce:	69ba      	ldr	r2, [r7, #24]
 81009d0:	4313      	orrs	r3, r2
 81009d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81009d4:	687b      	ldr	r3, [r7, #4]
 81009d6:	69ba      	ldr	r2, [r7, #24]
 81009d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81009da:	683b      	ldr	r3, [r7, #0]
 81009dc:	685b      	ldr	r3, [r3, #4]
 81009de:	f003 0303 	and.w	r3, r3, #3
 81009e2:	2b02      	cmp	r3, #2
 81009e4:	d123      	bne.n	8100a2e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81009e6:	69fb      	ldr	r3, [r7, #28]
 81009e8:	08da      	lsrs	r2, r3, #3
 81009ea:	687b      	ldr	r3, [r7, #4]
 81009ec:	3208      	adds	r2, #8
 81009ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81009f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81009f4:	69fb      	ldr	r3, [r7, #28]
 81009f6:	f003 0307 	and.w	r3, r3, #7
 81009fa:	009b      	lsls	r3, r3, #2
 81009fc:	220f      	movs	r2, #15
 81009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8100a02:	43db      	mvns	r3, r3
 8100a04:	69ba      	ldr	r2, [r7, #24]
 8100a06:	4013      	ands	r3, r2
 8100a08:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100a0a:	683b      	ldr	r3, [r7, #0]
 8100a0c:	691a      	ldr	r2, [r3, #16]
 8100a0e:	69fb      	ldr	r3, [r7, #28]
 8100a10:	f003 0307 	and.w	r3, r3, #7
 8100a14:	009b      	lsls	r3, r3, #2
 8100a16:	fa02 f303 	lsl.w	r3, r2, r3
 8100a1a:	69ba      	ldr	r2, [r7, #24]
 8100a1c:	4313      	orrs	r3, r2
 8100a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100a20:	69fb      	ldr	r3, [r7, #28]
 8100a22:	08da      	lsrs	r2, r3, #3
 8100a24:	687b      	ldr	r3, [r7, #4]
 8100a26:	3208      	adds	r2, #8
 8100a28:	69b9      	ldr	r1, [r7, #24]
 8100a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100a2e:	687b      	ldr	r3, [r7, #4]
 8100a30:	681b      	ldr	r3, [r3, #0]
 8100a32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100a34:	69fb      	ldr	r3, [r7, #28]
 8100a36:	005b      	lsls	r3, r3, #1
 8100a38:	2203      	movs	r2, #3
 8100a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8100a3e:	43db      	mvns	r3, r3
 8100a40:	69ba      	ldr	r2, [r7, #24]
 8100a42:	4013      	ands	r3, r2
 8100a44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100a46:	683b      	ldr	r3, [r7, #0]
 8100a48:	685b      	ldr	r3, [r3, #4]
 8100a4a:	f003 0203 	and.w	r2, r3, #3
 8100a4e:	69fb      	ldr	r3, [r7, #28]
 8100a50:	005b      	lsls	r3, r3, #1
 8100a52:	fa02 f303 	lsl.w	r3, r2, r3
 8100a56:	69ba      	ldr	r2, [r7, #24]
 8100a58:	4313      	orrs	r3, r2
 8100a5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100a5c:	687b      	ldr	r3, [r7, #4]
 8100a5e:	69ba      	ldr	r2, [r7, #24]
 8100a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100a62:	683b      	ldr	r3, [r7, #0]
 8100a64:	685b      	ldr	r3, [r3, #4]
 8100a66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8100a6a:	2b00      	cmp	r3, #0
 8100a6c:	f000 80e0 	beq.w	8100c30 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100a70:	4b2f      	ldr	r3, [pc, #188]	@ (8100b30 <HAL_GPIO_Init+0x238>)
 8100a72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100a76:	4a2e      	ldr	r2, [pc, #184]	@ (8100b30 <HAL_GPIO_Init+0x238>)
 8100a78:	f043 0302 	orr.w	r3, r3, #2
 8100a7c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100a80:	4b2b      	ldr	r3, [pc, #172]	@ (8100b30 <HAL_GPIO_Init+0x238>)
 8100a82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100a86:	f003 0302 	and.w	r3, r3, #2
 8100a8a:	60fb      	str	r3, [r7, #12]
 8100a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100a8e:	4a29      	ldr	r2, [pc, #164]	@ (8100b34 <HAL_GPIO_Init+0x23c>)
 8100a90:	69fb      	ldr	r3, [r7, #28]
 8100a92:	089b      	lsrs	r3, r3, #2
 8100a94:	3302      	adds	r3, #2
 8100a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100a9c:	69fb      	ldr	r3, [r7, #28]
 8100a9e:	f003 0303 	and.w	r3, r3, #3
 8100aa2:	009b      	lsls	r3, r3, #2
 8100aa4:	220f      	movs	r2, #15
 8100aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8100aaa:	43db      	mvns	r3, r3
 8100aac:	69ba      	ldr	r2, [r7, #24]
 8100aae:	4013      	ands	r3, r2
 8100ab0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100ab2:	687b      	ldr	r3, [r7, #4]
 8100ab4:	4a20      	ldr	r2, [pc, #128]	@ (8100b38 <HAL_GPIO_Init+0x240>)
 8100ab6:	4293      	cmp	r3, r2
 8100ab8:	d052      	beq.n	8100b60 <HAL_GPIO_Init+0x268>
 8100aba:	687b      	ldr	r3, [r7, #4]
 8100abc:	4a1f      	ldr	r2, [pc, #124]	@ (8100b3c <HAL_GPIO_Init+0x244>)
 8100abe:	4293      	cmp	r3, r2
 8100ac0:	d031      	beq.n	8100b26 <HAL_GPIO_Init+0x22e>
 8100ac2:	687b      	ldr	r3, [r7, #4]
 8100ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8100b40 <HAL_GPIO_Init+0x248>)
 8100ac6:	4293      	cmp	r3, r2
 8100ac8:	d02b      	beq.n	8100b22 <HAL_GPIO_Init+0x22a>
 8100aca:	687b      	ldr	r3, [r7, #4]
 8100acc:	4a1d      	ldr	r2, [pc, #116]	@ (8100b44 <HAL_GPIO_Init+0x24c>)
 8100ace:	4293      	cmp	r3, r2
 8100ad0:	d025      	beq.n	8100b1e <HAL_GPIO_Init+0x226>
 8100ad2:	687b      	ldr	r3, [r7, #4]
 8100ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8100b48 <HAL_GPIO_Init+0x250>)
 8100ad6:	4293      	cmp	r3, r2
 8100ad8:	d01f      	beq.n	8100b1a <HAL_GPIO_Init+0x222>
 8100ada:	687b      	ldr	r3, [r7, #4]
 8100adc:	4a1b      	ldr	r2, [pc, #108]	@ (8100b4c <HAL_GPIO_Init+0x254>)
 8100ade:	4293      	cmp	r3, r2
 8100ae0:	d019      	beq.n	8100b16 <HAL_GPIO_Init+0x21e>
 8100ae2:	687b      	ldr	r3, [r7, #4]
 8100ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8100b50 <HAL_GPIO_Init+0x258>)
 8100ae6:	4293      	cmp	r3, r2
 8100ae8:	d013      	beq.n	8100b12 <HAL_GPIO_Init+0x21a>
 8100aea:	687b      	ldr	r3, [r7, #4]
 8100aec:	4a19      	ldr	r2, [pc, #100]	@ (8100b54 <HAL_GPIO_Init+0x25c>)
 8100aee:	4293      	cmp	r3, r2
 8100af0:	d00d      	beq.n	8100b0e <HAL_GPIO_Init+0x216>
 8100af2:	687b      	ldr	r3, [r7, #4]
 8100af4:	4a18      	ldr	r2, [pc, #96]	@ (8100b58 <HAL_GPIO_Init+0x260>)
 8100af6:	4293      	cmp	r3, r2
 8100af8:	d007      	beq.n	8100b0a <HAL_GPIO_Init+0x212>
 8100afa:	687b      	ldr	r3, [r7, #4]
 8100afc:	4a17      	ldr	r2, [pc, #92]	@ (8100b5c <HAL_GPIO_Init+0x264>)
 8100afe:	4293      	cmp	r3, r2
 8100b00:	d101      	bne.n	8100b06 <HAL_GPIO_Init+0x20e>
 8100b02:	2309      	movs	r3, #9
 8100b04:	e02d      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b06:	230a      	movs	r3, #10
 8100b08:	e02b      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b0a:	2308      	movs	r3, #8
 8100b0c:	e029      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b0e:	2307      	movs	r3, #7
 8100b10:	e027      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b12:	2306      	movs	r3, #6
 8100b14:	e025      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b16:	2305      	movs	r3, #5
 8100b18:	e023      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b1a:	2304      	movs	r3, #4
 8100b1c:	e021      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b1e:	2303      	movs	r3, #3
 8100b20:	e01f      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b22:	2302      	movs	r3, #2
 8100b24:	e01d      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b26:	2301      	movs	r3, #1
 8100b28:	e01b      	b.n	8100b62 <HAL_GPIO_Init+0x26a>
 8100b2a:	bf00      	nop
 8100b2c:	580000c0 	.word	0x580000c0
 8100b30:	58024400 	.word	0x58024400
 8100b34:	58000400 	.word	0x58000400
 8100b38:	58020000 	.word	0x58020000
 8100b3c:	58020400 	.word	0x58020400
 8100b40:	58020800 	.word	0x58020800
 8100b44:	58020c00 	.word	0x58020c00
 8100b48:	58021000 	.word	0x58021000
 8100b4c:	58021400 	.word	0x58021400
 8100b50:	58021800 	.word	0x58021800
 8100b54:	58021c00 	.word	0x58021c00
 8100b58:	58022000 	.word	0x58022000
 8100b5c:	58022400 	.word	0x58022400
 8100b60:	2300      	movs	r3, #0
 8100b62:	69fa      	ldr	r2, [r7, #28]
 8100b64:	f002 0203 	and.w	r2, r2, #3
 8100b68:	0092      	lsls	r2, r2, #2
 8100b6a:	4093      	lsls	r3, r2
 8100b6c:	69ba      	ldr	r2, [r7, #24]
 8100b6e:	4313      	orrs	r3, r2
 8100b70:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100b72:	4938      	ldr	r1, [pc, #224]	@ (8100c54 <HAL_GPIO_Init+0x35c>)
 8100b74:	69fb      	ldr	r3, [r7, #28]
 8100b76:	089b      	lsrs	r3, r3, #2
 8100b78:	3302      	adds	r3, #2
 8100b7a:	69ba      	ldr	r2, [r7, #24]
 8100b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8100b84:	681b      	ldr	r3, [r3, #0]
 8100b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100b88:	693b      	ldr	r3, [r7, #16]
 8100b8a:	43db      	mvns	r3, r3
 8100b8c:	69ba      	ldr	r2, [r7, #24]
 8100b8e:	4013      	ands	r3, r2
 8100b90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8100b92:	683b      	ldr	r3, [r7, #0]
 8100b94:	685b      	ldr	r3, [r3, #4]
 8100b96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8100b9a:	2b00      	cmp	r3, #0
 8100b9c:	d003      	beq.n	8100ba6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8100b9e:	69ba      	ldr	r2, [r7, #24]
 8100ba0:	693b      	ldr	r3, [r7, #16]
 8100ba2:	4313      	orrs	r3, r2
 8100ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100ba6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8100baa:	69bb      	ldr	r3, [r7, #24]
 8100bac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8100bb2:	685b      	ldr	r3, [r3, #4]
 8100bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100bb6:	693b      	ldr	r3, [r7, #16]
 8100bb8:	43db      	mvns	r3, r3
 8100bba:	69ba      	ldr	r2, [r7, #24]
 8100bbc:	4013      	ands	r3, r2
 8100bbe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8100bc0:	683b      	ldr	r3, [r7, #0]
 8100bc2:	685b      	ldr	r3, [r3, #4]
 8100bc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8100bc8:	2b00      	cmp	r3, #0
 8100bca:	d003      	beq.n	8100bd4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8100bcc:	69ba      	ldr	r2, [r7, #24]
 8100bce:	693b      	ldr	r3, [r7, #16]
 8100bd0:	4313      	orrs	r3, r2
 8100bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8100bd4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8100bd8:	69bb      	ldr	r3, [r7, #24]
 8100bda:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8100bdc:	697b      	ldr	r3, [r7, #20]
 8100bde:	685b      	ldr	r3, [r3, #4]
 8100be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100be2:	693b      	ldr	r3, [r7, #16]
 8100be4:	43db      	mvns	r3, r3
 8100be6:	69ba      	ldr	r2, [r7, #24]
 8100be8:	4013      	ands	r3, r2
 8100bea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8100bec:	683b      	ldr	r3, [r7, #0]
 8100bee:	685b      	ldr	r3, [r3, #4]
 8100bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8100bf4:	2b00      	cmp	r3, #0
 8100bf6:	d003      	beq.n	8100c00 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8100bf8:	69ba      	ldr	r2, [r7, #24]
 8100bfa:	693b      	ldr	r3, [r7, #16]
 8100bfc:	4313      	orrs	r3, r2
 8100bfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100c00:	697b      	ldr	r3, [r7, #20]
 8100c02:	69ba      	ldr	r2, [r7, #24]
 8100c04:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100c06:	697b      	ldr	r3, [r7, #20]
 8100c08:	681b      	ldr	r3, [r3, #0]
 8100c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c0c:	693b      	ldr	r3, [r7, #16]
 8100c0e:	43db      	mvns	r3, r3
 8100c10:	69ba      	ldr	r2, [r7, #24]
 8100c12:	4013      	ands	r3, r2
 8100c14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8100c16:	683b      	ldr	r3, [r7, #0]
 8100c18:	685b      	ldr	r3, [r3, #4]
 8100c1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8100c1e:	2b00      	cmp	r3, #0
 8100c20:	d003      	beq.n	8100c2a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8100c22:	69ba      	ldr	r2, [r7, #24]
 8100c24:	693b      	ldr	r3, [r7, #16]
 8100c26:	4313      	orrs	r3, r2
 8100c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8100c2a:	697b      	ldr	r3, [r7, #20]
 8100c2c:	69ba      	ldr	r2, [r7, #24]
 8100c2e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8100c30:	69fb      	ldr	r3, [r7, #28]
 8100c32:	3301      	adds	r3, #1
 8100c34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100c36:	683b      	ldr	r3, [r7, #0]
 8100c38:	681a      	ldr	r2, [r3, #0]
 8100c3a:	69fb      	ldr	r3, [r7, #28]
 8100c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8100c40:	2b00      	cmp	r3, #0
 8100c42:	f47f ae63 	bne.w	810090c <HAL_GPIO_Init+0x14>
  }
}
 8100c46:	bf00      	nop
 8100c48:	bf00      	nop
 8100c4a:	3724      	adds	r7, #36	@ 0x24
 8100c4c:	46bd      	mov	sp, r7
 8100c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c52:	4770      	bx	lr
 8100c54:	58000400 	.word	0x58000400

08100c58 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8100c58:	b480      	push	{r7}
 8100c5a:	b083      	sub	sp, #12
 8100c5c:	af00      	add	r7, sp, #0
 8100c5e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8100c60:	4b05      	ldr	r3, [pc, #20]	@ (8100c78 <HAL_HSEM_ActivateNotification+0x20>)
 8100c62:	681a      	ldr	r2, [r3, #0]
 8100c64:	4904      	ldr	r1, [pc, #16]	@ (8100c78 <HAL_HSEM_ActivateNotification+0x20>)
 8100c66:	687b      	ldr	r3, [r7, #4]
 8100c68:	4313      	orrs	r3, r2
 8100c6a:	600b      	str	r3, [r1, #0]
#endif
}
 8100c6c:	bf00      	nop
 8100c6e:	370c      	adds	r7, #12
 8100c70:	46bd      	mov	sp, r7
 8100c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c76:	4770      	bx	lr
 8100c78:	58026510 	.word	0x58026510

08100c7c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8100c7c:	b580      	push	{r7, lr}
 8100c7e:	b084      	sub	sp, #16
 8100c80:	af00      	add	r7, sp, #0
 8100c82:	60f8      	str	r0, [r7, #12]
 8100c84:	460b      	mov	r3, r1
 8100c86:	607a      	str	r2, [r7, #4]
 8100c88:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8100c8a:	4b37      	ldr	r3, [pc, #220]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100c8c:	681b      	ldr	r3, [r3, #0]
 8100c8e:	f023 0201 	bic.w	r2, r3, #1
 8100c92:	4935      	ldr	r1, [pc, #212]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100c94:	68fb      	ldr	r3, [r7, #12]
 8100c96:	4313      	orrs	r3, r2
 8100c98:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8100c9a:	687b      	ldr	r3, [r7, #4]
 8100c9c:	2b00      	cmp	r3, #0
 8100c9e:	d123      	bne.n	8100ce8 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8100ca0:	f7ff fe18 	bl	81008d4 <HAL_GetCurrentCPUID>
 8100ca4:	4603      	mov	r3, r0
 8100ca6:	2b03      	cmp	r3, #3
 8100ca8:	d158      	bne.n	8100d5c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8100caa:	4b2f      	ldr	r3, [pc, #188]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100cac:	691b      	ldr	r3, [r3, #16]
 8100cae:	4a2e      	ldr	r2, [pc, #184]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100cb0:	f023 0301 	bic.w	r3, r3, #1
 8100cb4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100cb8:	691b      	ldr	r3, [r3, #16]
 8100cba:	4a2c      	ldr	r2, [pc, #176]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100cbc:	f043 0304 	orr.w	r3, r3, #4
 8100cc0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8100cc2:	f3bf 8f4f 	dsb	sy
}
 8100cc6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100cc8:	f3bf 8f6f 	isb	sy
}
 8100ccc:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100cce:	7afb      	ldrb	r3, [r7, #11]
 8100cd0:	2b01      	cmp	r3, #1
 8100cd2:	d101      	bne.n	8100cd8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100cd4:	bf30      	wfi
 8100cd6:	e000      	b.n	8100cda <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100cd8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100cda:	4b24      	ldr	r3, [pc, #144]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100cdc:	691b      	ldr	r3, [r3, #16]
 8100cde:	4a23      	ldr	r2, [pc, #140]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100ce0:	f023 0304 	bic.w	r3, r3, #4
 8100ce4:	6113      	str	r3, [r2, #16]
 8100ce6:	e03c      	b.n	8100d62 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8100ce8:	687b      	ldr	r3, [r7, #4]
 8100cea:	2b01      	cmp	r3, #1
 8100cec:	d123      	bne.n	8100d36 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8100cee:	f7ff fdf1 	bl	81008d4 <HAL_GetCurrentCPUID>
 8100cf2:	4603      	mov	r3, r0
 8100cf4:	2b01      	cmp	r3, #1
 8100cf6:	d133      	bne.n	8100d60 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8100cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100cfa:	695b      	ldr	r3, [r3, #20]
 8100cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100cfe:	f023 0302 	bic.w	r3, r3, #2
 8100d02:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100d04:	4b19      	ldr	r3, [pc, #100]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100d06:	691b      	ldr	r3, [r3, #16]
 8100d08:	4a18      	ldr	r2, [pc, #96]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100d0a:	f043 0304 	orr.w	r3, r3, #4
 8100d0e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8100d10:	f3bf 8f4f 	dsb	sy
}
 8100d14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100d16:	f3bf 8f6f 	isb	sy
}
 8100d1a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100d1c:	7afb      	ldrb	r3, [r7, #11]
 8100d1e:	2b01      	cmp	r3, #1
 8100d20:	d101      	bne.n	8100d26 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100d22:	bf30      	wfi
 8100d24:	e000      	b.n	8100d28 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100d26:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100d28:	4b10      	ldr	r3, [pc, #64]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100d2a:	691b      	ldr	r3, [r3, #16]
 8100d2c:	4a0f      	ldr	r2, [pc, #60]	@ (8100d6c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100d2e:	f023 0304 	bic.w	r3, r3, #4
 8100d32:	6113      	str	r3, [r2, #16]
 8100d34:	e015      	b.n	8100d62 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100d36:	f7ff fdcd 	bl	81008d4 <HAL_GetCurrentCPUID>
 8100d3a:	4603      	mov	r3, r0
 8100d3c:	2b03      	cmp	r3, #3
 8100d3e:	d106      	bne.n	8100d4e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8100d40:	4b09      	ldr	r3, [pc, #36]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d42:	691b      	ldr	r3, [r3, #16]
 8100d44:	4a08      	ldr	r2, [pc, #32]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d46:	f023 0304 	bic.w	r3, r3, #4
 8100d4a:	6113      	str	r3, [r2, #16]
 8100d4c:	e009      	b.n	8100d62 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8100d4e:	4b06      	ldr	r3, [pc, #24]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d50:	695b      	ldr	r3, [r3, #20]
 8100d52:	4a05      	ldr	r2, [pc, #20]	@ (8100d68 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d54:	f023 0304 	bic.w	r3, r3, #4
 8100d58:	6153      	str	r3, [r2, #20]
 8100d5a:	e002      	b.n	8100d62 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100d5c:	bf00      	nop
 8100d5e:	e000      	b.n	8100d62 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100d60:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8100d62:	3710      	adds	r7, #16
 8100d64:	46bd      	mov	sp, r7
 8100d66:	bd80      	pop	{r7, pc}
 8100d68:	58024800 	.word	0x58024800
 8100d6c:	e000ed00 	.word	0xe000ed00

08100d70 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8100d70:	b580      	push	{r7, lr}
 8100d72:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100d74:	f7ff fdae 	bl	81008d4 <HAL_GetCurrentCPUID>
 8100d78:	4603      	mov	r3, r0
 8100d7a:	2b03      	cmp	r3, #3
 8100d7c:	d101      	bne.n	8100d82 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8100d7e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8100d80:	e001      	b.n	8100d86 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8100d82:	bf40      	sev
    __WFE ();
 8100d84:	bf20      	wfe
}
 8100d86:	bf00      	nop
 8100d88:	bd80      	pop	{r7, pc}
	...

08100d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8100d8c:	b480      	push	{r7}
 8100d8e:	b089      	sub	sp, #36	@ 0x24
 8100d90:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8100d92:	4bb3      	ldr	r3, [pc, #716]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100d94:	691b      	ldr	r3, [r3, #16]
 8100d96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8100d9a:	2b18      	cmp	r3, #24
 8100d9c:	f200 8155 	bhi.w	810104a <HAL_RCC_GetSysClockFreq+0x2be>
 8100da0:	a201      	add	r2, pc, #4	@ (adr r2, 8100da8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8100da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100da6:	bf00      	nop
 8100da8:	08100e0d 	.word	0x08100e0d
 8100dac:	0810104b 	.word	0x0810104b
 8100db0:	0810104b 	.word	0x0810104b
 8100db4:	0810104b 	.word	0x0810104b
 8100db8:	0810104b 	.word	0x0810104b
 8100dbc:	0810104b 	.word	0x0810104b
 8100dc0:	0810104b 	.word	0x0810104b
 8100dc4:	0810104b 	.word	0x0810104b
 8100dc8:	08100e33 	.word	0x08100e33
 8100dcc:	0810104b 	.word	0x0810104b
 8100dd0:	0810104b 	.word	0x0810104b
 8100dd4:	0810104b 	.word	0x0810104b
 8100dd8:	0810104b 	.word	0x0810104b
 8100ddc:	0810104b 	.word	0x0810104b
 8100de0:	0810104b 	.word	0x0810104b
 8100de4:	0810104b 	.word	0x0810104b
 8100de8:	08100e39 	.word	0x08100e39
 8100dec:	0810104b 	.word	0x0810104b
 8100df0:	0810104b 	.word	0x0810104b
 8100df4:	0810104b 	.word	0x0810104b
 8100df8:	0810104b 	.word	0x0810104b
 8100dfc:	0810104b 	.word	0x0810104b
 8100e00:	0810104b 	.word	0x0810104b
 8100e04:	0810104b 	.word	0x0810104b
 8100e08:	08100e3f 	.word	0x08100e3f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100e0c:	4b94      	ldr	r3, [pc, #592]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e0e:	681b      	ldr	r3, [r3, #0]
 8100e10:	f003 0320 	and.w	r3, r3, #32
 8100e14:	2b00      	cmp	r3, #0
 8100e16:	d009      	beq.n	8100e2c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8100e18:	4b91      	ldr	r3, [pc, #580]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e1a:	681b      	ldr	r3, [r3, #0]
 8100e1c:	08db      	lsrs	r3, r3, #3
 8100e1e:	f003 0303 	and.w	r3, r3, #3
 8100e22:	4a90      	ldr	r2, [pc, #576]	@ (8101064 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100e24:	fa22 f303 	lsr.w	r3, r2, r3
 8100e28:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8100e2a:	e111      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8100e2c:	4b8d      	ldr	r3, [pc, #564]	@ (8101064 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100e2e:	61bb      	str	r3, [r7, #24]
      break;
 8100e30:	e10e      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8100e32:	4b8d      	ldr	r3, [pc, #564]	@ (8101068 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8100e34:	61bb      	str	r3, [r7, #24]
      break;
 8100e36:	e10b      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8100e38:	4b8c      	ldr	r3, [pc, #560]	@ (810106c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8100e3a:	61bb      	str	r3, [r7, #24]
      break;
 8100e3c:	e108      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8100e3e:	4b88      	ldr	r3, [pc, #544]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8100e42:	f003 0303 	and.w	r3, r3, #3
 8100e46:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8100e48:	4b85      	ldr	r3, [pc, #532]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8100e4c:	091b      	lsrs	r3, r3, #4
 8100e4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8100e52:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8100e54:	4b82      	ldr	r3, [pc, #520]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8100e58:	f003 0301 	and.w	r3, r3, #1
 8100e5c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8100e5e:	4b80      	ldr	r3, [pc, #512]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8100e62:	08db      	lsrs	r3, r3, #3
 8100e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8100e68:	68fa      	ldr	r2, [r7, #12]
 8100e6a:	fb02 f303 	mul.w	r3, r2, r3
 8100e6e:	ee07 3a90 	vmov	s15, r3
 8100e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100e76:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8100e7a:	693b      	ldr	r3, [r7, #16]
 8100e7c:	2b00      	cmp	r3, #0
 8100e7e:	f000 80e1 	beq.w	8101044 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8100e82:	697b      	ldr	r3, [r7, #20]
 8100e84:	2b02      	cmp	r3, #2
 8100e86:	f000 8083 	beq.w	8100f90 <HAL_RCC_GetSysClockFreq+0x204>
 8100e8a:	697b      	ldr	r3, [r7, #20]
 8100e8c:	2b02      	cmp	r3, #2
 8100e8e:	f200 80a1 	bhi.w	8100fd4 <HAL_RCC_GetSysClockFreq+0x248>
 8100e92:	697b      	ldr	r3, [r7, #20]
 8100e94:	2b00      	cmp	r3, #0
 8100e96:	d003      	beq.n	8100ea0 <HAL_RCC_GetSysClockFreq+0x114>
 8100e98:	697b      	ldr	r3, [r7, #20]
 8100e9a:	2b01      	cmp	r3, #1
 8100e9c:	d056      	beq.n	8100f4c <HAL_RCC_GetSysClockFreq+0x1c0>
 8100e9e:	e099      	b.n	8100fd4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ea2:	681b      	ldr	r3, [r3, #0]
 8100ea4:	f003 0320 	and.w	r3, r3, #32
 8100ea8:	2b00      	cmp	r3, #0
 8100eaa:	d02d      	beq.n	8100f08 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8100eac:	4b6c      	ldr	r3, [pc, #432]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100eae:	681b      	ldr	r3, [r3, #0]
 8100eb0:	08db      	lsrs	r3, r3, #3
 8100eb2:	f003 0303 	and.w	r3, r3, #3
 8100eb6:	4a6b      	ldr	r2, [pc, #428]	@ (8101064 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8100ebc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100ebe:	687b      	ldr	r3, [r7, #4]
 8100ec0:	ee07 3a90 	vmov	s15, r3
 8100ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100ec8:	693b      	ldr	r3, [r7, #16]
 8100eca:	ee07 3a90 	vmov	s15, r3
 8100ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100ed6:	4b62      	ldr	r3, [pc, #392]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100ede:	ee07 3a90 	vmov	s15, r3
 8100ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100ee6:	ed97 6a02 	vldr	s12, [r7, #8]
 8100eea:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8101070 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100f02:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8100f06:	e087      	b.n	8101018 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100f08:	693b      	ldr	r3, [r7, #16]
 8100f0a:	ee07 3a90 	vmov	s15, r3
 8100f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100f12:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8101074 <HAL_RCC_GetSysClockFreq+0x2e8>
 8100f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100f1a:	4b51      	ldr	r3, [pc, #324]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100f22:	ee07 3a90 	vmov	s15, r3
 8100f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100f2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8100f2e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8101070 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100f46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100f4a:	e065      	b.n	8101018 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100f4c:	693b      	ldr	r3, [r7, #16]
 8100f4e:	ee07 3a90 	vmov	s15, r3
 8100f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100f56:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101078 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100f5e:	4b40      	ldr	r3, [pc, #256]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100f66:	ee07 3a90 	vmov	s15, r3
 8100f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100f6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8100f72:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8101070 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100f8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100f8e:	e043      	b.n	8101018 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100f90:	693b      	ldr	r3, [r7, #16]
 8100f92:	ee07 3a90 	vmov	s15, r3
 8100f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100f9a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 810107c <HAL_RCC_GetSysClockFreq+0x2f0>
 8100f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100faa:	ee07 3a90 	vmov	s15, r3
 8100fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100fb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8100fb6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8101070 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100fce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100fd2:	e021      	b.n	8101018 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100fd4:	693b      	ldr	r3, [r7, #16]
 8100fd6:	ee07 3a90 	vmov	s15, r3
 8100fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100fde:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8101078 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100fee:	ee07 3a90 	vmov	s15, r3
 8100ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8100ffa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8101070 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810100a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810100e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101012:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101016:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101018:	4b11      	ldr	r3, [pc, #68]	@ (8101060 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810101a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810101c:	0a5b      	lsrs	r3, r3, #9
 810101e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8101022:	3301      	adds	r3, #1
 8101024:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8101026:	683b      	ldr	r3, [r7, #0]
 8101028:	ee07 3a90 	vmov	s15, r3
 810102c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101030:	edd7 6a07 	vldr	s13, [r7, #28]
 8101034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101038:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810103c:	ee17 3a90 	vmov	r3, s15
 8101040:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8101042:	e005      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8101044:	2300      	movs	r3, #0
 8101046:	61bb      	str	r3, [r7, #24]
      break;
 8101048:	e002      	b.n	8101050 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 810104a:	4b07      	ldr	r3, [pc, #28]	@ (8101068 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810104c:	61bb      	str	r3, [r7, #24]
      break;
 810104e:	bf00      	nop
  }

  return sysclockfreq;
 8101050:	69bb      	ldr	r3, [r7, #24]
}
 8101052:	4618      	mov	r0, r3
 8101054:	3724      	adds	r7, #36	@ 0x24
 8101056:	46bd      	mov	sp, r7
 8101058:	f85d 7b04 	ldr.w	r7, [sp], #4
 810105c:	4770      	bx	lr
 810105e:	bf00      	nop
 8101060:	58024400 	.word	0x58024400
 8101064:	03d09000 	.word	0x03d09000
 8101068:	003d0900 	.word	0x003d0900
 810106c:	017d7840 	.word	0x017d7840
 8101070:	46000000 	.word	0x46000000
 8101074:	4c742400 	.word	0x4c742400
 8101078:	4a742400 	.word	0x4a742400
 810107c:	4bbebc20 	.word	0x4bbebc20

08101080 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8101080:	b580      	push	{r7, lr}
 8101082:	b084      	sub	sp, #16
 8101084:	af00      	add	r7, sp, #0
 8101086:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8101088:	687b      	ldr	r3, [r7, #4]
 810108a:	2b00      	cmp	r3, #0
 810108c:	d101      	bne.n	8101092 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810108e:	2301      	movs	r3, #1
 8101090:	e10f      	b.n	81012b2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101092:	687b      	ldr	r3, [r7, #4]
 8101094:	2200      	movs	r2, #0
 8101096:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8101098:	687b      	ldr	r3, [r7, #4]
 810109a:	681b      	ldr	r3, [r3, #0]
 810109c:	4a87      	ldr	r2, [pc, #540]	@ (81012bc <HAL_SPI_Init+0x23c>)
 810109e:	4293      	cmp	r3, r2
 81010a0:	d00f      	beq.n	81010c2 <HAL_SPI_Init+0x42>
 81010a2:	687b      	ldr	r3, [r7, #4]
 81010a4:	681b      	ldr	r3, [r3, #0]
 81010a6:	4a86      	ldr	r2, [pc, #536]	@ (81012c0 <HAL_SPI_Init+0x240>)
 81010a8:	4293      	cmp	r3, r2
 81010aa:	d00a      	beq.n	81010c2 <HAL_SPI_Init+0x42>
 81010ac:	687b      	ldr	r3, [r7, #4]
 81010ae:	681b      	ldr	r3, [r3, #0]
 81010b0:	4a84      	ldr	r2, [pc, #528]	@ (81012c4 <HAL_SPI_Init+0x244>)
 81010b2:	4293      	cmp	r3, r2
 81010b4:	d005      	beq.n	81010c2 <HAL_SPI_Init+0x42>
 81010b6:	687b      	ldr	r3, [r7, #4]
 81010b8:	68db      	ldr	r3, [r3, #12]
 81010ba:	2b0f      	cmp	r3, #15
 81010bc:	d901      	bls.n	81010c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 81010be:	2301      	movs	r3, #1
 81010c0:	e0f7      	b.n	81012b2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81010c2:	6878      	ldr	r0, [r7, #4]
 81010c4:	f000 f900 	bl	81012c8 <SPI_GetPacketSize>
 81010c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81010ca:	687b      	ldr	r3, [r7, #4]
 81010cc:	681b      	ldr	r3, [r3, #0]
 81010ce:	4a7b      	ldr	r2, [pc, #492]	@ (81012bc <HAL_SPI_Init+0x23c>)
 81010d0:	4293      	cmp	r3, r2
 81010d2:	d00c      	beq.n	81010ee <HAL_SPI_Init+0x6e>
 81010d4:	687b      	ldr	r3, [r7, #4]
 81010d6:	681b      	ldr	r3, [r3, #0]
 81010d8:	4a79      	ldr	r2, [pc, #484]	@ (81012c0 <HAL_SPI_Init+0x240>)
 81010da:	4293      	cmp	r3, r2
 81010dc:	d007      	beq.n	81010ee <HAL_SPI_Init+0x6e>
 81010de:	687b      	ldr	r3, [r7, #4]
 81010e0:	681b      	ldr	r3, [r3, #0]
 81010e2:	4a78      	ldr	r2, [pc, #480]	@ (81012c4 <HAL_SPI_Init+0x244>)
 81010e4:	4293      	cmp	r3, r2
 81010e6:	d002      	beq.n	81010ee <HAL_SPI_Init+0x6e>
 81010e8:	68fb      	ldr	r3, [r7, #12]
 81010ea:	2b08      	cmp	r3, #8
 81010ec:	d811      	bhi.n	8101112 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81010ee:	687b      	ldr	r3, [r7, #4]
 81010f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81010f2:	4a72      	ldr	r2, [pc, #456]	@ (81012bc <HAL_SPI_Init+0x23c>)
 81010f4:	4293      	cmp	r3, r2
 81010f6:	d009      	beq.n	810110c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81010f8:	687b      	ldr	r3, [r7, #4]
 81010fa:	681b      	ldr	r3, [r3, #0]
 81010fc:	4a70      	ldr	r2, [pc, #448]	@ (81012c0 <HAL_SPI_Init+0x240>)
 81010fe:	4293      	cmp	r3, r2
 8101100:	d004      	beq.n	810110c <HAL_SPI_Init+0x8c>
 8101102:	687b      	ldr	r3, [r7, #4]
 8101104:	681b      	ldr	r3, [r3, #0]
 8101106:	4a6f      	ldr	r2, [pc, #444]	@ (81012c4 <HAL_SPI_Init+0x244>)
 8101108:	4293      	cmp	r3, r2
 810110a:	d104      	bne.n	8101116 <HAL_SPI_Init+0x96>
 810110c:	68fb      	ldr	r3, [r7, #12]
 810110e:	2b10      	cmp	r3, #16
 8101110:	d901      	bls.n	8101116 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8101112:	2301      	movs	r3, #1
 8101114:	e0cd      	b.n	81012b2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8101116:	687b      	ldr	r3, [r7, #4]
 8101118:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810111c:	b2db      	uxtb	r3, r3
 810111e:	2b00      	cmp	r3, #0
 8101120:	d106      	bne.n	8101130 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8101122:	687b      	ldr	r3, [r7, #4]
 8101124:	2200      	movs	r2, #0
 8101126:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810112a:	6878      	ldr	r0, [r7, #4]
 810112c:	f7ff f9a2 	bl	8100474 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8101130:	687b      	ldr	r3, [r7, #4]
 8101132:	2202      	movs	r2, #2
 8101134:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8101138:	687b      	ldr	r3, [r7, #4]
 810113a:	681b      	ldr	r3, [r3, #0]
 810113c:	681a      	ldr	r2, [r3, #0]
 810113e:	687b      	ldr	r3, [r7, #4]
 8101140:	681b      	ldr	r3, [r3, #0]
 8101142:	f022 0201 	bic.w	r2, r2, #1
 8101146:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8101148:	687b      	ldr	r3, [r7, #4]
 810114a:	681b      	ldr	r3, [r3, #0]
 810114c:	689b      	ldr	r3, [r3, #8]
 810114e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8101152:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8101154:	687b      	ldr	r3, [r7, #4]
 8101156:	699b      	ldr	r3, [r3, #24]
 8101158:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810115c:	d119      	bne.n	8101192 <HAL_SPI_Init+0x112>
 810115e:	687b      	ldr	r3, [r7, #4]
 8101160:	685b      	ldr	r3, [r3, #4]
 8101162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101166:	d103      	bne.n	8101170 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8101168:	687b      	ldr	r3, [r7, #4]
 810116a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810116c:	2b00      	cmp	r3, #0
 810116e:	d008      	beq.n	8101182 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8101170:	687b      	ldr	r3, [r7, #4]
 8101172:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8101174:	2b00      	cmp	r3, #0
 8101176:	d10c      	bne.n	8101192 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8101178:	687b      	ldr	r3, [r7, #4]
 810117a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810117c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101180:	d107      	bne.n	8101192 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8101182:	687b      	ldr	r3, [r7, #4]
 8101184:	681b      	ldr	r3, [r3, #0]
 8101186:	681a      	ldr	r2, [r3, #0]
 8101188:	687b      	ldr	r3, [r7, #4]
 810118a:	681b      	ldr	r3, [r3, #0]
 810118c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8101190:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8101192:	687b      	ldr	r3, [r7, #4]
 8101194:	685b      	ldr	r3, [r3, #4]
 8101196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810119a:	2b00      	cmp	r3, #0
 810119c:	d00f      	beq.n	81011be <HAL_SPI_Init+0x13e>
 810119e:	687b      	ldr	r3, [r7, #4]
 81011a0:	68db      	ldr	r3, [r3, #12]
 81011a2:	2b06      	cmp	r3, #6
 81011a4:	d90b      	bls.n	81011be <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 81011a6:	687b      	ldr	r3, [r7, #4]
 81011a8:	681b      	ldr	r3, [r3, #0]
 81011aa:	681b      	ldr	r3, [r3, #0]
 81011ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 81011b0:	687b      	ldr	r3, [r7, #4]
 81011b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81011b4:	687b      	ldr	r3, [r7, #4]
 81011b6:	681b      	ldr	r3, [r3, #0]
 81011b8:	430a      	orrs	r2, r1
 81011ba:	601a      	str	r2, [r3, #0]
 81011bc:	e007      	b.n	81011ce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 81011be:	687b      	ldr	r3, [r7, #4]
 81011c0:	681b      	ldr	r3, [r3, #0]
 81011c2:	681a      	ldr	r2, [r3, #0]
 81011c4:	687b      	ldr	r3, [r7, #4]
 81011c6:	681b      	ldr	r3, [r3, #0]
 81011c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81011cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81011ce:	687b      	ldr	r3, [r7, #4]
 81011d0:	69da      	ldr	r2, [r3, #28]
 81011d2:	687b      	ldr	r3, [r7, #4]
 81011d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81011d6:	431a      	orrs	r2, r3
 81011d8:	68bb      	ldr	r3, [r7, #8]
 81011da:	431a      	orrs	r2, r3
 81011dc:	687b      	ldr	r3, [r7, #4]
 81011de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81011e0:	ea42 0103 	orr.w	r1, r2, r3
 81011e4:	687b      	ldr	r3, [r7, #4]
 81011e6:	68da      	ldr	r2, [r3, #12]
 81011e8:	687b      	ldr	r3, [r7, #4]
 81011ea:	681b      	ldr	r3, [r3, #0]
 81011ec:	430a      	orrs	r2, r1
 81011ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81011f0:	687b      	ldr	r3, [r7, #4]
 81011f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81011f4:	687b      	ldr	r3, [r7, #4]
 81011f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81011f8:	431a      	orrs	r2, r3
 81011fa:	687b      	ldr	r3, [r7, #4]
 81011fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81011fe:	431a      	orrs	r2, r3
 8101200:	687b      	ldr	r3, [r7, #4]
 8101202:	699b      	ldr	r3, [r3, #24]
 8101204:	431a      	orrs	r2, r3
 8101206:	687b      	ldr	r3, [r7, #4]
 8101208:	691b      	ldr	r3, [r3, #16]
 810120a:	431a      	orrs	r2, r3
 810120c:	687b      	ldr	r3, [r7, #4]
 810120e:	695b      	ldr	r3, [r3, #20]
 8101210:	431a      	orrs	r2, r3
 8101212:	687b      	ldr	r3, [r7, #4]
 8101214:	6a1b      	ldr	r3, [r3, #32]
 8101216:	431a      	orrs	r2, r3
 8101218:	687b      	ldr	r3, [r7, #4]
 810121a:	685b      	ldr	r3, [r3, #4]
 810121c:	431a      	orrs	r2, r3
 810121e:	687b      	ldr	r3, [r7, #4]
 8101220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101222:	431a      	orrs	r2, r3
 8101224:	687b      	ldr	r3, [r7, #4]
 8101226:	689b      	ldr	r3, [r3, #8]
 8101228:	431a      	orrs	r2, r3
 810122a:	687b      	ldr	r3, [r7, #4]
 810122c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810122e:	ea42 0103 	orr.w	r1, r2, r3
 8101232:	687b      	ldr	r3, [r7, #4]
 8101234:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8101236:	687b      	ldr	r3, [r7, #4]
 8101238:	681b      	ldr	r3, [r3, #0]
 810123a:	430a      	orrs	r2, r1
 810123c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 810123e:	687b      	ldr	r3, [r7, #4]
 8101240:	685b      	ldr	r3, [r3, #4]
 8101242:	2b00      	cmp	r3, #0
 8101244:	d113      	bne.n	810126e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8101246:	687b      	ldr	r3, [r7, #4]
 8101248:	681b      	ldr	r3, [r3, #0]
 810124a:	689b      	ldr	r3, [r3, #8]
 810124c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8101250:	687b      	ldr	r3, [r7, #4]
 8101252:	681b      	ldr	r3, [r3, #0]
 8101254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8101258:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810125a:	687b      	ldr	r3, [r7, #4]
 810125c:	681b      	ldr	r3, [r3, #0]
 810125e:	689b      	ldr	r3, [r3, #8]
 8101260:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8101264:	687b      	ldr	r3, [r7, #4]
 8101266:	681b      	ldr	r3, [r3, #0]
 8101268:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 810126c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810126e:	687b      	ldr	r3, [r7, #4]
 8101270:	681b      	ldr	r3, [r3, #0]
 8101272:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8101274:	687b      	ldr	r3, [r7, #4]
 8101276:	681b      	ldr	r3, [r3, #0]
 8101278:	f022 0201 	bic.w	r2, r2, #1
 810127c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 810127e:	687b      	ldr	r3, [r7, #4]
 8101280:	685b      	ldr	r3, [r3, #4]
 8101282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8101286:	2b00      	cmp	r3, #0
 8101288:	d00a      	beq.n	81012a0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810128a:	687b      	ldr	r3, [r7, #4]
 810128c:	681b      	ldr	r3, [r3, #0]
 810128e:	68db      	ldr	r3, [r3, #12]
 8101290:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8101294:	687b      	ldr	r3, [r7, #4]
 8101296:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8101298:	687b      	ldr	r3, [r7, #4]
 810129a:	681b      	ldr	r3, [r3, #0]
 810129c:	430a      	orrs	r2, r1
 810129e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81012a0:	687b      	ldr	r3, [r7, #4]
 81012a2:	2200      	movs	r2, #0
 81012a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81012a8:	687b      	ldr	r3, [r7, #4]
 81012aa:	2201      	movs	r2, #1
 81012ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 81012b0:	2300      	movs	r3, #0
}
 81012b2:	4618      	mov	r0, r3
 81012b4:	3710      	adds	r7, #16
 81012b6:	46bd      	mov	sp, r7
 81012b8:	bd80      	pop	{r7, pc}
 81012ba:	bf00      	nop
 81012bc:	40013000 	.word	0x40013000
 81012c0:	40003800 	.word	0x40003800
 81012c4:	40003c00 	.word	0x40003c00

081012c8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 81012c8:	b480      	push	{r7}
 81012ca:	b085      	sub	sp, #20
 81012cc:	af00      	add	r7, sp, #0
 81012ce:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81012d0:	687b      	ldr	r3, [r7, #4]
 81012d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81012d4:	095b      	lsrs	r3, r3, #5
 81012d6:	3301      	adds	r3, #1
 81012d8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81012da:	687b      	ldr	r3, [r7, #4]
 81012dc:	68db      	ldr	r3, [r3, #12]
 81012de:	3301      	adds	r3, #1
 81012e0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81012e2:	68bb      	ldr	r3, [r7, #8]
 81012e4:	3307      	adds	r3, #7
 81012e6:	08db      	lsrs	r3, r3, #3
 81012e8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81012ea:	68bb      	ldr	r3, [r7, #8]
 81012ec:	68fa      	ldr	r2, [r7, #12]
 81012ee:	fb02 f303 	mul.w	r3, r2, r3
}
 81012f2:	4618      	mov	r0, r3
 81012f4:	3714      	adds	r7, #20
 81012f6:	46bd      	mov	sp, r7
 81012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012fc:	4770      	bx	lr
	...

08101300 <__libc_init_array>:
 8101300:	b570      	push	{r4, r5, r6, lr}
 8101302:	4d0d      	ldr	r5, [pc, #52]	@ (8101338 <__libc_init_array+0x38>)
 8101304:	4c0d      	ldr	r4, [pc, #52]	@ (810133c <__libc_init_array+0x3c>)
 8101306:	1b64      	subs	r4, r4, r5
 8101308:	10a4      	asrs	r4, r4, #2
 810130a:	2600      	movs	r6, #0
 810130c:	42a6      	cmp	r6, r4
 810130e:	d109      	bne.n	8101324 <__libc_init_array+0x24>
 8101310:	4d0b      	ldr	r5, [pc, #44]	@ (8101340 <__libc_init_array+0x40>)
 8101312:	4c0c      	ldr	r4, [pc, #48]	@ (8101344 <__libc_init_array+0x44>)
 8101314:	f000 f818 	bl	8101348 <_init>
 8101318:	1b64      	subs	r4, r4, r5
 810131a:	10a4      	asrs	r4, r4, #2
 810131c:	2600      	movs	r6, #0
 810131e:	42a6      	cmp	r6, r4
 8101320:	d105      	bne.n	810132e <__libc_init_array+0x2e>
 8101322:	bd70      	pop	{r4, r5, r6, pc}
 8101324:	f855 3b04 	ldr.w	r3, [r5], #4
 8101328:	4798      	blx	r3
 810132a:	3601      	adds	r6, #1
 810132c:	e7ee      	b.n	810130c <__libc_init_array+0xc>
 810132e:	f855 3b04 	ldr.w	r3, [r5], #4
 8101332:	4798      	blx	r3
 8101334:	3601      	adds	r6, #1
 8101336:	e7f2      	b.n	810131e <__libc_init_array+0x1e>
 8101338:	08101370 	.word	0x08101370
 810133c:	08101370 	.word	0x08101370
 8101340:	08101370 	.word	0x08101370
 8101344:	08101374 	.word	0x08101374

08101348 <_init>:
 8101348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810134a:	bf00      	nop
 810134c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810134e:	bc08      	pop	{r3}
 8101350:	469e      	mov	lr, r3
 8101352:	4770      	bx	lr

08101354 <_fini>:
 8101354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8101356:	bf00      	nop
 8101358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810135a:	bc08      	pop	{r3}
 810135c:	469e      	mov	lr, r3
 810135e:	4770      	bx	lr
