

================================================================
== Vivado HLS Report for 'Read_r'
================================================================
* Date:           Sat Dec 25 12:03:29 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Output_port_lookup
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.167|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     320|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     126|
|Register         |        -|      -|     430|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     430|     446|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Queue_rd_pos_V_assi_1_fu_384_p2  |     +    |      0|  0|   13|           4|           1|
    |Queue_rd_pos_V_assi_fu_361_p2    |     +    |      0|  0|   13|           4|           1|
    |Queue_size_assign_i_2_fu_372_p2  |     +    |      0|  0|   39|          32|           2|
    |Queue_size_assign_i_fu_349_p2    |     +    |      0|  0|   39|          32|           2|
    |brmerge_demorgan_i_fu_214_p2     |    and   |      0|  0|    2|           1|           1|
    |dst_port_rd_V_fu_312_p2          |    and   |      0|  0|    2|           1|           1|
    |internal_m_valid_V_fu_338_p2     |    and   |      0|  0|    2|           1|           1|
    |r_V_fu_344_p2                    |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_i_fu_231_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp4_i_fu_260_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_i_fu_272_p2             |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_255_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_249_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp_fu_243_p2                    |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_i_fu_225_p2             |   icmp   |      0|  0|    8|           2|           1|
    |sel_tmp_i_fu_219_p2              |   icmp   |      0|  0|    8|           2|           1|
    |this_assign_s_fu_180_p2          |   icmp   |      0|  0|   18|          32|           1|
    |val_assign_fu_174_p2             |   icmp   |      0|  0|   18|          32|           1|
    |not_sel_tmp7_i_fu_292_p2         |    or    |      0|  0|    2|           1|           1|
    |p_state_1_flag_1_i_fu_318_p2     |    or    |      0|  0|    2|           1|           1|
    |p_state_1_new_1_i_fu_323_p2      |    or    |      0|  0|    2|           1|           1|
    |send_packet_V_fu_298_p2          |    or    |      0|  0|    2|           1|           1|
    |state_1_flag_1_i_fu_278_p3       |  select  |      0|  0|    2|           1|           1|
    |sth_V_fu_304_p3                  |  select  |      0|  0|  128|           1|         128|
    |not_sel_tmp3_i_fu_237_p2         |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp2_i_not_fu_286_p2         |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_i_fu_266_p2             |    xor   |      0|  0|    2|           1|           2|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  320|         159|         159|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |Queue_ap_axis_size_o  |  15|          3|   32|         96|
    |Queue_rd_pos_V_1_o    |  15|          3|    4|         12|
    |Queue_rd_pos_V_o      |  15|          3|    4|         12|
    |Queue_size_o          |  15|          3|   32|         96|
    |ap_NS_fsm             |  21|          4|    1|          4|
    |ap_return_0           |   9|          2|  256|        512|
    |ap_return_1           |   9|          2|   32|         64|
    |ap_return_2           |   9|          2|  128|        256|
    |ap_return_3           |   9|          2|    1|          2|
    |ap_return_4           |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 126|         26|  491|       1056|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |Queue_rd_pos_V_1_lo_reg_452  |    4|   0|    4|          0|
    |Queue_rd_pos_V_load_reg_462  |    4|   0|    4|          0|
    |ap_CS_fsm                    |    3|   0|    3|          0|
    |ap_return_0_preg             |  256|   0|  256|          0|
    |ap_return_1_preg             |   32|   0|   32|          0|
    |ap_return_2_preg             |  128|   0|  128|          0|
    |ap_return_3_preg             |    1|   0|    1|          0|
    |ap_return_4_preg             |    1|   0|    1|          0|
    |state_1                      |    1|   0|   32|         31|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  430|   0|  461|         31|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |         Read        | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |         Read        | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |         Read        | return value |
|ap_done                       | out |    1| ap_ctrl_hs |         Read        | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |         Read        | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |         Read        | return value |
|ap_return_0                   | out |  256| ap_ctrl_hs |         Read        | return value |
|ap_return_1                   | out |   32| ap_ctrl_hs |         Read        | return value |
|ap_return_2                   | out |  128| ap_ctrl_hs |         Read        | return value |
|ap_return_3                   | out |    1| ap_ctrl_hs |         Read        | return value |
|ap_return_4                   | out |    1| ap_ctrl_hs |         Read        | return value |
|m_axis_tready_V               |  in |    1|   ap_none  |   m_axis_tready_V   |    scalar    |
|reset_V                       |  in |    1|   ap_none  |       reset_V       |    scalar    |
|Queue_ap_axis_size_i          |  in |   32|   ap_ovld  |  Queue_ap_axis_size |    pointer   |
|Queue_ap_axis_size_o          | out |   32|   ap_ovld  |  Queue_ap_axis_size |    pointer   |
|Queue_ap_axis_size_o_ap_vld   | out |    1|   ap_ovld  |  Queue_ap_axis_size |    pointer   |
|Queue_wr_pos_V_1              | out |    4|   ap_vld   |   Queue_wr_pos_V_1  |    pointer   |
|Queue_wr_pos_V_1_ap_vld       | out |    1|   ap_vld   |   Queue_wr_pos_V_1  |    pointer   |
|Queue_rd_pos_V_1_i            |  in |    4|   ap_ovld  |   Queue_rd_pos_V_1  |    pointer   |
|Queue_rd_pos_V_1_o            | out |    4|   ap_ovld  |   Queue_rd_pos_V_1  |    pointer   |
|Queue_rd_pos_V_1_o_ap_vld     | out |    1|   ap_ovld  |   Queue_rd_pos_V_1  |    pointer   |
|Queue_size_i                  |  in |   32|   ap_ovld  |      Queue_size     |    pointer   |
|Queue_size_o                  | out |   32|   ap_ovld  |      Queue_size     |    pointer   |
|Queue_size_o_ap_vld           | out |    1|   ap_ovld  |      Queue_size     |    pointer   |
|Queue_wr_pos_V                | out |    4|   ap_vld   |    Queue_wr_pos_V   |    pointer   |
|Queue_wr_pos_V_ap_vld         | out |    1|   ap_vld   |    Queue_wr_pos_V   |    pointer   |
|Queue_rd_pos_V_i              |  in |    4|   ap_ovld  |    Queue_rd_pos_V   |    pointer   |
|Queue_rd_pos_V_o              | out |    4|   ap_ovld  |    Queue_rd_pos_V   |    pointer   |
|Queue_rd_pos_V_o_ap_vld       | out |    1|   ap_ovld  |    Queue_rd_pos_V   |    pointer   |
|Queue_buffer_packet_address0  | out |    4|  ap_memory | Queue_buffer_packet |     array    |
|Queue_buffer_packet_ce0       | out |    1|  ap_memory | Queue_buffer_packet |     array    |
|Queue_buffer_packet_q0        |  in |  417|  ap_memory | Queue_buffer_packet |     array    |
|Queue_buffer_V_address0       | out |    4|  ap_memory |    Queue_buffer_V   |     array    |
|Queue_buffer_V_ce0            | out |    1|  ap_memory |    Queue_buffer_V   |     array    |
|Queue_buffer_V_q0             |  in |    8|  ap_memory |    Queue_buffer_V   |     array    |
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%reset_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_V)"   --->   Operation 4 'read' 'reset_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m_axis_tready_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %m_axis_tready_V)"   --->   Operation 5 'read' 'm_axis_tready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %reset_V_read, label %1, label %._crit_edge" [Output_port_lookup/Output_port_lookup.cpp:135]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.97ns)   --->   "store i32 0, i32* @Queue_ap_axis_size, align 4" [Output_port_lookup/Fifo.cpp:61->Output_port_lookup/Output_port_lookup.cpp:137]   --->   Operation 7 'store' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i4 0, i4* @Queue_wr_pos_V_1, align 1" [Output_port_lookup/Fifo.cpp:62->Output_port_lookup/Output_port_lookup.cpp:137]   --->   Operation 8 'store' <Predicate = (reset_V_read)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "store i4 0, i4* @Queue_rd_pos_V_1, align 1" [Output_port_lookup/Fifo.cpp:63->Output_port_lookup/Output_port_lookup.cpp:137]   --->   Operation 9 'store' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "store i32 0, i32* @Queue_size, align 4" [Output_port_lookup/Fifo.cpp:61->Output_port_lookup/Output_port_lookup.cpp:139]   --->   Operation 10 'store' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i4 0, i4* @Queue_wr_pos_V, align 1" [Output_port_lookup/Fifo.cpp:62->Output_port_lookup/Output_port_lookup.cpp:139]   --->   Operation 11 'store' <Predicate = (reset_V_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "store i4 0, i4* @Queue_rd_pos_V, align 1" [Output_port_lookup/Fifo.cpp:63->Output_port_lookup/Output_port_lookup.cpp:139]   --->   Operation 12 'store' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Output_port_lookup/Output_port_lookup.cpp:140]   --->   Operation 13 'br' <Predicate = (reset_V_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%Queue_rd_pos_V_1_lo = load i4* @Queue_rd_pos_V_1, align 1" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:142]   --->   Operation 14 'load' 'Queue_rd_pos_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = zext i4 %Queue_rd_pos_V_1_lo to i64" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:142]   --->   Operation 15 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%Queue_buffer_packet_2 = getelementptr [16 x i417]* @Queue_buffer_packet, i64 0, i64 %tmp_i" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:142]   --->   Operation 16 'getelementptr' 'Queue_buffer_packet_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.99ns)   --->   "%transfer_packet_V = load i417* %Queue_buffer_packet_2, align 8" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:142]   --->   Operation 17 'load' 'transfer_packet_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%Queue_rd_pos_V_load = load i4* @Queue_rd_pos_V, align 1" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 18 'load' 'Queue_rd_pos_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i4 %Queue_rd_pos_V_load to i64" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 19 'zext' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%Queue_buffer_V_addr = getelementptr [16 x i8]* @Queue_buffer_V, i64 0, i64 %tmp_i2" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 20 'getelementptr' 'Queue_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.09ns)   --->   "%Queue_buffer_V_load = load i8* %Queue_buffer_V_addr, align 1" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 21 'load' 'Queue_buffer_V_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 22 [1/2] (1.99ns)   --->   "%transfer_packet_V = load i417* %Queue_buffer_packet_2, align 8" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:142]   --->   Operation 22 'load' 'transfer_packet_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%Queue_size_load_2 = load i32* @Queue_ap_axis_size, align 4" [Output_port_lookup/Fifo.cpp:20->Output_port_lookup/Output_port_lookup.cpp:148]   --->   Operation 23 'load' 'Queue_size_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sth_V_2 = call i128 @_ssdm_op_PartSelect.i128.i417.i32.i32(i417 %transfer_packet_V, i32 288, i32 415)" [Output_port_lookup/Output_port_lookup.cpp:154]   --->   Operation 24 'partselect' 'sth_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (1.09ns)   --->   "%Queue_buffer_V_load = load i8* %Queue_buffer_V_addr, align 1" [Output_port_lookup/Fifo.cpp:44->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 25 'load' 'Queue_buffer_V_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%Queue_size_load = load i32* @Queue_size, align 4" [Output_port_lookup/Fifo.cpp:20->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 26 'load' 'Queue_size_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.31ns)   --->   "%val_assign = icmp eq i32 %Queue_size_load, 0" [Output_port_lookup/Fifo.cpp:20->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 27 'icmp' 'val_assign' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.31ns)   --->   "%this_assign_s = icmp ne i32 %Queue_size_load_2, 0" [Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 28 'icmp' 'this_assign_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i417.i32(i417 %transfer_packet_V, i32 416)" [Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 29 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%state_1_load = load i32* @state_1, align 4" [Output_port_lookup/Send_packet.cpp:39->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 30 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %state_1_load to i2" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 31 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i8(i128 %sth_V_2, i8 %Queue_buffer_V_load, i32 24, i32 31)" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 32 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.46ns)   --->   "%brmerge_demorgan_i = and i1 %this_assign_s, %m_axis_tready_V_read" [Output_port_lookup/Send_packet.cpp:53->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 33 'and' 'brmerge_demorgan_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.45ns)   --->   "%sel_tmp_i = icmp eq i2 %tmp_14, 0" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 34 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.45ns)   --->   "%sel_tmp2_i = icmp eq i2 %tmp_14, 1" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 35 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp3_i)   --->   "%sel_tmp3_i = and i1 %sel_tmp2_i, %val_assign" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 36 'and' 'sel_tmp3_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.46ns) (out node of the LUT)   --->   "%not_sel_tmp3_i = xor i1 %sel_tmp3_i, true" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 37 'xor' 'not_sel_tmp3_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%tmp = and i1 %tmp_13, %this_assign_s" [Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 38 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%tmp2 = and i1 %sel_tmp_i, %not_sel_tmp3_i" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 39 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%tmp1 = and i1 %tmp2, %m_axis_tready_V_read" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 40 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp4_i = and i1 %tmp1, %tmp" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 41 'and' 'sel_tmp4_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp6_i = xor i1 %val_assign, true" [Output_port_lookup/Fifo.cpp:20->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 42 'xor' 'sel_tmp6_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7_i = and i1 %sel_tmp2_i, %sel_tmp6_i" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 43 'and' 'sel_tmp7_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_state_1_flag_1_i)   --->   "%state_1_flag_1_i = select i1 %sel_tmp7_i, i1 %brmerge_demorgan_i, i1 %sel_tmp4_i" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 44 'select' 'state_1_flag_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_state_1_new_1_i)   --->   "%sel_tmp2_i_not = xor i1 %sel_tmp2_i, true" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 45 'xor' 'sel_tmp2_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_state_1_new_1_i)   --->   "%not_sel_tmp7_i = or i1 %val_assign, %sel_tmp2_i_not" [Output_port_lookup/Fifo.cpp:20->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 46 'or' 'not_sel_tmp7_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.46ns)   --->   "%send_packet_V = or i1 %sel_tmp7_i, %not_sel_tmp3_i" [Output_port_lookup/Send_packet.cpp:51->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 47 'or' 'send_packet_V' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.54ns)   --->   "%sth_V = select i1 %sel_tmp7_i, i128 %p_Result_s, i128 %sth_V_2" [Output_port_lookup/Send_packet.cpp:49->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 48 'select' 'sth_V' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%dst_port_rd_V = and i1 %sel_tmp7_i, %brmerge_demorgan_i" [Output_port_lookup/Send_packet.cpp:57->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 49 'and' 'dst_port_rd_V' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_state_1_flag_1_i = or i1 %state_1_flag_1_i, %reset_V_read" [Output_port_lookup/Send_packet.cpp:77->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 50 'or' 'p_state_1_flag_1_i' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_state_1_new_1_i = or i1 %not_sel_tmp7_i, %reset_V_read" [Output_port_lookup/Send_packet.cpp:77->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 51 'or' 'p_state_1_new_1_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_state_1_new_1_i_cas = zext i1 %p_state_1_new_1_i to i32" [Output_port_lookup/Send_packet.cpp:77->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 52 'zext' 'p_state_1_new_1_i_cas' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %p_state_1_flag_1_i, label %mergeST.i, label %Send_packet.exit" [Output_port_lookup/Send_packet.cpp:77->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %p_state_1_new_1_i_cas, i32* @state_1, align 4" [Output_port_lookup/Send_packet.cpp:55->Output_port_lookup/Output_port_lookup.cpp:156]   --->   Operation 54 'store' <Predicate = (p_state_1_flag_1_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %Send_packet.exit"   --->   Operation 55 'br' <Predicate = (p_state_1_flag_1_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%internal_m_valid_V = and i1 %send_packet_V, %this_assign_s" [Output_port_lookup/Output_port_lookup.cpp:160]   --->   Operation 56 'and' 'internal_m_valid_V' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.46ns)   --->   "%r_V = and i1 %internal_m_valid_V, %m_axis_tready_V_read" [Output_port_lookup/Output_port_lookup.cpp:162]   --->   Operation 57 'and' 'r_V' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %r_V, label %2, label %._crit_edge258" [Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.57ns)   --->   "%Queue_size_assign_i = add nsw i32 %Queue_size_load_2, -1" [Output_port_lookup/Fifo.cpp:52->Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 59 'add' 'Queue_size_assign_i' <Predicate = (r_V)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "store i32 %Queue_size_assign_i, i32* @Queue_ap_axis_size, align 4" [Output_port_lookup/Fifo.cpp:52->Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 60 'store' <Predicate = (r_V)> <Delay = 0.97>
ST_3 : Operation 61 [1/1] (1.09ns)   --->   "%Queue_rd_pos_V_assi = add i4 %Queue_rd_pos_V_1_lo, 1" [Output_port_lookup/Fifo.cpp:54->Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 61 'add' 'Queue_rd_pos_V_assi' <Predicate = (r_V)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "store i4 %Queue_rd_pos_V_assi, i4* @Queue_rd_pos_V_1, align 1" [Output_port_lookup/Fifo.cpp:54->Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 62 'store' <Predicate = (r_V)> <Delay = 0.97>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge258" [Output_port_lookup/Output_port_lookup.cpp:164]   --->   Operation 63 'br' <Predicate = (r_V)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %dst_port_rd_V, label %3, label %._crit_edge259" [Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.57ns)   --->   "%Queue_size_assign_i_2 = add nsw i32 %Queue_size_load, -1" [Output_port_lookup/Fifo.cpp:52->Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 65 'add' 'Queue_size_assign_i_2' <Predicate = (dst_port_rd_V)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "store i32 %Queue_size_assign_i_2, i32* @Queue_size, align 4" [Output_port_lookup/Fifo.cpp:52->Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 66 'store' <Predicate = (dst_port_rd_V)> <Delay = 0.97>
ST_3 : Operation 67 [1/1] (1.09ns)   --->   "%Queue_rd_pos_V_assi_1 = add i4 %Queue_rd_pos_V_load, 1" [Output_port_lookup/Fifo.cpp:54->Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 67 'add' 'Queue_rd_pos_V_assi_1' <Predicate = (dst_port_rd_V)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "store i4 %Queue_rd_pos_V_assi_1, i4* @Queue_rd_pos_V, align 1" [Output_port_lookup/Fifo.cpp:54->Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 68 'store' <Predicate = (dst_port_rd_V)> <Delay = 0.97>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge259" [Output_port_lookup/Output_port_lookup.cpp:166]   --->   Operation 69 'br' <Predicate = (dst_port_rd_V)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i417 %transfer_packet_V to i256" [Output_port_lookup/Output_port_lookup.cpp:168]   --->   Operation 70 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_6 = call i32 @_ssdm_op_PartSelect.i32.i417.i32.i32(i417 %transfer_packet_V, i32 256, i32 287)" [Output_port_lookup/Output_port_lookup.cpp:170]   --->   Operation 71 'partselect' 'ssdm_int_V_write_ass_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i256, i32, i128, i1, i1 } undef, i256 %tmp_15, 0" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i256, i32, i128, i1, i1 } %mrv, i32 %ssdm_int_V_write_ass_6, 1" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i256, i32, i128, i1, i1 } %mrv_1, i128 %sth_V, 2" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i256, i32, i128, i1, i1 } %mrv_2, i1 %internal_m_valid_V, 3" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 75 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i256, i32, i128, i1, i1 } %mrv_3, i1 %tmp_13, 4" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 76 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "ret { i256, i32, i128, i1, i1 } %mrv_4" [Output_port_lookup/Output_port_lookup.cpp:178]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Queue_ap_axis_size]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Queue_wr_pos_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Queue_rd_pos_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Queue_size]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Queue_wr_pos_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Queue_rd_pos_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Queue_buffer_packet]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Queue_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reset_V_read           (read         ) [ 0111]
m_axis_tready_V_read   (read         ) [ 0011]
StgValue_6             (br           ) [ 0000]
StgValue_7             (store        ) [ 0000]
StgValue_8             (store        ) [ 0000]
StgValue_9             (store        ) [ 0000]
StgValue_10            (store        ) [ 0000]
StgValue_11            (store        ) [ 0000]
StgValue_12            (store        ) [ 0000]
StgValue_13            (br           ) [ 0000]
Queue_rd_pos_V_1_lo    (load         ) [ 0001]
tmp_i                  (zext         ) [ 0000]
Queue_buffer_packet_2  (getelementptr) [ 0001]
Queue_rd_pos_V_load    (load         ) [ 0001]
tmp_i2                 (zext         ) [ 0000]
Queue_buffer_V_addr    (getelementptr) [ 0001]
transfer_packet_V      (load         ) [ 0000]
Queue_size_load_2      (load         ) [ 0000]
sth_V_2                (partselect   ) [ 0000]
Queue_buffer_V_load    (load         ) [ 0000]
Queue_size_load        (load         ) [ 0000]
val_assign             (icmp         ) [ 0000]
this_assign_s          (icmp         ) [ 0000]
tmp_13                 (bitselect    ) [ 0000]
state_1_load           (load         ) [ 0000]
tmp_14                 (trunc        ) [ 0000]
p_Result_s             (partset      ) [ 0000]
brmerge_demorgan_i     (and          ) [ 0000]
sel_tmp_i              (icmp         ) [ 0000]
sel_tmp2_i             (icmp         ) [ 0000]
sel_tmp3_i             (and          ) [ 0000]
not_sel_tmp3_i         (xor          ) [ 0000]
tmp                    (and          ) [ 0000]
tmp2                   (and          ) [ 0000]
tmp1                   (and          ) [ 0000]
sel_tmp4_i             (and          ) [ 0000]
sel_tmp6_i             (xor          ) [ 0000]
sel_tmp7_i             (and          ) [ 0000]
state_1_flag_1_i       (select       ) [ 0000]
sel_tmp2_i_not         (xor          ) [ 0000]
not_sel_tmp7_i         (or           ) [ 0000]
send_packet_V          (or           ) [ 0000]
sth_V                  (select       ) [ 0000]
dst_port_rd_V          (and          ) [ 0001]
p_state_1_flag_1_i     (or           ) [ 0001]
p_state_1_new_1_i      (or           ) [ 0000]
p_state_1_new_1_i_cas  (zext         ) [ 0000]
StgValue_53            (br           ) [ 0000]
StgValue_54            (store        ) [ 0000]
StgValue_55            (br           ) [ 0000]
internal_m_valid_V     (and          ) [ 0000]
r_V                    (and          ) [ 0001]
StgValue_58            (br           ) [ 0000]
Queue_size_assign_i    (add          ) [ 0000]
StgValue_60            (store        ) [ 0000]
Queue_rd_pos_V_assi    (add          ) [ 0000]
StgValue_62            (store        ) [ 0000]
StgValue_63            (br           ) [ 0000]
StgValue_64            (br           ) [ 0000]
Queue_size_assign_i_2  (add          ) [ 0000]
StgValue_66            (store        ) [ 0000]
Queue_rd_pos_V_assi_1  (add          ) [ 0000]
StgValue_68            (store        ) [ 0000]
StgValue_69            (br           ) [ 0000]
tmp_15                 (trunc        ) [ 0000]
ssdm_int_V_write_ass_6 (partselect   ) [ 0000]
mrv                    (insertvalue  ) [ 0000]
mrv_1                  (insertvalue  ) [ 0000]
mrv_2                  (insertvalue  ) [ 0000]
mrv_3                  (insertvalue  ) [ 0000]
mrv_4                  (insertvalue  ) [ 0000]
StgValue_77            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tready_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tready_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Queue_ap_axis_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_ap_axis_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Queue_wr_pos_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_wr_pos_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Queue_rd_pos_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_rd_pos_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Queue_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Queue_wr_pos_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_wr_pos_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Queue_rd_pos_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_rd_pos_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Queue_buffer_packet">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_buffer_packet"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Queue_buffer_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i417.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i417.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i128.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i417.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="reset_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m_axis_tready_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_axis_tready_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="Queue_buffer_packet_2_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="417" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Queue_buffer_packet_2/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="417" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="417" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transfer_packet_V/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="Queue_buffer_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Queue_buffer_V_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Queue_buffer_V_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_7_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_8_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_9_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_10_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_11_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_12_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Queue_rd_pos_V_1_lo_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Queue_rd_pos_V_1_lo/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="Queue_rd_pos_V_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Queue_rd_pos_V_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_i2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Queue_size_load_2_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Queue_size_load_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sth_V_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="0" index="1" bw="417" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="0" index="3" bw="10" slack="0"/>
<pin id="165" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sth_V_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Queue_size_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Queue_size_load/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="val_assign_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="this_assign_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="this_assign_s/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_13_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="417" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="state_1_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_14_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="0" index="4" bw="6" slack="0"/>
<pin id="208" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="brmerge_demorgan_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_demorgan_i/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sel_tmp_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sel_tmp2_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sel_tmp3_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="not_sel_tmp3_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sel_tmp3_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="2"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp4_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4_i/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sel_tmp6_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6_i/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sel_tmp7_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="state_1_flag_1_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="state_1_flag_1_i/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sel_tmp2_i_not_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2_i_not/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="not_sel_tmp7_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp7_i/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="send_packet_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="send_packet_V/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sth_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="128" slack="0"/>
<pin id="307" dir="0" index="2" bw="128" slack="0"/>
<pin id="308" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sth_V/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="dst_port_rd_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="dst_port_rd_V/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_state_1_flag_1_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="2"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_state_1_flag_1_i/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_state_1_new_1_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="2"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_state_1_new_1_i/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_state_1_new_1_i_cas_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_state_1_new_1_i_cas/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_54_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="internal_m_valid_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="internal_m_valid_V/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="r_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="2"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="Queue_size_assign_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Queue_size_assign_i/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="StgValue_60_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="Queue_rd_pos_V_assi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Queue_rd_pos_V_assi/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="StgValue_62_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Queue_size_assign_i_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Queue_size_assign_i_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_66_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="Queue_rd_pos_V_assi_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Queue_rd_pos_V_assi_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="StgValue_68_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_15_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="417" slack="0"/>
<pin id="397" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ssdm_int_V_write_ass_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="417" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="10" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass_6/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mrv_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="418" slack="0"/>
<pin id="411" dir="0" index="1" bw="256" slack="0"/>
<pin id="412" dir="1" index="2" bw="418" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mrv_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="418" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="418" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mrv_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="418" slack="0"/>
<pin id="423" dir="0" index="1" bw="128" slack="0"/>
<pin id="424" dir="1" index="2" bw="418" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="mrv_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="418" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="418" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mrv_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="418" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="418" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="439" class="1005" name="reset_V_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2"/>
<pin id="441" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="reset_V_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="m_axis_tready_V_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="m_axis_tready_V_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="Queue_rd_pos_V_1_lo_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Queue_rd_pos_V_1_lo "/>
</bind>
</comp>

<comp id="457" class="1005" name="Queue_buffer_packet_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Queue_buffer_packet_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="Queue_rd_pos_V_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Queue_rd_pos_V_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="Queue_buffer_V_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Queue_buffer_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="83" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="156" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="83" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="160" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="96" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="180" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="198" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="198" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="174" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="186" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="180" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="219" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="243" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="174" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="225" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="214" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="260" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="225" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="174" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="272" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="237" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="272" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="202" pin="5"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="160" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="272" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="214" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="278" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="292" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="298" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="180" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="156" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="4" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="170" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="83" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="83" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="395" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="399" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="304" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="338" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="186" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="64" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="448"><net_src comp="70" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="455"><net_src comp="138" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="460"><net_src comp="76" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="465"><net_src comp="147" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="470"><net_src comp="89" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Queue_ap_axis_size | {1 3 }
	Port: Queue_wr_pos_V_1 | {1 }
	Port: Queue_rd_pos_V_1 | {1 3 }
	Port: Queue_size | {1 3 }
	Port: Queue_wr_pos_V | {1 }
	Port: Queue_rd_pos_V | {1 3 }
	Port: Queue_buffer_packet | {}
	Port: Queue_buffer_V | {}
	Port: state_1 | {3 }
 - Input state : 
	Port: Read : m_axis_tready_V | {1 }
	Port: Read : reset_V | {1 }
	Port: Read : Queue_ap_axis_size | {3 }
	Port: Read : Queue_wr_pos_V_1 | {}
	Port: Read : Queue_rd_pos_V_1 | {2 }
	Port: Read : Queue_size | {3 }
	Port: Read : Queue_wr_pos_V | {}
	Port: Read : Queue_rd_pos_V | {2 }
	Port: Read : Queue_buffer_packet | {2 3 }
	Port: Read : Queue_buffer_V | {2 3 }
	Port: Read : state_1 | {3 }
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		Queue_buffer_packet_2 : 2
		transfer_packet_V : 3
		tmp_i2 : 1
		Queue_buffer_V_addr : 2
		Queue_buffer_V_load : 3
	State 3
		sth_V_2 : 1
		val_assign : 1
		this_assign_s : 1
		tmp_13 : 1
		tmp_14 : 1
		p_Result_s : 2
		brmerge_demorgan_i : 2
		sel_tmp_i : 2
		sel_tmp2_i : 2
		sel_tmp3_i : 3
		not_sel_tmp3_i : 3
		tmp : 2
		tmp2 : 3
		tmp1 : 3
		sel_tmp4_i : 3
		sel_tmp6_i : 2
		sel_tmp7_i : 3
		state_1_flag_1_i : 3
		sel_tmp2_i_not : 3
		not_sel_tmp7_i : 3
		send_packet_V : 3
		sth_V : 3
		dst_port_rd_V : 3
		p_state_1_flag_1_i : 4
		p_state_1_new_1_i : 3
		p_state_1_new_1_i_cas : 3
		StgValue_53 : 4
		StgValue_54 : 4
		internal_m_valid_V : 3
		r_V : 3
		StgValue_58 : 3
		Queue_size_assign_i : 1
		StgValue_60 : 2
		StgValue_62 : 1
		StgValue_64 : 3
		Queue_size_assign_i_2 : 1
		StgValue_66 : 2
		StgValue_68 : 1
		tmp_15 : 1
		ssdm_int_V_write_ass_6 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 3
		mrv_4 : 4
		StgValue_77 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|  select  |     state_1_flag_1_i_fu_278     |    0    |    2    |
|          |           sth_V_fu_304          |    0    |   128   |
|----------|---------------------------------|---------|---------|
|          |    Queue_size_assign_i_fu_349   |    0    |    39   |
|    add   |    Queue_rd_pos_V_assi_fu_361   |    0    |    13   |
|          |   Queue_size_assign_i_2_fu_372  |    0    |    39   |
|          |   Queue_rd_pos_V_assi_1_fu_384  |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |        val_assign_fu_174        |    0    |    18   |
|   icmp   |       this_assign_s_fu_180      |    0    |    18   |
|          |         sel_tmp_i_fu_219        |    0    |    8    |
|          |        sel_tmp2_i_fu_225        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |    brmerge_demorgan_i_fu_214    |    0    |    2    |
|          |        sel_tmp3_i_fu_231        |    0    |    2    |
|          |            tmp_fu_243           |    0    |    2    |
|          |           tmp2_fu_249           |    0    |    2    |
|    and   |           tmp1_fu_255           |    0    |    2    |
|          |        sel_tmp4_i_fu_260        |    0    |    2    |
|          |        sel_tmp7_i_fu_272        |    0    |    2    |
|          |       dst_port_rd_V_fu_312      |    0    |    2    |
|          |    internal_m_valid_V_fu_338    |    0    |    2    |
|          |            r_V_fu_344           |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |      not_sel_tmp7_i_fu_292      |    0    |    2    |
|    or    |       send_packet_V_fu_298      |    0    |    2    |
|          |    p_state_1_flag_1_i_fu_318    |    0    |    2    |
|          |     p_state_1_new_1_i_fu_323    |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |      not_sel_tmp3_i_fu_237      |    0    |    2    |
|    xor   |        sel_tmp6_i_fu_266        |    0    |    2    |
|          |      sel_tmp2_i_not_fu_286      |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |     reset_V_read_read_fu_64     |    0    |    0    |
|          | m_axis_tready_V_read_read_fu_70 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_i_fu_142          |    0    |    0    |
|   zext   |          tmp_i2_fu_151          |    0    |    0    |
|          |   p_state_1_new_1_i_cas_fu_328  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          sth_V_2_fu_160         |    0    |    0    |
|          |  ssdm_int_V_write_ass_6_fu_399  |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_13_fu_186          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_14_fu_198          |    0    |    0    |
|          |          tmp_15_fu_395          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_s_fu_202        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            mrv_fu_409           |    0    |    0    |
|          |           mrv_1_fu_415          |    0    |    0    |
|insertvalue|           mrv_2_fu_421          |    0    |    0    |
|          |           mrv_3_fu_427          |    0    |    0    |
|          |           mrv_4_fu_433          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   320   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| Queue_buffer_V_addr_reg_467 |    4   |
|Queue_buffer_packet_2_reg_457|    4   |
| Queue_rd_pos_V_1_lo_reg_452 |    4   |
| Queue_rd_pos_V_load_reg_462 |    4   |
| m_axis_tready_V_read_reg_445|    1   |
|     reset_V_read_reg_439    |    1   |
+-----------------------------+--------+
|            Total            |   18   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.956  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   18   |   338  |
+-----------+--------+--------+--------+
