

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 04:31:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1091961630|  1091971422|  10.920 sec|  10.920 sec|  1091961630|  1091971422|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |      651|      651|  6.510 us|  6.510 us|     651|     651|       no|
        |grp_export_output_buffer_c1_fu_555          |export_output_buffer_c1          |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
        |grp_conv1_Pipeline_KR_KC_fu_582             |conv1_Pipeline_KR_KC             |      253|      253|  2.530 us|  2.530 us|     253|     253|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                  |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name    |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW        |  1091961629|  1091971421|  64233037 ~ 64233613|          -|          -|     17|        no|
        | + BH             |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD          |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2         |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT       |    64214864|    64215440|    8026858 ~ 8026930|          -|          -|      8|        no|
        |  ++ OUT_ROW_COL  |     7894800|     7894800|                  258|          -|          -|  30600|        no|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 42 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 37 
42 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 43 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 45 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 46 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 47 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_17, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_16, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv1.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_5 = load i8 %h" [src/conv1.cpp:32]   --->   Operation 54 'load' 'h_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_5, i8 255" [src/conv1.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %h_5" [src/conv1.cpp:32]   --->   Operation 57 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:32]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:32]   --->   Operation 59 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln84 = br void %PAD.i" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 60 'br' 'br_ln84' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [src/conv1.cpp:63]   --->   Operation 61 'ret' 'ret_ln63' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln84, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 62 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln84_2, void %for.inc42.i, i13 0, void %TILE_OUT.split" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 63 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.82ns)   --->   "%add_ln84_2 = add i13 %phi_mul, i13 263" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 64 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i5 %bh" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 65 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 66 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln84 = add i5 %bh, i5 1" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 67 'add' 'add_ln84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 68 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln87 = add i6 %zext_ln84, i6 60" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 69 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i6 %add_ln87" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 70 'sext' 'sext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.76ns)   --->   "%add_ln87_1 = add i10 %sext_ln87, i10 %zext_ln32" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 71 'add' 'add_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln87_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 72 'bitselect' 'tmp_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln87_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 73 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln87_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 74 'bitselect' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 75 'select' 'select_ln55' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp_3, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 76 'or' 'or_ln55' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln87_1" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 77 'select' 'hclamp' <Predicate = (!icmp_ln84)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln89_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 79 'bitconcatenate' 'shl_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i12 %shl_ln89_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 80 'sext' 'sext_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.89ns)   --->   "%sub_ln89 = sub i20 %shl_ln, i20 %sext_ln89" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 81 'sub' 'sub_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i20 %sub_ln89" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 82 'sext' 'sext_ln89_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln89 = add i64 %sext_ln89_2, i64 %input_ftmap_read" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 83 'add' 'add_ln89' <Predicate = (!icmp_ln84)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln89, i32 2, i32 63" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i62 %trunc_ln" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 85 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln89_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 86 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %add_ln89, i64 1016" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 87 'add' 'add_ln90' <Predicate = (!icmp_ln84)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln90, i32 2, i32 63" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 88 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i62 %trunc_ln2" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 89 'sext' 'sext_ln90' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 90 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (icmp_ln84)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 92 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 93 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 94 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 94 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 95 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 95 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 96 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 96 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 97 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 97 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 98 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 99 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 100 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 101 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 102 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 103 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 104 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 105 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 105 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 106 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 106 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 107 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 107 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 108 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 108 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 110 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 111 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 112 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 113 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln93 = br void %for.inc.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 114 'br' 'br_ln93' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln93, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 115 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %p" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 116 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.82ns)   --->   "%add_ln95 = add i13 %phi_mul, i13 %zext_ln95" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 117 'add' 'add_ln95' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i13 %add_ln95" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 118 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95_1" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 119 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i3 %p" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 120 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.67ns)   --->   "%icmp_ln93 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 121 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %p, i3 1" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 122 'add' 'add_ln93' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 123 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 125 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln96 = add i9 %zext_ln93_1, i9 259" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 126 'add' 'add_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %add_ln96" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 127 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.82ns)   --->   "%add_ln96_1 = add i13 %phi_mul, i13 %zext_ln96" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 128 'add' 'add_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i13 %add_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 129 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 130 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %left, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 131 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %right, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 132 'store' 'store_ln96' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 133 'br' 'br_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 135 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 136 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 137 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 138 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 139 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 140 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 141 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 142 [1/1] (0.42ns)   --->   "%br_ln100 = br void %load-store-loop.i" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 142 'br' 'br_ln100' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_95, void %load-store-loop.i.split"   --->   Operation 143 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 144 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.76ns)   --->   "%exitcond255 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 145 'icmp' 'exitcond255' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (0.76ns)   --->   "%empty_95 = add i8 %loop_index_i, i8 1"   --->   Operation 146 'add' 'empty_95' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond255, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 147 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 148 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast241 = zext i9 %arrayidx36612_sum_i"   --->   Operation 149 'zext' 'arrayidx36612_sum_i_cast241' <Predicate = (!exitcond255)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.82ns)   --->   "%empty_97 = add i13 %phi_mul, i13 %arrayidx36612_sum_i_cast241" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 150 'add' 'empty_97' <Predicate = (!exitcond255)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln84 = br void %PAD.i" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 151 'br' 'br_ln84' <Predicate = (exitcond255)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 152 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 152 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%empty_96 = bitcast i32 %i1_addr_read" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 154 'bitcast' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast = zext i13 %empty_97" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 155 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 156 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln89 = store i32 %empty_96, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 157 'store' 'store_ln89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln36, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:36]   --->   Operation 159 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:36]   --->   Operation 160 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_5, void %OUT.split, void %for.inc71" [src/conv1.cpp:36]   --->   Operation 161 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %out" [src/conv1.cpp:36]   --->   Operation 162 'zext' 'zext_ln36' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (2.11ns)   --->   "%mul_ln110 = mul i15 %zext_ln36, i15 324" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 163 'mul' 'mul_ln110' <Predicate = (!tmp_5)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i15 %mul_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 164 'zext' 'zext_ln110' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %zext_ln110, i64 %conv1_weights_read" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 165 'add' 'add_ln110' <Predicate = (!tmp_5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110, i32 2, i32 63" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 166 'partselect' 'trunc_ln110_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_5, i8 15" [src/conv1.cpp:32]   --->   Operation 167 'add' 'add_ln32' <Predicate = (tmp_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv1.cpp:32]   --->   Operation 168 'store' 'store_ln32' <Predicate = (tmp_5)> <Delay = 0.42>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 169 'br' 'br_ln32' <Predicate = (tmp_5)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln110_1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 170 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 171 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [8/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 172 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 173 [7/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 173 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 174 [6/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 174 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 175 [5/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 175 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 176 [4/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 176 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 177 [3/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 177 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 178 [2/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 178 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 179 [1/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 179 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln110 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln110_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 180 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 13> <Delay = 0.42>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:36]   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:36]   --->   Operation 182 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln110 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln110_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 183 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln40 = br void %KR" [src/conv1.cpp:40]   --->   Operation 184 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 37 <SV = 14> <Delay = 4.49>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i15 %add_ln40_3, void %arrayidx517.exit, i15 0, void %OUT.split" [src/conv1.cpp:40]   --->   Operation 185 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln40_4, void %arrayidx517.exit, i4 0, void %OUT.split" [src/conv1.cpp:40]   --->   Operation 186 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i12 %select_ln44_2, void %arrayidx517.exit, i12 0, void %OUT.split" [src/conv1.cpp:44]   --->   Operation 187 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%r = phi i4 %select_ln44_1, void %arrayidx517.exit, i4 0, void %OUT.split" [src/conv1.cpp:44]   --->   Operation 188 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln45, void %arrayidx517.exit, i8 0, void %OUT.split" [src/conv1.cpp:45]   --->   Operation 189 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i15 %indvar_flatten42, i15 30600" [src/conv1.cpp:40]   --->   Operation 190 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 191 [1/1] (0.84ns)   --->   "%add_ln40_3 = add i15 %indvar_flatten42, i15 1" [src/conv1.cpp:40]   --->   Operation 191 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc62, void %for.inc68" [src/conv1.cpp:40]   --->   Operation 192 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.79ns)   --->   "%add_ln40 = add i4 %o, i4 1" [src/conv1.cpp:40]   --->   Operation 193 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.80ns)   --->   "%icmp_ln44 = icmp_eq  i12 %indvar_flatten27, i12 3825" [src/conv1.cpp:44]   --->   Operation 194 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.39ns)   --->   "%select_ln40 = select i1 %icmp_ln44, i4 0, i4 %r" [src/conv1.cpp:40]   --->   Operation 195 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 196 [1/1] (0.39ns)   --->   "%select_ln40_4 = select i1 %icmp_ln44, i4 %add_ln40, i4 %o" [src/conv1.cpp:40]   --->   Operation 196 'select' 'select_ln40_4' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %select_ln40_4" [src/conv1.cpp:40]   --->   Operation 197 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln44, i1 1" [src/conv1.cpp:40]   --->   Operation 198 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 199 [1/1] (0.76ns)   --->   "%icmp_ln45 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:45]   --->   Operation 199 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv1.cpp:40]   --->   Operation 200 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 201 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %select_ln40, i4 1" [src/conv1.cpp:44]   --->   Operation 201 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln40, i1 %icmp_ln44" [src/conv1.cpp:44]   --->   Operation 202 'or' 'or_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i8 0, i8 %c" [src/conv1.cpp:44]   --->   Operation 203 'select' 'select_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 204 [1/1] (0.39ns)   --->   "%select_ln44_1 = select i1 %and_ln40, i4 %add_ln44, i4 %select_ln40" [src/conv1.cpp:44]   --->   Operation 204 'select' 'select_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i4 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 205 'zext' 'select_ln44_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln44_1, i8 0" [src/conv1.cpp:44]   --->   Operation 206 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_99 = sub i12 %p_shl8, i12 %select_ln44_1_cast" [src/conv1.cpp:44]   --->   Operation 207 'sub' 'empty_99' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%select_ln44_cast = zext i8 %select_ln44" [src/conv1.cpp:44]   --->   Operation 208 'zext' 'select_ln44_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_100 = add i12 %empty_99, i12 %select_ln44_cast" [src/conv1.cpp:44]   --->   Operation 209 'add' 'empty_100' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast245 = zext i12 %empty_100" [src/conv1.cpp:44]   --->   Operation 210 'zext' 'p_cast245' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 211 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 212 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 213 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 214 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 215 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 216 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 217 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 218 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 219 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 219 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 220 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 220 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 221 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 221 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 222 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 222 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 223 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 223 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 224 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 224 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 225 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 225 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 226 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 226 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %out" [src/conv1.cpp:60]   --->   Operation 227 'trunc' 'trunc_ln60' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 228 [2/2] (0.76ns)   --->   "%call_ln60 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln60, i8 %h_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:60]   --->   Operation 228 'call' 'call_ln60' <Predicate = (icmp_ln40)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 229 [1/1] (0.77ns)   --->   "%add_ln36 = add i7 %out, i7 8" [src/conv1.cpp:36]   --->   Operation 229 'add' 'add_ln36' <Predicate = (icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 4.65>
ST_38 : Operation 230 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 230 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 231 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 231 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 232 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 232 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 233 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 233 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 234 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 234 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 235 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 235 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 236 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 236 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 237 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 237 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 238 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111, i3 %trunc_ln40" [src/conv1.cpp:55]   --->   Operation 238 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 239 [2/2] (2.69ns)   --->   "%call_ln55 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i4 %select_ln44_1, i8 %select_ln44, i3 %trunc_ln40, i32 %p_loc, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in" [src/conv1.cpp:55]   --->   Operation 239 'call' 'call_ln55' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 16> <Delay = 0.00>
ST_39 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln55 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i4 %select_ln44_1, i8 %select_ln44, i3 %trunc_ln40, i32 %p_loc, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in" [src/conv1.cpp:55]   --->   Operation 240 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 17> <Delay = 1.23>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 242 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 243 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:45]   --->   Operation 244 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 245 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 245 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 246 [1/1] (0.73ns)   --->   "%switch_ln55 = switch i3 %trunc_ln40, void %arrayidx517.case.7, i3 0, void %arrayidx517.case.0, i3 1, void %arrayidx517.case.1, i3 2, void %arrayidx517.case.2, i3 3, void %arrayidx517.case.3, i3 4, void %arrayidx517.case.4, i3 5, void %arrayidx517.case.5, i3 6, void %arrayidx517.case.6" [src/conv1.cpp:55]   --->   Operation 246 'switch' 'switch_ln55' <Predicate = true> <Delay = 0.73>
ST_40 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 247 'store' 'store_ln55' <Predicate = (trunc_ln40 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 248 'br' 'br_ln55' <Predicate = (trunc_ln40 == 6)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 249 'store' 'store_ln55' <Predicate = (trunc_ln40 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 250 'br' 'br_ln55' <Predicate = (trunc_ln40 == 5)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 251 'store' 'store_ln55' <Predicate = (trunc_ln40 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 252 'br' 'br_ln55' <Predicate = (trunc_ln40 == 4)> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 253 'store' 'store_ln55' <Predicate = (trunc_ln40 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 254 'br' 'br_ln55' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 255 'store' 'store_ln55' <Predicate = (trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 256 'br' 'br_ln55' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 257 'store' 'store_ln55' <Predicate = (trunc_ln40 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 258 'br' 'br_ln55' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_40 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 259 'store' 'store_ln55' <Predicate = (trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 260 'br' 'br_ln55' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_40 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 261 'store' 'store_ln55' <Predicate = (trunc_ln40 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 262 'br' 'br_ln55' <Predicate = (trunc_ln40 == 7)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 1.18>
ST_41 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln45 = add i8 %select_ln44, i8 1" [src/conv1.cpp:45]   --->   Operation 263 'add' 'add_ln45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 264 [1/1] (0.80ns)   --->   "%add_ln44_1 = add i12 %indvar_flatten27, i12 1" [src/conv1.cpp:44]   --->   Operation 264 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 265 [1/1] (0.37ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i12 1, i12 %add_ln44_1" [src/conv1.cpp:44]   --->   Operation 265 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln45 = br void %KR" [src/conv1.cpp:45]   --->   Operation 266 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.00>
ST_42 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln60 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln60, i8 %h_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:60]   --->   Operation 267 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 268 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                                                          (alloca           ) [ 0111111111111111111111111111111111111111111]
output_ftmap_read                                          (read             ) [ 0011111111111111111111111111111111111111111]
conv1_weights_read                                         (read             ) [ 0011111111111111111111111111111111111111111]
input_ftmap_read                                           (read             ) [ 0011111111111111111111111111111111111111111]
p_loc                                                      (alloca           ) [ 0011111111111111111111111111111111111111111]
specinterface_ln0                                          (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0                                          (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0                                          (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0                                          (specinterface    ) [ 0000000000000000000000000000000000000000000]
store_ln32                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln32                                                    (br               ) [ 0000000000000000000000000000000000000000000]
h_5                                                        (load             ) [ 0001111111111111111111111111111111111111111]
icmp_ln32                                                  (icmp             ) [ 0011111111111111111111111111111111111111111]
br_ln32                                                    (br               ) [ 0000000000000000000000000000000000000000000]
zext_ln32                                                  (zext             ) [ 0001111111111111111111111100000000000000000]
speclooptripcount_ln32                                     (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln32                                          (specloopname     ) [ 0000000000000000000000000000000000000000000]
br_ln84                                                    (br               ) [ 0011111111111111111111111111111111111111111]
ret_ln63                                                   (ret              ) [ 0000000000000000000000000000000000000000000]
bh                                                         (phi              ) [ 0001000000000000000000000000000000000000000]
phi_mul                                                    (phi              ) [ 0001111111111111111111111100000000000000000]
add_ln84_2                                                 (add              ) [ 0011111111111111111111111111111111111111111]
zext_ln84                                                  (zext             ) [ 0000000000000000000000000000000000000000000]
icmp_ln84                                                  (icmp             ) [ 0011111111111111111111111111111111111111111]
add_ln84                                                   (add              ) [ 0011111111111111111111111111111111111111111]
br_ln84                                                    (br               ) [ 0000000000000000000000000000000000000000000]
add_ln87                                                   (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln87                                                  (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln87_1                                                 (add              ) [ 0000000000000000000000000000000000000000000]
tmp_3                                                      (bitselect        ) [ 0000000000000000000000000000000000000000000]
icmp_ln56                                                  (icmp             ) [ 0000000000000000000000000000000000000000000]
tmp_4                                                      (bitselect        ) [ 0000000000000000000000000000000000000000000]
select_ln55                                                (select           ) [ 0000000000000000000000000000000000000000000]
or_ln55                                                    (or               ) [ 0000000000000000000000000000000000000000000]
hclamp                                                     (select           ) [ 0000000000000000000000000000000000000000000]
shl_ln                                                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
shl_ln89_1                                                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
sext_ln89                                                  (sext             ) [ 0000000000000000000000000000000000000000000]
sub_ln89                                                   (sub              ) [ 0000000000000000000000000000000000000000000]
sext_ln89_2                                                (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln89                                                   (add              ) [ 0000000000000000000000000000000000000000000]
trunc_ln                                                   (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln89_1                                                (sext             ) [ 0000000000000000000000000000000000000000000]
i1_addr                                                    (getelementptr    ) [ 0000111111111111111111111100000000000000000]
add_ln90                                                   (add              ) [ 0000000000000000000000000000000000000000000]
trunc_ln2                                                  (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln90                                                  (sext             ) [ 0000000000000000000000000000000000000000000]
i1_addr_1                                                  (getelementptr    ) [ 0000111111111100000000000000000000000000000]
br_ln36                                                    (br               ) [ 0011111111111111111111111111111111111111111]
i1_load_req                                                (readreq          ) [ 0000000000000000000000000000000000000000000]
i1_addr_read_1                                             (read             ) [ 0000000000000100000000000000000000000000000]
i1_load_1_req                                              (readreq          ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln84                                     (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln84                                          (specloopname     ) [ 0000000000000000000000000000000000000000000]
left                                                       (bitcast          ) [ 0000000000000010000000000000000000000000000]
i1_addr_1_read                                             (read             ) [ 0000000000000000000000000000000000000000000]
right                                                      (bitcast          ) [ 0000000000000010000000000000000000000000000]
br_ln93                                                    (br               ) [ 0011111111111111111111111111111111111111111]
p                                                          (phi              ) [ 0000000000000010000000000000000000000000000]
zext_ln95                                                  (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln95                                                   (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln95_1                                                (zext             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_3   (getelementptr    ) [ 0000000000000000000000000000000000000000000]
zext_ln93_1                                                (zext             ) [ 0000000000000000000000000000000000000000000]
icmp_ln93                                                  (icmp             ) [ 0011111111111111111111111111111111111111111]
add_ln93                                                   (add              ) [ 0011111111111111111111111111111111111111111]
br_ln93                                                    (br               ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln93                                     (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln93                                          (specloopname     ) [ 0000000000000000000000000000000000000000000]
add_ln96                                                   (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln96                                                  (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln96_1                                                 (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln96_1                                                (zext             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_4   (getelementptr    ) [ 0000000000000000000000000000000000000000000]
store_ln95                                                 (store            ) [ 0000000000000000000000000000000000000000000]
store_ln96                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln93                                                    (br               ) [ 0011111111111111111111111111111111111111111]
empty                                                      (readreq          ) [ 0000000000000000000000000000000000000000000]
br_ln100                                                   (br               ) [ 0011111111111111111111111111111111111111111]
loop_index_i                                               (phi              ) [ 0000000000000000000000010000000000000000000]
loop_index_i_cast                                          (zext             ) [ 0000000000000000000000000000000000000000000]
exitcond255                                                (icmp             ) [ 0011111111111111111111111111111111111111111]
empty_95                                                   (add              ) [ 0011111111111111111111111111111111111111111]
br_ln0                                                     (br               ) [ 0000000000000000000000000000000000000000000]
arrayidx36612_sum_i                                        (add              ) [ 0000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast241                                (zext             ) [ 0000000000000000000000000000000000000000000]
empty_97                                                   (add              ) [ 0000000000000000000000001100000000000000000]
br_ln84                                                    (br               ) [ 0011111111111111111111111111111111111111111]
i1_addr_read                                               (read             ) [ 0000000000000000000000000100000000000000000]
speclooptripcount_ln0                                      (speclooptripcount) [ 0000000000000000000000000000000000000000000]
empty_96                                                   (bitcast          ) [ 0000000000000000000000000000000000000000000]
p_cast                                                     (zext             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_5   (getelementptr    ) [ 0000000000000000000000000000000000000000000]
store_ln89                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln0                                                     (br               ) [ 0011111111111111111111111111111111111111111]
out                                                        (phi              ) [ 0000000000000000000000000011111111111111110]
tmp_5                                                      (bitselect        ) [ 0011111111111111111111111111111111111111111]
br_ln36                                                    (br               ) [ 0000000000000000000000000000000000000000000]
zext_ln36                                                  (zext             ) [ 0000000000000000000000000000000000000000000]
mul_ln110                                                  (mul              ) [ 0000000000000000000000000000000000000000000]
zext_ln110                                                 (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln110                                                  (add              ) [ 0000000000000000000000000000000000000000000]
trunc_ln110_1                                              (partselect       ) [ 0000000000000000000000000001111111111000000]
add_ln32                                                   (add              ) [ 0000000000000000000000000000000000000000000]
store_ln32                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln32                                                    (br               ) [ 0000000000000000000000000000000000000000000]
sext_ln110                                                 (sext             ) [ 0000000000000000000000000000000000000000000]
w1_addr                                                    (getelementptr    ) [ 0000000000000000000000000000111111100000000]
empty_98                                                   (readreq          ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln36                                     (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln36                                          (specloopname     ) [ 0000000000000000000000000000000000000000000]
call_ln110                                                 (call             ) [ 0000000000000000000000000000000000000000000]
br_ln40                                                    (br               ) [ 0011111111111111111111111111111111111111111]
indvar_flatten42                                           (phi              ) [ 0000000000000000000000000000000000000100000]
o                                                          (phi              ) [ 0000000000000000000000000000000000000100000]
indvar_flatten27                                           (phi              ) [ 0000000000000000000000000000000000000111110]
r                                                          (phi              ) [ 0000000000000000000000000000000000000100000]
c                                                          (phi              ) [ 0000000000000000000000000000000000000100000]
icmp_ln40                                                  (icmp             ) [ 0011111111111111111111111111111111111111111]
add_ln40_3                                                 (add              ) [ 0011111111111111111111111111111111111111111]
br_ln40                                                    (br               ) [ 0000000000000000000000000000000000000000000]
add_ln40                                                   (add              ) [ 0000000000000000000000000000000000000000000]
icmp_ln44                                                  (icmp             ) [ 0000000000000000000000000000000000000011110]
select_ln40                                                (select           ) [ 0000000000000000000000000000000000000000000]
select_ln40_4                                              (select           ) [ 0011111111111111111111111111111111111111111]
trunc_ln40                                                 (trunc            ) [ 0000000000000000000000000000000000000011100]
xor_ln40                                                   (xor              ) [ 0000000000000000000000000000000000000000000]
icmp_ln45                                                  (icmp             ) [ 0000000000000000000000000000000000000000000]
and_ln40                                                   (and              ) [ 0000000000000000000000000000000000000000000]
add_ln44                                                   (add              ) [ 0000000000000000000000000000000000000000000]
or_ln44                                                    (or               ) [ 0000000000000000000000000000000000000000000]
select_ln44                                                (select           ) [ 0000000000000000000000000000000000000011110]
select_ln44_1                                              (select           ) [ 0011111111111111111111111111111111111111111]
select_ln44_1_cast                                         (zext             ) [ 0000000000000000000000000000000000000000000]
p_shl8                                                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
empty_99                                                   (sub              ) [ 0000000000000000000000000000000000000000000]
select_ln44_cast                                           (zext             ) [ 0000000000000000000000000000000000000000000]
empty_100                                                  (add              ) [ 0000000000000000000000000000000000000000000]
p_cast245                                                  (zext             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96  (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97  (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98  (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99  (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 (getelementptr    ) [ 0000000000000000000000000000000000000011100]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 (getelementptr    ) [ 0000000000000000000000000000000000000011100]
trunc_ln60                                                 (trunc            ) [ 0000000000000000000000000000000000000000001]
add_ln36                                                   (add              ) [ 0011111111111111111111111110000000000000001]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 (load             ) [ 0000000000000000000000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 (load             ) [ 0000000000000000000000000000000000000000000]
tmp                                                        (mux              ) [ 0000000000000000000000000000000000000001000]
call_ln55                                                  (call             ) [ 0000000000000000000000000000000000000000000]
specloopname_ln0                                           (specloopname     ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln0                                      (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln0                                           (specloopname     ) [ 0000000000000000000000000000000000000000000]
specloopname_ln45                                          (specloopname     ) [ 0000000000000000000000000000000000000000000]
p_loc_load                                                 (load             ) [ 0000000000000000000000000000000000000000000]
switch_ln55                                                (switch           ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
store_ln55                                                 (store            ) [ 0000000000000000000000000000000000000000000]
br_ln55                                                    (br               ) [ 0000000000000000000000000000000000000000000]
add_ln45                                                   (add              ) [ 0011111111111111111111111111111111111111111]
add_ln44_1                                                 (add              ) [ 0000000000000000000000000000000000000000000]
select_ln44_2                                              (select           ) [ 0011111111111111111111111111111111111111111]
br_ln45                                                    (br               ) [ 0011111111111111111111111111111111111111111]
call_ln60                                                  (call             ) [ 0000000000000000000000000000000000000000000]
br_ln36                                                    (br               ) [ 0011111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_LOAD_WEIGHTS_K_L"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="h_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_loc_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_ftmap_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv1_weights_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_ftmap_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_req/4 empty/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_readreq_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_1_req/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="9"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read_1/12 i1_addr_read/24 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i1_addr_1_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="10"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_1_read/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_readreq_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_98/27 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="13" slack="0"/>
<pin id="286" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3/14 "/>
</bind>
</comp>

<comp id="289" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="13" slack="0"/>
<pin id="293" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="13" slack="1"/>
<pin id="302" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="304" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/14 store_ln96/14 store_ln89/25 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="13" slack="0"/>
<pin id="311" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5/25 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="12" slack="0"/>
<pin id="319" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96/37 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="12" slack="0"/>
<pin id="326" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97/37 "/>
</bind>
</comp>

<comp id="329" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="12" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98/37 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="12" slack="0"/>
<pin id="340" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99/37 "/>
</bind>
</comp>

<comp id="343" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="12" slack="0"/>
<pin id="347" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100/37 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="12" slack="0"/>
<pin id="354" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101/37 "/>
</bind>
</comp>

<comp id="357" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="12" slack="0"/>
<pin id="361" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102/37 "/>
</bind>
</comp>

<comp id="364" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="12" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103/37 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111/37 store_ln55/40 "/>
</bind>
</comp>

<comp id="419" class="1005" name="bh_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="bh_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="phi_mul_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="phi_mul_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="453" class="1005" name="loop_index_i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="loop_index_i_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="8" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/23 "/>
</bind>
</comp>

<comp id="464" class="1005" name="out_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="1"/>
<pin id="466" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="out_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/26 "/>
</bind>
</comp>

<comp id="476" class="1005" name="indvar_flatten42_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="1"/>
<pin id="478" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="indvar_flatten42_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/37 "/>
</bind>
</comp>

<comp id="487" class="1005" name="o_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="o_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/37 "/>
</bind>
</comp>

<comp id="498" class="1005" name="indvar_flatten27_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="1"/>
<pin id="500" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="indvar_flatten27_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/37 "/>
</bind>
</comp>

<comp id="510" class="1005" name="r_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="r_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="1" slack="1"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/37 "/>
</bind>
</comp>

<comp id="521" class="1005" name="c_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="c_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/37 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="62" slack="9"/>
<pin id="536" dir="0" index="3" bw="32" slack="0"/>
<pin id="537" dir="0" index="4" bw="32" slack="0"/>
<pin id="538" dir="0" index="5" bw="32" slack="0"/>
<pin id="539" dir="0" index="6" bw="32" slack="0"/>
<pin id="540" dir="0" index="7" bw="32" slack="0"/>
<pin id="541" dir="0" index="8" bw="32" slack="0"/>
<pin id="542" dir="0" index="9" bw="32" slack="0"/>
<pin id="543" dir="0" index="10" bw="32" slack="0"/>
<pin id="544" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/35 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_export_output_buffer_c1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="0" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="64" slack="14"/>
<pin id="559" dir="0" index="3" bw="32" slack="0"/>
<pin id="560" dir="0" index="4" bw="6" slack="0"/>
<pin id="561" dir="0" index="5" bw="8" slack="13"/>
<pin id="562" dir="0" index="6" bw="32" slack="0"/>
<pin id="563" dir="0" index="7" bw="32" slack="0"/>
<pin id="564" dir="0" index="8" bw="32" slack="0"/>
<pin id="565" dir="0" index="9" bw="32" slack="0"/>
<pin id="566" dir="0" index="10" bw="32" slack="0"/>
<pin id="567" dir="0" index="11" bw="32" slack="0"/>
<pin id="568" dir="0" index="12" bw="32" slack="0"/>
<pin id="569" dir="0" index="13" bw="32" slack="0"/>
<pin id="570" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/37 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_conv1_Pipeline_KR_KC_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="0" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="1"/>
<pin id="586" dir="0" index="3" bw="8" slack="1"/>
<pin id="587" dir="0" index="4" bw="3" slack="1"/>
<pin id="588" dir="0" index="5" bw="32" slack="15"/>
<pin id="589" dir="0" index="6" bw="32" slack="0"/>
<pin id="590" dir="0" index="7" bw="32" slack="0"/>
<pin id="591" dir="0" index="8" bw="32" slack="0"/>
<pin id="592" dir="0" index="9" bw="32" slack="0"/>
<pin id="593" dir="0" index="10" bw="32" slack="0"/>
<pin id="594" dir="0" index="11" bw="32" slack="0"/>
<pin id="595" dir="0" index="12" bw="32" slack="0"/>
<pin id="596" dir="0" index="13" bw="32" slack="0"/>
<pin id="597" dir="0" index="14" bw="32" slack="0"/>
<pin id="598" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/38 "/>
</bind>
</comp>

<comp id="609" class="1005" name="reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr_read_1 i1_addr_read "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln32_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="h_5_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_5/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln32_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln32_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln84_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="13" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln84_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln84_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="0" index="1" bw="5" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln84_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln87_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln87_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln87_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="1"/>
<pin id="666" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="10" slack="0"/>
<pin id="671" dir="0" index="2" bw="5" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln56_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln55_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="9" slack="0"/>
<pin id="694" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln55_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="hclamp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="9" slack="0"/>
<pin id="707" dir="0" index="2" bw="10" slack="0"/>
<pin id="708" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="shl_ln_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="20" slack="0"/>
<pin id="714" dir="0" index="1" bw="10" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="shl_ln89_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="0" index="1" bw="10" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln89_1/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln89_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="0"/>
<pin id="730" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln89_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="20" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln89_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="20" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_2/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln89_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="20" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="2"/>
<pin id="745" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="62" slack="0"/>
<pin id="749" dir="0" index="1" bw="64" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln89_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="62" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_1/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="i1_addr_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="62" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln90_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="62" slack="0"/>
<pin id="775" dir="0" index="1" bw="64" slack="0"/>
<pin id="776" dir="0" index="2" bw="3" slack="0"/>
<pin id="777" dir="0" index="3" bw="7" slack="0"/>
<pin id="778" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln90_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="62" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="i1_addr_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="62" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr_1/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="left_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="right_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln95_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln95_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="13" slack="11"/>
<pin id="807" dir="0" index="1" bw="3" slack="0"/>
<pin id="808" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/14 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln95_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="13" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/14 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln93_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="0"/>
<pin id="818" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln93_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/14 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln93_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln96_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="0" index="1" bw="9" slack="0"/>
<pin id="835" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln96_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln96_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="11"/>
<pin id="844" dir="0" index="1" bw="9" slack="0"/>
<pin id="845" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/14 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln96_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="13" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="loop_index_i_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/23 "/>
</bind>
</comp>

<comp id="857" class="1004" name="exitcond255_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond255/23 "/>
</bind>
</comp>

<comp id="863" class="1004" name="empty_95_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_95/23 "/>
</bind>
</comp>

<comp id="869" class="1004" name="arrayidx36612_sum_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="4" slack="0"/>
<pin id="872" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/23 "/>
</bind>
</comp>

<comp id="875" class="1004" name="arrayidx36612_sum_i_cast241_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="0"/>
<pin id="877" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast241/23 "/>
</bind>
</comp>

<comp id="879" class="1004" name="empty_97_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="20"/>
<pin id="881" dir="0" index="1" bw="9" slack="0"/>
<pin id="882" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_97/23 "/>
</bind>
</comp>

<comp id="885" class="1004" name="empty_96_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_96/25 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="13" slack="2"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/25 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="7" slack="0"/>
<pin id="897" dir="0" index="2" bw="4" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln36_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/26 "/>
</bind>
</comp>

<comp id="906" class="1004" name="mul_ln110_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="0"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/26 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln110_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="15" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/26 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln110_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="15" slack="0"/>
<pin id="918" dir="0" index="1" bw="64" slack="3"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/26 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln110_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="62" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="0" index="2" bw="3" slack="0"/>
<pin id="925" dir="0" index="3" bw="7" slack="0"/>
<pin id="926" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln110_1/26 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln32_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="933" dir="0" index="1" bw="5" slack="0"/>
<pin id="934" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/26 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln32_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="3"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/26 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln110_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="62" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/27 "/>
</bind>
</comp>

<comp id="944" class="1004" name="w1_addr_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="62" slack="0"/>
<pin id="947" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/27 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln40_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="15" slack="0"/>
<pin id="953" dir="0" index="1" bw="13" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/37 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln40_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="15" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/37 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln40_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/37 "/>
</bind>
</comp>

<comp id="969" class="1004" name="icmp_ln44_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="12" slack="0"/>
<pin id="971" dir="0" index="1" bw="10" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/37 "/>
</bind>
</comp>

<comp id="975" class="1004" name="select_ln40_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="0" index="2" bw="4" slack="0"/>
<pin id="979" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/37 "/>
</bind>
</comp>

<comp id="983" class="1004" name="select_ln40_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="4" slack="0"/>
<pin id="986" dir="0" index="2" bw="4" slack="0"/>
<pin id="987" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_4/37 "/>
</bind>
</comp>

<comp id="991" class="1004" name="trunc_ln40_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="0"/>
<pin id="993" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/37 "/>
</bind>
</comp>

<comp id="995" class="1004" name="xor_ln40_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/37 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="icmp_ln45_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/37 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="and_ln40_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/37 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="add_ln44_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/37 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="or_ln44_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/37 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="select_ln44_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="0" index="2" bw="8" slack="0"/>
<pin id="1029" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/37 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="select_ln44_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="4" slack="0"/>
<pin id="1036" dir="0" index="2" bw="4" slack="0"/>
<pin id="1037" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/37 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="select_ln44_1_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="0"/>
<pin id="1043" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_1_cast/37 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_shl8_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="12" slack="0"/>
<pin id="1047" dir="0" index="1" bw="4" slack="0"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/37 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="empty_99_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="12" slack="0"/>
<pin id="1055" dir="0" index="1" bw="4" slack="0"/>
<pin id="1056" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_99/37 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln44_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_cast/37 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="empty_100_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="12" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_100/37 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="p_cast245_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="12" slack="0"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast245/37 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="trunc_ln60_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="11"/>
<pin id="1083" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/37 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln36_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="11"/>
<pin id="1088" dir="0" index="1" bw="5" slack="0"/>
<pin id="1089" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/37 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="0" index="1" bw="32" slack="0"/>
<pin id="1095" dir="0" index="2" bw="32" slack="0"/>
<pin id="1096" dir="0" index="3" bw="32" slack="0"/>
<pin id="1097" dir="0" index="4" bw="32" slack="0"/>
<pin id="1098" dir="0" index="5" bw="32" slack="0"/>
<pin id="1099" dir="0" index="6" bw="32" slack="0"/>
<pin id="1100" dir="0" index="7" bw="32" slack="0"/>
<pin id="1101" dir="0" index="8" bw="32" slack="0"/>
<pin id="1102" dir="0" index="9" bw="3" slack="1"/>
<pin id="1103" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/38 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_loc_load_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="17"/>
<pin id="1116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/40 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="add_ln45_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="4"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/41 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln44_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="4"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/41 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="select_ln44_2_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="4"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="0" index="2" bw="12" slack="0"/>
<pin id="1140" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/41 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="h_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1150" class="1005" name="output_ftmap_read_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="64" slack="14"/>
<pin id="1152" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1155" class="1005" name="conv1_weights_read_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="3"/>
<pin id="1157" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1160" class="1005" name="input_ftmap_read_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="64" slack="2"/>
<pin id="1162" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1165" class="1005" name="p_loc_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="15"/>
<pin id="1167" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1171" class="1005" name="h_5_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="13"/>
<pin id="1173" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="h_5 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="zext_ln32_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="10" slack="1"/>
<pin id="1181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="add_ln84_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="13" slack="0"/>
<pin id="1186" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84_2 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="add_ln84_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="0"/>
<pin id="1194" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="i1_addr_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr "/>
</bind>
</comp>

<comp id="1203" class="1005" name="i1_addr_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="2"/>
<pin id="1205" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i1_addr_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="left_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1214" class="1005" name="right_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1222" class="1005" name="add_ln93_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="3" slack="0"/>
<pin id="1224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="empty_95_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="0"/>
<pin id="1232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_95 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="empty_97_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="13" slack="2"/>
<pin id="1237" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="empty_97 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln110_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="62" slack="1"/>
<pin id="1245" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="w1_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="1257" class="1005" name="add_ln40_3_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="15" slack="0"/>
<pin id="1259" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="icmp_ln44_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="4"/>
<pin id="1264" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="select_ln40_4_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="4" slack="0"/>
<pin id="1269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_4 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="trunc_ln40_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="3" slack="1"/>
<pin id="1274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="select_ln44_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="select_ln44_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="0"/>
<pin id="1286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="12" slack="1"/>
<pin id="1292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="12" slack="1"/>
<pin id="1297" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="12" slack="1"/>
<pin id="1302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="12" slack="1"/>
<pin id="1307" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="12" slack="1"/>
<pin id="1312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="1"/>
<pin id="1317" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="12" slack="1"/>
<pin id="1322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="12" slack="1"/>
<pin id="1327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="trunc_ln60_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="6" slack="1"/>
<pin id="1332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="add_ln36_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="7" slack="1"/>
<pin id="1337" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1345" class="1005" name="add_ln45_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="select_ln44_2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="12" slack="1"/>
<pin id="1352" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="225"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="126" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="126" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="128" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="128" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="148" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="273"><net_src comp="150" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="274"><net_src comp="156" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="280"><net_src comp="148" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="170" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="136" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="136" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="282" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="136" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="307" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="136" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="136" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="136" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="136" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="136" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="136" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="136" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="136" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="315" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="322" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="329" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="336" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="343" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="350" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="357" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="364" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="134" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="160" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="178" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="180" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="182" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="509"><net_src comp="502" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="513"><net_src comp="180" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="545"><net_src comp="172" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="546"><net_src comp="4" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="547"><net_src comp="16" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="18" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="549"><net_src comp="20" pin="0"/><net_sink comp="532" pin=5"/></net>

<net id="550"><net_src comp="22" pin="0"/><net_sink comp="532" pin=6"/></net>

<net id="551"><net_src comp="24" pin="0"/><net_sink comp="532" pin=7"/></net>

<net id="552"><net_src comp="26" pin="0"/><net_sink comp="532" pin=8"/></net>

<net id="553"><net_src comp="28" pin="0"/><net_sink comp="532" pin=9"/></net>

<net id="554"><net_src comp="30" pin="0"/><net_sink comp="532" pin=10"/></net>

<net id="571"><net_src comp="196" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="572"><net_src comp="10" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="573"><net_src comp="8" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="555" pin=6"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="555" pin=7"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="555" pin=8"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="555" pin=9"/></net>

<net id="578"><net_src comp="40" pin="0"/><net_sink comp="555" pin=10"/></net>

<net id="579"><net_src comp="42" pin="0"/><net_sink comp="555" pin=11"/></net>

<net id="580"><net_src comp="44" pin="0"/><net_sink comp="555" pin=12"/></net>

<net id="581"><net_src comp="46" pin="0"/><net_sink comp="555" pin=13"/></net>

<net id="599"><net_src comp="202" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="600"><net_src comp="16" pin="0"/><net_sink comp="582" pin=6"/></net>

<net id="601"><net_src comp="18" pin="0"/><net_sink comp="582" pin=7"/></net>

<net id="602"><net_src comp="20" pin="0"/><net_sink comp="582" pin=8"/></net>

<net id="603"><net_src comp="22" pin="0"/><net_sink comp="582" pin=9"/></net>

<net id="604"><net_src comp="24" pin="0"/><net_sink comp="582" pin=10"/></net>

<net id="605"><net_src comp="26" pin="0"/><net_sink comp="582" pin=11"/></net>

<net id="606"><net_src comp="28" pin="0"/><net_sink comp="582" pin=12"/></net>

<net id="607"><net_src comp="30" pin="0"/><net_sink comp="582" pin=13"/></net>

<net id="608"><net_src comp="14" pin="0"/><net_sink comp="582" pin=14"/></net>

<net id="612"><net_src comp="262" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="80" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="82" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="618" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="434" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="96" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="423" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="423" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="98" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="423" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="100" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="637" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="102" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="104" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="106" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="663" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="108" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="663" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="106" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="110" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="108" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="668" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="676" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="690" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="663" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="112" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="704" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="110" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="114" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="704" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="116" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="753"><net_src comp="118" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="120" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="122" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="0" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="742" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="779"><net_src comp="118" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="120" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="122" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="786"><net_src comp="773" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="0" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="609" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="267" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="446" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="430" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="819"><net_src comp="446" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="446" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="138" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="446" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="140" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="816" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="146" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="430" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="856"><net_src comp="457" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="457" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="82" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="457" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="152" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="853" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="154" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="430" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="609" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="893"><net_src comp="890" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="899"><net_src comp="162" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="468" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="164" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="468" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="166" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="927"><net_src comp="118" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="916" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="120" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="122" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="935"><net_src comp="168" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="948"><net_src comp="4" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="941" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="944" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="955"><net_src comp="480" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="184" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="480" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="186" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="491" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="188" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="502" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="190" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="180" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="514" pin="4"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="969" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="963" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="491" pin="4"/><net_sink comp="983" pin=2"/></net>

<net id="994"><net_src comp="983" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="969" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="192" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="525" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="82" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="995" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="975" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="188" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="1007" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="969" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="80" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="525" pin="4"/><net_sink comp="1025" pin=2"/></net>

<net id="1038"><net_src comp="1007" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1013" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="975" pin="3"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1033" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1050"><net_src comp="194" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1033" pin="3"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="80" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1057"><net_src comp="1045" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1041" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1025" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="1053" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1080"><net_src comp="1069" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1084"><net_src comp="464" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="555" pin=4"/></net>

<net id="1090"><net_src comp="464" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="198" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1104"><net_src comp="200" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1105"><net_src comp="371" pin="3"/><net_sink comp="1092" pin=1"/></net>

<net id="1106"><net_src comp="377" pin="3"/><net_sink comp="1092" pin=2"/></net>

<net id="1107"><net_src comp="383" pin="3"/><net_sink comp="1092" pin=3"/></net>

<net id="1108"><net_src comp="389" pin="3"/><net_sink comp="1092" pin=4"/></net>

<net id="1109"><net_src comp="395" pin="3"/><net_sink comp="1092" pin=5"/></net>

<net id="1110"><net_src comp="401" pin="3"/><net_sink comp="1092" pin=6"/></net>

<net id="1111"><net_src comp="407" pin="3"/><net_sink comp="1092" pin=7"/></net>

<net id="1112"><net_src comp="413" pin="3"/><net_sink comp="1092" pin=8"/></net>

<net id="1113"><net_src comp="1092" pin="10"/><net_sink comp="582" pin=1"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1123"><net_src comp="1114" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1124"><net_src comp="1114" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1129"><net_src comp="152" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1134"><net_src comp="498" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="220" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1141"><net_src comp="220" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1142"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=2"/></net>

<net id="1146"><net_src comp="222" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1153"><net_src comp="230" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1158"><net_src comp="236" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1163"><net_src comp="242" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1168"><net_src comp="226" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="582" pin=5"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1174"><net_src comp="618" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="555" pin=5"/></net>

<net id="1182"><net_src comp="627" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1187"><net_src comp="631" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1195"><net_src comp="647" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1200"><net_src comp="761" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1206"><net_src comp="787" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1212"><net_src comp="793" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="1217"><net_src comp="797" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1225"><net_src comp="826" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1233"><net_src comp="863" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1238"><net_src comp="879" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1246"><net_src comp="921" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1252"><net_src comp="944" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1260"><net_src comp="957" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1265"><net_src comp="969" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1270"><net_src comp="983" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1275"><net_src comp="991" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1092" pin=9"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1281"><net_src comp="1025" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="582" pin=3"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1287"><net_src comp="1033" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1293"><net_src comp="315" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1298"><net_src comp="322" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1303"><net_src comp="329" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1308"><net_src comp="336" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1313"><net_src comp="343" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1318"><net_src comp="350" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1323"><net_src comp="357" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1328"><net_src comp="364" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1333"><net_src comp="1081" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="555" pin=4"/></net>

<net id="1338"><net_src comp="1086" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1343"><net_src comp="1092" pin="10"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1348"><net_src comp="1125" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1353"><net_src comp="1136" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="502" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {37 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {14 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {35 36 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {37 40 42 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {37 40 42 }
 - Input state : 
	Port: conv1 : i1 | {4 5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 24 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : w1 | {27 28 29 30 31 32 33 34 35 36 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {37 42 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {38 39 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {37 38 42 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {37 38 42 }
  - Chain level:
	State 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		zext_ln32 : 1
	State 3
		add_ln84_2 : 1
		zext_ln84 : 1
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
		add_ln87 : 2
		sext_ln87 : 3
		add_ln87_1 : 4
		tmp_3 : 5
		icmp_ln56 : 5
		tmp_4 : 5
		select_ln55 : 6
		or_ln55 : 6
		hclamp : 7
		shl_ln : 8
		shl_ln89_1 : 8
		sext_ln89 : 9
		sub_ln89 : 10
		sext_ln89_2 : 11
		add_ln89 : 12
		trunc_ln : 13
		sext_ln89_1 : 14
		i1_addr : 15
		add_ln90 : 13
		trunc_ln2 : 14
		sext_ln90 : 15
		i1_addr_1 : 16
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		zext_ln95 : 1
		add_ln95 : 2
		zext_ln95_1 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 : 4
		zext_ln93_1 : 1
		icmp_ln93 : 1
		add_ln93 : 1
		br_ln93 : 2
		add_ln96 : 2
		zext_ln96 : 3
		add_ln96_1 : 4
		zext_ln96_1 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 : 6
		store_ln95 : 5
		store_ln96 : 7
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		loop_index_i_cast : 1
		exitcond255 : 1
		empty_95 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast241 : 3
		empty_97 : 4
	State 24
	State 25
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 : 1
		store_ln89 : 2
	State 26
		tmp_5 : 1
		br_ln36 : 2
		zext_ln36 : 1
		mul_ln110 : 2
		zext_ln110 : 3
		add_ln110 : 4
		trunc_ln110_1 : 5
		store_ln32 : 1
	State 27
		w1_addr : 1
		empty_98 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		icmp_ln40 : 1
		add_ln40_3 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln44 : 1
		select_ln40 : 2
		select_ln40_4 : 2
		trunc_ln40 : 3
		xor_ln40 : 2
		icmp_ln45 : 1
		and_ln40 : 2
		add_ln44 : 3
		or_ln44 : 2
		select_ln44 : 2
		select_ln44_1 : 2
		select_ln44_1_cast : 3
		p_shl8 : 3
		empty_99 : 4
		select_ln44_cast : 3
		empty_100 : 5
		p_cast245 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 : 8
		call_ln60 : 1
	State 38
		tmp : 1
		call_ln55 : 2
	State 39
	State 40
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
	State 41
		select_ln44_2 : 1
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          | grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532 |    0    |    0    |   131   |   174   |
|   call   |     grp_export_output_buffer_c1_fu_555     |    5    |  25.62  |   1918  |   2154  |
|          |       grp_conv1_Pipeline_KR_KC_fu_582      |    6    |  4.697  |   640   |   610   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              add_ln84_2_fu_631             |    0    |    0    |    0    |    20   |
|          |               add_ln84_fu_647              |    0    |    0    |    0    |    12   |
|          |               add_ln87_fu_653              |    0    |    0    |    0    |    12   |
|          |              add_ln87_1_fu_663             |    0    |    0    |    0    |    15   |
|          |               add_ln89_fu_742              |    0    |    0    |    0    |    71   |
|          |               add_ln90_fu_767              |    0    |    0    |    0    |    71   |
|          |               add_ln95_fu_805              |    0    |    0    |    0    |    20   |
|          |               add_ln93_fu_826              |    0    |    0    |    0    |    10   |
|          |               add_ln96_fu_832              |    0    |    0    |    0    |    16   |
|          |              add_ln96_1_fu_842             |    0    |    0    |    0    |    20   |
|    add   |               empty_95_fu_863              |    0    |    0    |    0    |    15   |
|          |         arrayidx36612_sum_i_fu_869         |    0    |    0    |    0    |    15   |
|          |               empty_97_fu_879              |    0    |    0    |    0    |    20   |
|          |              add_ln110_fu_916              |    0    |    0    |    0    |    71   |
|          |               add_ln32_fu_931              |    0    |    0    |    0    |    15   |
|          |              add_ln40_3_fu_957             |    0    |    0    |    0    |    22   |
|          |               add_ln40_fu_963              |    0    |    0    |    0    |    12   |
|          |              add_ln44_fu_1013              |    0    |    0    |    0    |    12   |
|          |              empty_100_fu_1063             |    0    |    0    |    0    |    17   |
|          |              add_ln36_fu_1086              |    0    |    0    |    0    |    14   |
|          |              add_ln45_fu_1125              |    0    |    0    |    0    |    15   |
|          |             add_ln44_1_fu_1130             |    0    |    0    |    0    |    19   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_621              |    0    |    0    |    0    |    15   |
|          |              icmp_ln84_fu_641              |    0    |    0    |    0    |    12   |
|          |              icmp_ln56_fu_676              |    0    |    0    |    0    |    17   |
|   icmp   |              icmp_ln93_fu_820              |    0    |    0    |    0    |    10   |
|          |             exitcond255_fu_857             |    0    |    0    |    0    |    15   |
|          |              icmp_ln40_fu_951              |    0    |    0    |    0    |    22   |
|          |              icmp_ln44_fu_969              |    0    |    0    |    0    |    19   |
|          |              icmp_ln45_fu_1001             |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |              mul_ln110_fu_906              |    0    |    0    |    0    |    62   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             select_ln55_fu_690             |    0    |    0    |    0    |    9    |
|          |                hclamp_fu_704               |    0    |    0    |    0    |    10   |
|          |             select_ln40_fu_975             |    0    |    0    |    0    |    4    |
|  select  |            select_ln40_4_fu_983            |    0    |    0    |    0    |    4    |
|          |             select_ln44_fu_1025            |    0    |    0    |    0    |    8    |
|          |            select_ln44_1_fu_1033           |    0    |    0    |    0    |    4    |
|          |            select_ln44_2_fu_1136           |    0    |    0    |    0    |    11   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln89_fu_732              |    0    |    0    |    0    |    27   |
|          |              empty_99_fu_1053              |    0    |    0    |    0    |    17   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mux   |                 tmp_fu_1092                |    0    |    0    |    0    |    43   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln55_fu_698               |    0    |    0    |    0    |    2    |
|          |               or_ln44_fu_1019              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    xor   |               xor_ln40_fu_995              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln40_fu_1007              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_230       |    0    |    0    |    0    |    0    |
|          |       conv1_weights_read_read_fu_236       |    0    |    0    |    0    |    0    |
|   read   |        input_ftmap_read_read_fu_242        |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_262              |    0    |    0    |    0    |    0    |
|          |         i1_addr_1_read_read_fu_267         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             grp_readreq_fu_248             |    0    |    0    |    0    |    0    |
|  readreq |             grp_readreq_fu_255             |    0    |    0    |    0    |    0    |
|          |             grp_readreq_fu_275             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln32_fu_627              |    0    |    0    |    0    |    0    |
|          |              zext_ln84_fu_637              |    0    |    0    |    0    |    0    |
|          |              zext_ln95_fu_801              |    0    |    0    |    0    |    0    |
|          |             zext_ln95_1_fu_811             |    0    |    0    |    0    |    0    |
|          |             zext_ln93_1_fu_816             |    0    |    0    |    0    |    0    |
|          |              zext_ln96_fu_838              |    0    |    0    |    0    |    0    |
|          |             zext_ln96_1_fu_848             |    0    |    0    |    0    |    0    |
|   zext   |          loop_index_i_cast_fu_853          |    0    |    0    |    0    |    0    |
|          |     arrayidx36612_sum_i_cast241_fu_875     |    0    |    0    |    0    |    0    |
|          |                p_cast_fu_890               |    0    |    0    |    0    |    0    |
|          |              zext_ln36_fu_902              |    0    |    0    |    0    |    0    |
|          |              zext_ln110_fu_912             |    0    |    0    |    0    |    0    |
|          |         select_ln44_1_cast_fu_1041         |    0    |    0    |    0    |    0    |
|          |          select_ln44_cast_fu_1059          |    0    |    0    |    0    |    0    |
|          |              p_cast245_fu_1069             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln87_fu_659              |    0    |    0    |    0    |    0    |
|          |              sext_ln89_fu_728              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln89_2_fu_738             |    0    |    0    |    0    |    0    |
|          |             sext_ln89_1_fu_757             |    0    |    0    |    0    |    0    |
|          |              sext_ln90_fu_783              |    0    |    0    |    0    |    0    |
|          |              sext_ln110_fu_941             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                tmp_3_fu_668                |    0    |    0    |    0    |    0    |
| bitselect|                tmp_4_fu_682                |    0    |    0    |    0    |    0    |
|          |                tmp_5_fu_894                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_712               |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln89_1_fu_720             |    0    |    0    |    0    |    0    |
|          |               p_shl8_fu_1045               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_747              |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln2_fu_773              |    0    |    0    |    0    |    0    |
|          |            trunc_ln110_1_fu_921            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln40_fu_991             |    0    |    0    |    0    |    0    |
|          |             trunc_ln60_fu_1081             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    11   |  30.317 |   2689  |   3784  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------+--------+
|                                                                   |   FF   |
+-------------------------------------------------------------------+--------+
|                         add_ln36_reg_1335                         |    7   |
|                        add_ln40_3_reg_1257                        |   15   |
|                         add_ln45_reg_1345                         |    8   |
|                        add_ln84_2_reg_1184                        |   13   |
|                         add_ln84_reg_1192                         |    5   |
|                         add_ln93_reg_1222                         |    3   |
|                             bh_reg_419                            |    5   |
|                             c_reg_521                             |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100_reg_1310|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101_reg_1315|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102_reg_1320|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103_reg_1325|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96_reg_1290|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97_reg_1295|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98_reg_1300|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99_reg_1305|   12   |
|                    conv1_weights_read_reg_1155                    |   64   |
|                         empty_95_reg_1230                         |    8   |
|                         empty_97_reg_1235                         |   13   |
|                            h_5_reg_1171                           |    8   |
|                             h_reg_1143                            |    8   |
|                         i1_addr_1_reg_1203                        |   32   |
|                          i1_addr_reg_1197                         |   32   |
|                         icmp_ln44_reg_1262                        |    1   |
|                      indvar_flatten27_reg_498                     |   12   |
|                      indvar_flatten42_reg_476                     |   15   |
|                     input_ftmap_read_reg_1160                     |   64   |
|                           left_reg_1209                           |   32   |
|                        loop_index_i_reg_453                       |    8   |
|                             o_reg_487                             |    4   |
|                            out_reg_464                            |    7   |
|                     output_ftmap_read_reg_1150                    |   64   |
|                           p_loc_reg_1165                          |   32   |
|                             p_reg_442                             |    3   |
|                          phi_mul_reg_430                          |   13   |
|                             r_reg_510                             |    4   |
|                              reg_609                              |   32   |
|                           right_reg_1214                          |   32   |
|                       select_ln40_4_reg_1267                      |    4   |
|                       select_ln44_1_reg_1284                      |    4   |
|                       select_ln44_2_reg_1350                      |   12   |
|                        select_ln44_reg_1278                       |    8   |
|                            tmp_reg_1340                           |   32   |
|                       trunc_ln110_1_reg_1243                      |   62   |
|                        trunc_ln40_reg_1272                        |    3   |
|                        trunc_ln60_reg_1330                        |    6   |
|                          w1_addr_reg_1249                         |   32   |
|                         zext_ln32_reg_1179                        |   10   |
+-------------------------------------------------------------------+--------+
|                               Total                               |   821  |
+-------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|         grp_readreq_fu_248         |  p0  |   2  |   1  |    2   |
|         grp_readreq_fu_248         |  p2  |   2  |   9  |   18   |
|           grp_read_fu_262          |  p0  |   2  |  32  |   64   |
|         grp_readreq_fu_275         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_access_fu_296         |  p0  |   2  |  13  |   26   ||    9    |
|          grp_access_fu_296         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_access_fu_371         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_377         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_383         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_389         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_395         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_401         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_407         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_413         |  p0  |   2  |  12  |   24   ||    9    |
|           phi_mul_reg_430          |  p0  |   2  |  13  |   26   ||    9    |
|             out_reg_464            |  p0  |   2  |   7  |   14   ||    9    |
|      indvar_flatten27_reg_498      |  p0  |   2  |  12  |   24   ||    9    |
| grp_export_output_buffer_c1_fu_555 |  p4  |   2  |   6  |   12   ||    9    |
|   grp_conv1_Pipeline_KR_KC_fu_582  |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   570  ||  8.113  ||   144   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |   30   |  2689  |  3784  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   144  |
|  Register |    -   |    -   |   821  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   38   |  3510  |  3928  |
+-----------+--------+--------+--------+--------+
