
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 323.242 ; gain = 80.438
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (24#1) [e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 542.172 ; gain = 299.367
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 542.172 ; gain = 299.367
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 620.457 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:02:06 . Memory (MB): peak = 620.457 ; gain = 377.652
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:02:06 . Memory (MB): peak = 620.457 ; gain = 377.652
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:06 . Memory (MB): peak = 620.457 ; gain = 377.652
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 620.457 ; gain = 377.652
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:07 . Memory (MB): peak = 620.457 ; gain = 377.652
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:02:17 . Memory (MB): peak = 639.281 ; gain = 396.477
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:17 . Memory (MB): peak = 648.422 ; gain = 405.617
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |     6|
|3     |LUT3     |     5|
|4     |LUT4     |    34|
|5     |LUT5     |     4|
|6     |LUT6     |     8|
|7     |MUXCY    |    30|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    59|
|10    |FDSE     |     7|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:18 . Memory (MB): peak = 659.570 ; gain = 416.766
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:20 . Memory (MB): peak = 661.988 ; gain = 423.816
