$date
  Sat Nov 22 12:54:32 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sr_latch_tb $end
$var reg 1 ! s $end
$var reg 1 " r $end
$var reg 1 # q $end
$var reg 1 $ not_q $end
$scope module lr_latch_inst $end
$var reg 1 % s $end
$var reg 1 & r $end
$var reg 1 ' q $end
$var reg 1 ( not_q $end
$var reg 1 ) tmp1 $end
$var reg 1 * tmp2 $end
$scope module upper_nor $end
$var reg 1 + input1 $end
$var reg 1 , input2 $end
$var reg 1 - nor_result $end
$var reg 1 . nor_gate $end
$upscope $end
$scope module lower_or $end
$var reg 1 / input1 $end
$var reg 1 0 input2 $end
$var reg 1 1 nor_result $end
$var reg 1 2 nor_gate $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
1%
0&
1'
0(
0)
1*
1+
1,
0-
0.
0/
00
11
12
#10000000
0!
1"
0#
1$
0%
1&
0'
1(
1)
0*
0+
0,
1-
1.
1/
10
01
02
#20000000
0"
0&
0/
#30000000
1!
1"
0$
1%
1&
0(
0)
1+
0-
0.
1/
00
#40000000
0!
1$
0%
1(
1)
0+
1-
1.
10
#50000000
0"
0&
0/
#55000000
1"
1&
1/
#60000000
1!
0"
1#
0$
1%
0&
1'
0(
0)
1*
1+
1,
0-
0.
0/
00
11
12
#65000000
0!
0%
0+
#75000000
1!
1%
1+
#76000000
0!
1"
0#
1$
0%
1&
0'
1(
1)
0*
0+
0,
1-
1.
1/
10
01
02
#81000000
1!
0$
1%
0(
0)
1+
0-
0.
00
#86000000
0!
1$
0%
1(
1)
0+
1-
1.
10
#96000000
0"
0&
0/
#106000000
1!
1"
0$
1%
1&
0(
0)
1+
0-
0.
1/
00
