Workshop on On-chip 8x PLL design using OSU180nm PDK 

PLL:- A Phase-Locked Loop is a system that atomatically adjusts the phase of a locally generated signal to match the phase of an input signal

![PLL](https://user-images.githubusercontent.com/92746096/137941463-84bf7f04-ea8d-4860-8d8f-e233bffecbf9.PNG)

starting with what is Package and Chip.

![package](https://user-images.githubusercontent.com/92746096/137954596-a1dda936-32bb-42a7-8350-edeeda9b32e6.jpeg)
Fig:- PACKAGE

![CHIP](https://user-images.githubusercontent.com/92746096/137954704-385d9561-d2c6-4510-bec8-b23454aec12f.jpeg)
Fig:- CHIP
