

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Mon Dec 16 12:55:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.851 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      790|      790|        11|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    468|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    144|    -|
|Register         |        -|   -|    357|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    357|    612|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U400  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_104_p2                 |         +|   0|  0|  15|           8|           1|
    |and_ln22_1_fu_210_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_2_fu_216_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_3_fu_282_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_4_fu_288_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_5_fu_343_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_6_fu_349_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln22_fu_133_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |grp_fu_80_p2                      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln22_11_fu_232_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_12_fu_325_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln22_13_fu_331_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_1_fu_119_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_3_fu_150_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_4_fu_192_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln22_5_fu_198_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_7_fu_165_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_8_fu_264_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln22_9_fu_270_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln9_fu_98_p2                 |      icmp|   0|  0|  15|           8|           7|
    |ap_block_pp0_stage2_00001         |        or|   0|  0|   2|           1|           1|
    |or_ln22_1_fu_188_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_2_fu_204_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_3_fu_260_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_4_fu_276_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_5_fu_321_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_6_fu_337_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_129_p2                 |        or|   0|  0|   2|           1|           1|
    |pool_1_fu_139_p3                  |    select|   0|  0|  32|           1|          32|
    |pool_3_fu_222_p3                  |    select|   0|  0|  32|           1|          32|
    |pool_5_fu_294_p3                  |    select|   0|  0|  32|           1|          32|
    |pool_7_fu_355_p3                  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 468|         233|         172|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_0_blk_n          |   9|          2|    1|          2|
    |grp_fu_65_p0                          |  21|          5|   32|        160|
    |grp_fu_65_p1                          |  21|          5|   32|        160|
    |indvar_flatten_fu_48                  |   9|          2|    8|         16|
    |pool_to_flat_streams_0_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 144|         33|   88|        371|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln9_reg_376                        |   8|   0|    8|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |conv_to_pool_streams_0_read_3_reg_437  |  32|   0|   32|          0|
    |icmp_ln22_10_reg_442                   |   1|   0|    1|          0|
    |icmp_ln22_10_reg_442_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln22_11_reg_447                   |   1|   0|    1|          0|
    |icmp_ln22_11_reg_447_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln22_1_reg_392                    |   1|   0|    1|          0|
    |icmp_ln22_2_reg_404                    |   1|   0|    1|          0|
    |icmp_ln22_3_reg_409                    |   1|   0|    1|          0|
    |icmp_ln22_6_reg_420                    |   1|   0|    1|          0|
    |icmp_ln22_7_reg_425                    |   1|   0|    1|          0|
    |icmp_ln22_reg_387                      |   1|   0|    1|          0|
    |icmp_ln9_reg_372                       |   1|   0|    1|          0|
    |icmp_ln9_reg_372_pp0_iter1_reg         |   1|   0|    1|          0|
    |indvar_flatten_fu_48                   |   8|   0|    8|          0|
    |pool_1_reg_397                         |  32|   0|   32|          0|
    |pool_3_reg_430                         |  32|   0|   32|          0|
    |pool_5_reg_458                         |  32|   0|   32|          0|
    |pool_7_reg_471                         |  32|   0|   32|          0|
    |reg_86                                 |  32|   0|   32|          0|
    |value_1_reg_414                        |  32|   0|   32|          0|
    |value_2_reg_452                        |  32|   0|   32|          0|
    |value_3_reg_465                        |  32|   0|   32|          0|
    |value_reg_381                          |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 357|   0|  357|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|conv_to_pool_streams_0_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|pool_to_flat_streams_0_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
+--------------------------------+-----+-----+------------+------------------------+--------------+

