// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/05/2023 03:31:56"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fifo (
	clk,
	reset_n,
	rd_en,
	wr_en,
	d_in,
	d_out,
	full,
	empty,
	wr_ack,
	wr_err,
	rd_ack,
	rd_err,
	data_count);
input 	clk;
input 	reset_n;
input 	rd_en;
input 	wr_en;
input 	[31:0] d_in;
output 	[31:0] d_out;
output 	full;
output 	empty;
output 	wr_ack;
output 	wr_err;
output 	rd_ack;
output 	rd_err;
output 	[3:0] data_count;

// Design Ports Information
// d_out[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[3]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[4]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[7]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[8]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[9]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[10]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[12]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[14]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[15]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[16]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[17]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[18]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[19]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[20]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[21]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[23]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[24]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[26]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[27]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[28]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[29]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[31]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// full	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// empty	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_ack	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_err	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_ack	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_err	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[0]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_en	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[4]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[5]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[7]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[8]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[9]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[10]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[12]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[13]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[14]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[15]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[16]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[17]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[19]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[20]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[21]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[22]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[23]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[24]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[25]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[26]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[27]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[29]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[30]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[31]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rd_en~input_o ;
wire \wr_en~input_o ;
wire \fifo_out_instance|empty~0_combout ;
wire \fifo_next_instance|Mux0~5_combout ;
wire \fifo_next_instance|always0~0_combout ;
wire \fifo_next_instance|Mux2~0_combout ;
wire \fifo_next_instance|Mux2~3_combout ;
wire \reset_n~input_o ;
wire \reset_n~inputCLKENA0_outclk ;
wire \fifo_state|u0|q~q ;
wire \fifo_next_instance|Mux0~0_combout ;
wire \fifo_next_instance|Mux0~4_combout ;
wire \fifo_next_instance|Mux0~6_combout ;
wire \fifo_state|u2|q~q ;
wire \fifo_next_instance|Mux0~2_combout ;
wire \fifo_next_instance|Mux2~1_combout ;
wire \fifo_next_instance|Mux0~3_combout ;
wire \fifo_cal_instance|Mux8~0_combout ;
wire \fifo_data_count|u1|q~q ;
wire \fifo_cal_instance|Mux7~0_combout ;
wire \fifo_data_count|u2|q~q ;
wire \fifo_next_instance|Mux1~2_combout ;
wire \fifo_next_instance|Mux1~0_combout ;
wire \fifo_state|u1|q~q ;
wire \fifo_next_instance|Mux0~1_combout ;
wire \fifo_cal_instance|Mux9~0_combout ;
wire \fifo_data_count|u0|q~q ;
wire \fifo_cal_instance|Mux6~0_combout ;
wire \fifo_data_count|u3|q~0_combout ;
wire \fifo_data_count|u3|q~q ;
wire \fifo_next_instance|always0~1_combout ;
wire \fifo_cal_instance|Mux2~0_combout ;
wire \fifo_next_instance|Mux2~4_combout ;
wire \fifo_next_instance|Mux2~2_combout ;
wire \fifo_head|u2|q~0_combout ;
wire \fifo_head|u0|q~q ;
wire \fifo_cal_instance|Add2~1_combout ;
wire \fifo_cal_instance|Mux1~0_combout ;
wire \fifo_head|u1|q~q ;
wire \d_in[0]~input_o ;
wire \fifo_next_instance|Mux1~1_combout ;
wire \fifo_out_instance|Equal0~0_combout ;
wire \fifo_cal_instance|Mux5~0_combout ;
wire \fifo_cal_instance|Decoder0~1_combout ;
wire \fifo_tail|u0|q~q ;
wire \fifo_cal_instance|Mux4~0_combout ;
wire \fifo_tail|u1|q~q ;
wire \fifo_cal_instance|Add1~0_combout ;
wire \fifo_cal_instance|Mux3~0_combout ;
wire \fifo_tail|u2|q~q ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[0]~feeder_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ;
wire \fifo_mx2_32|y[0]~0_combout ;
wire \fifo_cal_instance|Add2~0_combout ;
wire \fifo_cal_instance|Mux0~0_combout ;
wire \fifo_head|u2|q~q ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ;
wire \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ;
wire \fifo_mx2_32|y[0]~1_combout ;
wire \fifo_mx2_32|y[0]~2_combout ;
wire \fifo_cal_instance|Decoder0~0_combout ;
wire \d_in[1]~input_o ;
wire \fifo_reg_file|sub_register32_8|u2|q[1]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[1]~feeder_combout ;
wire \fifo_mx2_32|y[1]~4_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[1]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[1]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[1]~feeder_combout ;
wire \fifo_mx2_32|y[1]~3_combout ;
wire \fifo_mx2_32|y[1]~5_combout ;
wire \d_in[2]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[2]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[2]~feeder_combout ;
wire \fifo_mx2_32|y[2]~7_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[2]~feeder_combout ;
wire \fifo_mx2_32|y[2]~6_combout ;
wire \fifo_mx2_32|y[2]~8_combout ;
wire \d_in[3]~input_o ;
wire \fifo_mx2_32|y[3]~9_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[3]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[3]~feeder_combout ;
wire \fifo_mx2_32|y[3]~10_combout ;
wire \fifo_mx2_32|y[3]~11_combout ;
wire \d_in[4]~input_o ;
wire \fifo_mx2_32|y[4]~13_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[4]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[4]~feeder_combout ;
wire \fifo_mx2_32|y[4]~12_combout ;
wire \fifo_mx2_32|y[4]~14_combout ;
wire \d_in[5]~input_o ;
wire \fifo_mx2_32|y[5]~16_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[5]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[5]~feeder_combout ;
wire \fifo_mx2_32|y[5]~15_combout ;
wire \fifo_mx2_32|y[5]~17_combout ;
wire \d_in[6]~input_o ;
wire \fifo_reg_file|sub_register32_8|u2|q[6]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[6]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[6]~feeder_combout ;
wire \fifo_mx2_32|y[6]~19_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[6]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[6]~feeder_combout ;
wire \fifo_mx2_32|y[6]~18_combout ;
wire \fifo_mx2_32|y[6]~20_combout ;
wire \d_in[7]~input_o ;
wire \fifo_reg_file|sub_register32_8|u4|q[7]~feeder_combout ;
wire \fifo_mx2_32|y[7]~21_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[7]~feeder_combout ;
wire \fifo_mx2_32|y[7]~22_combout ;
wire \fifo_mx2_32|y[7]~23_combout ;
wire \d_in[8]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[8]~feeder_combout ;
wire \fifo_mx2_32|y[8]~25_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[8]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[8]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[8]~feeder_combout ;
wire \fifo_mx2_32|y[8]~24_combout ;
wire \fifo_mx2_32|y[8]~26_combout ;
wire \d_in[9]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[9]~feeder_combout ;
wire \fifo_mx2_32|y[9]~28_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[9]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[9]~feeder_combout ;
wire \fifo_mx2_32|y[9]~27_combout ;
wire \fifo_mx2_32|y[9]~29_combout ;
wire \d_in[10]~input_o ;
wire \fifo_reg_file|sub_register32_8|u4|q[10]~feeder_combout ;
wire \fifo_mx2_32|y[10]~30_combout ;
wire \fifo_reg_file|sub_register32_8|u2|q[10]~feeder_combout ;
wire \fifo_mx2_32|y[10]~31_combout ;
wire \fifo_mx2_32|y[10]~32_combout ;
wire \d_in[11]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[11]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[11]~feeder_combout ;
wire \fifo_mx2_32|y[11]~34_combout ;
wire \fifo_mx2_32|y[11]~33_combout ;
wire \fifo_mx2_32|y[11]~35_combout ;
wire \d_in[12]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[12]~feeder_combout ;
wire \fifo_mx2_32|y[12]~37_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[12]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[12]~feeder_combout ;
wire \fifo_mx2_32|y[12]~36_combout ;
wire \fifo_mx2_32|y[12]~38_combout ;
wire \d_in[13]~input_o ;
wire \fifo_mx2_32|y[13]~40_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[13]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[13]~feeder_combout ;
wire \fifo_mx2_32|y[13]~39_combout ;
wire \fifo_mx2_32|y[13]~41_combout ;
wire \d_in[14]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[14]~feeder_combout ;
wire \fifo_mx2_32|y[14]~43_combout ;
wire \fifo_reg_file|sub_register32_8|u5|q[14]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[14]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[14]~feeder_combout ;
wire \fifo_mx2_32|y[14]~42_combout ;
wire \fifo_mx2_32|y[14]~44_combout ;
wire \d_in[15]~input_o ;
wire \fifo_reg_file|sub_register32_8|u2|q[15]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[15]~feeder_combout ;
wire \fifo_mx2_32|y[15]~46_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[15]~feeder_combout ;
wire \fifo_mx2_32|y[15]~45_combout ;
wire \fifo_mx2_32|y[15]~47_combout ;
wire \d_in[16]~input_o ;
wire \fifo_reg_file|sub_register32_8|u1|q[16]~feeder_combout ;
wire \fifo_mx2_32|y[16]~49_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[16]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[16]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[16]~feeder_combout ;
wire \fifo_mx2_32|y[16]~48_combout ;
wire \fifo_mx2_32|y[16]~50_combout ;
wire \d_in[17]~input_o ;
wire \fifo_reg_file|sub_register32_8|u1|q[17]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[17]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u2|q[17]~feeder_combout ;
wire \fifo_mx2_32|y[17]~52_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[17]~feeder_combout ;
wire \fifo_mx2_32|y[17]~51_combout ;
wire \fifo_mx2_32|y[17]~53_combout ;
wire \d_in[18]~input_o ;
wire \fifo_mx2_32|y[18]~55_combout ;
wire \fifo_mx2_32|y[18]~54_combout ;
wire \fifo_mx2_32|y[18]~56_combout ;
wire \d_in[19]~input_o ;
wire \fifo_reg_file|sub_register32_8|u4|q[19]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[19]~feeder_combout ;
wire \fifo_mx2_32|y[19]~57_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[19]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[19]~feeder_combout ;
wire \fifo_mx2_32|y[19]~58_combout ;
wire \fifo_mx2_32|y[19]~59_combout ;
wire \d_in[20]~input_o ;
wire \fifo_reg_file|sub_register32_8|u2|q[20]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[20]~feeder_combout ;
wire \fifo_mx2_32|y[20]~61_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[20]~feeder_combout ;
wire \fifo_mx2_32|y[20]~60_combout ;
wire \fifo_mx2_32|y[20]~62_combout ;
wire \d_in[21]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[21]~feeder_combout ;
wire \fifo_mx2_32|y[21]~64_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[21]~feeder_combout ;
wire \fifo_mx2_32|y[21]~63_combout ;
wire \fifo_mx2_32|y[21]~65_combout ;
wire \d_in[22]~input_o ;
wire \fifo_reg_file|sub_register32_8|u1|q[22]~feeder_combout ;
wire \fifo_mx2_32|y[22]~67_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[22]~feeder_combout ;
wire \fifo_mx2_32|y[22]~66_combout ;
wire \fifo_mx2_32|y[22]~68_combout ;
wire \d_in[23]~input_o ;
wire \fifo_reg_file|sub_register32_8|u1|q[23]~feeder_combout ;
wire \fifo_mx2_32|y[23]~70_combout ;
wire \fifo_mx2_32|y[23]~69_combout ;
wire \fifo_mx2_32|y[23]~71_combout ;
wire \d_in[24]~input_o ;
wire \fifo_reg_file|sub_register32_8|u1|q[24]~feeder_combout ;
wire \fifo_mx2_32|y[24]~73_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[24]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[24]~feeder_combout ;
wire \fifo_mx2_32|y[24]~72_combout ;
wire \fifo_mx2_32|y[24]~74_combout ;
wire \d_in[25]~input_o ;
wire \fifo_reg_file|sub_register32_8|u4|q[25]~feeder_combout ;
wire \fifo_mx2_32|y[25]~75_combout ;
wire \fifo_reg_file|sub_register32_8|u2|q[25]~feeder_combout ;
wire \fifo_mx2_32|y[25]~76_combout ;
wire \fifo_mx2_32|y[25]~77_combout ;
wire \d_in[26]~input_o ;
wire \fifo_reg_file|sub_register32_8|u6|q[26]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[26]~feeder_combout ;
wire \fifo_mx2_32|y[26]~78_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[26]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[26]~feeder_combout ;
wire \fifo_mx2_32|y[26]~79_combout ;
wire \fifo_mx2_32|y[26]~80_combout ;
wire \d_in[27]~input_o ;
wire \fifo_reg_file|sub_register32_8|u4|q[27]~feeder_combout ;
wire \fifo_mx2_32|y[27]~81_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[27]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[27]~feeder_combout ;
wire \fifo_mx2_32|y[27]~82_combout ;
wire \fifo_mx2_32|y[27]~83_combout ;
wire \d_in[28]~input_o ;
wire \fifo_reg_file|sub_register32_8|u6|q[28]~feeder_combout ;
wire \fifo_mx2_32|y[28]~84_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[28]~feeder_combout ;
wire \fifo_mx2_32|y[28]~85_combout ;
wire \fifo_mx2_32|y[28]~86_combout ;
wire \d_in[29]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[29]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[29]~feeder_combout ;
wire \fifo_mx2_32|y[29]~88_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[29]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[29]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[29]~feeder_combout ;
wire \fifo_mx2_32|y[29]~87_combout ;
wire \fifo_mx2_32|y[29]~89_combout ;
wire \d_in[30]~input_o ;
wire \fifo_mx2_32|y[30]~90_combout ;
wire \fifo_reg_file|sub_register32_8|u1|q[30]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u0|q[30]~feeder_combout ;
wire \fifo_mx2_32|y[30]~91_combout ;
wire \fifo_mx2_32|y[30]~92_combout ;
wire \d_in[31]~input_o ;
wire \fifo_reg_file|sub_register32_8|u0|q[31]~feeder_combout ;
wire \fifo_mx2_32|y[31]~94_combout ;
wire \fifo_reg_file|sub_register32_8|u4|q[31]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u7|q[31]~feeder_combout ;
wire \fifo_reg_file|sub_register32_8|u6|q[31]~feeder_combout ;
wire \fifo_mx2_32|y[31]~93_combout ;
wire \fifo_mx2_32|y[31]~95_combout ;
wire \fifo_out_instance|Decoder0~0_combout ;
wire \fifo_out_instance|Decoder0~1_combout ;
wire \fifo_out_instance|Decoder1~0_combout ;
wire \fifo_out_instance|Decoder1~1_combout ;
wire [31:0] \fifo_out_register|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u4|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u5|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u6|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u0|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u7|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u2|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u3|q ;
wire [31:0] \fifo_reg_file|sub_register32_8|u1|q ;


// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \d_out[0]~output (
	.i(\fifo_out_register|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[0]),
	.obar());
// synopsys translate_off
defparam \d_out[0]~output .bus_hold = "false";
defparam \d_out[0]~output .open_drain_output = "false";
defparam \d_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \d_out[1]~output (
	.i(\fifo_out_register|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[1]),
	.obar());
// synopsys translate_off
defparam \d_out[1]~output .bus_hold = "false";
defparam \d_out[1]~output .open_drain_output = "false";
defparam \d_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \d_out[2]~output (
	.i(\fifo_out_register|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[2]),
	.obar());
// synopsys translate_off
defparam \d_out[2]~output .bus_hold = "false";
defparam \d_out[2]~output .open_drain_output = "false";
defparam \d_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \d_out[3]~output (
	.i(\fifo_out_register|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[3]),
	.obar());
// synopsys translate_off
defparam \d_out[3]~output .bus_hold = "false";
defparam \d_out[3]~output .open_drain_output = "false";
defparam \d_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \d_out[4]~output (
	.i(\fifo_out_register|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[4]),
	.obar());
// synopsys translate_off
defparam \d_out[4]~output .bus_hold = "false";
defparam \d_out[4]~output .open_drain_output = "false";
defparam \d_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \d_out[5]~output (
	.i(\fifo_out_register|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[5]),
	.obar());
// synopsys translate_off
defparam \d_out[5]~output .bus_hold = "false";
defparam \d_out[5]~output .open_drain_output = "false";
defparam \d_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \d_out[6]~output (
	.i(\fifo_out_register|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[6]),
	.obar());
// synopsys translate_off
defparam \d_out[6]~output .bus_hold = "false";
defparam \d_out[6]~output .open_drain_output = "false";
defparam \d_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \d_out[7]~output (
	.i(\fifo_out_register|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[7]),
	.obar());
// synopsys translate_off
defparam \d_out[7]~output .bus_hold = "false";
defparam \d_out[7]~output .open_drain_output = "false";
defparam \d_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \d_out[8]~output (
	.i(\fifo_out_register|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[8]),
	.obar());
// synopsys translate_off
defparam \d_out[8]~output .bus_hold = "false";
defparam \d_out[8]~output .open_drain_output = "false";
defparam \d_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \d_out[9]~output (
	.i(\fifo_out_register|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[9]),
	.obar());
// synopsys translate_off
defparam \d_out[9]~output .bus_hold = "false";
defparam \d_out[9]~output .open_drain_output = "false";
defparam \d_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \d_out[10]~output (
	.i(\fifo_out_register|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[10]),
	.obar());
// synopsys translate_off
defparam \d_out[10]~output .bus_hold = "false";
defparam \d_out[10]~output .open_drain_output = "false";
defparam \d_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \d_out[11]~output (
	.i(\fifo_out_register|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[11]),
	.obar());
// synopsys translate_off
defparam \d_out[11]~output .bus_hold = "false";
defparam \d_out[11]~output .open_drain_output = "false";
defparam \d_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \d_out[12]~output (
	.i(\fifo_out_register|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[12]),
	.obar());
// synopsys translate_off
defparam \d_out[12]~output .bus_hold = "false";
defparam \d_out[12]~output .open_drain_output = "false";
defparam \d_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \d_out[13]~output (
	.i(\fifo_out_register|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[13]),
	.obar());
// synopsys translate_off
defparam \d_out[13]~output .bus_hold = "false";
defparam \d_out[13]~output .open_drain_output = "false";
defparam \d_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \d_out[14]~output (
	.i(\fifo_out_register|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[14]),
	.obar());
// synopsys translate_off
defparam \d_out[14]~output .bus_hold = "false";
defparam \d_out[14]~output .open_drain_output = "false";
defparam \d_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \d_out[15]~output (
	.i(\fifo_out_register|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[15]),
	.obar());
// synopsys translate_off
defparam \d_out[15]~output .bus_hold = "false";
defparam \d_out[15]~output .open_drain_output = "false";
defparam \d_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \d_out[16]~output (
	.i(\fifo_out_register|q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[16]),
	.obar());
// synopsys translate_off
defparam \d_out[16]~output .bus_hold = "false";
defparam \d_out[16]~output .open_drain_output = "false";
defparam \d_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \d_out[17]~output (
	.i(\fifo_out_register|q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[17]),
	.obar());
// synopsys translate_off
defparam \d_out[17]~output .bus_hold = "false";
defparam \d_out[17]~output .open_drain_output = "false";
defparam \d_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \d_out[18]~output (
	.i(\fifo_out_register|q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[18]),
	.obar());
// synopsys translate_off
defparam \d_out[18]~output .bus_hold = "false";
defparam \d_out[18]~output .open_drain_output = "false";
defparam \d_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \d_out[19]~output (
	.i(\fifo_out_register|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[19]),
	.obar());
// synopsys translate_off
defparam \d_out[19]~output .bus_hold = "false";
defparam \d_out[19]~output .open_drain_output = "false";
defparam \d_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \d_out[20]~output (
	.i(\fifo_out_register|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[20]),
	.obar());
// synopsys translate_off
defparam \d_out[20]~output .bus_hold = "false";
defparam \d_out[20]~output .open_drain_output = "false";
defparam \d_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \d_out[21]~output (
	.i(\fifo_out_register|q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[21]),
	.obar());
// synopsys translate_off
defparam \d_out[21]~output .bus_hold = "false";
defparam \d_out[21]~output .open_drain_output = "false";
defparam \d_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \d_out[22]~output (
	.i(\fifo_out_register|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[22]),
	.obar());
// synopsys translate_off
defparam \d_out[22]~output .bus_hold = "false";
defparam \d_out[22]~output .open_drain_output = "false";
defparam \d_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \d_out[23]~output (
	.i(\fifo_out_register|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[23]),
	.obar());
// synopsys translate_off
defparam \d_out[23]~output .bus_hold = "false";
defparam \d_out[23]~output .open_drain_output = "false";
defparam \d_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \d_out[24]~output (
	.i(\fifo_out_register|q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[24]),
	.obar());
// synopsys translate_off
defparam \d_out[24]~output .bus_hold = "false";
defparam \d_out[24]~output .open_drain_output = "false";
defparam \d_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \d_out[25]~output (
	.i(\fifo_out_register|q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[25]),
	.obar());
// synopsys translate_off
defparam \d_out[25]~output .bus_hold = "false";
defparam \d_out[25]~output .open_drain_output = "false";
defparam \d_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \d_out[26]~output (
	.i(\fifo_out_register|q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[26]),
	.obar());
// synopsys translate_off
defparam \d_out[26]~output .bus_hold = "false";
defparam \d_out[26]~output .open_drain_output = "false";
defparam \d_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \d_out[27]~output (
	.i(\fifo_out_register|q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[27]),
	.obar());
// synopsys translate_off
defparam \d_out[27]~output .bus_hold = "false";
defparam \d_out[27]~output .open_drain_output = "false";
defparam \d_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \d_out[28]~output (
	.i(\fifo_out_register|q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[28]),
	.obar());
// synopsys translate_off
defparam \d_out[28]~output .bus_hold = "false";
defparam \d_out[28]~output .open_drain_output = "false";
defparam \d_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \d_out[29]~output (
	.i(\fifo_out_register|q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[29]),
	.obar());
// synopsys translate_off
defparam \d_out[29]~output .bus_hold = "false";
defparam \d_out[29]~output .open_drain_output = "false";
defparam \d_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \d_out[30]~output (
	.i(\fifo_out_register|q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[30]),
	.obar());
// synopsys translate_off
defparam \d_out[30]~output .bus_hold = "false";
defparam \d_out[30]~output .open_drain_output = "false";
defparam \d_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \d_out[31]~output (
	.i(\fifo_out_register|q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[31]),
	.obar());
// synopsys translate_off
defparam \d_out[31]~output .bus_hold = "false";
defparam \d_out[31]~output .open_drain_output = "false";
defparam \d_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \full~output (
	.i(\fifo_out_instance|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(full),
	.obar());
// synopsys translate_off
defparam \full~output .bus_hold = "false";
defparam \full~output .open_drain_output = "false";
defparam \full~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \empty~output (
	.i(!\fifo_out_instance|empty~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(empty),
	.obar());
// synopsys translate_off
defparam \empty~output .bus_hold = "false";
defparam \empty~output .open_drain_output = "false";
defparam \empty~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \wr_ack~output (
	.i(\fifo_out_instance|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_ack),
	.obar());
// synopsys translate_off
defparam \wr_ack~output .bus_hold = "false";
defparam \wr_ack~output .open_drain_output = "false";
defparam \wr_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \wr_err~output (
	.i(\fifo_out_instance|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_err),
	.obar());
// synopsys translate_off
defparam \wr_err~output .bus_hold = "false";
defparam \wr_err~output .open_drain_output = "false";
defparam \wr_err~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \rd_ack~output (
	.i(\fifo_out_instance|Decoder1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_ack),
	.obar());
// synopsys translate_off
defparam \rd_ack~output .bus_hold = "false";
defparam \rd_ack~output .open_drain_output = "false";
defparam \rd_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rd_err~output (
	.i(\fifo_out_instance|Decoder1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_err),
	.obar());
// synopsys translate_off
defparam \rd_err~output .bus_hold = "false";
defparam \rd_err~output .open_drain_output = "false";
defparam \rd_err~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \data_count[0]~output (
	.i(\fifo_data_count|u0|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[0]),
	.obar());
// synopsys translate_off
defparam \data_count[0]~output .bus_hold = "false";
defparam \data_count[0]~output .open_drain_output = "false";
defparam \data_count[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \data_count[1]~output (
	.i(\fifo_data_count|u1|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[1]),
	.obar());
// synopsys translate_off
defparam \data_count[1]~output .bus_hold = "false";
defparam \data_count[1]~output .open_drain_output = "false";
defparam \data_count[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \data_count[2]~output (
	.i(\fifo_data_count|u2|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[2]),
	.obar());
// synopsys translate_off
defparam \data_count[2]~output .bus_hold = "false";
defparam \data_count[2]~output .open_drain_output = "false";
defparam \data_count[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \data_count[3]~output (
	.i(\fifo_data_count|u3|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[3]),
	.obar());
// synopsys translate_off
defparam \data_count[3]~output .bus_hold = "false";
defparam \data_count[3]~output .open_drain_output = "false";
defparam \data_count[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \rd_en~input (
	.i(rd_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd_en~input_o ));
// synopsys translate_off
defparam \rd_en~input .bus_hold = "false";
defparam \rd_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \wr_en~input (
	.i(wr_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wr_en~input_o ));
// synopsys translate_off
defparam \wr_en~input .bus_hold = "false";
defparam \wr_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \fifo_out_instance|empty~0 (
// Equation(s):
// \fifo_out_instance|empty~0_combout  = ( \fifo_data_count|u3|q~q  ) # ( !\fifo_data_count|u3|q~q  & ( ((\fifo_data_count|u1|q~q ) # (\fifo_data_count|u0|q~q )) # (\fifo_data_count|u2|q~q ) ) )

	.dataa(gnd),
	.datab(!\fifo_data_count|u2|q~q ),
	.datac(!\fifo_data_count|u0|q~q ),
	.datad(!\fifo_data_count|u1|q~q ),
	.datae(gnd),
	.dataf(!\fifo_data_count|u3|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|empty~0 .extended_lut = "off";
defparam \fifo_out_instance|empty~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \fifo_out_instance|empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \fifo_next_instance|Mux0~5 (
// Equation(s):
// \fifo_next_instance|Mux0~5_combout  = ( !\fifo_state|u1|q~q  & ( (!\wr_en~input_o  & \rd_en~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wr_en~input_o ),
	.datad(!\rd_en~input_o ),
	.datae(gnd),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~5 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~5 .lut_mask = 64'h00F000F000000000;
defparam \fifo_next_instance|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \fifo_next_instance|always0~0 (
// Equation(s):
// \fifo_next_instance|always0~0_combout  = ( !\fifo_data_count|u3|q~q  & ( (!\rd_en~input_o  & \wr_en~input_o ) ) )

	.dataa(gnd),
	.datab(!\rd_en~input_o ),
	.datac(!\wr_en~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_data_count|u3|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|always0~0 .extended_lut = "off";
defparam \fifo_next_instance|always0~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \fifo_next_instance|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \fifo_next_instance|Mux2~0 (
// Equation(s):
// \fifo_next_instance|Mux2~0_combout  = ( !\fifo_state|u2|q~q  & ( \fifo_state|u1|q~q  & ( (\fifo_state|u0|q~q  & (((!\rd_en~input_o ) # (\wr_en~input_o )) # (\fifo_data_count|u3|q~q ))) ) ) )

	.dataa(!\fifo_data_count|u3|q~q ),
	.datab(!\wr_en~input_o ),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\rd_en~input_o ),
	.datae(!\fifo_state|u2|q~q ),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux2~0 .extended_lut = "off";
defparam \fifo_next_instance|Mux2~0 .lut_mask = 64'h000000000F070000;
defparam \fifo_next_instance|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \fifo_next_instance|Mux2~3 (
// Equation(s):
// \fifo_next_instance|Mux2~3_combout  = ( \fifo_state|u1|q~q  & ( \fifo_next_instance|always0~1_combout  & ( \fifo_next_instance|Mux2~0_combout  ) ) ) # ( !\fifo_state|u1|q~q  & ( \fifo_next_instance|always0~1_combout  & ( 
// ((!\fifo_next_instance|always0~0_combout  & (!\fifo_state|u2|q~q  $ (\fifo_state|u0|q~q )))) # (\fifo_next_instance|Mux2~0_combout ) ) ) ) # ( \fifo_state|u1|q~q  & ( !\fifo_next_instance|always0~1_combout  & ( ((!\fifo_state|u2|q~q  & 
// (!\fifo_next_instance|always0~0_combout  & !\fifo_state|u0|q~q ))) # (\fifo_next_instance|Mux2~0_combout ) ) ) ) # ( !\fifo_state|u1|q~q  & ( !\fifo_next_instance|always0~1_combout  & ( (!\fifo_next_instance|always0~0_combout ) # 
// (\fifo_next_instance|Mux2~0_combout ) ) ) )

	.dataa(!\fifo_state|u2|q~q ),
	.datab(!\fifo_next_instance|always0~0_combout ),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\fifo_next_instance|Mux2~0_combout ),
	.datae(!\fifo_state|u1|q~q ),
	.dataf(!\fifo_next_instance|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux2~3 .extended_lut = "off";
defparam \fifo_next_instance|Mux2~3 .lut_mask = 64'hCCFF80FF84FF00FF;
defparam \fifo_next_instance|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset_n~inputCLKENA0 (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.outclk(\reset_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputCLKENA0 .clock_type = "global clock";
defparam \reset_n~inputCLKENA0 .disable_mode = "low";
defparam \reset_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \fifo_state|u0|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_next_instance|Mux2~3_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_state|u0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_state|u0|q .is_wysiwyg = "true";
defparam \fifo_state|u0|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \fifo_next_instance|Mux0~0 (
// Equation(s):
// \fifo_next_instance|Mux0~0_combout  = ( \fifo_state|u2|q~q  & ( \fifo_data_count|u3|q~q  & ( \fifo_state|u0|q~q  ) ) ) # ( !\fifo_state|u2|q~q  & ( \fifo_data_count|u3|q~q  & ( !\fifo_state|u0|q~q  ) ) ) # ( \fifo_state|u2|q~q  & ( 
// !\fifo_data_count|u3|q~q  & ( (\fifo_state|u0|q~q  & (((\fifo_data_count|u0|q~q ) # (\fifo_data_count|u2|q~q )) # (\fifo_data_count|u1|q~q ))) ) ) ) # ( !\fifo_state|u2|q~q  & ( !\fifo_data_count|u3|q~q  & ( (!\fifo_state|u0|q~q  & 
// (((\fifo_data_count|u0|q~q ) # (\fifo_data_count|u2|q~q )) # (\fifo_data_count|u1|q~q ))) ) ) )

	.dataa(!\fifo_data_count|u1|q~q ),
	.datab(!\fifo_data_count|u2|q~q ),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\fifo_data_count|u0|q~q ),
	.datae(!\fifo_state|u2|q~q ),
	.dataf(!\fifo_data_count|u3|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~0 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~0 .lut_mask = 64'h70F0070FF0F00F0F;
defparam \fifo_next_instance|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \fifo_next_instance|Mux0~4 (
// Equation(s):
// \fifo_next_instance|Mux0~4_combout  = ( !\fifo_state|u2|q~q  & ( \fifo_state|u1|q~q  & ( (!\fifo_data_count|u3|q~q  & (\rd_en~input_o  & (\fifo_state|u0|q~q  & !\wr_en~input_o ))) ) ) )

	.dataa(!\fifo_data_count|u3|q~q ),
	.datab(!\rd_en~input_o ),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\wr_en~input_o ),
	.datae(!\fifo_state|u2|q~q ),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~4 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~4 .lut_mask = 64'h0000000002000000;
defparam \fifo_next_instance|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \fifo_next_instance|Mux0~6 (
// Equation(s):
// \fifo_next_instance|Mux0~6_combout  = ( \fifo_next_instance|always0~1_combout  & ( (((\fifo_next_instance|Mux0~5_combout  & !\fifo_next_instance|Mux0~0_combout )) # (\fifo_next_instance|Mux0~2_combout )) # (\fifo_next_instance|Mux0~4_combout ) ) ) # ( 
// !\fifo_next_instance|always0~1_combout  & ( ((\fifo_next_instance|Mux0~5_combout  & !\fifo_next_instance|Mux0~0_combout )) # (\fifo_next_instance|Mux0~4_combout ) ) )

	.dataa(!\fifo_next_instance|Mux0~5_combout ),
	.datab(!\fifo_next_instance|Mux0~0_combout ),
	.datac(!\fifo_next_instance|Mux0~4_combout ),
	.datad(!\fifo_next_instance|Mux0~2_combout ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~6 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~6 .lut_mask = 64'h4F4F4F4F4FFF4FFF;
defparam \fifo_next_instance|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \fifo_state|u2|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_next_instance|Mux0~6_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_state|u2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_state|u2|q .is_wysiwyg = "true";
defparam \fifo_state|u2|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \fifo_next_instance|Mux0~2 (
// Equation(s):
// \fifo_next_instance|Mux0~2_combout  = ( \fifo_state|u1|q~q  & ( (!\fifo_state|u2|q~q  & !\fifo_state|u0|q~q ) ) )

	.dataa(!\fifo_state|u2|q~q ),
	.datab(gnd),
	.datac(!\fifo_state|u0|q~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~2 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~2 .lut_mask = 64'h00000000A0A0A0A0;
defparam \fifo_next_instance|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \fifo_next_instance|Mux2~1 (
// Equation(s):
// \fifo_next_instance|Mux2~1_combout  = ( \fifo_state|u1|q~q  & ( (\fifo_state|u0|q~q  & !\fifo_state|u2|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\fifo_state|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux2~1 .extended_lut = "off";
defparam \fifo_next_instance|Mux2~1 .lut_mask = 64'h000000000F000F00;
defparam \fifo_next_instance|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \fifo_next_instance|Mux0~3 (
// Equation(s):
// \fifo_next_instance|Mux0~3_combout  = ( \fifo_next_instance|Mux0~2_combout  & ( \fifo_next_instance|Mux2~1_combout  & ( (\rd_en~input_o  & (!\wr_en~input_o  & ((!\fifo_data_count|u3|q~q ) # (\fifo_out_instance|empty~0_combout )))) ) ) ) # ( 
// !\fifo_next_instance|Mux0~2_combout  & ( \fifo_next_instance|Mux2~1_combout  & ( (\rd_en~input_o  & (!\fifo_data_count|u3|q~q  & !\wr_en~input_o )) ) ) ) # ( \fifo_next_instance|Mux0~2_combout  & ( !\fifo_next_instance|Mux2~1_combout  & ( (\rd_en~input_o  
// & (!\wr_en~input_o  & \fifo_out_instance|empty~0_combout )) ) ) )

	.dataa(!\rd_en~input_o ),
	.datab(!\fifo_data_count|u3|q~q ),
	.datac(!\wr_en~input_o ),
	.datad(!\fifo_out_instance|empty~0_combout ),
	.datae(!\fifo_next_instance|Mux0~2_combout ),
	.dataf(!\fifo_next_instance|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~3 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~3 .lut_mask = 64'h0000005040404050;
defparam \fifo_next_instance|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \fifo_cal_instance|Mux8~0 (
// Equation(s):
// \fifo_cal_instance|Mux8~0_combout  = ( \fifo_next_instance|Mux1~0_combout  & ( !\fifo_data_count|u0|q~q  $ (!\fifo_data_count|u1|q~q  $ (((\fifo_next_instance|Mux0~1_combout ) # (\fifo_next_instance|Mux0~3_combout )))) ) ) # ( 
// !\fifo_next_instance|Mux1~0_combout  & ( (!\fifo_next_instance|Mux0~3_combout  & (\fifo_next_instance|Mux0~1_combout  & (!\fifo_data_count|u0|q~q  $ (\fifo_data_count|u1|q~q )))) # (\fifo_next_instance|Mux0~3_combout  & ((!\fifo_data_count|u0|q~q  $ 
// (\fifo_data_count|u1|q~q )))) ) )

	.dataa(!\fifo_next_instance|Mux0~3_combout ),
	.datab(!\fifo_next_instance|Mux0~1_combout ),
	.datac(!\fifo_data_count|u0|q~q ),
	.datad(!\fifo_data_count|u1|q~q ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux8~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux8~0 .lut_mask = 64'h7007700778877887;
defparam \fifo_cal_instance|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N53
dffeas \fifo_data_count|u1|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_next_instance|Mux2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_data_count|u1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_data_count|u1|q .is_wysiwyg = "true";
defparam \fifo_data_count|u1|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \fifo_cal_instance|Mux7~0 (
// Equation(s):
// \fifo_cal_instance|Mux7~0_combout  = ( \fifo_data_count|u2|q~q  & ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_data_count|u1|q~q  & (((!\fifo_next_instance|Mux0~1_combout  & !\fifo_next_instance|Mux0~3_combout )) # (\fifo_data_count|u0|q~q ))) # 
// (\fifo_data_count|u1|q~q  & (((!\fifo_data_count|u0|q~q ) # (\fifo_next_instance|Mux0~3_combout )) # (\fifo_next_instance|Mux0~1_combout ))) ) ) ) # ( !\fifo_data_count|u2|q~q  & ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_data_count|u1|q~q  & 
// (!\fifo_data_count|u0|q~q  & ((\fifo_next_instance|Mux0~3_combout ) # (\fifo_next_instance|Mux0~1_combout )))) # (\fifo_data_count|u1|q~q  & (!\fifo_next_instance|Mux0~1_combout  & (\fifo_data_count|u0|q~q  & !\fifo_next_instance|Mux0~3_combout ))) ) ) ) 
// # ( \fifo_data_count|u2|q~q  & ( !\fifo_next_instance|Mux1~0_combout  & ( (!\fifo_data_count|u1|q~q  & (\fifo_data_count|u0|q~q  & ((\fifo_next_instance|Mux0~3_combout ) # (\fifo_next_instance|Mux0~1_combout )))) # (\fifo_data_count|u1|q~q  & 
// (((\fifo_next_instance|Mux0~3_combout )) # (\fifo_next_instance|Mux0~1_combout ))) ) ) ) # ( !\fifo_data_count|u2|q~q  & ( !\fifo_next_instance|Mux1~0_combout  & ( (!\fifo_data_count|u1|q~q  & (!\fifo_data_count|u0|q~q  & 
// ((\fifo_next_instance|Mux0~3_combout ) # (\fifo_next_instance|Mux0~1_combout )))) ) ) )

	.dataa(!\fifo_data_count|u1|q~q ),
	.datab(!\fifo_next_instance|Mux0~1_combout ),
	.datac(!\fifo_data_count|u0|q~q ),
	.datad(!\fifo_next_instance|Mux0~3_combout ),
	.datae(!\fifo_data_count|u2|q~q ),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux7~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux7~0 .lut_mask = 64'h20A0135F24A0DB5F;
defparam \fifo_cal_instance|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N44
dffeas \fifo_data_count|u2|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_next_instance|Mux2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_data_count|u2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_data_count|u2|q .is_wysiwyg = "true";
defparam \fifo_data_count|u2|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \fifo_next_instance|Mux1~2 (
// Equation(s):
// \fifo_next_instance|Mux1~2_combout  = ( \fifo_data_count|u3|q~q  & ( (\wr_en~input_o  & (!\fifo_state|u2|q~q  & ((\fifo_state|u0|q~q ) # (\fifo_state|u1|q~q )))) ) ) # ( !\fifo_data_count|u3|q~q  & ( (\wr_en~input_o  & ((!\fifo_state|u1|q~q ) # 
// ((!\fifo_state|u0|q~q ) # (\fifo_state|u2|q~q )))) ) )

	.dataa(!\fifo_state|u1|q~q ),
	.datab(!\wr_en~input_o ),
	.datac(!\fifo_state|u0|q~q ),
	.datad(!\fifo_state|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_data_count|u3|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux1~2 .extended_lut = "off";
defparam \fifo_next_instance|Mux1~2 .lut_mask = 64'h3233323313001300;
defparam \fifo_next_instance|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \fifo_next_instance|Mux1~0 (
// Equation(s):
// \fifo_next_instance|Mux1~0_combout  = ( !\rd_en~input_o  & ( \fifo_next_instance|Mux1~2_combout  & ( (!\fifo_data_count|u3|q~q ) # ((!\fifo_data_count|u0|q~q  & (!\fifo_data_count|u2|q~q  & !\fifo_data_count|u1|q~q ))) ) ) )

	.dataa(!\fifo_data_count|u0|q~q ),
	.datab(!\fifo_data_count|u2|q~q ),
	.datac(!\fifo_data_count|u3|q~q ),
	.datad(!\fifo_data_count|u1|q~q ),
	.datae(!\rd_en~input_o ),
	.dataf(!\fifo_next_instance|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux1~0 .extended_lut = "off";
defparam \fifo_next_instance|Mux1~0 .lut_mask = 64'h00000000F8F00000;
defparam \fifo_next_instance|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \fifo_state|u1|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_next_instance|Mux1~0_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_state|u1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_state|u1|q .is_wysiwyg = "true";
defparam \fifo_state|u1|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \fifo_next_instance|Mux0~1 (
// Equation(s):
// \fifo_next_instance|Mux0~1_combout  = (!\fifo_state|u1|q~q  & (!\wr_en~input_o  & (\rd_en~input_o  & !\fifo_next_instance|Mux0~0_combout )))

	.dataa(!\fifo_state|u1|q~q ),
	.datab(!\wr_en~input_o ),
	.datac(!\rd_en~input_o ),
	.datad(!\fifo_next_instance|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux0~1 .extended_lut = "off";
defparam \fifo_next_instance|Mux0~1 .lut_mask = 64'h0800080008000800;
defparam \fifo_next_instance|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \fifo_cal_instance|Mux9~0 (
// Equation(s):
// \fifo_cal_instance|Mux9~0_combout  = ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_next_instance|Mux0~1_combout  & (!\fifo_next_instance|Mux0~3_combout  & !\fifo_data_count|u0|q~q )) ) ) # ( !\fifo_next_instance|Mux1~0_combout  & ( 
// (!\fifo_data_count|u0|q~q  & ((\fifo_next_instance|Mux0~3_combout ) # (\fifo_next_instance|Mux0~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\fifo_next_instance|Mux0~1_combout ),
	.datac(!\fifo_next_instance|Mux0~3_combout ),
	.datad(!\fifo_data_count|u0|q~q ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux9~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux9~0 .lut_mask = 64'h3F003F00C000C000;
defparam \fifo_cal_instance|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \fifo_data_count|u0|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_next_instance|Mux2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_data_count|u0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_data_count|u0|q .is_wysiwyg = "true";
defparam \fifo_data_count|u0|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \fifo_cal_instance|Mux6~0 (
// Equation(s):
// \fifo_cal_instance|Mux6~0_combout  = ( \fifo_next_instance|Mux0~3_combout  & ( (!\fifo_data_count|u0|q~q  & (!\fifo_data_count|u2|q~q  & !\fifo_data_count|u1|q~q )) ) ) # ( !\fifo_next_instance|Mux0~3_combout  & ( (!\fifo_data_count|u0|q~q  & 
// (!\fifo_data_count|u2|q~q  & (\fifo_next_instance|Mux0~1_combout  & !\fifo_data_count|u1|q~q ))) # (\fifo_data_count|u0|q~q  & (\fifo_data_count|u2|q~q  & (!\fifo_next_instance|Mux0~1_combout  & \fifo_data_count|u1|q~q ))) ) )

	.dataa(!\fifo_data_count|u0|q~q ),
	.datab(!\fifo_data_count|u2|q~q ),
	.datac(!\fifo_next_instance|Mux0~1_combout ),
	.datad(!\fifo_data_count|u1|q~q ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux6~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux6~0 .lut_mask = 64'h0810081088008800;
defparam \fifo_cal_instance|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \fifo_data_count|u3|q~0 (
// Equation(s):
// \fifo_data_count|u3|q~0_combout  = ( \fifo_next_instance|Mux0~6_combout  & ( !\fifo_data_count|u3|q~q  $ (((!\fifo_cal_instance|Mux6~0_combout ) # (\fifo_next_instance|Mux2~3_combout ))) ) ) # ( !\fifo_next_instance|Mux0~6_combout  & ( 
// (!\fifo_next_instance|Mux2~3_combout  & (\fifo_next_instance|Mux1~0_combout  & (!\fifo_cal_instance|Mux6~0_combout  $ (!\fifo_data_count|u3|q~q )))) # (\fifo_next_instance|Mux2~3_combout  & (((\fifo_data_count|u3|q~q )))) ) )

	.dataa(!\fifo_cal_instance|Mux6~0_combout ),
	.datab(!\fifo_next_instance|Mux2~3_combout ),
	.datac(!\fifo_next_instance|Mux1~0_combout ),
	.datad(!\fifo_data_count|u3|q~q ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_data_count|u3|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_data_count|u3|q~0 .extended_lut = "off";
defparam \fifo_data_count|u3|q~0 .lut_mask = 64'h043B043B44BB44BB;
defparam \fifo_data_count|u3|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \fifo_data_count|u3|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_data_count|u3|q~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_data_count|u3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_data_count|u3|q .is_wysiwyg = "true";
defparam \fifo_data_count|u3|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \fifo_next_instance|always0~1 (
// Equation(s):
// \fifo_next_instance|always0~1_combout  = ( \fifo_data_count|u2|q~q  & ( \fifo_data_count|u1|q~q  & ( (!\wr_en~input_o  & \rd_en~input_o ) ) ) ) # ( !\fifo_data_count|u2|q~q  & ( \fifo_data_count|u1|q~q  & ( (!\wr_en~input_o  & \rd_en~input_o ) ) ) ) # ( 
// \fifo_data_count|u2|q~q  & ( !\fifo_data_count|u1|q~q  & ( (!\wr_en~input_o  & \rd_en~input_o ) ) ) ) # ( !\fifo_data_count|u2|q~q  & ( !\fifo_data_count|u1|q~q  & ( (!\wr_en~input_o  & (\rd_en~input_o  & ((\fifo_data_count|u0|q~q ) # 
// (\fifo_data_count|u3|q~q )))) ) ) )

	.dataa(!\fifo_data_count|u3|q~q ),
	.datab(!\wr_en~input_o ),
	.datac(!\fifo_data_count|u0|q~q ),
	.datad(!\rd_en~input_o ),
	.datae(!\fifo_data_count|u2|q~q ),
	.dataf(!\fifo_data_count|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|always0~1 .extended_lut = "off";
defparam \fifo_next_instance|always0~1 .lut_mask = 64'h004C00CC00CC00CC;
defparam \fifo_next_instance|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \fifo_cal_instance|Mux2~0 (
// Equation(s):
// \fifo_cal_instance|Mux2~0_combout  = ( !\fifo_head|u0|q~q  & ( \fifo_next_instance|Mux0~5_combout  & ( ((!\fifo_next_instance|Mux0~0_combout ) # ((\fifo_next_instance|always0~1_combout  & \fifo_next_instance|Mux0~2_combout ))) # 
// (\fifo_next_instance|Mux0~4_combout ) ) ) ) # ( !\fifo_head|u0|q~q  & ( !\fifo_next_instance|Mux0~5_combout  & ( ((\fifo_next_instance|always0~1_combout  & \fifo_next_instance|Mux0~2_combout )) # (\fifo_next_instance|Mux0~4_combout ) ) ) )

	.dataa(!\fifo_next_instance|always0~1_combout ),
	.datab(!\fifo_next_instance|Mux0~4_combout ),
	.datac(!\fifo_next_instance|Mux0~0_combout ),
	.datad(!\fifo_next_instance|Mux0~2_combout ),
	.datae(!\fifo_head|u0|q~q ),
	.dataf(!\fifo_next_instance|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux2~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux2~0 .lut_mask = 64'h33770000F3F70000;
defparam \fifo_cal_instance|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \fifo_next_instance|Mux2~4 (
// Equation(s):
// \fifo_next_instance|Mux2~4_combout  = ( !\wr_en~input_o  & ( (!\fifo_state|u1|q~q  & ((!\rd_en~input_o ) # ((!\fifo_out_instance|empty~0_combout ) # (!\fifo_state|u2|q~q  $ (\fifo_state|u0|q~q ))))) ) ) # ( \wr_en~input_o  & ( ((!\fifo_state|u1|q~q  & 
// (((\fifo_data_count|u3|q~q )) # (\rd_en~input_o )))) ) )

	.dataa(!\fifo_state|u2|q~q ),
	.datab(!\rd_en~input_o ),
	.datac(!\fifo_data_count|u3|q~q ),
	.datad(!\fifo_state|u1|q~q ),
	.datae(!\wr_en~input_o ),
	.dataf(!\fifo_out_instance|empty~0_combout ),
	.datag(!\fifo_state|u0|q~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux2~4 .extended_lut = "on";
defparam \fifo_next_instance|Mux2~4 .lut_mask = 64'hFF003F00ED003F00;
defparam \fifo_next_instance|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \fifo_next_instance|Mux2~2 (
// Equation(s):
// \fifo_next_instance|Mux2~2_combout  = ( !\fifo_state|u2|q~q  & ( \fifo_out_instance|empty~0_combout  & ( (!\fifo_state|u0|q~q  & ((!\rd_en~input_o  & ((!\wr_en~input_o ) # (\fifo_data_count|u3|q~q ))) # (\rd_en~input_o  & ((\wr_en~input_o ))))) ) ) ) # ( 
// !\fifo_state|u2|q~q  & ( !\fifo_out_instance|empty~0_combout  & ( (!\fifo_state|u0|q~q  & (((!\wr_en~input_o ) # (\fifo_data_count|u3|q~q )) # (\rd_en~input_o ))) ) ) )

	.dataa(!\rd_en~input_o ),
	.datab(!\fifo_data_count|u3|q~q ),
	.datac(!\wr_en~input_o ),
	.datad(!\fifo_state|u0|q~q ),
	.datae(!\fifo_state|u2|q~q ),
	.dataf(!\fifo_out_instance|empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux2~2 .extended_lut = "off";
defparam \fifo_next_instance|Mux2~2 .lut_mask = 64'hF7000000A7000000;
defparam \fifo_next_instance|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \fifo_head|u2|q~0 (
// Equation(s):
// \fifo_head|u2|q~0_combout  = ( \fifo_next_instance|Mux0~1_combout  & ( \fifo_next_instance|Mux0~3_combout  & ( (!\fifo_next_instance|Mux2~0_combout  & (!\fifo_next_instance|Mux2~4_combout  & !\fifo_next_instance|Mux2~2_combout )) ) ) ) # ( 
// !\fifo_next_instance|Mux0~1_combout  & ( \fifo_next_instance|Mux0~3_combout  & ( (!\fifo_next_instance|Mux2~0_combout  & (!\fifo_next_instance|Mux2~4_combout  & !\fifo_next_instance|Mux2~2_combout )) ) ) ) # ( \fifo_next_instance|Mux0~1_combout  & ( 
// !\fifo_next_instance|Mux0~3_combout  & ( (!\fifo_next_instance|Mux2~0_combout  & (!\fifo_next_instance|Mux2~4_combout  & !\fifo_next_instance|Mux2~2_combout )) ) ) ) # ( !\fifo_next_instance|Mux0~1_combout  & ( !\fifo_next_instance|Mux0~3_combout  & ( 
// (!\fifo_next_instance|Mux2~0_combout  & (!\fifo_next_instance|Mux2~4_combout  & (!\fifo_next_instance|Mux2~2_combout  & !\fifo_next_instance|Mux1~0_combout ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~0_combout ),
	.datab(!\fifo_next_instance|Mux2~4_combout ),
	.datac(!\fifo_next_instance|Mux2~2_combout ),
	.datad(!\fifo_next_instance|Mux1~0_combout ),
	.datae(!\fifo_next_instance|Mux0~1_combout ),
	.dataf(!\fifo_next_instance|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_head|u2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_head|u2|q~0 .extended_lut = "off";
defparam \fifo_head|u2|q~0 .lut_mask = 64'h8000808080808080;
defparam \fifo_head|u2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \fifo_head|u0|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_head|u2|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_head|u0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_head|u0|q .is_wysiwyg = "true";
defparam \fifo_head|u0|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \fifo_cal_instance|Add2~1 (
// Equation(s):
// \fifo_cal_instance|Add2~1_combout  = ( \fifo_head|u1|q~q  & ( !\fifo_head|u0|q~q  ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u0|q~q ),
	.datad(gnd),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Add2~1 .extended_lut = "off";
defparam \fifo_cal_instance|Add2~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \fifo_cal_instance|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \fifo_cal_instance|Mux1~0 (
// Equation(s):
// \fifo_cal_instance|Mux1~0_combout  = ( \fifo_next_instance|Mux0~2_combout  & ( \fifo_cal_instance|Add2~1_combout  & ( (((\fifo_next_instance|Mux0~5_combout  & !\fifo_next_instance|Mux0~0_combout )) # (\fifo_next_instance|Mux0~4_combout )) # 
// (\fifo_next_instance|always0~1_combout ) ) ) ) # ( !\fifo_next_instance|Mux0~2_combout  & ( \fifo_cal_instance|Add2~1_combout  & ( ((\fifo_next_instance|Mux0~5_combout  & !\fifo_next_instance|Mux0~0_combout )) # (\fifo_next_instance|Mux0~4_combout ) ) ) )

	.dataa(!\fifo_next_instance|always0~1_combout ),
	.datab(!\fifo_next_instance|Mux0~4_combout ),
	.datac(!\fifo_next_instance|Mux0~5_combout ),
	.datad(!\fifo_next_instance|Mux0~0_combout ),
	.datae(!\fifo_next_instance|Mux0~2_combout ),
	.dataf(!\fifo_cal_instance|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux1~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux1~0 .lut_mask = 64'h000000003F337F77;
defparam \fifo_cal_instance|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \fifo_head|u1|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_head|u2|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_head|u1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_head|u1|q .is_wysiwyg = "true";
defparam \fifo_head|u1|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \d_in[0]~input (
	.i(d_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[0]~input_o ));
// synopsys translate_off
defparam \d_in[0]~input .bus_hold = "false";
defparam \d_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \fifo_next_instance|Mux1~1 (
// Equation(s):
// \fifo_next_instance|Mux1~1_combout  = ( \fifo_state|u1|q~q  & ( (!\fifo_state|u2|q~q  & (!\rd_en~input_o  & \wr_en~input_o )) ) ) # ( !\fifo_state|u1|q~q  & ( (!\fifo_state|u2|q~q  & (!\rd_en~input_o  & (\wr_en~input_o  & \fifo_state|u0|q~q ))) ) )

	.dataa(!\fifo_state|u2|q~q ),
	.datab(!\rd_en~input_o ),
	.datac(!\wr_en~input_o ),
	.datad(!\fifo_state|u0|q~q ),
	.datae(gnd),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_next_instance|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_next_instance|Mux1~1 .extended_lut = "off";
defparam \fifo_next_instance|Mux1~1 .lut_mask = 64'h0008000808080808;
defparam \fifo_next_instance|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \fifo_out_instance|Equal0~0 (
// Equation(s):
// \fifo_out_instance|Equal0~0_combout  = ( \fifo_data_count|u3|q~q  & ( (!\fifo_data_count|u0|q~q  & (!\fifo_data_count|u2|q~q  & !\fifo_data_count|u1|q~q )) ) )

	.dataa(!\fifo_data_count|u0|q~q ),
	.datab(!\fifo_data_count|u2|q~q ),
	.datac(!\fifo_data_count|u1|q~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_data_count|u3|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|Equal0~0 .extended_lut = "off";
defparam \fifo_out_instance|Equal0~0 .lut_mask = 64'h0000000080808080;
defparam \fifo_out_instance|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \fifo_cal_instance|Mux5~0 (
// Equation(s):
// \fifo_cal_instance|Mux5~0_combout  = ( \fifo_out_instance|Equal0~0_combout  & ( (!\fifo_tail|u0|q~q  & (((\fifo_next_instance|always0~0_combout  & !\fifo_next_instance|Mux2~1_combout )) # (\fifo_next_instance|Mux1~1_combout ))) ) ) # ( 
// !\fifo_out_instance|Equal0~0_combout  & ( (\fifo_next_instance|always0~0_combout  & (!\fifo_next_instance|Mux2~1_combout  & !\fifo_tail|u0|q~q )) ) )

	.dataa(!\fifo_next_instance|always0~0_combout ),
	.datab(!\fifo_next_instance|Mux1~1_combout ),
	.datac(!\fifo_next_instance|Mux2~1_combout ),
	.datad(!\fifo_tail|u0|q~q ),
	.datae(gnd),
	.dataf(!\fifo_out_instance|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux5~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux5~0 .lut_mask = 64'h5000500073007300;
defparam \fifo_cal_instance|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \fifo_cal_instance|Decoder0~1 (
// Equation(s):
// \fifo_cal_instance|Decoder0~1_combout  = ( !\fifo_next_instance|Mux0~3_combout  & ( (!\fifo_next_instance|Mux2~0_combout  & (!\fifo_next_instance|Mux2~4_combout  & (!\fifo_next_instance|Mux2~2_combout  & !\fifo_next_instance|Mux0~1_combout ))) ) )

	.dataa(!\fifo_next_instance|Mux2~0_combout ),
	.datab(!\fifo_next_instance|Mux2~4_combout ),
	.datac(!\fifo_next_instance|Mux2~2_combout ),
	.datad(!\fifo_next_instance|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\fifo_next_instance|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Decoder0~1 .extended_lut = "off";
defparam \fifo_cal_instance|Decoder0~1 .lut_mask = 64'h8000800000000000;
defparam \fifo_cal_instance|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \fifo_tail|u0|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_cal_instance|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tail|u0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tail|u0|q .is_wysiwyg = "true";
defparam \fifo_tail|u0|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \fifo_cal_instance|Mux4~0 (
// Equation(s):
// \fifo_cal_instance|Mux4~0_combout  = ( \fifo_tail|u1|q~q  & ( \fifo_out_instance|Equal0~0_combout  & ( (!\fifo_tail|u0|q~q  & (((!\fifo_next_instance|Mux2~1_combout  & \fifo_next_instance|always0~0_combout )) # (\fifo_next_instance|Mux1~1_combout ))) ) ) 
// ) # ( !\fifo_tail|u1|q~q  & ( \fifo_out_instance|Equal0~0_combout  & ( (\fifo_tail|u0|q~q  & (((!\fifo_next_instance|Mux2~1_combout  & \fifo_next_instance|always0~0_combout )) # (\fifo_next_instance|Mux1~1_combout ))) ) ) ) # ( \fifo_tail|u1|q~q  & ( 
// !\fifo_out_instance|Equal0~0_combout  & ( (!\fifo_next_instance|Mux2~1_combout  & (\fifo_next_instance|always0~0_combout  & !\fifo_tail|u0|q~q )) ) ) ) # ( !\fifo_tail|u1|q~q  & ( !\fifo_out_instance|Equal0~0_combout  & ( 
// (!\fifo_next_instance|Mux2~1_combout  & (\fifo_next_instance|always0~0_combout  & \fifo_tail|u0|q~q )) ) ) )

	.dataa(!\fifo_next_instance|Mux2~1_combout ),
	.datab(!\fifo_next_instance|Mux1~1_combout ),
	.datac(!\fifo_next_instance|always0~0_combout ),
	.datad(!\fifo_tail|u0|q~q ),
	.datae(!\fifo_tail|u1|q~q ),
	.dataf(!\fifo_out_instance|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux4~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux4~0 .lut_mask = 64'h000A0A00003B3B00;
defparam \fifo_cal_instance|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N26
dffeas \fifo_tail|u1|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_cal_instance|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tail|u1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tail|u1|q .is_wysiwyg = "true";
defparam \fifo_tail|u1|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \fifo_cal_instance|Add1~0 (
// Equation(s):
// \fifo_cal_instance|Add1~0_combout  = ( \fifo_tail|u2|q~q  & ( (!\fifo_tail|u1|q~q ) # (!\fifo_tail|u0|q~q ) ) ) # ( !\fifo_tail|u2|q~q  & ( (\fifo_tail|u1|q~q  & \fifo_tail|u0|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_tail|u1|q~q ),
	.datad(!\fifo_tail|u0|q~q ),
	.datae(gnd),
	.dataf(!\fifo_tail|u2|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Add1~0 .extended_lut = "off";
defparam \fifo_cal_instance|Add1~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \fifo_cal_instance|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \fifo_cal_instance|Mux3~0 (
// Equation(s):
// \fifo_cal_instance|Mux3~0_combout  = ( \fifo_out_instance|Equal0~0_combout  & ( (\fifo_cal_instance|Add1~0_combout  & (((\fifo_next_instance|always0~0_combout  & !\fifo_next_instance|Mux2~1_combout )) # (\fifo_next_instance|Mux1~1_combout ))) ) ) # ( 
// !\fifo_out_instance|Equal0~0_combout  & ( (\fifo_next_instance|always0~0_combout  & (\fifo_cal_instance|Add1~0_combout  & !\fifo_next_instance|Mux2~1_combout )) ) )

	.dataa(!\fifo_next_instance|always0~0_combout ),
	.datab(!\fifo_next_instance|Mux1~1_combout ),
	.datac(!\fifo_cal_instance|Add1~0_combout ),
	.datad(!\fifo_next_instance|Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\fifo_out_instance|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux3~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux3~0 .lut_mask = 64'h0500050007030703;
defparam \fifo_cal_instance|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \fifo_tail|u2|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_cal_instance|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_tail|u2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_tail|u2|q .is_wysiwyg = "true";
defparam \fifo_tail|u2|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout  = ( \fifo_tail|u1|q~q  & ( !\fifo_tail|u0|q~q  & ( (\fifo_next_instance|Mux1~0_combout  & (\fifo_tail|u2|q~q  & (!\fifo_next_instance|Mux2~3_combout  & !\fifo_next_instance|Mux0~6_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux1~0_combout ),
	.datab(!\fifo_tail|u2|q~q ),
	.datac(!\fifo_next_instance|Mux2~3_combout ),
	.datad(!\fifo_next_instance|Mux0~6_combout ),
	.datae(!\fifo_tail|u1|q~q ),
	.dataf(!\fifo_tail|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2 .lut_mask = 64'h0000100000000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \fifo_reg_file|sub_register32_8|u6|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout  = ( \fifo_tail|u2|q~q  & ( !\fifo_tail|u1|q~q  & ( (!\fifo_next_instance|Mux2~3_combout  & (!\fifo_tail|u0|q~q  & (!\fifo_next_instance|Mux0~6_combout  & \fifo_next_instance|Mux1~0_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~3_combout ),
	.datab(!\fifo_tail|u0|q~q ),
	.datac(!\fifo_next_instance|Mux0~6_combout ),
	.datad(!\fifo_next_instance|Mux1~0_combout ),
	.datae(!\fifo_tail|u2|q~q ),
	.dataf(!\fifo_tail|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0 .lut_mask = 64'h0000008000000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \fifo_reg_file|sub_register32_8|u4|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[0]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[0]~feeder_combout  = ( \d_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[0]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout  = ( !\fifo_next_instance|Mux2~3_combout  & ( !\fifo_next_instance|Mux0~6_combout  & ( (\fifo_tail|u2|q~q  & (\fifo_tail|u0|q~q  & (\fifo_next_instance|Mux1~0_combout  & \fifo_tail|u1|q~q 
// ))) ) ) )

	.dataa(!\fifo_tail|u2|q~q ),
	.datab(!\fifo_tail|u0|q~q ),
	.datac(!\fifo_next_instance|Mux1~0_combout ),
	.datad(!\fifo_tail|u1|q~q ),
	.datae(!\fifo_next_instance|Mux2~3_combout ),
	.dataf(!\fifo_next_instance|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3 .lut_mask = 64'h0001000000000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \fifo_reg_file|sub_register32_8|u7|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout  = ( \fifo_tail|u0|q~q  & ( !\fifo_tail|u1|q~q  & ( (\fifo_next_instance|Mux1~0_combout  & (\fifo_tail|u2|q~q  & (!\fifo_next_instance|Mux0~6_combout  & !\fifo_next_instance|Mux2~3_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux1~0_combout ),
	.datab(!\fifo_tail|u2|q~q ),
	.datac(!\fifo_next_instance|Mux0~6_combout ),
	.datad(!\fifo_next_instance|Mux2~3_combout ),
	.datae(!\fifo_tail|u0|q~q ),
	.dataf(!\fifo_tail|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1 .lut_mask = 64'h0000100000000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \fifo_reg_file|sub_register32_8|u5|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \fifo_mx2_32|y[0]~0 (
// Equation(s):
// \fifo_mx2_32|y[0]~0_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [0] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [0]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [0] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [0]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [0] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [0]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [0])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [0] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [0]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u6|q 
// [0])) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [0]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [0]),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [0]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [0]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[0]~0 .extended_lut = "off";
defparam \fifo_mx2_32|y[0]~0 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \fifo_mx2_32|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \fifo_cal_instance|Add2~0 (
// Equation(s):
// \fifo_cal_instance|Add2~0_combout  = ( \fifo_head|u1|q~q  & ( \fifo_head|u2|q~q  & ( !\fifo_head|u0|q~q  ) ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_head|u2|q~q  ) ) # ( \fifo_head|u1|q~q  & ( !\fifo_head|u2|q~q  & ( \fifo_head|u0|q~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u0|q~q ),
	.datad(gnd),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_head|u2|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Add2~0 .extended_lut = "off";
defparam \fifo_cal_instance|Add2~0 .lut_mask = 64'h00000F0FFFFFF0F0;
defparam \fifo_cal_instance|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \fifo_cal_instance|Mux0~0 (
// Equation(s):
// \fifo_cal_instance|Mux0~0_combout  = ( \fifo_next_instance|Mux0~2_combout  & ( \fifo_cal_instance|Add2~0_combout  & ( (((!\fifo_next_instance|Mux0~0_combout  & \fifo_next_instance|Mux0~5_combout )) # (\fifo_next_instance|Mux0~4_combout )) # 
// (\fifo_next_instance|always0~1_combout ) ) ) ) # ( !\fifo_next_instance|Mux0~2_combout  & ( \fifo_cal_instance|Add2~0_combout  & ( ((!\fifo_next_instance|Mux0~0_combout  & \fifo_next_instance|Mux0~5_combout )) # (\fifo_next_instance|Mux0~4_combout ) ) ) )

	.dataa(!\fifo_next_instance|always0~1_combout ),
	.datab(!\fifo_next_instance|Mux0~4_combout ),
	.datac(!\fifo_next_instance|Mux0~0_combout ),
	.datad(!\fifo_next_instance|Mux0~5_combout ),
	.datae(!\fifo_next_instance|Mux0~2_combout ),
	.dataf(!\fifo_cal_instance|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Mux0~0 .extended_lut = "off";
defparam \fifo_cal_instance|Mux0~0 .lut_mask = 64'h0000000033F377F7;
defparam \fifo_cal_instance|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \fifo_head|u2|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_cal_instance|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_head|u2|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_head|u2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_head|u2|q .is_wysiwyg = "true";
defparam \fifo_head|u2|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout  = ( \fifo_tail|u0|q~q  & ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_next_instance|Mux2~3_combout  & (!\fifo_tail|u1|q~q  & (!\fifo_tail|u2|q~q  & !\fifo_next_instance|Mux0~6_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~3_combout ),
	.datab(!\fifo_tail|u1|q~q ),
	.datac(!\fifo_tail|u2|q~q ),
	.datad(!\fifo_next_instance|Mux0~6_combout ),
	.datae(!\fifo_tail|u0|q~q ),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6 .lut_mask = 64'h0000000000008000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \fifo_reg_file|sub_register32_8|u1|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout  = ( !\fifo_tail|u0|q~q  & ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_next_instance|Mux2~3_combout  & (!\fifo_tail|u1|q~q  & (!\fifo_tail|u2|q~q  & !\fifo_next_instance|Mux0~6_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~3_combout ),
	.datab(!\fifo_tail|u1|q~q ),
	.datac(!\fifo_tail|u2|q~q ),
	.datad(!\fifo_next_instance|Mux0~6_combout ),
	.datae(!\fifo_tail|u0|q~q ),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7 .lut_mask = 64'h0000000080000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N35
dffeas \fifo_reg_file|sub_register32_8|u0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout  = ( \fifo_tail|u1|q~q  & ( !\fifo_tail|u2|q~q  & ( (!\fifo_next_instance|Mux2~3_combout  & (!\fifo_tail|u0|q~q  & (\fifo_next_instance|Mux1~0_combout  & !\fifo_next_instance|Mux0~6_combout 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~3_combout ),
	.datab(!\fifo_tail|u0|q~q ),
	.datac(!\fifo_next_instance|Mux1~0_combout ),
	.datad(!\fifo_next_instance|Mux0~6_combout ),
	.datae(!\fifo_tail|u1|q~q ),
	.dataf(!\fifo_tail|u2|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4 .lut_mask = 64'h0000080000000000;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \fifo_reg_file|sub_register32_8|u2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5 (
// Equation(s):
// \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout  = ( \fifo_tail|u0|q~q  & ( \fifo_next_instance|Mux1~0_combout  & ( (!\fifo_next_instance|Mux2~3_combout  & (!\fifo_tail|u2|q~q  & (!\fifo_next_instance|Mux0~6_combout  & \fifo_tail|u1|q~q 
// ))) ) ) )

	.dataa(!\fifo_next_instance|Mux2~3_combout ),
	.datab(!\fifo_tail|u2|q~q ),
	.datac(!\fifo_next_instance|Mux0~6_combout ),
	.datad(!\fifo_tail|u1|q~q ),
	.datae(!\fifo_tail|u0|q~q ),
	.dataf(!\fifo_next_instance|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5 .extended_lut = "off";
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5 .lut_mask = 64'h0000000000000080;
defparam \fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N28
dffeas \fifo_reg_file|sub_register32_8|u3|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[0] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \fifo_mx2_32|y[0]~1 (
// Equation(s):
// \fifo_mx2_32|y[0]~1_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [0] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [0]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [0] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [0]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [0] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [0])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [0]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [0] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [0])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q 
// [0]))) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u1|q [0]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [0]),
	.datad(!\fifo_reg_file|sub_register32_8|u2|q [0]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [0]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[0]~1 .extended_lut = "off";
defparam \fifo_mx2_32|y[0]~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \fifo_mx2_32|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \fifo_mx2_32|y[0]~2 (
// Equation(s):
// \fifo_mx2_32|y[0]~2_combout  = ( \fifo_mx2_32|y[0]~1_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[0]~0_combout ) ) ) # ( !\fifo_mx2_32|y[0]~1_combout  & ( (\fifo_mx2_32|y[0]~0_combout  & \fifo_head|u2|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_mx2_32|y[0]~0_combout ),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[0]~2 .extended_lut = "off";
defparam \fifo_mx2_32|y[0]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \fifo_mx2_32|y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \fifo_cal_instance|Decoder0~0 (
// Equation(s):
// \fifo_cal_instance|Decoder0~0_combout  = ( \fifo_next_instance|Mux2~4_combout  & ( \fifo_next_instance|Mux0~3_combout  ) ) # ( !\fifo_next_instance|Mux2~4_combout  & ( \fifo_next_instance|Mux0~3_combout  & ( ((\fifo_next_instance|Mux2~2_combout ) # 
// (\fifo_next_instance|Mux1~0_combout )) # (\fifo_next_instance|Mux2~0_combout ) ) ) ) # ( \fifo_next_instance|Mux2~4_combout  & ( !\fifo_next_instance|Mux0~3_combout  ) ) # ( !\fifo_next_instance|Mux2~4_combout  & ( !\fifo_next_instance|Mux0~3_combout  & ( 
// (((!\fifo_next_instance|Mux0~1_combout ) # (\fifo_next_instance|Mux2~2_combout )) # (\fifo_next_instance|Mux1~0_combout )) # (\fifo_next_instance|Mux2~0_combout ) ) ) )

	.dataa(!\fifo_next_instance|Mux2~0_combout ),
	.datab(!\fifo_next_instance|Mux1~0_combout ),
	.datac(!\fifo_next_instance|Mux2~2_combout ),
	.datad(!\fifo_next_instance|Mux0~1_combout ),
	.datae(!\fifo_next_instance|Mux2~4_combout ),
	.dataf(!\fifo_next_instance|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_cal_instance|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_cal_instance|Decoder0~0 .extended_lut = "off";
defparam \fifo_cal_instance|Decoder0~0 .lut_mask = 64'hFF7FFFFF7F7FFFFF;
defparam \fifo_cal_instance|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \fifo_out_register|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[0]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[0] .is_wysiwyg = "true";
defparam \fifo_out_register|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \d_in[1]~input (
	.i(d_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[1]~input_o ));
// synopsys translate_off
defparam \d_in[1]~input .bus_hold = "false";
defparam \d_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[1]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[1]~feeder_combout  = ( \d_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[1]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u2|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N52
dffeas \fifo_reg_file|sub_register32_8|u2|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[1]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[1]~feeder_combout  = ( \d_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[1]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \fifo_reg_file|sub_register32_8|u0|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N40
dffeas \fifo_reg_file|sub_register32_8|u1|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \fifo_reg_file|sub_register32_8|u3|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \fifo_mx2_32|y[1]~4 (
// Equation(s):
// \fifo_mx2_32|y[1]~4_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [1] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [1]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [1] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [1]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [1] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [1]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [1])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [1] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [1]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q 
// [1])) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [1]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [1]),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [1]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [1]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[1]~4 .extended_lut = "off";
defparam \fifo_mx2_32|y[1]~4 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \fifo_mx2_32|y[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[1]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[1]~feeder_combout  = ( \d_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[1]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \fifo_reg_file|sub_register32_8|u4|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[1]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[1]~feeder_combout  = ( \d_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[1]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \fifo_reg_file|sub_register32_8|u6|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[1]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[1]~feeder_combout  = ( \d_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[1]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \fifo_reg_file|sub_register32_8|u7|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \fifo_reg_file|sub_register32_8|u5|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[1] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \fifo_mx2_32|y[1]~3 (
// Equation(s):
// \fifo_mx2_32|y[1]~3_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [1] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [1]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [1] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [1]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [1] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [1])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [1]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [1] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [1])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [1]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [1]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [1]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [1]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [1]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[1]~3 .extended_lut = "off";
defparam \fifo_mx2_32|y[1]~3 .lut_mask = 64'h53535353000FF0FF;
defparam \fifo_mx2_32|y[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \fifo_mx2_32|y[1]~5 (
// Equation(s):
// \fifo_mx2_32|y[1]~5_combout  = ( \fifo_mx2_32|y[1]~4_combout  & ( \fifo_mx2_32|y[1]~3_combout  ) ) # ( !\fifo_mx2_32|y[1]~4_combout  & ( \fifo_mx2_32|y[1]~3_combout  & ( \fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[1]~4_combout  & ( 
// !\fifo_mx2_32|y[1]~3_combout  & ( !\fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[1]~4_combout ),
	.dataf(!\fifo_mx2_32|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[1]~5 .extended_lut = "off";
defparam \fifo_mx2_32|y[1]~5 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \fifo_mx2_32|y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \fifo_out_register|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[1] .is_wysiwyg = "true";
defparam \fifo_out_register|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \d_in[2]~input (
	.i(d_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[2]~input_o ));
// synopsys translate_off
defparam \d_in[2]~input .bus_hold = "false";
defparam \d_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[2]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[2]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \fifo_reg_file|sub_register32_8|u0|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \fifo_reg_file|sub_register32_8|u2|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[2]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[2]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \fifo_reg_file|sub_register32_8|u1|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N56
dffeas \fifo_reg_file|sub_register32_8|u3|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \fifo_mx2_32|y[2]~7 (
// Equation(s):
// \fifo_mx2_32|y[2]~7_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [2] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [2]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [2] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [2]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [2] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [2])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [2]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [2] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [2])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q 
// [2]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [2]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [2]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [2]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [2]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[2]~7 .extended_lut = "off";
defparam \fifo_mx2_32|y[2]~7 .lut_mask = 64'h5353535300F00FFF;
defparam \fifo_mx2_32|y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \fifo_reg_file|sub_register32_8|u6|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N47
dffeas \fifo_reg_file|sub_register32_8|u4|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[2]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[2]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N56
dffeas \fifo_reg_file|sub_register32_8|u7|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \fifo_reg_file|sub_register32_8|u5|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[2] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \fifo_mx2_32|y[2]~6 (
// Equation(s):
// \fifo_mx2_32|y[2]~6_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [2] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [2]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [2] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [2]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [2] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [2]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [2])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [2] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [2]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u6|q 
// [2])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u6|q [2]),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [2]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [2]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [2]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[2]~6 .extended_lut = "off";
defparam \fifo_mx2_32|y[2]~6 .lut_mask = 64'h35353535000FF0FF;
defparam \fifo_mx2_32|y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \fifo_mx2_32|y[2]~8 (
// Equation(s):
// \fifo_mx2_32|y[2]~8_combout  = ( \fifo_mx2_32|y[2]~7_combout  & ( \fifo_mx2_32|y[2]~6_combout  ) ) # ( !\fifo_mx2_32|y[2]~7_combout  & ( \fifo_mx2_32|y[2]~6_combout  & ( \fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[2]~7_combout  & ( 
// !\fifo_mx2_32|y[2]~6_combout  & ( !\fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u2|q~q ),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[2]~7_combout ),
	.dataf(!\fifo_mx2_32|y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[2]~8 .extended_lut = "off";
defparam \fifo_mx2_32|y[2]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \fifo_mx2_32|y[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N22
dffeas \fifo_out_register|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[2]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[2] .is_wysiwyg = "true";
defparam \fifo_out_register|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \d_in[3]~input (
	.i(d_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[3]~input_o ));
// synopsys translate_off
defparam \d_in[3]~input .bus_hold = "false";
defparam \d_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N38
dffeas \fifo_reg_file|sub_register32_8|u7|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \fifo_reg_file|sub_register32_8|u4|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \fifo_reg_file|sub_register32_8|u6|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N20
dffeas \fifo_reg_file|sub_register32_8|u5|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \fifo_mx2_32|y[3]~9 (
// Equation(s):
// \fifo_mx2_32|y[3]~9_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [3] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [3]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [3] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [3] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [3] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [3])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [3]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [3] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [3])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [3]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [3]),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [3]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [3]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [3]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[3]~9 .extended_lut = "off";
defparam \fifo_mx2_32|y[3]~9 .lut_mask = 64'h303F303F0505F5F5;
defparam \fifo_mx2_32|y[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[3]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[3]~feeder_combout  = \d_in[3]~input_o 

	.dataa(!\d_in[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[3]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u1|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N16
dffeas \fifo_reg_file|sub_register32_8|u1|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[3]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[3]~feeder_combout  = ( \d_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[3]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \fifo_reg_file|sub_register32_8|u0|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \fifo_reg_file|sub_register32_8|u2|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \fifo_reg_file|sub_register32_8|u3|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[3] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \fifo_mx2_32|y[3]~10 (
// Equation(s):
// \fifo_mx2_32|y[3]~10_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [3] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [3]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [3] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [3] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [3] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [3])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [3]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [3] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [3])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q 
// [3]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u1|q [3]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [3]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [3]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [3]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[3]~10 .extended_lut = "off";
defparam \fifo_mx2_32|y[3]~10 .lut_mask = 64'h330F330F550055FF;
defparam \fifo_mx2_32|y[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \fifo_mx2_32|y[3]~11 (
// Equation(s):
// \fifo_mx2_32|y[3]~11_combout  = ( \fifo_mx2_32|y[3]~10_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[3]~9_combout ) ) ) # ( !\fifo_mx2_32|y[3]~10_combout  & ( (\fifo_head|u2|q~q  & \fifo_mx2_32|y[3]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[3]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[3]~11 .extended_lut = "off";
defparam \fifo_mx2_32|y[3]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \fifo_mx2_32|y[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \fifo_out_register|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[3] .is_wysiwyg = "true";
defparam \fifo_out_register|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \d_in[4]~input (
	.i(d_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[4]~input_o ));
// synopsys translate_off
defparam \d_in[4]~input .bus_hold = "false";
defparam \d_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \fifo_reg_file|sub_register32_8|u0|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \fifo_reg_file|sub_register32_8|u3|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \fifo_reg_file|sub_register32_8|u1|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N55
dffeas \fifo_reg_file|sub_register32_8|u2|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \fifo_mx2_32|y[4]~13 (
// Equation(s):
// \fifo_mx2_32|y[4]~13_combout  = ( \fifo_reg_file|sub_register32_8|u2|q [4] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q [4]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [4])) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u2|q [4] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q [4]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [4])) ) ) ) # ( \fifo_reg_file|sub_register32_8|u2|q 
// [4] & ( !\fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u0|q [4]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u2|q [4] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u0|q [4]) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [4]),
	.datac(!\fifo_reg_file|sub_register32_8|u3|q [4]),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [4]),
	.datae(!\fifo_reg_file|sub_register32_8|u2|q [4]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[4]~13 .extended_lut = "off";
defparam \fifo_mx2_32|y[4]~13 .lut_mask = 64'h2222777705AF05AF;
defparam \fifo_mx2_32|y[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \fifo_reg_file|sub_register32_8|u7|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[4]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[4]~feeder_combout  = ( \d_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[4]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N40
dffeas \fifo_reg_file|sub_register32_8|u6|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[4]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[4]~feeder_combout  = ( \d_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[4]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \fifo_reg_file|sub_register32_8|u4|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \fifo_reg_file|sub_register32_8|u5|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[4] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \fifo_mx2_32|y[4]~12 (
// Equation(s):
// \fifo_mx2_32|y[4]~12_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [4] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [4]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [4] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [4] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [4] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [4]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [4])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [4] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [4]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u6|q 
// [4])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [4]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [4]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [4]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [4]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[4]~12 .extended_lut = "off";
defparam \fifo_mx2_32|y[4]~12 .lut_mask = 64'h0F330F330055FF55;
defparam \fifo_mx2_32|y[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \fifo_mx2_32|y[4]~14 (
// Equation(s):
// \fifo_mx2_32|y[4]~14_combout  = ( \fifo_mx2_32|y[4]~12_combout  & ( (\fifo_mx2_32|y[4]~13_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[4]~12_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[4]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[4]~13_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[4]~14 .extended_lut = "off";
defparam \fifo_mx2_32|y[4]~14 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \fifo_mx2_32|y[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N49
dffeas \fifo_out_register|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[4]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[4] .is_wysiwyg = "true";
defparam \fifo_out_register|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \d_in[5]~input (
	.i(d_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[5]~input_o ));
// synopsys translate_off
defparam \d_in[5]~input .bus_hold = "false";
defparam \d_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N4
dffeas \fifo_reg_file|sub_register32_8|u2|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \fifo_reg_file|sub_register32_8|u0|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \fifo_reg_file|sub_register32_8|u1|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N53
dffeas \fifo_reg_file|sub_register32_8|u3|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \fifo_mx2_32|y[5]~16 (
// Equation(s):
// \fifo_mx2_32|y[5]~16_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [5] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [5]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [5] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [5]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [5] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [5]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [5])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [5] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [5]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q 
// [5])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u2|q [5]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [5]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [5]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [5]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[5]~16 .extended_lut = "off";
defparam \fifo_mx2_32|y[5]~16 .lut_mask = 64'h3535353500F00FFF;
defparam \fifo_mx2_32|y[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \fifo_reg_file|sub_register32_8|u6|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[5]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[5]~feeder_combout  = ( \d_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[5]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N37
dffeas \fifo_reg_file|sub_register32_8|u7|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[5]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[5]~feeder_combout  = ( \d_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[5]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N28
dffeas \fifo_reg_file|sub_register32_8|u4|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \fifo_reg_file|sub_register32_8|u5|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[5] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \fifo_mx2_32|y[5]~15 (
// Equation(s):
// \fifo_mx2_32|y[5]~15_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [5] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u6|q [5])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u7|q [5]))) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u5|q [5] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u6|q [5])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u7|q [5]))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q 
// [5] & ( !\fifo_head|u1|q~q  & ( (\fifo_reg_file|sub_register32_8|u4|q [5]) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [5] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & \fifo_reg_file|sub_register32_8|u4|q [5]) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [5]),
	.datac(!\fifo_reg_file|sub_register32_8|u7|q [5]),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [5]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [5]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[5]~15 .extended_lut = "off";
defparam \fifo_mx2_32|y[5]~15 .lut_mask = 64'h00AA55FF27272727;
defparam \fifo_mx2_32|y[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \fifo_mx2_32|y[5]~17 (
// Equation(s):
// \fifo_mx2_32|y[5]~17_combout  = ( \fifo_mx2_32|y[5]~15_combout  & ( (\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[5]~16_combout ) ) ) # ( !\fifo_mx2_32|y[5]~15_combout  & ( (\fifo_mx2_32|y[5]~16_combout  & !\fifo_head|u2|q~q ) ) )

	.dataa(!\fifo_mx2_32|y[5]~16_combout ),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[5]~17 .extended_lut = "off";
defparam \fifo_mx2_32|y[5]~17 .lut_mask = 64'h4444444477777777;
defparam \fifo_mx2_32|y[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \fifo_out_register|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[5]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[5] .is_wysiwyg = "true";
defparam \fifo_out_register|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \d_in[6]~input (
	.i(d_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[6]~input_o ));
// synopsys translate_off
defparam \d_in[6]~input .bus_hold = "false";
defparam \d_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[6]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[6]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u2|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \fifo_reg_file|sub_register32_8|u2|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[6]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[6]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \fifo_reg_file|sub_register32_8|u0|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[6]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[6]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \fifo_reg_file|sub_register32_8|u1|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \fifo_reg_file|sub_register32_8|u3|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \fifo_mx2_32|y[6]~19 (
// Equation(s):
// \fifo_mx2_32|y[6]~19_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [6] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [6]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [6] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [6] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [6] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [6]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [6])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [6] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [6]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q 
// [6])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u2|q [6]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [6]),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [6]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [6]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[6]~19 .extended_lut = "off";
defparam \fifo_mx2_32|y[6]~19 .lut_mask = 64'h335533550F000FFF;
defparam \fifo_mx2_32|y[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N38
dffeas \fifo_reg_file|sub_register32_8|u4|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[6]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[6]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \fifo_reg_file|sub_register32_8|u6|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[6]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[6]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \fifo_reg_file|sub_register32_8|u7|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N20
dffeas \fifo_reg_file|sub_register32_8|u5|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[6] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \fifo_mx2_32|y[6]~18 (
// Equation(s):
// \fifo_mx2_32|y[6]~18_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [6] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [6]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [6] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [6]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [6] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [6])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [6]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [6] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [6])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [6]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [6]),
	.datab(!\fifo_head|u1|q~q ),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [6]),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [6]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [6]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[6]~18 .extended_lut = "off";
defparam \fifo_mx2_32|y[6]~18 .lut_mask = 64'h474747470033CCFF;
defparam \fifo_mx2_32|y[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \fifo_mx2_32|y[6]~20 (
// Equation(s):
// \fifo_mx2_32|y[6]~20_combout  = ( \fifo_mx2_32|y[6]~18_combout  & ( (\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[6]~19_combout ) ) ) # ( !\fifo_mx2_32|y[6]~18_combout  & ( (\fifo_mx2_32|y[6]~19_combout  & !\fifo_head|u2|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_mx2_32|y[6]~19_combout ),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[6]~20 .extended_lut = "off";
defparam \fifo_mx2_32|y[6]~20 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \fifo_mx2_32|y[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N46
dffeas \fifo_out_register|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[6]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[6] .is_wysiwyg = "true";
defparam \fifo_out_register|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \d_in[7]~input (
	.i(d_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[7]~input_o ));
// synopsys translate_off
defparam \d_in[7]~input .bus_hold = "false";
defparam \d_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[7]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[7]~feeder_combout  = ( \d_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[7]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \fifo_reg_file|sub_register32_8|u4|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N55
dffeas \fifo_reg_file|sub_register32_8|u6|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \fifo_reg_file|sub_register32_8|u7|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \fifo_reg_file|sub_register32_8|u5|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \fifo_mx2_32|y[7]~21 (
// Equation(s):
// \fifo_mx2_32|y[7]~21_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [7] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [7]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [7] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [7] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [7] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [7])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [7]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [7] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [7])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [7]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [7]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [7]),
	.datac(!\fifo_reg_file|sub_register32_8|u7|q [7]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [7]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[7]~21 .extended_lut = "off";
defparam \fifo_mx2_32|y[7]~21 .lut_mask = 64'h55335533000FFF0F;
defparam \fifo_mx2_32|y[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[7]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[7]~feeder_combout  = \d_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[7]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u1|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N16
dffeas \fifo_reg_file|sub_register32_8|u1|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N47
dffeas \fifo_reg_file|sub_register32_8|u2|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \fifo_reg_file|sub_register32_8|u0|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \fifo_reg_file|sub_register32_8|u3|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[7] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \fifo_mx2_32|y[7]~22 (
// Equation(s):
// \fifo_mx2_32|y[7]~22_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [7] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [7]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [7] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [7] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [7] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [7]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [7])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [7] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [7]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q 
// [7])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u1|q [7]),
	.datab(!\fifo_head|u1|q~q ),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [7]),
	.datad(!\fifo_reg_file|sub_register32_8|u0|q [7]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [7]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[7]~22 .extended_lut = "off";
defparam \fifo_mx2_32|y[7]~22 .lut_mask = 64'h03CF03CF44447777;
defparam \fifo_mx2_32|y[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \fifo_mx2_32|y[7]~23 (
// Equation(s):
// \fifo_mx2_32|y[7]~23_combout  = ( \fifo_mx2_32|y[7]~22_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[7]~21_combout ) ) ) # ( !\fifo_mx2_32|y[7]~22_combout  & ( (\fifo_mx2_32|y[7]~21_combout  & \fifo_head|u2|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_mx2_32|y[7]~21_combout ),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[7]~23 .extended_lut = "off";
defparam \fifo_mx2_32|y[7]~23 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \fifo_mx2_32|y[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \fifo_out_register|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[7]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[7] .is_wysiwyg = "true";
defparam \fifo_out_register|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \d_in[8]~input (
	.i(d_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[8]~input_o ));
// synopsys translate_off
defparam \d_in[8]~input .bus_hold = "false";
defparam \d_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \fifo_reg_file|sub_register32_8|u1|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \fifo_reg_file|sub_register32_8|u2|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \fifo_reg_file|sub_register32_8|u3|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[8]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[8]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N10
dffeas \fifo_reg_file|sub_register32_8|u0|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \fifo_mx2_32|y[8]~25 (
// Equation(s):
// \fifo_mx2_32|y[8]~25_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [8] & ( \fifo_reg_file|sub_register32_8|u0|q [8] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u2|q [8])))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u1|q [8]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [8] & ( \fifo_reg_file|sub_register32_8|u0|q [8] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q ) # 
// (\fifo_reg_file|sub_register32_8|u2|q [8])))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [8] & ((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [8] & ( !\fifo_reg_file|sub_register32_8|u0|q [8] & ( 
// (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u2|q [8] & \fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (((\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u1|q [8]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [8] & ( 
// !\fifo_reg_file|sub_register32_8|u0|q [8] & ( (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u2|q [8] & \fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [8] & ((!\fifo_head|u1|q~q )))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u1|q [8]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [8]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [8]),
	.dataf(!\fifo_reg_file|sub_register32_8|u0|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[8]~25 .extended_lut = "off";
defparam \fifo_mx2_32|y[8]~25 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \fifo_mx2_32|y[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[8]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[8]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \fifo_reg_file|sub_register32_8|u4|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[8]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[8]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \fifo_reg_file|sub_register32_8|u6|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[8]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[8]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N52
dffeas \fifo_reg_file|sub_register32_8|u7|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \fifo_reg_file|sub_register32_8|u5|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[8] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \fifo_mx2_32|y[8]~24 (
// Equation(s):
// \fifo_mx2_32|y[8]~24_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [8] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [8]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [8] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [8]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [8] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [8])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [8]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [8] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [8])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [8]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [8]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [8]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [8]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [8]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[8]~24 .extended_lut = "off";
defparam \fifo_mx2_32|y[8]~24 .lut_mask = 64'h53535353000FF0FF;
defparam \fifo_mx2_32|y[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \fifo_mx2_32|y[8]~26 (
// Equation(s):
// \fifo_mx2_32|y[8]~26_combout  = ( \fifo_mx2_32|y[8]~24_combout  & ( (\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[8]~25_combout ) ) ) # ( !\fifo_mx2_32|y[8]~24_combout  & ( (\fifo_mx2_32|y[8]~25_combout  & !\fifo_head|u2|q~q ) ) )

	.dataa(!\fifo_mx2_32|y[8]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[8]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[8]~26 .extended_lut = "off";
defparam \fifo_mx2_32|y[8]~26 .lut_mask = 64'h5500550055FF55FF;
defparam \fifo_mx2_32|y[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N43
dffeas \fifo_out_register|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[8] .is_wysiwyg = "true";
defparam \fifo_out_register|q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \d_in[9]~input (
	.i(d_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[9]~input_o ));
// synopsys translate_off
defparam \d_in[9]~input .bus_hold = "false";
defparam \d_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[9]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[9]~feeder_combout  = ( \d_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[9]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \fifo_reg_file|sub_register32_8|u0|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N34
dffeas \fifo_reg_file|sub_register32_8|u2|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \fifo_reg_file|sub_register32_8|u1|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \fifo_reg_file|sub_register32_8|u3|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \fifo_mx2_32|y[9]~28 (
// Equation(s):
// \fifo_mx2_32|y[9]~28_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [9] & ( \fifo_head|u1|q~q  & ( (\fifo_head|u0|q~q ) # (\fifo_reg_file|sub_register32_8|u2|q [9]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [9] & ( \fifo_head|u1|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u2|q [9] & !\fifo_head|u0|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [9] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [9])) # (\fifo_head|u0|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u1|q [9]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [9] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [9])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q 
// [9]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [9]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [9]),
	.datac(!\fifo_head|u0|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [9]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [9]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[9]~28 .extended_lut = "off";
defparam \fifo_mx2_32|y[9]~28 .lut_mask = 64'h505F505F30303F3F;
defparam \fifo_mx2_32|y[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \fifo_reg_file|sub_register32_8|u4|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[9]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[9]~feeder_combout  = \d_in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[9]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u6|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N22
dffeas \fifo_reg_file|sub_register32_8|u6|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[9]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[9]~feeder_combout  = ( \d_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[9]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \fifo_reg_file|sub_register32_8|u7|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N26
dffeas \fifo_reg_file|sub_register32_8|u5|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[9] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \fifo_mx2_32|y[9]~27 (
// Equation(s):
// \fifo_mx2_32|y[9]~27_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [9] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [9]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [9] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [9]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [9] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [9])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [9]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [9] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [9])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q 
// [9]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [9]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [9]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [9]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [9]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[9]~27 .extended_lut = "off";
defparam \fifo_mx2_32|y[9]~27 .lut_mask = 64'h53535353000FF0FF;
defparam \fifo_mx2_32|y[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \fifo_mx2_32|y[9]~29 (
// Equation(s):
// \fifo_mx2_32|y[9]~29_combout  = ( \fifo_mx2_32|y[9]~28_combout  & ( \fifo_mx2_32|y[9]~27_combout  ) ) # ( !\fifo_mx2_32|y[9]~28_combout  & ( \fifo_mx2_32|y[9]~27_combout  & ( \fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[9]~28_combout  & ( 
// !\fifo_mx2_32|y[9]~27_combout  & ( !\fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u2|q~q ),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[9]~28_combout ),
	.dataf(!\fifo_mx2_32|y[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[9]~29 .extended_lut = "off";
defparam \fifo_mx2_32|y[9]~29 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \fifo_mx2_32|y[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N46
dffeas \fifo_out_register|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[9]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[9] .is_wysiwyg = "true";
defparam \fifo_out_register|q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \d_in[10]~input (
	.i(d_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[10]~input_o ));
// synopsys translate_off
defparam \d_in[10]~input .bus_hold = "false";
defparam \d_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[10]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[10]~feeder_combout  = ( \d_in[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[10]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas \fifo_reg_file|sub_register32_8|u4|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \fifo_reg_file|sub_register32_8|u7|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N38
dffeas \fifo_reg_file|sub_register32_8|u6|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N32
dffeas \fifo_reg_file|sub_register32_8|u5|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \fifo_mx2_32|y[10]~30 (
// Equation(s):
// \fifo_mx2_32|y[10]~30_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [10] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [10]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [10] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [10] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [10] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [10])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [10]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [10] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [10])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [10]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [10]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [10]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [10]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [10]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[10]~30 .extended_lut = "off";
defparam \fifo_mx2_32|y[10]~30 .lut_mask = 64'h550F550F0033FF33;
defparam \fifo_mx2_32|y[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \fifo_reg_file|sub_register32_8|u0|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[10]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[10]~feeder_combout  = ( \d_in[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[10]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u2|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \fifo_reg_file|sub_register32_8|u2|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \fifo_reg_file|sub_register32_8|u1|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N50
dffeas \fifo_reg_file|sub_register32_8|u3|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[10] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \fifo_mx2_32|y[10]~31 (
// Equation(s):
// \fifo_mx2_32|y[10]~31_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [10] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [10]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [10] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [10]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [10] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [10])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [10]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [10] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [10])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [10]))) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [10]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [10]),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [10]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [10]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[10]~31 .extended_lut = "off";
defparam \fifo_mx2_32|y[10]~31 .lut_mask = 64'h2727272700AA55FF;
defparam \fifo_mx2_32|y[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \fifo_mx2_32|y[10]~32 (
// Equation(s):
// \fifo_mx2_32|y[10]~32_combout  = ( \fifo_mx2_32|y[10]~30_combout  & ( \fifo_mx2_32|y[10]~31_combout  ) ) # ( !\fifo_mx2_32|y[10]~30_combout  & ( \fifo_mx2_32|y[10]~31_combout  & ( !\fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[10]~30_combout  & ( 
// !\fifo_mx2_32|y[10]~31_combout  & ( \fifo_head|u2|q~q  ) ) )

	.dataa(!\fifo_head|u2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[10]~30_combout ),
	.dataf(!\fifo_mx2_32|y[10]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[10]~32 .extended_lut = "off";
defparam \fifo_mx2_32|y[10]~32 .lut_mask = 64'h00005555AAAAFFFF;
defparam \fifo_mx2_32|y[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N52
dffeas \fifo_out_register|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[10]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[10] .is_wysiwyg = "true";
defparam \fifo_out_register|q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \d_in[11]~input (
	.i(d_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[11]~input_o ));
// synopsys translate_off
defparam \d_in[11]~input .bus_hold = "false";
defparam \d_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[11]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[11]~feeder_combout  = \d_in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[11]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u0|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \fifo_reg_file|sub_register32_8|u0|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \fifo_reg_file|sub_register32_8|u2|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \fifo_reg_file|sub_register32_8|u3|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[11]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[11]~feeder_combout  = \d_in[11]~input_o 

	.dataa(!\d_in[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[11]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u1|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \fifo_reg_file|sub_register32_8|u1|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \fifo_mx2_32|y[11]~34 (
// Equation(s):
// \fifo_mx2_32|y[11]~34_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [11] & ( \fifo_reg_file|sub_register32_8|u1|q [11] & ( ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [11])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [11])))) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [11] & ( \fifo_reg_file|sub_register32_8|u1|q [11] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u0|q [11])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q [11]))))) # (\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [11] & ( 
// !\fifo_reg_file|sub_register32_8|u1|q [11] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [11])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q [11]))))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q )))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [11] & ( !\fifo_reg_file|sub_register32_8|u1|q [11] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [11])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [11]))))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [11]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [11]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [11]),
	.dataf(!\fifo_reg_file|sub_register32_8|u1|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[11]~34 .extended_lut = "off";
defparam \fifo_mx2_32|y[11]~34 .lut_mask = 64'h220A225F770A775F;
defparam \fifo_mx2_32|y[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N16
dffeas \fifo_reg_file|sub_register32_8|u7|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N41
dffeas \fifo_reg_file|sub_register32_8|u6|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N35
dffeas \fifo_reg_file|sub_register32_8|u4|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \fifo_reg_file|sub_register32_8|u5|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[11] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \fifo_mx2_32|y[11]~33 (
// Equation(s):
// \fifo_mx2_32|y[11]~33_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [11] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [11]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [11] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [11] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [11] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [11]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [11])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [11] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [11]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [11])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [11]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [11]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [11]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [11]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[11]~33 .extended_lut = "off";
defparam \fifo_mx2_32|y[11]~33 .lut_mask = 64'h0F330F330055FF55;
defparam \fifo_mx2_32|y[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \fifo_mx2_32|y[11]~35 (
// Equation(s):
// \fifo_mx2_32|y[11]~35_combout  = ( \fifo_mx2_32|y[11]~33_combout  & ( (\fifo_mx2_32|y[11]~34_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[11]~33_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[11]~34_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[11]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[11]~35 .extended_lut = "off";
defparam \fifo_mx2_32|y[11]~35 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \fifo_mx2_32|y[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N37
dffeas \fifo_out_register|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[11]~35_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[11] .is_wysiwyg = "true";
defparam \fifo_out_register|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \d_in[12]~input (
	.i(d_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[12]~input_o ));
// synopsys translate_off
defparam \d_in[12]~input .bus_hold = "false";
defparam \d_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N37
dffeas \fifo_reg_file|sub_register32_8|u2|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[12]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[12]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \fifo_reg_file|sub_register32_8|u0|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \fifo_reg_file|sub_register32_8|u1|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N56
dffeas \fifo_reg_file|sub_register32_8|u3|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \fifo_mx2_32|y[12]~37 (
// Equation(s):
// \fifo_mx2_32|y[12]~37_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [12] & ( \fifo_head|u0|q~q  & ( (\fifo_reg_file|sub_register32_8|u1|q [12]) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [12] & ( \fifo_head|u0|q~q  & ( 
// (!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u1|q [12]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [12] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [12]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [12])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [12] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [12]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [12])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u2|q [12]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [12]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [12]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [12]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[12]~37 .extended_lut = "off";
defparam \fifo_mx2_32|y[12]~37 .lut_mask = 64'h3535353500F00FFF;
defparam \fifo_mx2_32|y[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[12]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[12]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \fifo_reg_file|sub_register32_8|u4|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[12]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[12]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \fifo_reg_file|sub_register32_8|u6|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \fifo_reg_file|sub_register32_8|u7|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \fifo_reg_file|sub_register32_8|u5|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[12] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \fifo_mx2_32|y[12]~36 (
// Equation(s):
// \fifo_mx2_32|y[12]~36_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [12] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [12]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [12] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [12]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [12] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [12])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [12]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [12] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [12])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [12]))) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [12]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [12]),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [12]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [12]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[12]~36 .extended_lut = "off";
defparam \fifo_mx2_32|y[12]~36 .lut_mask = 64'h272727270055AAFF;
defparam \fifo_mx2_32|y[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \fifo_mx2_32|y[12]~38 (
// Equation(s):
// \fifo_mx2_32|y[12]~38_combout  = ( \fifo_mx2_32|y[12]~37_combout  & ( \fifo_mx2_32|y[12]~36_combout  ) ) # ( !\fifo_mx2_32|y[12]~37_combout  & ( \fifo_mx2_32|y[12]~36_combout  & ( \fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[12]~37_combout  & ( 
// !\fifo_mx2_32|y[12]~36_combout  & ( !\fifo_head|u2|q~q  ) ) )

	.dataa(!\fifo_head|u2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[12]~37_combout ),
	.dataf(!\fifo_mx2_32|y[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[12]~38 .extended_lut = "off";
defparam \fifo_mx2_32|y[12]~38 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \fifo_mx2_32|y[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N58
dffeas \fifo_out_register|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[12]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[12] .is_wysiwyg = "true";
defparam \fifo_out_register|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \d_in[13]~input (
	.i(d_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[13]~input_o ));
// synopsys translate_off
defparam \d_in[13]~input .bus_hold = "false";
defparam \d_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N28
dffeas \fifo_reg_file|sub_register32_8|u1|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \fifo_reg_file|sub_register32_8|u2|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \fifo_reg_file|sub_register32_8|u0|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \fifo_reg_file|sub_register32_8|u3|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \fifo_mx2_32|y[13]~40 (
// Equation(s):
// \fifo_mx2_32|y[13]~40_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [13] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [13]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [13] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [13] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [13] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [13]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [13])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [13] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [13]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [13])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u1|q [13]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [13]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [13]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [13]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[13]~40 .extended_lut = "off";
defparam \fifo_mx2_32|y[13]~40 .lut_mask = 64'h0F330F33550055FF;
defparam \fifo_mx2_32|y[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \fifo_reg_file|sub_register32_8|u7|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[13]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[13]~feeder_combout  = ( \d_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[13]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \fifo_reg_file|sub_register32_8|u6|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[13]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[13]~feeder_combout  = \d_in[13]~input_o 

	.dataa(!\d_in[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[13]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u4|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \fifo_reg_file|sub_register32_8|u4|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \fifo_reg_file|sub_register32_8|u5|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[13] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \fifo_mx2_32|y[13]~39 (
// Equation(s):
// \fifo_mx2_32|y[13]~39_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [13] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [13]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [13])) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u5|q [13] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [13]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [13])) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q 
// [13] & ( !\fifo_head|u1|q~q  & ( (\fifo_reg_file|sub_register32_8|u4|q [13]) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [13] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & \fifo_reg_file|sub_register32_8|u4|q [13]) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [13]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [13]),
	.datac(!\fifo_head|u0|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [13]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [13]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[13]~39 .extended_lut = "off";
defparam \fifo_mx2_32|y[13]~39 .lut_mask = 64'h00F00FFF35353535;
defparam \fifo_mx2_32|y[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \fifo_mx2_32|y[13]~41 (
// Equation(s):
// \fifo_mx2_32|y[13]~41_combout  = ( \fifo_mx2_32|y[13]~39_combout  & ( (\fifo_mx2_32|y[13]~40_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[13]~39_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[13]~40_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[13]~40_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[13]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[13]~41 .extended_lut = "off";
defparam \fifo_mx2_32|y[13]~41 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \fifo_mx2_32|y[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N49
dffeas \fifo_out_register|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[13]~41_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[13] .is_wysiwyg = "true";
defparam \fifo_out_register|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \d_in[14]~input (
	.i(d_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[14]~input_o ));
// synopsys translate_off
defparam \d_in[14]~input .bus_hold = "false";
defparam \d_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[14]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[14]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N10
dffeas \fifo_reg_file|sub_register32_8|u0|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \fifo_reg_file|sub_register32_8|u2|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \fifo_reg_file|sub_register32_8|u3|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N52
dffeas \fifo_reg_file|sub_register32_8|u1|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \fifo_mx2_32|y[14]~43 (
// Equation(s):
// \fifo_mx2_32|y[14]~43_combout  = ( \fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u3|q [14] ) ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u1|q [14] ) ) ) # ( \fifo_head|u1|q~q  & ( 
// !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u2|q [14] ) ) ) # ( !\fifo_head|u1|q~q  & ( !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u0|q [14] ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [14]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [14]),
	.datac(!\fifo_reg_file|sub_register32_8|u3|q [14]),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [14]),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[14]~43 .extended_lut = "off";
defparam \fifo_mx2_32|y[14]~43 .lut_mask = 64'h5555333300FF0F0F;
defparam \fifo_mx2_32|y[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u5|q[14]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u5|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u5|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[14]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u5|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u5|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N50
dffeas \fifo_reg_file|sub_register32_8|u5|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u5|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[14]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[14]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N32
dffeas \fifo_reg_file|sub_register32_8|u4|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[14]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[14]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N47
dffeas \fifo_reg_file|sub_register32_8|u7|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \fifo_reg_file|sub_register32_8|u6|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[14] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \fifo_mx2_32|y[14]~42 (
// Equation(s):
// \fifo_mx2_32|y[14]~42_combout  = ( \fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u7|q [14] ) ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u5|q [14] ) ) ) # ( \fifo_head|u1|q~q  & ( 
// !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u6|q [14] ) ) ) # ( !\fifo_head|u1|q~q  & ( !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u4|q [14] ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u5|q [14]),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [14]),
	.datac(!\fifo_reg_file|sub_register32_8|u7|q [14]),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [14]),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[14]~42 .extended_lut = "off";
defparam \fifo_mx2_32|y[14]~42 .lut_mask = 64'h333300FF55550F0F;
defparam \fifo_mx2_32|y[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \fifo_mx2_32|y[14]~44 (
// Equation(s):
// \fifo_mx2_32|y[14]~44_combout  = ( \fifo_mx2_32|y[14]~42_combout  & ( (\fifo_mx2_32|y[14]~43_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[14]~42_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[14]~43_combout ) ) )

	.dataa(!\fifo_head|u2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[14]~43_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[14]~44 .extended_lut = "off";
defparam \fifo_mx2_32|y[14]~44 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \fifo_mx2_32|y[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \fifo_out_register|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_mx2_32|y[14]~44_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[14] .is_wysiwyg = "true";
defparam \fifo_out_register|q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \d_in[15]~input (
	.i(d_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[15]~input_o ));
// synopsys translate_off
defparam \d_in[15]~input .bus_hold = "false";
defparam \d_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[15]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[15]~feeder_combout  = ( \d_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[15]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u2|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \fifo_reg_file|sub_register32_8|u2|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N58
dffeas \fifo_reg_file|sub_register32_8|u3|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \fifo_reg_file|sub_register32_8|u1|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[15]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[15]~feeder_combout  = ( \d_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[15]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \fifo_reg_file|sub_register32_8|u0|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \fifo_mx2_32|y[15]~46 (
// Equation(s):
// \fifo_mx2_32|y[15]~46_combout  = ( \fifo_reg_file|sub_register32_8|u1|q [15] & ( \fifo_reg_file|sub_register32_8|u0|q [15] & ( (!\fifo_head|u1|q~q ) # ((!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [15])) # (\fifo_head|u0|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u3|q [15])))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [15] & ( \fifo_reg_file|sub_register32_8|u0|q [15] & ( (!\fifo_head|u1|q~q  & (((!\fifo_head|u0|q~q )))) # (\fifo_head|u1|q~q  & ((!\fifo_head|u0|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [15])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u3|q [15]))))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u1|q [15] & ( !\fifo_reg_file|sub_register32_8|u0|q [15] & ( (!\fifo_head|u1|q~q  & 
// (((\fifo_head|u0|q~q )))) # (\fifo_head|u1|q~q  & ((!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [15])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u3|q [15]))))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [15] & ( 
// !\fifo_reg_file|sub_register32_8|u0|q [15] & ( (\fifo_head|u1|q~q  & ((!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [15])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u3|q [15]))))) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [15]),
	.datac(!\fifo_head|u0|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u3|q [15]),
	.datae(!\fifo_reg_file|sub_register32_8|u1|q [15]),
	.dataf(!\fifo_reg_file|sub_register32_8|u0|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[15]~46 .extended_lut = "off";
defparam \fifo_mx2_32|y[15]~46 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \fifo_mx2_32|y[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N26
dffeas \fifo_reg_file|sub_register32_8|u4|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N15
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[15]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[15]~feeder_combout  = \d_in[15]~input_o 

	.dataa(!\d_in[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[15]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u7|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \fifo_reg_file|sub_register32_8|u7|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N16
dffeas \fifo_reg_file|sub_register32_8|u6|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \fifo_reg_file|sub_register32_8|u5|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[15] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \fifo_mx2_32|y[15]~45 (
// Equation(s):
// \fifo_mx2_32|y[15]~45_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [15] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [15]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [15] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [15] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [15] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [15])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [15]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [15] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [15])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [15]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [15]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [15]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [15]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [15]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[15]~45 .extended_lut = "off";
defparam \fifo_mx2_32|y[15]~45 .lut_mask = 64'h505F505F0303F3F3;
defparam \fifo_mx2_32|y[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \fifo_mx2_32|y[15]~47 (
// Equation(s):
// \fifo_mx2_32|y[15]~47_combout  = ( \fifo_mx2_32|y[15]~45_combout  & ( (\fifo_mx2_32|y[15]~46_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[15]~45_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[15]~46_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[15]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[15]~47 .extended_lut = "off";
defparam \fifo_mx2_32|y[15]~47 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \fifo_mx2_32|y[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \fifo_out_register|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[15]~47_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[15] .is_wysiwyg = "true";
defparam \fifo_out_register|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \d_in[16]~input (
	.i(d_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[16]~input_o ));
// synopsys translate_off
defparam \d_in[16]~input .bus_hold = "false";
defparam \d_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \fifo_reg_file|sub_register32_8|u0|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \fifo_reg_file|sub_register32_8|u2|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[16]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[16]~feeder_combout  = ( \d_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[16]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N38
dffeas \fifo_reg_file|sub_register32_8|u1|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \fifo_reg_file|sub_register32_8|u3|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \fifo_mx2_32|y[16]~49 (
// Equation(s):
// \fifo_mx2_32|y[16]~49_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [16] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [16]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [16] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [16] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [16] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [16])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [16]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [16] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [16])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [16]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [16]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [16]),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [16]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [16]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[16]~49 .extended_lut = "off";
defparam \fifo_mx2_32|y[16]~49 .lut_mask = 64'h553355330F000FFF;
defparam \fifo_mx2_32|y[16]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[16]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[16]~feeder_combout  = ( \d_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[16]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \fifo_reg_file|sub_register32_8|u7|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[16]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[16]~feeder_combout  = ( \d_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[16]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N41
dffeas \fifo_reg_file|sub_register32_8|u4|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[16]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[16]~feeder_combout  = ( \d_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[16]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N4
dffeas \fifo_reg_file|sub_register32_8|u6|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N32
dffeas \fifo_reg_file|sub_register32_8|u5|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[16] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \fifo_mx2_32|y[16]~48 (
// Equation(s):
// \fifo_mx2_32|y[16]~48_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [16] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [16]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [16] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [16] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [16] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [16])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [16]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [16] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [16])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [16]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [16]),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [16]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [16]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [16]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[16]~48 .extended_lut = "off";
defparam \fifo_mx2_32|y[16]~48 .lut_mask = 64'h330F330F0055FF55;
defparam \fifo_mx2_32|y[16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \fifo_mx2_32|y[16]~50 (
// Equation(s):
// \fifo_mx2_32|y[16]~50_combout  = ( \fifo_mx2_32|y[16]~49_combout  & ( \fifo_mx2_32|y[16]~48_combout  ) ) # ( !\fifo_mx2_32|y[16]~49_combout  & ( \fifo_mx2_32|y[16]~48_combout  & ( \fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[16]~49_combout  & ( 
// !\fifo_mx2_32|y[16]~48_combout  & ( !\fifo_head|u2|q~q  ) ) )

	.dataa(!\fifo_head|u2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[16]~49_combout ),
	.dataf(!\fifo_mx2_32|y[16]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[16]~50 .extended_lut = "off";
defparam \fifo_mx2_32|y[16]~50 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \fifo_mx2_32|y[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \fifo_out_register|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[16]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[16] .is_wysiwyg = "true";
defparam \fifo_out_register|q[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \d_in[17]~input (
	.i(d_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[17]~input_o ));
// synopsys translate_off
defparam \d_in[17]~input .bus_hold = "false";
defparam \d_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[17]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[17]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \fifo_reg_file|sub_register32_8|u1|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[17]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[17]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \fifo_reg_file|sub_register32_8|u0|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \fifo_reg_file|sub_register32_8|u3|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[17]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[17]~feeder_combout  = \d_in[17]~input_o 

	.dataa(!\d_in[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[17]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u2|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N46
dffeas \fifo_reg_file|sub_register32_8|u2|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \fifo_mx2_32|y[17]~52 (
// Equation(s):
// \fifo_mx2_32|y[17]~52_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [17] & ( \fifo_reg_file|sub_register32_8|u2|q [17] & ( ((!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [17]))) # (\fifo_head|u0|q~q  & 
// (\fifo_reg_file|sub_register32_8|u1|q [17]))) # (\fifo_head|u1|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [17] & ( \fifo_reg_file|sub_register32_8|u2|q [17] & ( (!\fifo_head|u0|q~q  & (((\fifo_head|u1|q~q ) # 
// (\fifo_reg_file|sub_register32_8|u0|q [17])))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [17] & ((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [17] & ( !\fifo_reg_file|sub_register32_8|u2|q [17] & ( 
// (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u0|q [17] & !\fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (((\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u1|q [17]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [17] & ( 
// !\fifo_reg_file|sub_register32_8|u2|q [17] & ( (!\fifo_head|u1|q~q  & ((!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [17]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [17])))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u1|q [17]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [17]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [17]),
	.dataf(!\fifo_reg_file|sub_register32_8|u2|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[17]~52 .extended_lut = "off";
defparam \fifo_mx2_32|y[17]~52 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \fifo_mx2_32|y[17]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[17]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[17]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \fifo_reg_file|sub_register32_8|u4|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \fifo_reg_file|sub_register32_8|u7|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N16
dffeas \fifo_reg_file|sub_register32_8|u6|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \fifo_reg_file|sub_register32_8|u5|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[17] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \fifo_mx2_32|y[17]~51 (
// Equation(s):
// \fifo_mx2_32|y[17]~51_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [17] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [17]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [17] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [17] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [17] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [17])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [17]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [17] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [17])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [17]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [17]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [17]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [17]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [17]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[17]~51 .extended_lut = "off";
defparam \fifo_mx2_32|y[17]~51 .lut_mask = 64'h505F505F0303F3F3;
defparam \fifo_mx2_32|y[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \fifo_mx2_32|y[17]~53 (
// Equation(s):
// \fifo_mx2_32|y[17]~53_combout  = ( \fifo_mx2_32|y[17]~51_combout  & ( (\fifo_mx2_32|y[17]~52_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[17]~51_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[17]~52_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[17]~52_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[17]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[17]~53 .extended_lut = "off";
defparam \fifo_mx2_32|y[17]~53 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \fifo_mx2_32|y[17]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N58
dffeas \fifo_out_register|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[17]~53_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[17] .is_wysiwyg = "true";
defparam \fifo_out_register|q[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \d_in[18]~input (
	.i(d_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[18]~input_o ));
// synopsys translate_off
defparam \d_in[18]~input .bus_hold = "false";
defparam \d_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \fifo_reg_file|sub_register32_8|u3|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \fifo_reg_file|sub_register32_8|u1|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \fifo_reg_file|sub_register32_8|u2|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \fifo_reg_file|sub_register32_8|u0|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \fifo_mx2_32|y[18]~55 (
// Equation(s):
// \fifo_mx2_32|y[18]~55_combout  = ( \fifo_reg_file|sub_register32_8|u2|q [18] & ( \fifo_reg_file|sub_register32_8|u0|q [18] & ( (!\fifo_head|u0|q~q ) # ((!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q [18]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u3|q [18]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u2|q [18] & ( \fifo_reg_file|sub_register32_8|u0|q [18] & ( (!\fifo_head|u1|q~q  & (((!\fifo_head|u0|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [18])))) # 
// (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [18] & ((\fifo_head|u0|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u2|q [18] & ( !\fifo_reg_file|sub_register32_8|u0|q [18] & ( (!\fifo_head|u1|q~q  & 
// (((\fifo_reg_file|sub_register32_8|u1|q [18] & \fifo_head|u0|q~q )))) # (\fifo_head|u1|q~q  & (((!\fifo_head|u0|q~q )) # (\fifo_reg_file|sub_register32_8|u3|q [18]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u2|q [18] & ( 
// !\fifo_reg_file|sub_register32_8|u0|q [18] & ( (\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q [18]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [18])))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u3|q [18]),
	.datab(!\fifo_head|u1|q~q ),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [18]),
	.datad(!\fifo_head|u0|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u2|q [18]),
	.dataf(!\fifo_reg_file|sub_register32_8|u0|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[18]~55 .extended_lut = "off";
defparam \fifo_mx2_32|y[18]~55 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \fifo_mx2_32|y[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N46
dffeas \fifo_reg_file|sub_register32_8|u7|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \fifo_reg_file|sub_register32_8|u6|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N49
dffeas \fifo_reg_file|sub_register32_8|u4|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \fifo_reg_file|sub_register32_8|u5|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[18] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \fifo_mx2_32|y[18]~54 (
// Equation(s):
// \fifo_mx2_32|y[18]~54_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [18] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [18]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [18] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [18]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [18] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [18]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [18])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [18] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [18]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [18])) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [18]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [18]),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [18]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [18]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[18]~54 .extended_lut = "off";
defparam \fifo_mx2_32|y[18]~54 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \fifo_mx2_32|y[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \fifo_mx2_32|y[18]~56 (
// Equation(s):
// \fifo_mx2_32|y[18]~56_combout  = ( \fifo_mx2_32|y[18]~54_combout  & ( (\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[18]~55_combout ) ) ) # ( !\fifo_mx2_32|y[18]~54_combout  & ( (\fifo_mx2_32|y[18]~55_combout  & !\fifo_head|u2|q~q ) ) )

	.dataa(!\fifo_mx2_32|y[18]~55_combout ),
	.datab(gnd),
	.datac(!\fifo_head|u2|q~q ),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[18]~54_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[18]~56 .extended_lut = "off";
defparam \fifo_mx2_32|y[18]~56 .lut_mask = 64'h50505F5F50505F5F;
defparam \fifo_mx2_32|y[18]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \fifo_out_register|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[18]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[18] .is_wysiwyg = "true";
defparam \fifo_out_register|q[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \d_in[19]~input (
	.i(d_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[19]~input_o ));
// synopsys translate_off
defparam \d_in[19]~input .bus_hold = "false";
defparam \d_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[19]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[19]~feeder_combout  = ( \d_in[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[19]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \fifo_reg_file|sub_register32_8|u4|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \fifo_reg_file|sub_register32_8|u6|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[19]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[19]~feeder_combout  = ( \d_in[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[19]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N22
dffeas \fifo_reg_file|sub_register32_8|u7|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \fifo_reg_file|sub_register32_8|u5|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \fifo_mx2_32|y[19]~57 (
// Equation(s):
// \fifo_mx2_32|y[19]~57_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [19] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [19]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [19] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [19]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [19] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [19])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [19]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [19] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [19])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [19]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [19]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [19]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [19]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [19]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[19]~57 .extended_lut = "off";
defparam \fifo_mx2_32|y[19]~57 .lut_mask = 64'h53535353000FF0FF;
defparam \fifo_mx2_32|y[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[19]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[19]~feeder_combout  = ( \d_in[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[19]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N46
dffeas \fifo_reg_file|sub_register32_8|u1|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N28
dffeas \fifo_reg_file|sub_register32_8|u2|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[19]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[19]~feeder_combout  = \d_in[19]~input_o 

	.dataa(gnd),
	.datab(!\d_in[19]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[19]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \fifo_reg_file|sub_register32_8|u0|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \fifo_reg_file|sub_register32_8|u0|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \fifo_reg_file|sub_register32_8|u3|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[19] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \fifo_mx2_32|y[19]~58 (
// Equation(s):
// \fifo_mx2_32|y[19]~58_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [19] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [19]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [19] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [19] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [19] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [19]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [19])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [19] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [19]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [19])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u1|q [19]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [19]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u0|q [19]),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [19]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[19]~58 .extended_lut = "off";
defparam \fifo_mx2_32|y[19]~58 .lut_mask = 64'h03F303F350505F5F;
defparam \fifo_mx2_32|y[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \fifo_mx2_32|y[19]~59 (
// Equation(s):
// \fifo_mx2_32|y[19]~59_combout  = ( \fifo_mx2_32|y[19]~57_combout  & ( \fifo_mx2_32|y[19]~58_combout  ) ) # ( !\fifo_mx2_32|y[19]~57_combout  & ( \fifo_mx2_32|y[19]~58_combout  & ( !\fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[19]~57_combout  & ( 
// !\fifo_mx2_32|y[19]~58_combout  & ( \fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[19]~57_combout ),
	.dataf(!\fifo_mx2_32|y[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[19]~59 .extended_lut = "off";
defparam \fifo_mx2_32|y[19]~59 .lut_mask = 64'h00003333CCCCFFFF;
defparam \fifo_mx2_32|y[19]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \fifo_out_register|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[19]~59_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[19] .is_wysiwyg = "true";
defparam \fifo_out_register|q[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \d_in[20]~input (
	.i(d_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[20]~input_o ));
// synopsys translate_off
defparam \d_in[20]~input .bus_hold = "false";
defparam \d_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \fifo_reg_file|sub_register32_8|u3|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[20]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[20]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u2|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N8
dffeas \fifo_reg_file|sub_register32_8|u2|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[20]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[20]~feeder_combout  = \d_in[20]~input_o 

	.dataa(!\d_in[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[20]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u0|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N28
dffeas \fifo_reg_file|sub_register32_8|u0|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \fifo_reg_file|sub_register32_8|u1|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \fifo_mx2_32|y[20]~61 (
// Equation(s):
// \fifo_mx2_32|y[20]~61_combout  = ( \fifo_reg_file|sub_register32_8|u1|q [20] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u3|q [20]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [20] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u3|q [20] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u1|q [20] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [20]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [20])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [20] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [20]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [20])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u3|q [20]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [20]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [20]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u1|q [20]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[20]~61 .extended_lut = "off";
defparam \fifo_mx2_32|y[20]~61 .lut_mask = 64'h0F330F330055FF55;
defparam \fifo_mx2_32|y[20]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \fifo_reg_file|sub_register32_8|u6|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[20]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[20]~feeder_combout  = \d_in[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[20]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u7|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N28
dffeas \fifo_reg_file|sub_register32_8|u7|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N52
dffeas \fifo_reg_file|sub_register32_8|u4|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \fifo_reg_file|sub_register32_8|u5|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[20] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \fifo_mx2_32|y[20]~60 (
// Equation(s):
// \fifo_mx2_32|y[20]~60_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [20] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [20]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [20] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [20] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [20] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [20]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [20])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [20] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [20]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [20])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u6|q [20]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [20]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [20]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [20]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[20]~60 .extended_lut = "off";
defparam \fifo_mx2_32|y[20]~60 .lut_mask = 64'h05F505F50303F3F3;
defparam \fifo_mx2_32|y[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \fifo_mx2_32|y[20]~62 (
// Equation(s):
// \fifo_mx2_32|y[20]~62_combout  = (!\fifo_head|u2|q~q  & (\fifo_mx2_32|y[20]~61_combout )) # (\fifo_head|u2|q~q  & ((\fifo_mx2_32|y[20]~60_combout )))

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[20]~61_combout ),
	.datad(!\fifo_mx2_32|y[20]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[20]~62 .extended_lut = "off";
defparam \fifo_mx2_32|y[20]~62 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \fifo_mx2_32|y[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \fifo_out_register|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[20]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[20] .is_wysiwyg = "true";
defparam \fifo_out_register|q[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \d_in[21]~input (
	.i(d_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[21]~input_o ));
// synopsys translate_off
defparam \d_in[21]~input .bus_hold = "false";
defparam \d_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[21]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[21]~feeder_combout  = \d_in[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[21]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u0|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \fifo_reg_file|sub_register32_8|u0|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N43
dffeas \fifo_reg_file|sub_register32_8|u2|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \fifo_reg_file|sub_register32_8|u1|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \fifo_reg_file|sub_register32_8|u3|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \fifo_mx2_32|y[21]~64 (
// Equation(s):
// \fifo_mx2_32|y[21]~64_combout  = ( \fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u3|q [21] ) ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u1|q [21] ) ) ) # ( \fifo_head|u1|q~q  & ( 
// !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u2|q [21] ) ) ) # ( !\fifo_head|u1|q~q  & ( !\fifo_head|u0|q~q  & ( \fifo_reg_file|sub_register32_8|u0|q [21] ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [21]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [21]),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [21]),
	.datad(!\fifo_reg_file|sub_register32_8|u3|q [21]),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[21]~64 .extended_lut = "off";
defparam \fifo_mx2_32|y[21]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \fifo_mx2_32|y[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[21]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[21]~feeder_combout  = ( \d_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[21]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N46
dffeas \fifo_reg_file|sub_register32_8|u7|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \fifo_reg_file|sub_register32_8|u6|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \fifo_reg_file|sub_register32_8|u4|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \fifo_reg_file|sub_register32_8|u5|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[21] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \fifo_mx2_32|y[21]~63 (
// Equation(s):
// \fifo_mx2_32|y[21]~63_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [21] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [21]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [21])) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u5|q [21] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [21]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [21])) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q 
// [21] & ( !\fifo_head|u1|q~q  & ( (\fifo_reg_file|sub_register32_8|u4|q [21]) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [21] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & \fifo_reg_file|sub_register32_8|u4|q [21]) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [21]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [21]),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [21]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [21]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[21]~63 .extended_lut = "off";
defparam \fifo_mx2_32|y[21]~63 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \fifo_mx2_32|y[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \fifo_mx2_32|y[21]~65 (
// Equation(s):
// \fifo_mx2_32|y[21]~65_combout  = ( \fifo_mx2_32|y[21]~63_combout  & ( (\fifo_mx2_32|y[21]~64_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[21]~63_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[21]~64_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[21]~64_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[21]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[21]~65 .extended_lut = "off";
defparam \fifo_mx2_32|y[21]~65 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \fifo_mx2_32|y[21]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N28
dffeas \fifo_out_register|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[21]~65_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[21] .is_wysiwyg = "true";
defparam \fifo_out_register|q[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \d_in[22]~input (
	.i(d_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[22]~input_o ));
// synopsys translate_off
defparam \d_in[22]~input .bus_hold = "false";
defparam \d_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \fifo_reg_file|sub_register32_8|u0|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \fifo_reg_file|sub_register32_8|u2|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[22]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[22]~feeder_combout  = \d_in[22]~input_o 

	.dataa(!\d_in[22]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[22]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u1|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \fifo_reg_file|sub_register32_8|u1|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N40
dffeas \fifo_reg_file|sub_register32_8|u3|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \fifo_mx2_32|y[22]~67 (
// Equation(s):
// \fifo_mx2_32|y[22]~67_combout  = ( \fifo_head|u1|q~q  & ( \fifo_reg_file|sub_register32_8|u3|q [22] & ( (\fifo_head|u0|q~q ) # (\fifo_reg_file|sub_register32_8|u2|q [22]) ) ) ) # ( !\fifo_head|u1|q~q  & ( \fifo_reg_file|sub_register32_8|u3|q [22] & ( 
// (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [22])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u1|q [22]))) ) ) ) # ( \fifo_head|u1|q~q  & ( !\fifo_reg_file|sub_register32_8|u3|q [22] & ( 
// (\fifo_reg_file|sub_register32_8|u2|q [22] & !\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_head|u1|q~q  & ( !\fifo_reg_file|sub_register32_8|u3|q [22] & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [22])) # (\fifo_head|u0|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u1|q [22]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [22]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [22]),
	.datac(!\fifo_head|u0|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u1|q [22]),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_reg_file|sub_register32_8|u3|q [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[22]~67 .extended_lut = "off";
defparam \fifo_mx2_32|y[22]~67 .lut_mask = 64'h505F3030505F3F3F;
defparam \fifo_mx2_32|y[22]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[22]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[22]~feeder_combout  = ( \d_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[22]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \fifo_reg_file|sub_register32_8|u7|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N10
dffeas \fifo_reg_file|sub_register32_8|u4|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \fifo_reg_file|sub_register32_8|u6|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \fifo_reg_file|sub_register32_8|u5|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[22] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \fifo_mx2_32|y[22]~66 (
// Equation(s):
// \fifo_mx2_32|y[22]~66_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [22] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [22]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [22])) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u5|q [22] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u6|q [22]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [22])) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q 
// [22] & ( !\fifo_head|u1|q~q  & ( (\fifo_reg_file|sub_register32_8|u4|q [22]) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [22] & ( !\fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & \fifo_reg_file|sub_register32_8|u4|q [22]) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [22]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [22]),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [22]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [22]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[22]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[22]~66 .extended_lut = "off";
defparam \fifo_mx2_32|y[22]~66 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \fifo_mx2_32|y[22]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \fifo_mx2_32|y[22]~68 (
// Equation(s):
// \fifo_mx2_32|y[22]~68_combout  = ( \fifo_mx2_32|y[22]~66_combout  & ( (\fifo_mx2_32|y[22]~67_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[22]~66_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[22]~67_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[22]~67_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[22]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[22]~68 .extended_lut = "off";
defparam \fifo_mx2_32|y[22]~68 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \fifo_mx2_32|y[22]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N58
dffeas \fifo_out_register|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[22]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[22] .is_wysiwyg = "true";
defparam \fifo_out_register|q[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \d_in[23]~input (
	.i(d_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[23]~input_o ));
// synopsys translate_off
defparam \d_in[23]~input .bus_hold = "false";
defparam \d_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[23]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[23]~feeder_combout  = \d_in[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[23]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u1|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \fifo_reg_file|sub_register32_8|u1|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \fifo_reg_file|sub_register32_8|u0|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \fifo_reg_file|sub_register32_8|u2|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \fifo_reg_file|sub_register32_8|u3|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \fifo_mx2_32|y[23]~70 (
// Equation(s):
// \fifo_mx2_32|y[23]~70_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [23] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [23]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [23] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [23] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [23] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [23])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [23]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [23] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [23])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [23]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u1|q [23]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [23]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [23]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [23]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[23]~70 .extended_lut = "off";
defparam \fifo_mx2_32|y[23]~70 .lut_mask = 64'h330F330F550055FF;
defparam \fifo_mx2_32|y[23]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N38
dffeas \fifo_reg_file|sub_register32_8|u7|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N4
dffeas \fifo_reg_file|sub_register32_8|u4|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \fifo_reg_file|sub_register32_8|u5|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \fifo_reg_file|sub_register32_8|u6|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[23] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \fifo_mx2_32|y[23]~69 (
// Equation(s):
// \fifo_mx2_32|y[23]~69_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [23] & ( \fifo_reg_file|sub_register32_8|u6|q [23] & ( (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u4|q [23]) # (\fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & 
// (((!\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u7|q [23]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [23] & ( \fifo_reg_file|sub_register32_8|u6|q [23] & ( (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u4|q [23]) # 
// (\fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [23] & (\fifo_head|u1|q~q ))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [23] & ( !\fifo_reg_file|sub_register32_8|u6|q [23] & ( (!\fifo_head|u0|q~q  & 
// (((!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u4|q [23])))) # (\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u7|q [23]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [23] & ( 
// !\fifo_reg_file|sub_register32_8|u6|q [23] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u4|q [23])))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u7|q [23] & (\fifo_head|u1|q~q ))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [23]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [23]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [23]),
	.dataf(!\fifo_reg_file|sub_register32_8|u6|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[23]~69 .extended_lut = "off";
defparam \fifo_mx2_32|y[23]~69 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \fifo_mx2_32|y[23]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \fifo_mx2_32|y[23]~71 (
// Equation(s):
// \fifo_mx2_32|y[23]~71_combout  = ( \fifo_mx2_32|y[23]~69_combout  & ( (\fifo_mx2_32|y[23]~70_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[23]~69_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[23]~70_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[23]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[23]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[23]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[23]~71 .extended_lut = "off";
defparam \fifo_mx2_32|y[23]~71 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \fifo_mx2_32|y[23]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \fifo_out_register|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[23]~71_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[23] .is_wysiwyg = "true";
defparam \fifo_out_register|q[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \d_in[24]~input (
	.i(d_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[24]~input_o ));
// synopsys translate_off
defparam \d_in[24]~input .bus_hold = "false";
defparam \d_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \fifo_reg_file|sub_register32_8|u3|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \fifo_reg_file|sub_register32_8|u0|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \fifo_reg_file|sub_register32_8|u2|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[24]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[24]~feeder_combout  = ( \d_in[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[24]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \fifo_reg_file|sub_register32_8|u1|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \fifo_mx2_32|y[24]~73 (
// Equation(s):
// \fifo_mx2_32|y[24]~73_combout  = ( \fifo_head|u1|q~q  & ( \fifo_reg_file|sub_register32_8|u1|q [24] & ( (!\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q [24]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [24])) ) ) ) # ( 
// !\fifo_head|u1|q~q  & ( \fifo_reg_file|sub_register32_8|u1|q [24] & ( (\fifo_reg_file|sub_register32_8|u0|q [24]) # (\fifo_head|u0|q~q ) ) ) ) # ( \fifo_head|u1|q~q  & ( !\fifo_reg_file|sub_register32_8|u1|q [24] & ( (!\fifo_head|u0|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [24]))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u3|q [24])) ) ) ) # ( !\fifo_head|u1|q~q  & ( !\fifo_reg_file|sub_register32_8|u1|q [24] & ( (!\fifo_head|u0|q~q  & 
// \fifo_reg_file|sub_register32_8|u0|q [24]) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u3|q [24]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [24]),
	.datad(!\fifo_reg_file|sub_register32_8|u2|q [24]),
	.datae(!\fifo_head|u1|q~q ),
	.dataf(!\fifo_reg_file|sub_register32_8|u1|q [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[24]~73 .extended_lut = "off";
defparam \fifo_mx2_32|y[24]~73 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \fifo_mx2_32|y[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[24]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[24]~feeder_combout  = ( \d_in[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[24]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \fifo_reg_file|sub_register32_8|u6|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[24]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[24]~feeder_combout  = \d_in[24]~input_o 

	.dataa(!\d_in[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[24]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u4|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N53
dffeas \fifo_reg_file|sub_register32_8|u4|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \fifo_reg_file|sub_register32_8|u7|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \fifo_reg_file|sub_register32_8|u5|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[24] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \fifo_mx2_32|y[24]~72 (
// Equation(s):
// \fifo_mx2_32|y[24]~72_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [24] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [24]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [24] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [24]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [24] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [24]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [24])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [24] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [24]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [24])) ) ) )

	.dataa(!\fifo_head|u1|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [24]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [24]),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [24]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [24]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[24]~72 .extended_lut = "off";
defparam \fifo_mx2_32|y[24]~72 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \fifo_mx2_32|y[24]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \fifo_mx2_32|y[24]~74 (
// Equation(s):
// \fifo_mx2_32|y[24]~74_combout  = (!\fifo_head|u2|q~q  & (\fifo_mx2_32|y[24]~73_combout )) # (\fifo_head|u2|q~q  & ((\fifo_mx2_32|y[24]~72_combout )))

	.dataa(!\fifo_mx2_32|y[24]~73_combout ),
	.datab(gnd),
	.datac(!\fifo_mx2_32|y[24]~72_combout ),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[24]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[24]~74 .extended_lut = "off";
defparam \fifo_mx2_32|y[24]~74 .lut_mask = 64'h550F550F550F550F;
defparam \fifo_mx2_32|y[24]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N16
dffeas \fifo_out_register|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[24]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[24] .is_wysiwyg = "true";
defparam \fifo_out_register|q[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \d_in[25]~input (
	.i(d_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[25]~input_o ));
// synopsys translate_off
defparam \d_in[25]~input .bus_hold = "false";
defparam \d_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \fifo_reg_file|sub_register32_8|u7|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[25]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[25]~feeder_combout  = \d_in[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[25]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u4|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \fifo_reg_file|sub_register32_8|u4|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N58
dffeas \fifo_reg_file|sub_register32_8|u6|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \fifo_reg_file|sub_register32_8|u5|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \fifo_mx2_32|y[25]~75 (
// Equation(s):
// \fifo_mx2_32|y[25]~75_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [25] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [25]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [25] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [25] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [25] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [25])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [25]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [25] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [25])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [25]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [25]),
	.datab(!\fifo_reg_file|sub_register32_8|u4|q [25]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u6|q [25]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [25]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[25]~75 .extended_lut = "off";
defparam \fifo_mx2_32|y[25]~75 .lut_mask = 64'h303F303F0505F5F5;
defparam \fifo_mx2_32|y[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u2|q[25]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u2|q[25]~feeder_combout  = \d_in[25]~input_o 

	.dataa(gnd),
	.datab(!\d_in[25]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u2|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[25]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u2|q[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \fifo_reg_file|sub_register32_8|u2|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \fifo_reg_file|sub_register32_8|u2|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u2|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \fifo_reg_file|sub_register32_8|u0|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \fifo_reg_file|sub_register32_8|u1|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \fifo_reg_file|sub_register32_8|u3|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[25] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \fifo_mx2_32|y[25]~76 (
// Equation(s):
// \fifo_mx2_32|y[25]~76_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [25] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [25]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [25] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [25] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [25] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [25]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [25])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [25] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [25]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [25])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u2|q [25]),
	.datab(!\fifo_reg_file|sub_register32_8|u0|q [25]),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [25]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [25]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[25]~76 .extended_lut = "off";
defparam \fifo_mx2_32|y[25]~76 .lut_mask = 64'h335533550F000FFF;
defparam \fifo_mx2_32|y[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \fifo_mx2_32|y[25]~77 (
// Equation(s):
// \fifo_mx2_32|y[25]~77_combout  = ( \fifo_mx2_32|y[25]~75_combout  & ( \fifo_mx2_32|y[25]~76_combout  ) ) # ( !\fifo_mx2_32|y[25]~75_combout  & ( \fifo_mx2_32|y[25]~76_combout  & ( !\fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[25]~75_combout  & ( 
// !\fifo_mx2_32|y[25]~76_combout  & ( \fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u2|q~q ),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[25]~75_combout ),
	.dataf(!\fifo_mx2_32|y[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[25]~77 .extended_lut = "off";
defparam \fifo_mx2_32|y[25]~77 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \fifo_mx2_32|y[25]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N46
dffeas \fifo_out_register|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[25]~77_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[25] .is_wysiwyg = "true";
defparam \fifo_out_register|q[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \d_in[26]~input (
	.i(d_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[26]~input_o ));
// synopsys translate_off
defparam \d_in[26]~input .bus_hold = "false";
defparam \d_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas \fifo_reg_file|sub_register32_8|u4|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[26]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[26]~feeder_combout  = \d_in[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[26]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u6|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N14
dffeas \fifo_reg_file|sub_register32_8|u6|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[26]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[26]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N58
dffeas \fifo_reg_file|sub_register32_8|u7|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N56
dffeas \fifo_reg_file|sub_register32_8|u5|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \fifo_mx2_32|y[26]~78 (
// Equation(s):
// \fifo_mx2_32|y[26]~78_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [26] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u6|q [26])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u7|q [26]))) ) ) ) # ( 
// !\fifo_reg_file|sub_register32_8|u5|q [26] & ( \fifo_head|u1|q~q  & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u6|q [26])) # (\fifo_head|u0|q~q  & ((\fifo_reg_file|sub_register32_8|u7|q [26]))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q 
// [26] & ( !\fifo_head|u1|q~q  & ( (\fifo_head|u0|q~q ) # (\fifo_reg_file|sub_register32_8|u4|q [26]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [26] & ( !\fifo_head|u1|q~q  & ( (\fifo_reg_file|sub_register32_8|u4|q [26] & !\fifo_head|u0|q~q ) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [26]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [26]),
	.datac(!\fifo_reg_file|sub_register32_8|u7|q [26]),
	.datad(!\fifo_head|u0|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [26]),
	.dataf(!\fifo_head|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[26]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[26]~78 .extended_lut = "off";
defparam \fifo_mx2_32|y[26]~78 .lut_mask = 64'h550055FF330F330F;
defparam \fifo_mx2_32|y[26]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \fifo_reg_file|sub_register32_8|u2|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[26]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[26]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \fifo_reg_file|sub_register32_8|u0|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \fifo_reg_file|sub_register32_8|u3|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[26]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[26]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N41
dffeas \fifo_reg_file|sub_register32_8|u1|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[26] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \fifo_mx2_32|y[26]~79 (
// Equation(s):
// \fifo_mx2_32|y[26]~79_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [26] & ( \fifo_reg_file|sub_register32_8|u1|q [26] & ( ((!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [26]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [26]))) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [26] & ( \fifo_reg_file|sub_register32_8|u1|q [26] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u0|q [26]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [26])))) # (\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [26] & ( 
// !\fifo_reg_file|sub_register32_8|u1|q [26] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [26]))) # (\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [26])))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q )))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [26] & ( !\fifo_reg_file|sub_register32_8|u1|q [26] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [26]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [26])))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [26]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [26]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [26]),
	.dataf(!\fifo_reg_file|sub_register32_8|u1|q [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[26]~79 .extended_lut = "off";
defparam \fifo_mx2_32|y[26]~79 .lut_mask = 64'h0A220A775F225F77;
defparam \fifo_mx2_32|y[26]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \fifo_mx2_32|y[26]~80 (
// Equation(s):
// \fifo_mx2_32|y[26]~80_combout  = ( \fifo_mx2_32|y[26]~79_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[26]~78_combout ) ) ) # ( !\fifo_mx2_32|y[26]~79_combout  & ( (\fifo_head|u2|q~q  & \fifo_mx2_32|y[26]~78_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[26]~78_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[26]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[26]~80 .extended_lut = "off";
defparam \fifo_mx2_32|y[26]~80 .lut_mask = 64'h00330033CCFFCCFF;
defparam \fifo_mx2_32|y[26]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \fifo_out_register|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[26]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[26] .is_wysiwyg = "true";
defparam \fifo_out_register|q[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \d_in[27]~input (
	.i(d_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[27]~input_o ));
// synopsys translate_off
defparam \d_in[27]~input .bus_hold = "false";
defparam \d_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \fifo_reg_file|sub_register32_8|u7|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N43
dffeas \fifo_reg_file|sub_register32_8|u6|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[27]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[27]~feeder_combout  = \d_in[27]~input_o 

	.dataa(!\d_in[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[27]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u4|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \fifo_reg_file|sub_register32_8|u4|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N32
dffeas \fifo_reg_file|sub_register32_8|u5|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \fifo_mx2_32|y[27]~81 (
// Equation(s):
// \fifo_mx2_32|y[27]~81_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [27] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [27]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [27] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [27] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [27] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [27]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [27])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [27] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [27]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [27])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [27]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [27]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [27]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [27]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[27]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[27]~81 .extended_lut = "off";
defparam \fifo_mx2_32|y[27]~81 .lut_mask = 64'h03F303F30505F5F5;
defparam \fifo_mx2_32|y[27]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[27]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[27]~feeder_combout  = \d_in[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[27]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u0|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \fifo_reg_file|sub_register32_8|u0|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N46
dffeas \fifo_reg_file|sub_register32_8|u3|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N59
dffeas \fifo_reg_file|sub_register32_8|u2|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[27]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[27]~feeder_combout  = \d_in[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[27]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u1|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \fifo_reg_file|sub_register32_8|u1|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[27] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \fifo_mx2_32|y[27]~82 (
// Equation(s):
// \fifo_mx2_32|y[27]~82_combout  = ( \fifo_reg_file|sub_register32_8|u1|q [27] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u3|q [27]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [27] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u3|q [27] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u1|q [27] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [27])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [27]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u1|q [27] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [27])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [27]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [27]),
	.datab(!\fifo_reg_file|sub_register32_8|u3|q [27]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u2|q [27]),
	.datae(!\fifo_reg_file|sub_register32_8|u1|q [27]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[27]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[27]~82 .extended_lut = "off";
defparam \fifo_mx2_32|y[27]~82 .lut_mask = 64'h505F505F0303F3F3;
defparam \fifo_mx2_32|y[27]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \fifo_mx2_32|y[27]~83 (
// Equation(s):
// \fifo_mx2_32|y[27]~83_combout  = ( \fifo_mx2_32|y[27]~82_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[27]~81_combout ) ) ) # ( !\fifo_mx2_32|y[27]~82_combout  & ( (\fifo_head|u2|q~q  & \fifo_mx2_32|y[27]~81_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[27]~81_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[27]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[27]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[27]~83 .extended_lut = "off";
defparam \fifo_mx2_32|y[27]~83 .lut_mask = 64'h00330033CCFFCCFF;
defparam \fifo_mx2_32|y[27]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N26
dffeas \fifo_out_register|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[27]~83_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[27] .is_wysiwyg = "true";
defparam \fifo_out_register|q[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \d_in[28]~input (
	.i(d_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[28]~input_o ));
// synopsys translate_off
defparam \d_in[28]~input .bus_hold = "false";
defparam \d_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[28]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[28]~feeder_combout  = ( \d_in[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[28]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \fifo_reg_file|sub_register32_8|u6|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N49
dffeas \fifo_reg_file|sub_register32_8|u7|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N2
dffeas \fifo_reg_file|sub_register32_8|u4|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N59
dffeas \fifo_reg_file|sub_register32_8|u5|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N57
cyclonev_lcell_comb \fifo_mx2_32|y[28]~84 (
// Equation(s):
// \fifo_mx2_32|y[28]~84_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [28] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [28]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [28] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [28] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [28] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [28]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [28])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [28] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [28]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [28])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u6|q [28]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [28]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u4|q [28]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [28]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[28]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[28]~84 .extended_lut = "off";
defparam \fifo_mx2_32|y[28]~84 .lut_mask = 64'h05F505F50303F3F3;
defparam \fifo_mx2_32|y[28]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \fifo_reg_file|sub_register32_8|u2|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[28]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[28]~feeder_combout  = \d_in[28]~input_o 

	.dataa(gnd),
	.datab(!\d_in[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[28]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[28]~feeder .lut_mask = 64'h3333333333333333;
defparam \fifo_reg_file|sub_register32_8|u1|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \fifo_reg_file|sub_register32_8|u1|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \fifo_reg_file|sub_register32_8|u3|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N4
dffeas \fifo_reg_file|sub_register32_8|u0|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[28] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \fifo_mx2_32|y[28]~85 (
// Equation(s):
// \fifo_mx2_32|y[28]~85_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [28] & ( \fifo_reg_file|sub_register32_8|u0|q [28] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u2|q [28]))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [28])))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [28] & ( \fifo_reg_file|sub_register32_8|u0|q [28] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )) # 
// (\fifo_reg_file|sub_register32_8|u2|q [28]))) # (\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u1|q [28] & !\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [28] & ( !\fifo_reg_file|sub_register32_8|u0|q [28] & ( 
// (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [28] & ((\fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (((\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [28])))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [28] & ( 
// !\fifo_reg_file|sub_register32_8|u0|q [28] & ( (!\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u2|q [28] & ((\fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u1|q [28] & !\fifo_head|u1|q~q )))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [28]),
	.datac(!\fifo_reg_file|sub_register32_8|u1|q [28]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [28]),
	.dataf(!\fifo_reg_file|sub_register32_8|u0|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[28]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[28]~85 .extended_lut = "off";
defparam \fifo_mx2_32|y[28]~85 .lut_mask = 64'h05220577AF22AF77;
defparam \fifo_mx2_32|y[28]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \fifo_mx2_32|y[28]~86 (
// Equation(s):
// \fifo_mx2_32|y[28]~86_combout  = ( \fifo_mx2_32|y[28]~85_combout  & ( (!\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[28]~84_combout ) ) ) # ( !\fifo_mx2_32|y[28]~85_combout  & ( (\fifo_head|u2|q~q  & \fifo_mx2_32|y[28]~84_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(gnd),
	.datad(!\fifo_mx2_32|y[28]~84_combout ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[28]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[28]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[28]~86 .extended_lut = "off";
defparam \fifo_mx2_32|y[28]~86 .lut_mask = 64'h00330033CCFFCCFF;
defparam \fifo_mx2_32|y[28]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N52
dffeas \fifo_out_register|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[28]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[28] .is_wysiwyg = "true";
defparam \fifo_out_register|q[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \d_in[29]~input (
	.i(d_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[29]~input_o ));
// synopsys translate_off
defparam \d_in[29]~input .bus_hold = "false";
defparam \d_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[29]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[29]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \fifo_reg_file|sub_register32_8|u0|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N22
dffeas \fifo_reg_file|sub_register32_8|u2|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \fifo_reg_file|sub_register32_8|u3|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[29]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[29]~feeder_combout  = \d_in[29]~input_o 

	.dataa(!\d_in[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[29]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \fifo_reg_file|sub_register32_8|u1|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \fifo_reg_file|sub_register32_8|u1|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \fifo_mx2_32|y[29]~88 (
// Equation(s):
// \fifo_mx2_32|y[29]~88_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [29] & ( \fifo_reg_file|sub_register32_8|u1|q [29] & ( ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [29])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [29])))) # (\fifo_head|u0|q~q ) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [29] & ( \fifo_reg_file|sub_register32_8|u1|q [29] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u0|q [29])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q [29]))))) # (\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [29] & ( 
// !\fifo_reg_file|sub_register32_8|u1|q [29] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [29])) # (\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u2|q [29]))))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q )))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [29] & ( !\fifo_reg_file|sub_register32_8|u1|q [29] & ( (!\fifo_head|u0|q~q  & ((!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u0|q [29])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u2|q [29]))))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u0|q [29]),
	.datab(!\fifo_reg_file|sub_register32_8|u2|q [29]),
	.datac(!\fifo_head|u0|q~q ),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [29]),
	.dataf(!\fifo_reg_file|sub_register32_8|u1|q [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[29]~88 .extended_lut = "off";
defparam \fifo_mx2_32|y[29]~88 .lut_mask = 64'h5030503F5F305F3F;
defparam \fifo_mx2_32|y[29]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[29]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[29]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N50
dffeas \fifo_reg_file|sub_register32_8|u4|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[29]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[29]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u6|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N58
dffeas \fifo_reg_file|sub_register32_8|u6|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[29]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[29]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \fifo_reg_file|sub_register32_8|u7|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \fifo_reg_file|sub_register32_8|u5|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[29] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \fifo_mx2_32|y[29]~87 (
// Equation(s):
// \fifo_mx2_32|y[29]~87_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [29] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [29]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [29] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_head|u1|q~q  & \fifo_reg_file|sub_register32_8|u7|q [29]) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [29] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [29])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [29]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [29] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [29])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [29]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [29]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [29]),
	.datac(!\fifo_head|u1|q~q ),
	.datad(!\fifo_reg_file|sub_register32_8|u7|q [29]),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [29]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[29]~87 .extended_lut = "off";
defparam \fifo_mx2_32|y[29]~87 .lut_mask = 64'h53535353000FF0FF;
defparam \fifo_mx2_32|y[29]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \fifo_mx2_32|y[29]~89 (
// Equation(s):
// \fifo_mx2_32|y[29]~89_combout  = ( \fifo_mx2_32|y[29]~87_combout  & ( (\fifo_mx2_32|y[29]~88_combout ) # (\fifo_head|u2|q~q ) ) ) # ( !\fifo_mx2_32|y[29]~87_combout  & ( (!\fifo_head|u2|q~q  & \fifo_mx2_32|y[29]~88_combout ) ) )

	.dataa(gnd),
	.datab(!\fifo_head|u2|q~q ),
	.datac(!\fifo_mx2_32|y[29]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[29]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[29]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[29]~89 .extended_lut = "off";
defparam \fifo_mx2_32|y[29]~89 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \fifo_mx2_32|y[29]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N55
dffeas \fifo_out_register|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[29]~89_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[29] .is_wysiwyg = "true";
defparam \fifo_out_register|q[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \d_in[30]~input (
	.i(d_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[30]~input_o ));
// synopsys translate_off
defparam \d_in[30]~input .bus_hold = "false";
defparam \d_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \fifo_reg_file|sub_register32_8|u7|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N55
dffeas \fifo_reg_file|sub_register32_8|u6|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \fifo_reg_file|sub_register32_8|u4|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \fifo_reg_file|sub_register32_8|u5|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \fifo_mx2_32|y[30]~90 (
// Equation(s):
// \fifo_mx2_32|y[30]~90_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [30] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [30]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [30] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [30] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [30] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [30]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [30])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [30] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u4|q [30]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u6|q [30])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u7|q [30]),
	.datab(!\fifo_reg_file|sub_register32_8|u6|q [30]),
	.datac(!\fifo_reg_file|sub_register32_8|u4|q [30]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [30]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[30]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[30]~90 .extended_lut = "off";
defparam \fifo_mx2_32|y[30]~90 .lut_mask = 64'h0F330F330055FF55;
defparam \fifo_mx2_32|y[30]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u1|q[30]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u1|q[30]~feeder_combout  = ( \d_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u1|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[30]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u1|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u1|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \fifo_reg_file|sub_register32_8|u1|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u1|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N43
dffeas \fifo_reg_file|sub_register32_8|u2|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \fifo_reg_file|sub_register32_8|u3|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[30]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[30]~feeder_combout  = \d_in[30]~input_o 

	.dataa(gnd),
	.datab(!\d_in[30]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[30]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \fifo_reg_file|sub_register32_8|u0|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \fifo_reg_file|sub_register32_8|u0|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[30] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \fifo_mx2_32|y[30]~91 (
// Equation(s):
// \fifo_mx2_32|y[30]~91_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [30] & ( \fifo_reg_file|sub_register32_8|u0|q [30] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u2|q [30])))) # (\fifo_head|u0|q~q  & 
// (((\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u1|q [30]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [30] & ( \fifo_reg_file|sub_register32_8|u0|q [30] & ( (!\fifo_head|u0|q~q  & (((!\fifo_head|u1|q~q ) # 
// (\fifo_reg_file|sub_register32_8|u2|q [30])))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [30] & ((!\fifo_head|u1|q~q )))) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [30] & ( !\fifo_reg_file|sub_register32_8|u0|q [30] & ( 
// (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u2|q [30] & \fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (((\fifo_head|u1|q~q )) # (\fifo_reg_file|sub_register32_8|u1|q [30]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [30] & ( 
// !\fifo_reg_file|sub_register32_8|u0|q [30] & ( (!\fifo_head|u0|q~q  & (((\fifo_reg_file|sub_register32_8|u2|q [30] & \fifo_head|u1|q~q )))) # (\fifo_head|u0|q~q  & (\fifo_reg_file|sub_register32_8|u1|q [30] & ((!\fifo_head|u1|q~q )))) ) ) )

	.dataa(!\fifo_head|u0|q~q ),
	.datab(!\fifo_reg_file|sub_register32_8|u1|q [30]),
	.datac(!\fifo_reg_file|sub_register32_8|u2|q [30]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [30]),
	.dataf(!\fifo_reg_file|sub_register32_8|u0|q [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[30]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[30]~91 .extended_lut = "off";
defparam \fifo_mx2_32|y[30]~91 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \fifo_mx2_32|y[30]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \fifo_mx2_32|y[30]~92 (
// Equation(s):
// \fifo_mx2_32|y[30]~92_combout  = ( \fifo_mx2_32|y[30]~90_combout  & ( \fifo_mx2_32|y[30]~91_combout  ) ) # ( !\fifo_mx2_32|y[30]~90_combout  & ( \fifo_mx2_32|y[30]~91_combout  & ( !\fifo_head|u2|q~q  ) ) ) # ( \fifo_mx2_32|y[30]~90_combout  & ( 
// !\fifo_mx2_32|y[30]~91_combout  & ( \fifo_head|u2|q~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_head|u2|q~q ),
	.datad(gnd),
	.datae(!\fifo_mx2_32|y[30]~90_combout ),
	.dataf(!\fifo_mx2_32|y[30]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[30]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[30]~92 .extended_lut = "off";
defparam \fifo_mx2_32|y[30]~92 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \fifo_mx2_32|y[30]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N49
dffeas \fifo_out_register|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[30] .is_wysiwyg = "true";
defparam \fifo_out_register|q[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \d_in[31]~input (
	.i(d_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[31]~input_o ));
// synopsys translate_off
defparam \d_in[31]~input .bus_hold = "false";
defparam \d_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y3_N35
dffeas \fifo_reg_file|sub_register32_8|u2|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u2|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u2|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u2|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \fifo_reg_file|sub_register32_8|u1|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u1|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u1|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u1|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u0|q[31]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u0|q[31]~feeder_combout  = ( \d_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u0|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[31]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u0|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u0|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \fifo_reg_file|sub_register32_8|u0|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u0|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u0|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u0|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u0|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \fifo_reg_file|sub_register32_8|u3|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u3|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u3|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u3|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \fifo_mx2_32|y[31]~94 (
// Equation(s):
// \fifo_mx2_32|y[31]~94_combout  = ( \fifo_reg_file|sub_register32_8|u3|q [31] & ( \fifo_head|u0|q~q  & ( (\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u1|q [31]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [31] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u1|q [31] & !\fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u3|q [31] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [31]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [31])) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u3|q [31] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & ((\fifo_reg_file|sub_register32_8|u0|q [31]))) # (\fifo_head|u1|q~q  & 
// (\fifo_reg_file|sub_register32_8|u2|q [31])) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u2|q [31]),
	.datab(!\fifo_reg_file|sub_register32_8|u1|q [31]),
	.datac(!\fifo_reg_file|sub_register32_8|u0|q [31]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u3|q [31]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[31]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[31]~94 .extended_lut = "off";
defparam \fifo_mx2_32|y[31]~94 .lut_mask = 64'h0F550F55330033FF;
defparam \fifo_mx2_32|y[31]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u4|q[31]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u4|q[31]~feeder_combout  = ( \d_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u4|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[31]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u4|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u4|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \fifo_reg_file|sub_register32_8|u4|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u4|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u4|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u4|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u4|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u7|q[31]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u7|q[31]~feeder_combout  = ( \d_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u7|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[31]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u7|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_reg_file|sub_register32_8|u7|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \fifo_reg_file|sub_register32_8|u7|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u7|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u7|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u7|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u7|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \fifo_reg_file|sub_register32_8|u6|q[31]~feeder (
// Equation(s):
// \fifo_reg_file|sub_register32_8|u6|q[31]~feeder_combout  = \d_in[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_reg_file|sub_register32_8|u6|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[31]~feeder .extended_lut = "off";
defparam \fifo_reg_file|sub_register32_8|u6|q[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_reg_file|sub_register32_8|u6|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \fifo_reg_file|sub_register32_8|u6|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_reg_file|sub_register32_8|u6|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u6|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u6|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u6|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \fifo_reg_file|sub_register32_8|u5|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_reg_file|sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_reg_file|sub_register32_8|u5|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_reg_file|sub_register32_8|u5|q[31] .is_wysiwyg = "true";
defparam \fifo_reg_file|sub_register32_8|u5|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \fifo_mx2_32|y[31]~93 (
// Equation(s):
// \fifo_mx2_32|y[31]~93_combout  = ( \fifo_reg_file|sub_register32_8|u5|q [31] & ( \fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q ) # (\fifo_reg_file|sub_register32_8|u7|q [31]) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [31] & ( \fifo_head|u0|q~q  & ( 
// (\fifo_reg_file|sub_register32_8|u7|q [31] & \fifo_head|u1|q~q ) ) ) ) # ( \fifo_reg_file|sub_register32_8|u5|q [31] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [31])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [31]))) ) ) ) # ( !\fifo_reg_file|sub_register32_8|u5|q [31] & ( !\fifo_head|u0|q~q  & ( (!\fifo_head|u1|q~q  & (\fifo_reg_file|sub_register32_8|u4|q [31])) # (\fifo_head|u1|q~q  & 
// ((\fifo_reg_file|sub_register32_8|u6|q [31]))) ) ) )

	.dataa(!\fifo_reg_file|sub_register32_8|u4|q [31]),
	.datab(!\fifo_reg_file|sub_register32_8|u7|q [31]),
	.datac(!\fifo_reg_file|sub_register32_8|u6|q [31]),
	.datad(!\fifo_head|u1|q~q ),
	.datae(!\fifo_reg_file|sub_register32_8|u5|q [31]),
	.dataf(!\fifo_head|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[31]~93 .extended_lut = "off";
defparam \fifo_mx2_32|y[31]~93 .lut_mask = 64'h550F550F0033FF33;
defparam \fifo_mx2_32|y[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \fifo_mx2_32|y[31]~95 (
// Equation(s):
// \fifo_mx2_32|y[31]~95_combout  = ( \fifo_mx2_32|y[31]~93_combout  & ( (\fifo_head|u2|q~q ) # (\fifo_mx2_32|y[31]~94_combout ) ) ) # ( !\fifo_mx2_32|y[31]~93_combout  & ( (\fifo_mx2_32|y[31]~94_combout  & !\fifo_head|u2|q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_mx2_32|y[31]~94_combout ),
	.datad(!\fifo_head|u2|q~q ),
	.datae(gnd),
	.dataf(!\fifo_mx2_32|y[31]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_mx2_32|y[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_mx2_32|y[31]~95 .extended_lut = "off";
defparam \fifo_mx2_32|y[31]~95 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \fifo_mx2_32|y[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N34
dffeas \fifo_out_register|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fifo_mx2_32|y[31]~95_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\fifo_cal_instance|Decoder0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out_register|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_out_register|q[31] .is_wysiwyg = "true";
defparam \fifo_out_register|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \fifo_out_instance|Decoder0~0 (
// Equation(s):
// \fifo_out_instance|Decoder0~0_combout  = ( !\fifo_state|u0|q~q  & ( \fifo_state|u1|q~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_state|u0|q~q ),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|Decoder0~0 .extended_lut = "off";
defparam \fifo_out_instance|Decoder0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \fifo_out_instance|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \fifo_out_instance|Decoder0~1 (
// Equation(s):
// \fifo_out_instance|Decoder0~1_combout  = ( \fifo_state|u0|q~q  & ( \fifo_state|u1|q~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_state|u0|q~q ),
	.dataf(!\fifo_state|u1|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|Decoder0~1 .extended_lut = "off";
defparam \fifo_out_instance|Decoder0~1 .lut_mask = 64'h000000000000FFFF;
defparam \fifo_out_instance|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \fifo_out_instance|Decoder1~0 (
// Equation(s):
// \fifo_out_instance|Decoder1~0_combout  = ( !\fifo_state|u0|q~q  & ( \fifo_state|u2|q~q  ) )

	.dataa(!\fifo_state|u2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_state|u0|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|Decoder1~0 .extended_lut = "off";
defparam \fifo_out_instance|Decoder1~0 .lut_mask = 64'h5555555500000000;
defparam \fifo_out_instance|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \fifo_out_instance|Decoder1~1 (
// Equation(s):
// \fifo_out_instance|Decoder1~1_combout  = ( \fifo_state|u0|q~q  & ( \fifo_state|u2|q~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_state|u0|q~q ),
	.dataf(!\fifo_state|u2|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out_instance|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_out_instance|Decoder1~1 .extended_lut = "off";
defparam \fifo_out_instance|Decoder1~1 .lut_mask = 64'h000000000000FFFF;
defparam \fifo_out_instance|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
