$date
	Tue Jan  7 00:20:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MyFSM $end
$var wire 1 ! i_clk $end
$var wire 1 " i_rst_n $end
$var wire 1 # i_x $end
$var wire 2 $ o_state [1:0] $end
$var reg 1 % o_y $end
$var reg 2 & state [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
b0 $
0#
1"
1!
$end
#500
0!
#1000
1#
1!
#1500
0!
#2000
b1 $
b1 &
1!
#2500
0!
#3000
b10 $
b10 &
1!
#3500
0!
#4000
0#
b11 $
b11 &
1!
#4500
0!
#5000
1#
b0 $
b0 &
1!
#5500
0!
#6000
b1 $
b1 &
1!
#6500
0!
#7000
0#
b10 $
b10 &
1!
#7500
0!
#8000
1#
b0 $
b0 &
1!
#8500
0!
#9000
b1 $
b1 &
1!
#9500
0!
#10000
b10 $
b10 &
1!
#10500
0!
#11000
b11 $
b11 &
1!
#11500
0!
#12000
1%
b0 $
b0 &
1!
#12500
0!
#13000
0#
0%
b1 $
b1 &
1!
#13500
0!
#14000
1#
b0 $
b0 &
1!
#14500
0!
#15000
b1 $
b1 &
1!
#15500
0!
#16000
b10 $
b10 &
1!
#16500
0!
#17000
0#
b11 $
b11 &
1!
#17500
0!
#18000
b0 $
b0 &
1!
#18500
0!
#19000
1!
#19500
0!
#20001
