{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572050802313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572050802315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:46:42 2019 " "Processing started: Fri Oct 25 21:46:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572050802315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050802315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050802315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572050802882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572050802883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogioDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogioDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837405 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogioDigital " "Found entity 1: relogioDigital" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarme-behavior " "Found design unit 1: alarme-behavior" {  } { { "alarme.vhd" "" { Text "/home/acsa/Documentos/novo/alarme.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.vhd" "" { Text "/home/acsa/Documentos/novo/alarme.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmAnd-structural " "Found design unit 1: alarmAnd-structural" {  } { { "alarmAnd.vhd" "" { Text "/home/acsa/Documentos/novo/alarmAnd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837434 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmAnd " "Found entity 1: alarmAnd" {  } { { "alarmAnd.vhd" "" { Text "/home/acsa/Documentos/novo/alarmAnd.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogioDigital " "Elaborating entity \"relogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572050837807 ""}
{ "Warning" "WSGN_SEARCH_FILE" "codificador.vhd 2 1 " "Using design file codificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-structural " "Found design unit 1: codificador-structural" {  } { { "codificador.vhd" "" { Text "/home/acsa/Documentos/novo/codificador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837844 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.vhd" "" { Text "/home/acsa/Documentos/novo/codificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050837844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador codificador:ct " "Elaborating entity \"codificador\" for hierarchy \"codificador:ct\"" {  } { { "relogioDigital.vhd" "ct" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050837845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "/home/acsa/Documentos/novo/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837864 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "/home/acsa/Documentos/novo/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050837864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "relogioDigital.vhd" "dm" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050837865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "/home/acsa/Documentos/novo/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837886 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "/home/acsa/Documentos/novo/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050837886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "/home/acsa/Documentos/novo/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050837886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlEnable.vhd 2 1 " "Using design file ctrlEnable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlEnable-behavior " "Found design unit 1: ctrlEnable-behavior" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlEnable " "Found entity 1: ctrlEnable" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050837894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050837894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlEnable ctrlEnable:ce " "Elaborating entity \"ctrlEnable\" for hierarchy \"ctrlEnable:ce\"" {  } { { "relogioDigital.vhd" "ce" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050837894 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ctrlEnable.vhd(9) " "VHDL Process Statement warning at ctrlEnable.vhd(9): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572050837898 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[0\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[1\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[2\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[3\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[4\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[5\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837899 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[6\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837900 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[7\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050837900 "|relogioDigital|ctrlEnable:ce"}
{ "Warning" "WSGN_SEARCH_FILE" "demux_4x8.vhd 2 1 " "Using design file demux_4x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838041 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "relogioDigital.vhd" "dm2_1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572050838064 "|relogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572050838064 "|relogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_Wbits.vhd 2 1 " "Using design file counter_Wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/counter_Wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838073 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/counter_Wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "relogioDigital.vhd" "c1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlCounter.vhd 2 1 " "Using design file ctrlCounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlCounter-behavior " "Found design unit 1: ctrlCounter-behavior" {  } { { "ctrlCounter.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlCounter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlCounter " "Found entity 1: ctrlCounter" {  } { { "ctrlCounter.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlCounter ctrlCounter:ctrl " "Elaborating entity \"ctrlCounter\" for hierarchy \"ctrlCounter:ctrl\"" {  } { { "relogioDigital.vhd" "ctrl" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_Wbits.vhd 2 1 " "Using design file reg_pp_Wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/reg_pp_Wbits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838088 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/reg_pp_Wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"reg_pp_Wbits:r1\"" {  } { { "relogioDigital.vhd" "r1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multplex.vhd 2 1 " "Using design file multplex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838094 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplex multplex:mt1 " "Elaborating entity \"multplex\" for hierarchy \"multplex:mt1\"" {  } { { "relogioDigital.vhd" "mt1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838095 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A multplex.vhd(11) " "VHDL Process Statement warning at multplex.vhd(11): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572050838096 "|relogioDigital|multplex:mt1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B multplex.vhd(13) " "VHDL Process Statement warning at multplex.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572050838096 "|relogioDigital|multplex:mt1"}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-structural " "Found design unit 1: decodificador-structural" {  } { { "decodificador.vhd" "" { Text "/home/acsa/Documentos/novo/decodificador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838102 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/acsa/Documentos/novo/decodificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572050838102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572050838102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:dc1 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:dc1\"" {  } { { "relogioDigital.vhd" "dc1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:a1 " "Elaborating entity \"alarme\" for hierarchy \"alarme:a1\"" {  } { { "relogioDigital.vhd" "a1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmAnd alarmAnd:saida1 " "Elaborating entity \"alarmAnd\" for hierarchy \"alarmAnd:saida1\"" {  } { { "relogioDigital.vhd" "saida1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050838114 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572050839296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrlEnable:ce\|C\[3\] " "Latch ctrlEnable:ce\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tc\[0\] " "Ports D and ENA on the latch are fed by the same signal tc\[0\]" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572050839357 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR tc\[0\] " "Ports ENA and CLR on the latch are fed by the same signal tc\[0\]" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572050839357 ""}  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572050839357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[7\] GND " "Pin \"H1\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572050839445 "|relogioDigital|H1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[7\] GND " "Pin \"H0\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572050839445 "|relogioDigital|H0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1\[7\] GND " "Pin \"M1\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572050839445 "|relogioDigital|M1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M0\[7\] GND " "Pin \"M0\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572050839445 "|relogioDigital|M0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572050839445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572050839615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572050840630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572050840630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyb\[9\] " "No output dependent on input pin \"keyb\[9\]\"" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572050841002 "|relogioDigital|keyb[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572050841002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572050841003 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572050841003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572050841003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572050841003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572050841017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:47:21 2019 " "Processing ended: Fri Oct 25 21:47:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572050841017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572050841017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572050841017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572050841017 ""}
