#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 20 19:10:40 2024
# Process ID: 11312
# Current directory: C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4700 C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.xpr
# Log file: C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/vivado.log
# Journal file: C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4\vivado.jou
# Running On: DESKTOP-OV3A0NL, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 17037 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Skola/3/DVA494/Lab4/Step_4' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/school/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/school/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1508.594 ; gain = 385.871
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/bcd_to_7seg_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_to_7seg_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/dff_slow.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff_slow'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/key_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'key_debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/seg7_ctler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg7_ctler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=1)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=4)\]
Compiling architecture behavioral of entity xil_defaultlib.dff_slow [dff_slow_default]
Compiling architecture behavioral of entity xil_defaultlib.key_debouncer [key_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.180 ; gain = 28.578
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1564.180 ; gain = 28.578
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1564.180 ; gain = 28.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=1)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=4)\]
Compiling architecture behavioral of entity xil_defaultlib.dff_slow [dff_slow_default]
Compiling architecture behavioral of entity xil_defaultlib.key_debouncer [key_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.148 ; gain = 0.000
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.148 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
ERROR: [VRFC 10-4982] syntax error near 'debugger' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:209]
ERROR: [VRFC 10-2927] 'wrapper_timer_7seg' has only 0 generics [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:218]
ERROR: [VRFC 10-2928] 'wrapper_timer_7seg' has only 0 ports [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:218]
ERROR: [VRFC 10-9458] unit 'arch_tb_wrapper_timer_7seg' is ignored due to previous errors [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:201]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=1,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=1)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=4)\]
Compiling architecture behavioral of entity xil_defaultlib.dff_slow [dff_slow_default]
Compiling architecture behavioral of entity xil_defaultlib.key_debouncer [key_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2639.207 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2639.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=4)\]
Compiling architecture behavioral of entity xil_defaultlib.dff_slow [dff_slow_default]
Compiling architecture behavioral of entity xil_defaultlib.key_debouncer [key_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2639.207 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2639.207 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/seg7_ctler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg7_ctler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2648.969 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/SevenSegment/seg7_ctler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg7_ctler'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2648.969 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2655.730 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2659.840 ; gain = 4.109
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2659.840 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
ERROR: [VRFC 10-4982] syntax error near ':=' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:143]
ERROR: [VRFC 10-8869] constant 'seg' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:146]
ERROR: [VRFC 10-8869] constant 'an' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:147]
ERROR: [VRFC 10-8869] constant 'debugger' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:148]
ERROR: [VRFC 10-9458] unit 'wrapper_timer_7seg' is ignored due to previous errors [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:142]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
ERROR: [VRFC 10-4982] syntax error near ':=' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:143]
ERROR: [VRFC 10-8869] constant 'seg' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:146]
ERROR: [VRFC 10-8869] constant 'an' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:147]
ERROR: [VRFC 10-8869] constant 'debugger' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:148]
ERROR: [VRFC 10-9458] unit 'wrapper_timer_7seg' is ignored due to previous errors [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:142]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
ERROR: [VRFC 10-4982] syntax error near ':=' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:204]
ERROR: [VRFC 10-8869] constant 'seg' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:207]
ERROR: [VRFC 10-8869] constant 'an' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:208]
ERROR: [VRFC 10-8869] constant 'debugger' can only be of mode 'in' [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:209]
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:219]
ERROR: [VRFC 10-2928] 'wrapper_timer_7seg' has only 0 ports [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:219]
ERROR: [VRFC 10-9458] unit 'arch_tb_wrapper_timer_7seg' is ignored due to previous errors [C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd:201]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=10)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=10,reset...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=10)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [\wrapper_timer_7seg(sec_scale_fa...]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2660.203 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [wrapper_timer_7seg_default]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2664.367 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=2,resetv...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [\wrapper_timer_7seg(c_rst_scale_...]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.738 ; gain = 1.371
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\Step_4\Step_4.srcs\sources_1\new\step4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ellio\OneDrive\Skrivbord\Robotik.Year.3\inbygda system\DVA494\Lab4\SevenSegment\seg7_ctler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_wrapper_timer_7seg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/school/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wrapper_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_wrapper_timer_7seg_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.srcs/sources_1/new/step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/school/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_wrapper_timer_7seg_behav xil_defaultlib.tb_wrapper_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=9)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=59)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(g_division=599)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=20)\]
Compiling architecture arch_seconds_counter of entity xil_defaultlib.seconds_counter [\seconds_counter(scaler=20,reset...]
Compiling architecture arch_timer of entity xil_defaultlib.timer [\timer(sec_delay=20)\]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_7seg_decoder [bcd_to_7seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7_ctler [\seg7_ctler(g_refresh_scale_fact...]
Compiling architecture arch_wrapper_timer_7seg of entity xil_defaultlib.wrapper_timer_7seg [\wrapper_timer_7seg(c_rst_scale_...]
Compiling architecture arch_tb_wrapper_timer_7seg of entity xil_defaultlib.tb_wrapper_timer_7seg
Built simulation snapshot tb_wrapper_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ellio/OneDrive/Skrivbord/Robotik.Year.3/inbygda system/DVA494/Lab4/Step_4/Step_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wrapper_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_wrapper_timer_7seg} -tclbatch {tb_wrapper_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_wrapper_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wrapper_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2665.738 ; gain = 0.000
