<root><simulation><result_generated_time />2023-05-12 16:18:39<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />12845056<total_data_size_element />{'W': 4096, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/46</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 8)]], [[('K', 32)], [('C', 2), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('OY', 8), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 32)], [('OY', 8), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 16), ('OX', 56), ('OY', 7)], []]<I />[[], [('C', 2), ('C', 16), ('OX', 56), ('OY', 7)], []]<O />[[('C', 2), ('C', 16)], [('OX', 56), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 1, 392, 1], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 32768, 32768], 'I': [8, 1605632, 1605632], 'O': [8, 1605632, 1605632], 'O_partial': [8, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.05, 0.0], 'O': [0.02, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.1, 0.0], 'I': [0.02, 0.1, 0.0], 'O': [0.02, 0.1, 0.0]}<effective_mem_size_bit />{'W': [8, 32768, 32768], 'I': [8, 1605632, 1605632], 'O': [8, 28672, 1605632], 'O_partial': [8, 0, 0], 'O_final': [0, 28672, 1605632]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1605632, 1605632], [1605632, 4096], [4096, 0]]<I />[[200704, 200704], [200704, 200704], [200704, 0]]<O />[[(6221824, 6422528), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[200704, 200704], [25088, 64], [16, 0]]<I />[[25088, 25088], [3136, 3136], [784, 0]]<O />[[(777728, 802816), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />12845056<idle />0</mac_count></basic_info><energy><total_energy />28086012.9<mem_energy_breakdown><W />[140.6, 2647.2, 21.3]<I />[17.6, 621.5, 1044.2]<O />[562.4, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />28079292.4<idle_MAC />0.0<total />28079292.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4434<utilization_without_data_loading />0.5<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4434<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />28288<latency_cycle_without_data_loading />25087<ideal_computing_cycle />12544<data_loading><load_cycle_total />3201<load_cycle_individual />{'W': [2, 64, 0], 'I': [1, 3136, 0]}<load_cycle_combined />{'W': 64, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />12543<mem_stall_cycle_individual />{'W': [[-12543], [-12543, 12543], [-12544, -12544]], 'I': [[-12543], [-12543, -12543], [-12544, -12544]], 'O': [[-12544], [-12544, -9408], [-9408, -11760]]}<mem_stall_cycle_shared />{'W': [[-12543], [-12543, 12543], [0, 0]], 'I': [[-12543], [-12543, 12543], [0, 0]], 'O': [[-12544], [-12544, -9408], [-9408, -11760]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 32768, 32768], 'I': [8, 1605632, 1605632], 'O': [8, 1605632, 1605632], 'O_partial': [8, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [1024, 32768, 32768], 'I': [128, 1605632, 1605632], 'O': [4096, 1605632, 1605632]}<loop_cycles_each_level />{'W': [1, 12544, 12544], 'I': [1, 12544, 12544], 'O': [32, 12544, 12544]}<top_ir_loop_size />{'W': [1, 392, 1], 'I': [1, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 2.6]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [4096.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1280.0, 258.6], [130.6, 128.0]], 'I': [[8.0, 8.0], [1280.0, 258.6], [130.6, 128.0]], 'O': [[8.0, 0.2], [1280.0, 258.6], [130.6, 128.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [1, 1, 12544], [12544, 12544, 1]], 'I': [[1, 1, 12544], [1, 1, 12544], [12544, 12544, 1]], 'O': [[1, 1, 12544], [32, 32, 392], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 1, 12544], [2, 1, 12544]], [[64, 12544, 1], [16, 12544, 1]]], 'I': [[0, 1, 12544], [[0, 1, 12544], [0, 1, 12544]], [[3136, 12544, 1], [784, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 32, 392], [8, 32, 392]], [[3136, 12544, 1], [784, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-12480, -12528]], 'I': [[-1], [-1, -1], [-9408, -11760]], 'O': [[-1], [-32, -24], [-9408, -11760]]}<single_stall_count />{'W': [12543, 12543, 0], 'I': [12543, 12543, 0], 'O': [12544, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [12543, 0], 'I': [0, 0], 'O': [3136, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -12544], [-9408, -9408]], 1: [[-12544, -12544], [-9408, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>