compound_components:
  version: 0.3
  classes:
    - name: lmac
      attributes:
        technology: 32nm
        datawidth: 16
      subcomponents:
        - name: intmac
          class: intmac
          attributes:
            technology: technology
            datawidth: datawidth
      actions:
        - name: compute
          subcomponents:
            - name: intmac
              actions:
                - name: mac_random
    - name: reg_storage
      attributes:
        technology: 45nm
        latency: 1ns
        width: 16
        depth: 1
      subcomponents:
        - name: storage
          class: reg
          attributes:
            technology: technology
            latency: latency
            datawidth : width
      actions:
        - name: access
          subcomponents:
            - name: storage
              actions:
                - name: access
    - name: smartbuffer_RF
      attributes:
        technology: 45nm
        memory_depth: 12
        memory_width: 16
        n_rdwr_ports: 2
        n_banks: 1
        n_buffets: 1
      subcomponents:
        - name: storage
          class: regfile
          attributes:
            technology: technology
            width: memory_width
            depth: memory_depth
            n_rdwr_ports: n_rdwr_ports
            n_banks: n_banks
        - name: address_generators[0..1]
          class: intadder
          attributes:
            technology: technology
            width: log(memory_depth)
      actions:
        - name: write
          arguments:
            data_delta: 0..1
            address_delta: 0..n_banks
          subcomponents:
            - name: storage
              actions:
                - name: write
                  arguments:
                    data_delta: data_delta
                    address_delta: address_delta
            - name: address_generators[0]
              actions:
                - name: add
            - name: address_generators[1]
              actions:
                - name: idle
        - name: read
          arguments:
            data_delta: 0..1
            address_delta: 0..n_banks
          subcomponents:
            - name: storage
              actions:
                - name: read
                  arguments:
                    data_delta: data_delta
                    address_delta: address_delta
            - name: address_generators[1]
              actions:
                - name: add
            - name: address_generators[0]
              actions:
                - name: idle
        - name: idle
          subcomponents:
            - name: storage
              actions:
                - name: idle
            - name: address_generators[0..1]
              actions:
                - name: idle
    - name: smartbuffer_SRAM
      attributes:
        technology: 45nm
        memory_depth: 12
        memory_width: 16
        n_rdwr_ports: 2
        n_banks: 1
        n_buffets: 1
      subcomponents:
        - name: storage
          class: SRAM
          attributes:
            technology: technology
            width: memory_width
            depth: memory_depth
            n_rdwr_ports: n_rdwr_ports
            n_banks: n_banks
        - name: address_generators[0..1]
          class: intadder
          attributes:
            technology: technology
            width: log(memory_depth)
      actions:
        - name: write
          arguments:
            data_delta: 0..1
            address_delta: 0..n_banks
          subcomponents:
            - name: storage
              actions:
                - name: write
                  arguments:
                    data_delta: data_delta
                    address_delta: address_delta
            - name: address_generators[0]
              actions:
                - name: count
            - name: address_generators[1]
              actions:
                - name: idle
        - name: read
          arguments:
            data_delta: 0..1
            address_delta: 0..n_banks
          subcomponents:
            - name: storage
              actions:
                - name: read
                  arguments:
                    data_delta: data_delta
                    address_delta: address_delta
            - name: address_generators[1]
              actions:
                - name: add
            - name: address_generators[0]
              actions:
                - name: idle
        - name: idle
          subcomponents:
            - name: storage
              actions:
                - name: idle
            - name: address_generators[0..1]
              actions:
                - name: idle

architecture:
  version: 0.3
  subtree:
    - name: System
      attributes:
        datawidth: 8
        word-bits: 8
        technology: 45nm
      local:
        - name: DRAM
          class: DRAM
          attributes:
            type: LPDDR4
            width: 64
            block-size: 8
            word-bits: 8
      subtree:
        - name: ws
          local:
            - name: GlobalBuffer
              class: storage
              subclass: smartbuffer_SRAM
              attributes:
                memory_depth: 2048
                memory_width: 256
                word-bits: 8
                block-size: 32
                n_banks: 4
                nports: 2
                meshX: 1
          subtree:
            - name: PE[0..15]
              local:
                - name: PEInputBuffer
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 8192
                    memory_width: 64
                    word-bits: 8
                    block-size: 8
                    meshX: 16
                - name: PEWeightBuffer[0..3]
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 4096
                    word-bits: 8
                    meshX: 16
                    block-size: 8
                    n_banks: 8
                - name: PEAccuBuffer[0..3]
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 128
                    word-bits: 24
                    datawidth: 24
                    meshX: 16
                - name: PEWeightRegs[0..15]
                  class: storage
                  subclass: reg_storage
                  attributes:
                    memory_depth: 1
                    word-bits: 8
                    cluster-size: 64
                    num-ports: 2
                    meshX: 16
                - name: LMAC[0..15]
                  class: compute
                  subclass: lmac
                  attributes:
                    datawidth: 8
                    meshX: 16
