
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell saff_delay_unit in circuit vernier_delay_line (0)(8 instances)
Flattening unmatched subcell saff_2 in circuit vernier_delay_line (0)(8 instances)
Flattening unmatched subcell saff_bottom_latch in circuit vernier_delay_line (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6H9P4D in circuit vernier_delay_line (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2K9SAN in circuit vernier_delay_line (0)(64 instances)
Flattening unmatched subcell sense_amplifier in circuit vernier_delay_line (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_NM9Y3C in circuit vernier_delay_line (0)(136 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2K9SAN in circuit vernier_delay_line (0)(32 instances)
Flattening unmatched subcell delay_unit_2 in circuit vernier_delay_line (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6H9P4D in circuit vernier_delay_line (0)(72 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2K9SAN in circuit vernier_delay_line (0)(72 instances)
Flattening unmatched subcell delay_unit in circuit vernier_delay_line (1)(9 instances)
Flattening unmatched subcell saff in circuit vernier_delay_line (1)(8 instances)

Class vernier_delay_line (0):  Merged 168 parallel devices.
Subcircuit summary:
Circuit 1: vernier_delay_line              |Circuit 2: vernier_delay_line              
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (272->140)         |sky130_fd_pr__nfet_01v8 (140)              
sky130_fd_pr__pfet_01v8 (168->132)         |sky130_fd_pr__pfet_01v8 (132)              
Number of devices: 272                     |Number of devices: 272                     
Number of nets: 127                        |Number of nets: 127                        
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: vernier_delay_line              |Circuit 2: vernier_delay_line              
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
stop_strong                                |stop_strong                                
start_pos                                  |start_pos                                  
start_neg                                  |start_neg                                  
term_0                                     |term_0                                     
term_7                                     |term_7                                     
term_1                                     |term_1                                     
term_3                                     |term_3                                     
term_4                                     |term_4                                     
term_2                                     |term_2                                     
term_5                                     |term_5                                     
term_6                                     |term_6                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes vernier_delay_line and vernier_delay_line are equivalent.

Final result: Circuits match uniquely.
.
