// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef DWC_MIPI_I3C_HEADER_H
#define DWC_MIPI_I3C_HEADER_H

#define DWC_MIPI_I3C_BLOCK_BASEADDRESS 0x0



#define DWC_MIPI_I3C_DEVICE_CTRL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x0)
#define DWC_MIPI_I3C_DEVICE_CTRL_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEVICE_CTRL_REGISTERRESETVALUE 0x1
#define DWC_MIPI_I3C_DEVICE_CTRL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEVICE_CTRL_IBA_INCLUDE_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEVICE_CTRL_IBA_INCLUDE_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_BITADDRESSOFFSET 7
#define DWC_MIPI_I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_HOT_JOIN_CTRL_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_DEVICE_CTRL_HOT_JOIN_CTRL_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_DMA_ENABLE_BITADDRESSOFFSET 28
#define DWC_MIPI_I3C_DEVICE_CTRL_DMA_ENABLE_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_ABORT_BITADDRESSOFFSET 29
#define DWC_MIPI_I3C_DEVICE_CTRL_ABORT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_RESUME_BITADDRESSOFFSET 30
#define DWC_MIPI_I3C_DEVICE_CTRL_RESUME_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEVICE_CTRL_ENABLE_BITADDRESSOFFSET 31
#define DWC_MIPI_I3C_DEVICE_CTRL_ENABLE_REGISTERSIZE 1





#define DWC_MIPI_I3C_DEVICE_ADDR (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x4)
#define DWC_MIPI_I3C_DEVICE_ADDR_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEVICE_ADDR_REGISTERRESETVALUE 0x80000000
#define DWC_MIPI_I3C_DEVICE_ADDR_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEVICE_ADDR_DYNAMIC_ADDR_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DEVICE_ADDR_DYNAMIC_ADDR_REGISTERSIZE 7



#define DWC_MIPI_I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_BITADDRESSOFFSET 31
#define DWC_MIPI_I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_REGISTERSIZE 1





#define DWC_MIPI_I3C_HW_CAPABILITY (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x8)
#define DWC_MIPI_I3C_HW_CAPABILITY_REGISTERSIZE 32
#define DWC_MIPI_I3C_HW_CAPABILITY_REGISTERRESETVALUE 0x34101
#define DWC_MIPI_I3C_HW_CAPABILITY_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_HW_CAPABILITY_DEVICE_ROLE_CONFIG_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_HW_CAPABILITY_DEVICE_ROLE_CONFIG_REGISTERSIZE 3



#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_DDR_EN_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_DDR_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_TS_EN_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_TS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_HW_CAPABILITY_CLOCK_PERIOD_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_HW_CAPABILITY_CLOCK_PERIOD_REGISTERSIZE 6



#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_TX_CLOCK_PERIOD_BITADDRESSOFFSET 11
#define DWC_MIPI_I3C_HW_CAPABILITY_HDR_TX_CLOCK_PERIOD_REGISTERSIZE 6



#define DWC_MIPI_I3C_HW_CAPABILITY_DMA_EN_BITADDRESSOFFSET 17
#define DWC_MIPI_I3C_HW_CAPABILITY_DMA_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_HW_CAPABILITY_SLV_HJ_CAP_BITADDRESSOFFSET 18
#define DWC_MIPI_I3C_HW_CAPABILITY_SLV_HJ_CAP_REGISTERSIZE 1



#define DWC_MIPI_I3C_HW_CAPABILITY_SLV_IBI_CAP_BITADDRESSOFFSET 19
#define DWC_MIPI_I3C_HW_CAPABILITY_SLV_IBI_CAP_REGISTERSIZE 1





#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xc)
#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT_REGISTERSIZE 32
#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT_COMMAND_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_COMMAND_QUEUE_PORT_COMMAND_REGISTERSIZE 32





#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x10)
#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT_REGISTERSIZE 32
#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT_RESPONSE_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_RESPONSE_QUEUE_PORT_RESPONSE_REGISTERSIZE 32





#define DWC_MIPI_I3C_RX_DATA_PORT (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x14)
#define DWC_MIPI_I3C_RX_DATA_PORT_REGISTERSIZE 32
#define DWC_MIPI_I3C_RX_DATA_PORT_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_RX_DATA_PORT_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_RX_DATA_PORT_RX_DATA_PORT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_RX_DATA_PORT_RX_DATA_PORT_REGISTERSIZE 32





#define DWC_MIPI_I3C_TX_DATA_PORT (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x14)
#define DWC_MIPI_I3C_TX_DATA_PORT_REGISTERSIZE 32
#define DWC_MIPI_I3C_TX_DATA_PORT_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_TX_DATA_PORT_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_TX_DATA_PORT_TX_DATA_PORT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_TX_DATA_PORT_TX_DATA_PORT_REGISTERSIZE 32





#define DWC_MIPI_I3C_IBI_QUEUE_DATA (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x18)
#define DWC_MIPI_I3C_IBI_QUEUE_DATA_REGISTERSIZE 32
#define DWC_MIPI_I3C_IBI_QUEUE_DATA_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_IBI_QUEUE_DATA_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_IBI_QUEUE_DATA_IBI_DATA_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_IBI_QUEUE_DATA_IBI_DATA_REGISTERSIZE 32





#define DWC_MIPI_I3C_IBI_QUEUE_STATUS (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x18)
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_REGISTERSIZE 32
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_DATA_LENGTH_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_DATA_LENGTH_REGISTERSIZE 8



#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_IBI_ID_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_IBI_ID_REGISTERSIZE 8



#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_IBI_STS_BITADDRESSOFFSET 28
#define DWC_MIPI_I3C_IBI_QUEUE_STATUS_IBI_STS_REGISTERSIZE 4





#define DWC_MIPI_I3C_QUEUE_THLD_CTRL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x1c)
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_REGISTERSIZE 32
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_REGISTERRESETVALUE 0x1000101
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_IBI_DATA_THLD_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_IBI_DATA_THLD_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_BITADDRESSOFFSET 24
#define DWC_MIPI_I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_REGISTERSIZE 8





#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x20)
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_REGISTERSIZE 32
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_REGISTERRESETVALUE 0x1010101
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_REGISTERSIZE 3



#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_REGISTERSIZE 3



#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_REGISTERSIZE 3



#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_BITADDRESSOFFSET 24
#define DWC_MIPI_I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_REGISTERSIZE 3





#define DWC_MIPI_I3C_IBI_QUEUE_CTRL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x24)
#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_REGISTERSIZE 32
#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_REGISTERSIZE 1



#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_REGISTERSIZE 1





#define DWC_MIPI_I3C_RESET_CTRL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x34)
#define DWC_MIPI_I3C_RESET_CTRL_REGISTERSIZE 32
#define DWC_MIPI_I3C_RESET_CTRL_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_RESET_CTRL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_RESET_CTRL_SOFT_RST_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_RESET_CTRL_SOFT_RST_REGISTERSIZE 1



#define DWC_MIPI_I3C_RESET_CTRL_CMD_QUEUE_RST_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_RESET_CTRL_CMD_QUEUE_RST_REGISTERSIZE 1



#define DWC_MIPI_I3C_RESET_CTRL_RESP_QUEUE_RST_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_RESET_CTRL_RESP_QUEUE_RST_REGISTERSIZE 1



#define DWC_MIPI_I3C_RESET_CTRL_TX_FIFO_RST_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_RESET_CTRL_TX_FIFO_RST_REGISTERSIZE 1



#define DWC_MIPI_I3C_RESET_CTRL_RX_FIFO_RST_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_RESET_CTRL_RX_FIFO_RST_REGISTERSIZE 1



#define DWC_MIPI_I3C_RESET_CTRL_IBI_QUEUE_RST_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_RESET_CTRL_IBI_QUEUE_RST_REGISTERSIZE 1





#define DWC_MIPI_I3C_INTR_STATUS (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x3c)
#define DWC_MIPI_I3C_INTR_STATUS_REGISTERSIZE 32
#define DWC_MIPI_I3C_INTR_STATUS_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_INTR_STATUS_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_INTR_STATUS_TX_THLD_STS_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_INTR_STATUS_TX_THLD_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_RX_THLD_STS_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_INTR_STATUS_RX_THLD_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_IBI_THLD_STS_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_INTR_STATUS_IBI_THLD_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_CMD_QUEUE_READY_STS_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_INTR_STATUS_CMD_QUEUE_READY_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_RESP_READY_STS_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_INTR_STATUS_RESP_READY_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_TRANSFER_ABORT_STS_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_INTR_STATUS_TRANSFER_ABORT_STS_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_TRANSFER_ERR_STS_BITADDRESSOFFSET 9
#define DWC_MIPI_I3C_INTR_STATUS_TRANSFER_ERR_STS_REGISTERSIZE 1





#define DWC_MIPI_I3C_INTR_STATUS_EN (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x40)
#define DWC_MIPI_I3C_INTR_STATUS_EN_REGISTERSIZE 32
#define DWC_MIPI_I3C_INTR_STATUS_EN_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_INTR_STATUS_EN_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_INTR_STATUS_EN_TX_THLD_STS_EN_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_INTR_STATUS_EN_TX_THLD_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_RX_THLD_STS_EN_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_INTR_STATUS_EN_RX_THLD_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_IBI_THLD_STS_EN_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_INTR_STATUS_EN_IBI_THLD_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STS_EN_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_RESP_READY_STS_EN_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_INTR_STATUS_EN_RESP_READY_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_TRANSFER_ABORT_STS_EN_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_INTR_STATUS_EN_TRANSFER_ABORT_STS_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_STATUS_EN_TRANSFER_ERR_STS_EN_BITADDRESSOFFSET 9
#define DWC_MIPI_I3C_INTR_STATUS_EN_TRANSFER_ERR_STS_EN_REGISTERSIZE 1





#define DWC_MIPI_I3C_INTR_SIGNAL_EN (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x44)
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_REGISTERSIZE 32
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_BITADDRESSOFFSET 9
#define DWC_MIPI_I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_REGISTERSIZE 1





#define DWC_MIPI_I3C_INTR_FORCE (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x48)
#define DWC_MIPI_I3C_INTR_FORCE_REGISTERSIZE 32
#define DWC_MIPI_I3C_INTR_FORCE_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_INTR_FORCE_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_INTR_FORCE_TX_THLD_FORCE_EN_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_INTR_FORCE_TX_THLD_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_RX_THLD_FORCE_EN_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_INTR_FORCE_RX_THLD_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_IBI_THLD_FORCE_EN_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_INTR_FORCE_IBI_THLD_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_BITADDRESSOFFSET 3
#define DWC_MIPI_I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_RESP_READY_FORCE_EN_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_INTR_FORCE_RESP_READY_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_BITADDRESSOFFSET 5
#define DWC_MIPI_I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_BITADDRESSOFFSET 9
#define DWC_MIPI_I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_REGISTERSIZE 1





#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x4c)
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_REGISTERSIZE 32
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_REGISTERSIZE 8



#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_IBI_STS_CNT_BITADDRESSOFFSET 24
#define DWC_MIPI_I3C_QUEUE_STATUS_LEVEL_IBI_STS_CNT_REGISTERSIZE 5





#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x50)
#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_REGISTERSIZE 32
#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_REGISTERRESETVALUE 0x40
#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_REGISTERSIZE 8



#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_REGISTERSIZE 8





#define DWC_MIPI_I3C_PRESENT_STATE (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x54)
#define DWC_MIPI_I3C_PRESENT_STATE_REGISTERSIZE 32
#define DWC_MIPI_I3C_PRESENT_STATE_REGISTERRESETVALUE 0x10000007
#define DWC_MIPI_I3C_PRESENT_STATE_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_REGISTERSIZE 1



#define DWC_MIPI_I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_BITADDRESSOFFSET 1
#define DWC_MIPI_I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_REGISTERSIZE 1



#define DWC_MIPI_I3C_PRESENT_STATE_CURRENT_MASTER_BITADDRESSOFFSET 2
#define DWC_MIPI_I3C_PRESENT_STATE_CURRENT_MASTER_REGISTERSIZE 1



#define DWC_MIPI_I3C_PRESENT_STATE_CM_TFR_STS_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_PRESENT_STATE_CM_TFR_STS_REGISTERSIZE 6



#define DWC_MIPI_I3C_PRESENT_STATE_CM_TFR_ST_STS_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_PRESENT_STATE_CM_TFR_ST_STS_REGISTERSIZE 6



#define DWC_MIPI_I3C_PRESENT_STATE_CMD_TID_BITADDRESSOFFSET 24
#define DWC_MIPI_I3C_PRESENT_STATE_CMD_TID_REGISTERSIZE 4



#define DWC_MIPI_I3C_PRESENT_STATE_CONTROLLER_IDLE_BITADDRESSOFFSET 28
#define DWC_MIPI_I3C_PRESENT_STATE_CONTROLLER_IDLE_REGISTERSIZE 1





#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x5c)
#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_REGISTERRESETVALUE 0x20220
#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_REGISTERSIZE 16



#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_REGISTERSIZE 16





#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x60)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_REGISTERRESETVALUE 0x8200
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_REGISTERSIZE 12



#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_BITADDRESSOFFSET 12
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_REGISTERSIZE 7



#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_BITADDRESSOFFSET 19
#define DWC_MIPI_I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_REGISTERSIZE 1





#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x6c)
#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER_REGISTERSIZE 32
#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER_REGISTERRESETVALUE 0xb0
#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_REGISTERSIZE 16





#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xb0)
#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_REGISTERSIZE 2





#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xb4)
#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_REGISTERRESETVALUE 0xa0010
#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_REGISTERSIZE 8



#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_REGISTERSIZE 8





#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xb8)
#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_REGISTERRESETVALUE 0xa000a
#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_REGISTERSIZE 8



#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_REGISTERSIZE 8





#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xbc)
#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_REGISTERRESETVALUE 0x100010
#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_REGISTERSIZE 16



#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_REGISTERSIZE 16





#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xc0)
#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_REGISTERRESETVALUE 0x100010
#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_REGISTERSIZE 16



#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_REGISTERSIZE 8





#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xc8)
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_REGISTERRESETVALUE 0x20202020
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_REGISTERSIZE 8



#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_REGISTERSIZE 8



#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_REGISTERSIZE 8



#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_BITADDRESSOFFSET 24
#define DWC_MIPI_I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_REGISTERSIZE 8





#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xcc)
#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_REGISTERRESETVALUE 0x10000000
#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_REGISTERSIZE 4



#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_STOP_HLD_CNT_BITADDRESSOFFSET 28
#define DWC_MIPI_I3C_SCL_EXT_TERMN_LCNT_TIMING_STOP_HLD_CNT_REGISTERSIZE 4





#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xd0)
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_REGISTERRESETVALUE 0x10000
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_OD_PP_SWITCH_DLY_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_OD_PP_SWITCH_DLY_REGISTERSIZE 3



#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_PP_OD_SWITCH_DLY_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_PP_OD_SWITCH_DLY_REGISTERSIZE 3



#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_TX_HOLD_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_SDA_HOLD_SWITCH_DLY_TIMING_SDA_TX_HOLD_REGISTERSIZE 3





#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xd4)
#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING_REGISTERSIZE 32
#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING_REGISTERRESETVALUE 0x20
#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING_BUS_FREE_TIME_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_BUS_FREE_AVAIL_TIMING_BUS_FREE_TIME_REGISTERSIZE 16





#define DWC_MIPI_I3C_I3C_VER_ID (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xe0)
#define DWC_MIPI_I3C_I3C_VER_ID_REGISTERSIZE 32
#define DWC_MIPI_I3C_I3C_VER_ID_REGISTERRESETVALUE 0x3130312a
#define DWC_MIPI_I3C_I3C_VER_ID_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_I3C_VER_ID_I3C_VER_ID_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_I3C_VER_ID_I3C_VER_ID_REGISTERSIZE 32





#define DWC_MIPI_I3C_I3C_VER_TYPE (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xe4)
#define DWC_MIPI_I3C_I3C_VER_TYPE_REGISTERSIZE 32
#define DWC_MIPI_I3C_I3C_VER_TYPE_REGISTERRESETVALUE 0x6c633030
#define DWC_MIPI_I3C_I3C_VER_TYPE_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_I3C_VER_TYPE_I3C_VER_TYPE_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_I3C_VER_TYPE_I3C_VER_TYPE_REGISTERSIZE 32





#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0xe8)
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_REGISTERSIZE 32
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_REGISTERRESETVALUE 0x12355
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_TX_BUF_SIZE_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_TX_BUF_SIZE_REGISTERSIZE 4



#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_RX_BUF_SIZE_BITADDRESSOFFSET 4
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_RX_BUF_SIZE_REGISTERSIZE 4



#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_CMD_BUF_SIZE_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_CMD_BUF_SIZE_REGISTERSIZE 4



#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_RESP_BUF_SIZE_BITADDRESSOFFSET 12
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_RESP_BUF_SIZE_REGISTERSIZE 4



#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_IBI_BUF_SIZE_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_QUEUE_SIZE_CAPABILITY_IBI_BUF_SIZE_REGISTERSIZE 4





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x200)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1_MSB_PROVISIONAL_ID_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC1_MSB_PROVISIONAL_ID_REGISTERSIZE 32





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x204)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2_LSB_PROVISIONAL_ID_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC2_LSB_PROVISIONAL_ID_REGISTERSIZE 16





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x208)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_DCR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_DCR_REGISTERSIZE 8



#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_BCR_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC3_BCR_REGISTERSIZE 8





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x20c)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_REGISTERSIZE 8





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x210)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_REGISTERSIZE 32





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x214)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_REGISTERSIZE 16





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x218)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_DCR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_DCR_REGISTERSIZE 8



#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_BCR_BITADDRESSOFFSET 8
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC3_BCR_REGISTERSIZE 8





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x21c)
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_REGISTERSIZE 8





#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x220)
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_STATIC_ADDRESS_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_STATIC_ADDRESS_REGISTERSIZE 7



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_IBI_PEC_EN_BITADDRESSOFFSET 11
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_IBI_PEC_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_IBI_WITH_DATA_BITADDRESSOFFSET 12
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_IBI_WITH_DATA_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_SIR_REJECT_BITADDRESSOFFSET 13
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_SIR_REJECT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_MR_REJECT_BITADDRESSOFFSET 14
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_MR_REJECT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEV_DYNAMIC_ADDR_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEV_DYNAMIC_ADDR_REGISTERSIZE 8



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEV_NACK_RETRY_CNT_BITADDRESSOFFSET 29
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEV_NACK_RETRY_CNT_REGISTERSIZE 2



#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEVICE_BITADDRESSOFFSET 31
#define DWC_MIPI_I3C_DEV_ADDR_TABLE1_LOC1_DEVICE_REGISTERSIZE 1





#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1 (DWC_MIPI_I3C_BLOCK_BASEADDRESS + 0x224)
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_REGISTERSIZE 32
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_REGISTERRESETVALUE 0x0
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_REGISTERRESETMASK 0xffffffff





#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_STATIC_ADDRESS_BITADDRESSOFFSET 0
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_STATIC_ADDRESS_REGISTERSIZE 7



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_IBI_PEC_EN_BITADDRESSOFFSET 11
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_IBI_PEC_EN_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_IBI_WITH_DATA_BITADDRESSOFFSET 12
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_IBI_WITH_DATA_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_SIR_REJECT_BITADDRESSOFFSET 13
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_SIR_REJECT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_MR_REJECT_BITADDRESSOFFSET 14
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_MR_REJECT_REGISTERSIZE 1



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEV_DYNAMIC_ADDR_BITADDRESSOFFSET 16
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEV_DYNAMIC_ADDR_REGISTERSIZE 8



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEV_NACK_RETRY_CNT_BITADDRESSOFFSET 29
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEV_NACK_RETRY_CNT_REGISTERSIZE 2



#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEVICE_BITADDRESSOFFSET 31
#define DWC_MIPI_I3C_DEV_ADDR_TABLE2_LOC1_DEVICE_REGISTERSIZE 1



#endif
