$comment
	File created using the following command:
		vcd file TwoBitComparator.msim.vcd -direction
$end
$date
	Fri Sep 27 06:03:30 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module TwoBitComparatorSymbol_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # b0 $end
$var reg 1 $ b1 $end
$var wire 1 % eq $end
$var wire 1 & geq $end
$var wire 1 ' leq $end
$var wire 1 ( neq $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 a0~input_o $end
$var wire 1 1 a1~input_o $end
$var wire 1 2 b0~input_o $end
$var wire 1 3 b1~input_o $end
$var wire 1 4 inst|inst2~combout $end
$var wire 1 5 inst|inst6~combout $end
$var wire 1 6 inst|inst15~0_combout $end
$var wire 1 7 inst|inst23~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
$end
#20000
1$
13
14
0%
#40000
1#
0$
12
03
17
1'
#60000
1$
13
15
1(
#80000
1"
0#
0$
11
02
03
07
16
05
0(
1&
0'
#100000
1$
13
04
06
0&
1%
#120000
1#
0$
12
03
14
17
15
1(
1'
0%
#140000
1$
13
05
0(
#160000
1!
0"
0#
0$
10
01
02
03
07
16
1&
0'
#180000
1$
13
15
1(
#200000
1#
0$
12
03
04
06
05
0(
0&
1%
#220000
1$
13
14
17
1'
0%
#240000
1"
0#
0$
11
02
03
07
16
15
1(
1&
0'
#260000
1$
13
05
0(
#280000
1#
0$
12
03
#300000
1$
13
04
06
0&
1%
#320000
0!
0"
0#
0$
00
01
02
03
#1000000
