
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118101                       # Number of seconds simulated
sim_ticks                                118101153135                       # Number of ticks simulated
final_tick                               1170770171200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70180                       # Simulator instruction rate (inst/s)
host_op_rate                                    88541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3776981                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887100                       # Number of bytes of host memory used
host_seconds                                 31268.67                       # Real time elapsed on the host
sim_insts                                  2194450516                       # Number of instructions simulated
sim_ops                                    2768571456                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3117184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1711744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4832256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1630720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1630720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24353                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37752                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12740                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12740                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26394188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14493880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40916247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13807825                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13807825                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13807825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26394188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14493880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54724072                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141778096                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23434640                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18991546                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032501                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9419296                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993915                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505380                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90088                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102188524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128988242                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23434640                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499295                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28182915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6601835                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3117292                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11926645                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138013063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109830148     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2653428      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020661      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958207      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117839      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602489      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1210854      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762194      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13857243     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138013063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165291                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.909790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100990071                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4681911                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27747197                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111258                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4482624                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043920                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41713                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155619722                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79140                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4482624                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101847152                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1306783                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1921609                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26991389                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463504                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154012251                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21972                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267142                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602051                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       162492                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216372864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717326341                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717326341                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45677354                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20864                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4984392                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14872176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       120982                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611613                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151265498                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140481375                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27643786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59942185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138013063                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79190996     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24708046     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11548582      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8470400      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535105      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990498      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2962390      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458653      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148393      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138013063                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565203     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115410     14.03%     82.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142169     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117913297     83.94%     83.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111629      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262335      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177580      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140481375                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.990854                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822782                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419988748                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178947080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136944168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141304157                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343838                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3638208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220741                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4482624                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         787418                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90896                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151302881                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14872176                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246514                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20849                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1160114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2265644                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137947541                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743994                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2533834                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919944                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19593347                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175950                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.972982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137124548                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136944168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82137459                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227580706                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.965905                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360916                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28494596                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035532                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133530439                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83162028     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564413     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384472      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5443603      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336331      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1559308      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324561      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989745      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765978      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133530439                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765978                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282068492                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307090900                       # The number of ROB writes
system.switch_cpus0.timesIdled                  71668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3765033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.417781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.417781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.705328                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.705328                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622025722                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190750398                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145560230                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141778096                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21921588                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18071417                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948013                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8826983                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8395510                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2296779                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85736                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106652077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120458542                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21921588                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10692289                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25149739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5778958                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3429145                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12369365                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139029309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.063697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113879570     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1293735      0.93%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1844131      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2424955      1.74%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2724153      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030371      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1179066      0.85%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1721265      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11932063      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139029309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154619                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.849627                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105468862                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5006043                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24698042                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58248                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3798112                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3501445                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145321481                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3798112                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106196475                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1053654                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2632451                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24031462                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1317148                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144375195                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1133                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        265902                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          884                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    201305713                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    674494362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    674494362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164438156                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36867508                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38111                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22058                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3954078                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13704409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7131521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118479                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1556558                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140391053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131317613                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25438                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20297328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47994881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139029309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944532                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505306                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83491735     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22354697     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12368559      8.90%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7998151      5.75%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7360226      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2939430      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1765030      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       508737      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       242744      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139029309                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63052     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92920     33.45%     56.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121823     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110251079     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2009071      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16052      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11964304      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7077107      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131317613                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926219                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             277795                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401967767                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160726795                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128845450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131595408                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322913                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2852963                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176077                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3798112                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         796527                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107535                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140429133                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1268242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13704409                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7131521                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22028                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2248093                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129570843                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11802559                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1746769                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18878331                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18147427                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7075772                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.913899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128845707                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128845450                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75462089                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205042310                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.908782                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96303854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118361607                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22074882                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1980025                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135231197                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87258917     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23064291     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9055680      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4663999      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4068890      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1952268      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1691793      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       796571      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2678788      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135231197                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96303854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118361607                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17806887                       # Number of memory references committed
system.switch_cpus1.commit.loads             10851443                       # Number of loads committed
system.switch_cpus1.commit.membars              16052                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16975715                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106687064                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2415085                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2678788                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272988898                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284671156                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2748787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96303854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118361607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96303854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472195                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472195                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679258                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679258                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       583839376                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178750806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136159821                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32104                       # number of misc regfile writes
system.l2.replacements                          37756                       # number of replacements
system.l2.tagsinuse                       8191.979680                       # Cycle average of tags in use
system.l2.total_refs                           677565                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45948                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.746344                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           112.416361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.437473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3065.897594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.591132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2591.730981                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1233.583860                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1183.322280                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.374255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.316373                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150584                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144449                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        48775                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37137                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   85912                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34888                       # number of Writeback hits
system.l2.Writeback_hits::total                 34888                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        48775                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37137                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85912                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        48775                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37137                       # number of overall hits
system.l2.overall_hits::total                   85912                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        24353                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13368                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37747                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        24353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13373                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37752                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        24353                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13373                       # number of overall misses
system.l2.overall_misses::total                 37752                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2350482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4827181389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2093822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2680169281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7511794974                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       987918                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        987918                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2350482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4827181389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2093822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2681157199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7512782892                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2350482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4827181389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2093822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2681157199                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7512782892                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123659                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34888                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34888                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73128                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50510                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123664                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73128                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50510                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123664                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.333019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.264687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.305251                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.333019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.305279                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.333019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.305279                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 180806.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 198217.114483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 161063.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 200491.418387                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199003.761200                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 197583.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 197583.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 180806.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 198217.114483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 161063.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 200490.331190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199003.573109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 180806.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 198217.114483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 161063.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 200490.331190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199003.573109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12740                       # number of writebacks
system.l2.writebacks::total                     12740                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        24353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37747                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        24353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        24353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37752                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1593840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3408374873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1336009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1901072523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5312377245                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       696543                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       696543                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1593840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3408374873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1336009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1901769066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5313073788                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1593840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3408374873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1336009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1901769066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5313073788                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.333019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.264687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.305251                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.333019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.333019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305279                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 122603.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139957.084261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102769.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142210.691427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 140736.409384                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 139308.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 139308.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 122603.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 139957.084261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 102769.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142209.606371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 140736.220280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 122603.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 139957.084261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 102769.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142209.606371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140736.220280                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996333                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011934246                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040190.012097                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996333                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11926629                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11926629                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11926629                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11926629                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11926629                       # number of overall hits
system.cpu0.icache.overall_hits::total       11926629                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3077636                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3077636                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3077636                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3077636                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3077636                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3077636                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11926645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11926645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11926645                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11926645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11926645                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11926645                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192352.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192352.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192352.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192352.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192352.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192352.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2458382                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2458382                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2458382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2458382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2458382                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2458382                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189106.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189106.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189106.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189106.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189106.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189106.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73128                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587262                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73384                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.226398                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513395                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486605                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596962                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20577                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20577                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589667                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589667                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175495                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175495                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175495                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175495                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175495                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175495                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21292623381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21292623381                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21292623381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21292623381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21292623381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21292623381                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765162                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765162                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765162                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017958                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017958                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010468                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010468                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010468                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010468                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121328.946016                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121328.946016                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121328.946016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121328.946016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121328.946016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121328.946016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13255                       # number of writebacks
system.cpu0.dcache.writebacks::total            13255                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102367                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102367                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102367                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102367                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73128                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73128                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73128                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73128                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73128                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73128                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8223096484                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8223096484                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8223096484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8223096484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8223096484                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8223096484                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112447.988240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112447.988240                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112447.988240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112447.988240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112447.988240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112447.988240                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996703                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010523621                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037346.010081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996703                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12369345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12369345                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12369345                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12369345                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12369345                       # number of overall hits
system.cpu1.icache.overall_hits::total       12369345                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3036218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3036218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3036218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3036218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3036218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3036218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12369365                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12369365                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12369365                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12369365                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12369365                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12369365                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151810.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151810.900000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151810.900000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151810.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151810.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151810.900000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2202198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2202198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2202198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2202198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2202198                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2202198                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169399.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169399.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169399.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169399.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169399.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169399.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50510                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171424246                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50766                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3376.753063                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.169851                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.830149                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910820                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089180                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8785137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8785137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6919532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6919532                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16923                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16923                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16052                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16052                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15704669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15704669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15704669                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15704669                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145848                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145848                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2829                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148677                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148677                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148677                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148677                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18046184612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18046184612                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    466964189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    466964189                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18513148801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18513148801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18513148801                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18513148801                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8930985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8930985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6922361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6922361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15853346                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15853346                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15853346                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15853346                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016331                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009378                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009378                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009378                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009378                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123732.821924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123732.821924                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 165063.340049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 165063.340049                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124519.251808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124519.251808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124519.251808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124519.251808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1201974                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 120197.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21633                       # number of writebacks
system.cpu1.dcache.writebacks::total            21633                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95343                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2824                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98167                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98167                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50505                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50510                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50510                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5231358650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5231358650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1029418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1029418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5232388068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5232388068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5232388068                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5232388068                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103581.004851                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103581.004851                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 205883.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 205883.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103591.131815                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103591.131815                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103591.131815                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103591.131815                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
