/**
 *
 * @file SYSCTL_RegisterDefines_GPIO.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_
#define XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 9 GPIOHBCTL *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTA_MASK    ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_R_PORTA_BIT     (0U)
#define SYSCTL_GPIOHBCTL_R_PORTA_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTA_AHB      ((uint32_t)0x00000001U)

#define SYSCTL_GPIOHBCTL_PORTA_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTA_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTA_AHB       ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTB_MASK    ((uint32_t)0x00000002U)
#define SYSCTL_GPIOHBCTL_R_PORTB_BIT     (1U)
#define SYSCTL_GPIOHBCTL_R_PORTB_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTB_AHB     ((uint32_t)0x00000002U)

#define SYSCTL_GPIOHBCTL_PORTB_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTB_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTB_AHB       ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTC_MASK    ((uint32_t)0x00000004U)
#define SYSCTL_GPIOHBCTL_R_PORTC_BIT     (2U)
#define SYSCTL_GPIOHBCTL_R_PORTC_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTC_AHB     ((uint32_t)0x00000004U)

#define SYSCTL_GPIOHBCTL_PORTC_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTC_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTC_AHB       ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTD_MASK    ((uint32_t)0x00000008U)
#define SYSCTL_GPIOHBCTL_R_PORTD_BIT     (3U)
#define SYSCTL_GPIOHBCTL_R_PORTD_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTD_AHB     ((uint32_t)0x00000008U)

#define SYSCTL_GPIOHBCTL_PORTD_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTD_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTD_AHB       ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTE_MASK    ((uint32_t)0x00000010U)
#define SYSCTL_GPIOHBCTL_R_PORTE_BIT     (4U)
#define SYSCTL_GPIOHBCTL_R_PORTE_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTE_AHB     ((uint32_t)0x00000010U)

#define SYSCTL_GPIOHBCTL_PORTE_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTE_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTE_AHB       ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTF_MASK    ((uint32_t)0x00000020U)
#define SYSCTL_GPIOHBCTL_R_PORTF_BIT     (5U)
#define SYSCTL_GPIOHBCTL_R_PORTF_APB      ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_R_PORTF_AHB     ((uint32_t)0x00000020U)

#define SYSCTL_GPIOHBCTL_PORTF_MASK      ((uint32_t)0x00000001U)
#define SYSCTL_GPIOHBCTL_PORTF_APB        ((uint32_t)0x00000000U)
#define SYSCTL_GPIOHBCTL_PORTF_AHB       ((uint32_t)0x00000001U)
/*--------*/







#endif /* XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_ */
