
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401c50 <__fxstatat@plt+0x60>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <mbrtowc@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 41a000 <__fxstatat@plt+0x18410>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <mbrtowc@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <memcpy@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <memmove@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <_exit@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <strtoul@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <strlen@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <fputs@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <exit@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <error@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <fchdir@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <getgrnam@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <ferror_unlocked@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <__cxa_atexit@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <qsort@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <endgrent@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <lseek@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <__fpending@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <stpcpy@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <fileno@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fclose@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <nl_langinfo@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <malloc@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <open@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <strncmp@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <bindtextdomain@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <__libc_start_main@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <__printf_chk@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <fstatfs@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <memset@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <getpwnam@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <calloc@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <bcmp@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <readdir@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <realloc@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <closedir@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <close@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <strrchr@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <__gmon_start__@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <fdopendir@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <abort@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <mbsinit@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <textdomain@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <getopt_long@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <__fprintf_chk@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <strcmp@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <getpwuid@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <fseeko@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <free@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <__ctype_get_mb_cur_max@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <fchownat@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <fcntl@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <fflush@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <dirfd@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <endpwent@plt>:
  401b10:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <__lxstat@plt>:
  401b20:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <__fxstat@plt>:
  401b30:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <fputs_unlocked@plt>:
  401b50:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <__freading@plt>:
  401b60:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <iswprint@plt>:
  401b70:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <openat@plt>:
  401b80:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <__xstat@plt>:
  401bb0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <getgrgid@plt>:
  401bc0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <fchown@plt>:
  401bd0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <__fxstatat@plt>:
  401bf0:	adrp	x16, 41b000 <__fxstatat@plt+0x19410>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	mov	x29, #0x0                   	// #0
  401c04:	mov	x30, #0x0                   	// #0
  401c08:	mov	x5, x0
  401c0c:	ldr	x1, [sp]
  401c10:	add	x2, sp, #0x8
  401c14:	mov	x6, sp
  401c18:	movz	x0, #0x0, lsl #48
  401c1c:	movk	x0, #0x0, lsl #32
  401c20:	movk	x0, #0x40, lsl #16
  401c24:	movk	x0, #0x2034
  401c28:	movz	x3, #0x0, lsl #48
  401c2c:	movk	x3, #0x0, lsl #32
  401c30:	movk	x3, #0x40, lsl #16
  401c34:	movk	x3, #0x8e88
  401c38:	movz	x4, #0x0, lsl #48
  401c3c:	movk	x4, #0x0, lsl #32
  401c40:	movk	x4, #0x40, lsl #16
  401c44:	movk	x4, #0x8f08
  401c48:	bl	401930 <__libc_start_main@plt>
  401c4c:	bl	401a10 <abort@plt>
  401c50:	adrp	x0, 41a000 <__fxstatat@plt+0x18410>
  401c54:	ldr	x0, [x0, #4064]
  401c58:	cbz	x0, 401c60 <__fxstatat@plt+0x70>
  401c5c:	b	4019f0 <__gmon_start__@plt>
  401c60:	ret
  401c64:	nop
  401c68:	adrp	x0, 41b000 <__fxstatat@plt+0x19410>
  401c6c:	add	x0, x0, #0x2a8
  401c70:	adrp	x1, 41b000 <__fxstatat@plt+0x19410>
  401c74:	add	x1, x1, #0x2a8
  401c78:	cmp	x1, x0
  401c7c:	b.eq	401c94 <__fxstatat@plt+0xa4>  // b.none
  401c80:	adrp	x1, 408000 <__fxstatat@plt+0x6410>
  401c84:	ldr	x1, [x1, #3976]
  401c88:	cbz	x1, 401c94 <__fxstatat@plt+0xa4>
  401c8c:	mov	x16, x1
  401c90:	br	x16
  401c94:	ret
  401c98:	adrp	x0, 41b000 <__fxstatat@plt+0x19410>
  401c9c:	add	x0, x0, #0x2a8
  401ca0:	adrp	x1, 41b000 <__fxstatat@plt+0x19410>
  401ca4:	add	x1, x1, #0x2a8
  401ca8:	sub	x1, x1, x0
  401cac:	lsr	x2, x1, #63
  401cb0:	add	x1, x2, x1, asr #3
  401cb4:	cmp	xzr, x1, asr #1
  401cb8:	asr	x1, x1, #1
  401cbc:	b.eq	401cd4 <__fxstatat@plt+0xe4>  // b.none
  401cc0:	adrp	x2, 408000 <__fxstatat@plt+0x6410>
  401cc4:	ldr	x2, [x2, #3984]
  401cc8:	cbz	x2, 401cd4 <__fxstatat@plt+0xe4>
  401ccc:	mov	x16, x2
  401cd0:	br	x16
  401cd4:	ret
  401cd8:	stp	x29, x30, [sp, #-32]!
  401cdc:	mov	x29, sp
  401ce0:	str	x19, [sp, #16]
  401ce4:	adrp	x19, 41b000 <__fxstatat@plt+0x19410>
  401ce8:	ldrb	w0, [x19, #728]
  401cec:	cbnz	w0, 401cfc <__fxstatat@plt+0x10c>
  401cf0:	bl	401c68 <__fxstatat@plt+0x78>
  401cf4:	mov	w0, #0x1                   	// #1
  401cf8:	strb	w0, [x19, #728]
  401cfc:	ldr	x19, [sp, #16]
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	b	401c98 <__fxstatat@plt+0xa8>
  401d0c:	sub	sp, sp, #0xa0
  401d10:	stp	x20, x19, [sp, #144]
  401d14:	mov	w19, w0
  401d18:	stp	x29, x30, [sp, #112]
  401d1c:	stp	x22, x21, [sp, #128]
  401d20:	add	x29, sp, #0x70
  401d24:	cbnz	w0, 401ff8 <__fxstatat@plt+0x408>
  401d28:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401d2c:	add	x1, x1, #0x1f7
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	bl	401b40 <dcgettext@plt>
  401d3c:	adrp	x20, 41b000 <__fxstatat@plt+0x19410>
  401d40:	ldr	x2, [x20, #776]
  401d44:	mov	x1, x0
  401d48:	mov	w0, #0x1                   	// #1
  401d4c:	mov	x3, x2
  401d50:	bl	401940 <__printf_chk@plt>
  401d54:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401d58:	add	x1, x1, #0x258
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	bl	401b40 <dcgettext@plt>
  401d68:	adrp	x22, 41b000 <__fxstatat@plt+0x19410>
  401d6c:	ldr	x1, [x22, #712]
  401d70:	bl	401b50 <fputs_unlocked@plt>
  401d74:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401d78:	add	x1, x1, #0x2e9
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	mov	x0, xzr
  401d84:	bl	401b40 <dcgettext@plt>
  401d88:	ldr	x1, [x22, #712]
  401d8c:	bl	401b50 <fputs_unlocked@plt>
  401d90:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401d94:	add	x1, x1, #0x3b2
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	mov	x0, xzr
  401da0:	bl	401b40 <dcgettext@plt>
  401da4:	ldr	x1, [x22, #712]
  401da8:	bl	401b50 <fputs_unlocked@plt>
  401dac:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401db0:	add	x1, x1, #0x499
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	mov	x0, xzr
  401dbc:	bl	401b40 <dcgettext@plt>
  401dc0:	ldr	x1, [x22, #712]
  401dc4:	bl	401b50 <fputs_unlocked@plt>
  401dc8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401dcc:	add	x1, x1, #0x510
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	mov	x0, xzr
  401dd8:	bl	401b40 <dcgettext@plt>
  401ddc:	ldr	x1, [x22, #712]
  401de0:	bl	401b50 <fputs_unlocked@plt>
  401de4:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401de8:	add	x1, x1, #0x664
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	mov	x0, xzr
  401df4:	bl	401b40 <dcgettext@plt>
  401df8:	ldr	x1, [x22, #712]
  401dfc:	bl	401b50 <fputs_unlocked@plt>
  401e00:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e04:	add	x1, x1, #0x6e4
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	mov	x0, xzr
  401e10:	bl	401b40 <dcgettext@plt>
  401e14:	ldr	x1, [x22, #712]
  401e18:	bl	401b50 <fputs_unlocked@plt>
  401e1c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e20:	add	x1, x1, #0x75d
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	mov	x0, xzr
  401e2c:	bl	401b40 <dcgettext@plt>
  401e30:	ldr	x1, [x22, #712]
  401e34:	bl	401b50 <fputs_unlocked@plt>
  401e38:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e3c:	add	x1, x1, #0x7a4
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	mov	x0, xzr
  401e48:	bl	401b40 <dcgettext@plt>
  401e4c:	ldr	x1, [x22, #712]
  401e50:	bl	401b50 <fputs_unlocked@plt>
  401e54:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e58:	add	x1, x1, #0x975
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	mov	x0, xzr
  401e64:	bl	401b40 <dcgettext@plt>
  401e68:	ldr	x1, [x22, #712]
  401e6c:	bl	401b50 <fputs_unlocked@plt>
  401e70:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e74:	add	x1, x1, #0x9a2
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401b40 <dcgettext@plt>
  401e84:	ldr	x1, [x22, #712]
  401e88:	bl	401b50 <fputs_unlocked@plt>
  401e8c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401e90:	add	x1, x1, #0x9d8
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	bl	401b40 <dcgettext@plt>
  401ea0:	ldr	x1, [x22, #712]
  401ea4:	bl	401b50 <fputs_unlocked@plt>
  401ea8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401eac:	add	x1, x1, #0xa98
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, xzr
  401eb8:	bl	401b40 <dcgettext@plt>
  401ebc:	ldr	x2, [x20, #776]
  401ec0:	mov	x1, x0
  401ec4:	mov	w0, #0x1                   	// #1
  401ec8:	mov	x3, x2
  401ecc:	mov	x4, x2
  401ed0:	bl	401940 <__printf_chk@plt>
  401ed4:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401ed8:	add	x1, x1, #0x160
  401edc:	mov	x0, sp
  401ee0:	mov	w2, #0x70                  	// #112
  401ee4:	mov	x21, sp
  401ee8:	bl	4017b0 <memcpy@plt>
  401eec:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401ef0:	adrp	x20, 409000 <__fxstatat@plt+0x7410>
  401ef4:	add	x1, x1, #0xc26
  401ef8:	add	x20, x20, #0xb61
  401efc:	mov	x0, x20
  401f00:	bl	401a60 <strcmp@plt>
  401f04:	cbz	w0, 401f10 <__fxstatat@plt+0x320>
  401f08:	ldr	x1, [x21, #16]!
  401f0c:	cbnz	x1, 401efc <__fxstatat@plt+0x30c>
  401f10:	ldr	x8, [x21, #8]
  401f14:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401f18:	add	x1, x1, #0xc85
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	cmp	x8, #0x0
  401f24:	mov	x0, xzr
  401f28:	csel	x21, x20, x8, eq  // eq = none
  401f2c:	bl	401b40 <dcgettext@plt>
  401f30:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  401f34:	adrp	x3, 409000 <__fxstatat@plt+0x7410>
  401f38:	mov	x1, x0
  401f3c:	add	x2, x2, #0xb89
  401f40:	add	x3, x3, #0xc9c
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	bl	401940 <__printf_chk@plt>
  401f4c:	mov	w0, #0x5                   	// #5
  401f50:	mov	x1, xzr
  401f54:	bl	401be0 <setlocale@plt>
  401f58:	cbz	x0, 401f8c <__fxstatat@plt+0x39c>
  401f5c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401f60:	add	x1, x1, #0xcc4
  401f64:	mov	w2, #0x3                   	// #3
  401f68:	bl	401910 <strncmp@plt>
  401f6c:	cbz	w0, 401f8c <__fxstatat@plt+0x39c>
  401f70:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401f74:	add	x1, x1, #0xcc8
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	mov	x0, xzr
  401f80:	bl	401b40 <dcgettext@plt>
  401f84:	ldr	x1, [x22, #712]
  401f88:	bl	401b50 <fputs_unlocked@plt>
  401f8c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401f90:	add	x1, x1, #0xd0f
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x0, xzr
  401f9c:	bl	401b40 <dcgettext@plt>
  401fa0:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  401fa4:	mov	x1, x0
  401fa8:	add	x2, x2, #0xc9c
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	mov	x3, x20
  401fb4:	bl	401940 <__printf_chk@plt>
  401fb8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  401fbc:	add	x1, x1, #0xd2a
  401fc0:	mov	w2, #0x5                   	// #5
  401fc4:	mov	x0, xzr
  401fc8:	bl	401b40 <dcgettext@plt>
  401fcc:	adrp	x8, 409000 <__fxstatat@plt+0x7410>
  401fd0:	adrp	x9, 409000 <__fxstatat@plt+0x7410>
  401fd4:	add	x8, x8, #0x974
  401fd8:	add	x9, x9, #0xc42
  401fdc:	cmp	x21, x20
  401fe0:	mov	x1, x0
  401fe4:	csel	x3, x9, x8, eq  // eq = none
  401fe8:	mov	w0, #0x1                   	// #1
  401fec:	mov	x2, x21
  401ff0:	bl	401940 <__printf_chk@plt>
  401ff4:	b	40202c <__fxstatat@plt+0x43c>
  401ff8:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  401ffc:	ldr	x20, [x8, #688]
  402000:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402004:	add	x1, x1, #0x1d0
  402008:	mov	w2, #0x5                   	// #5
  40200c:	mov	x0, xzr
  402010:	bl	401b40 <dcgettext@plt>
  402014:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  402018:	ldr	x3, [x8, #776]
  40201c:	mov	x2, x0
  402020:	mov	w1, #0x1                   	// #1
  402024:	mov	x0, x20
  402028:	bl	401a50 <__fprintf_chk@plt>
  40202c:	mov	w0, w19
  402030:	bl	401810 <exit@plt>
  402034:	sub	sp, sp, #0x120
  402038:	stp	x29, x30, [sp, #192]
  40203c:	stp	x26, x25, [sp, #224]
  402040:	add	x29, sp, #0xc0
  402044:	mov	w26, #0xffffffff            	// #-1
  402048:	stp	x28, x27, [sp, #208]
  40204c:	stp	x24, x23, [sp, #240]
  402050:	stp	x22, x21, [sp, #256]
  402054:	stp	x20, x19, [sp, #272]
  402058:	stp	w26, w26, [x29, #-16]
  40205c:	stp	w26, w26, [x29, #-24]
  402060:	ldr	x8, [x1]
  402064:	mov	w20, w0
  402068:	mov	x19, x1
  40206c:	mov	x0, x8
  402070:	bl	4032dc <__fxstatat@plt+0x16ec>
  402074:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402078:	add	x1, x1, #0x974
  40207c:	mov	w0, #0x6                   	// #6
  402080:	bl	401be0 <setlocale@plt>
  402084:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402088:	add	x21, x21, #0xb8d
  40208c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402090:	add	x1, x1, #0xb67
  402094:	mov	x0, x21
  402098:	bl	401920 <bindtextdomain@plt>
  40209c:	mov	x0, x21
  4020a0:	bl	401a30 <textdomain@plt>
  4020a4:	adrp	x0, 403000 <__fxstatat@plt+0x1410>
  4020a8:	add	x0, x0, #0x1d0
  4020ac:	bl	408f10 <__fxstatat@plt+0x7320>
  4020b0:	sub	x0, x29, #0x40
  4020b4:	bl	4024ec <__fxstatat@plt+0x8fc>
  4020b8:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  4020bc:	adrp	x22, 408000 <__fxstatat@plt+0x6410>
  4020c0:	adrp	x25, 408000 <__fxstatat@plt+0x6410>
  4020c4:	mov	w24, wzr
  4020c8:	mov	w23, #0x10                  	// #16
  4020cc:	add	x21, x21, #0xb79
  4020d0:	add	x22, x22, #0xfa0
  4020d4:	mov	w28, #0x1                   	// #1
  4020d8:	add	x25, x25, #0xf98
  4020dc:	adrp	x27, 41b000 <__fxstatat@plt+0x19410>
  4020e0:	mov	w0, w20
  4020e4:	mov	x1, x19
  4020e8:	mov	x2, x21
  4020ec:	mov	x3, x22
  4020f0:	mov	x4, xzr
  4020f4:	bl	401a40 <getopt_long@plt>
  4020f8:	cmp	w0, #0x67
  4020fc:	b.gt	402120 <__fxstatat@plt+0x530>
  402100:	cmp	w0, #0x4f
  402104:	b.le	402144 <__fxstatat@plt+0x554>
  402108:	cmp	w0, #0x62
  40210c:	b.gt	402178 <__fxstatat@plt+0x588>
  402110:	cmp	w0, #0x50
  402114:	b.ne	4021a8 <__fxstatat@plt+0x5b8>  // b.any
  402118:	mov	w23, #0x10                  	// #16
  40211c:	b	4020e0 <__fxstatat@plt+0x4f0>
  402120:	sub	w8, w0, #0x100
  402124:	cmp	w8, #0x4
  402128:	b.hi	402168 <__fxstatat@plt+0x578>  // b.pmore
  40212c:	adr	x9, 40213c <__fxstatat@plt+0x54c>
  402130:	ldrb	w10, [x25, x8]
  402134:	add	x9, x9, x10, lsl #2
  402138:	br	x9
  40213c:	mov	w26, #0x1                   	// #1
  402140:	b	4020e0 <__fxstatat@plt+0x4f0>
  402144:	cmp	w0, #0x47
  402148:	b.le	402220 <__fxstatat@plt+0x630>
  40214c:	cmp	w0, #0x48
  402150:	mov	w23, #0x11                  	// #17
  402154:	b.eq	4020e0 <__fxstatat@plt+0x4f0>  // b.none
  402158:	cmp	w0, #0x4c
  40215c:	b.ne	402494 <__fxstatat@plt+0x8a4>  // b.any
  402160:	mov	w23, #0x2                   	// #2
  402164:	b	4020e0 <__fxstatat@plt+0x4f0>
  402168:	cmp	w0, #0x68
  40216c:	b.ne	402188 <__fxstatat@plt+0x598>  // b.any
  402170:	mov	w26, wzr
  402174:	b	4020e0 <__fxstatat@plt+0x4f0>
  402178:	cmp	w0, #0x63
  40217c:	b.ne	4021b8 <__fxstatat@plt+0x5c8>  // b.any
  402180:	stur	w28, [x29, #-64]
  402184:	b	4020e0 <__fxstatat@plt+0x4f0>
  402188:	cmp	w0, #0x76
  40218c:	b.ne	402494 <__fxstatat@plt+0x8a4>  // b.any
  402190:	stur	wzr, [x29, #-64]
  402194:	b	4020e0 <__fxstatat@plt+0x4f0>
  402198:	ldr	x8, [x27, #696]
  40219c:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  4021a0:	str	x8, [x9, #736]
  4021a4:	b	4020e0 <__fxstatat@plt+0x4f0>
  4021a8:	cmp	w0, #0x52
  4021ac:	b.ne	402494 <__fxstatat@plt+0x8a4>  // b.any
  4021b0:	sturb	w28, [x29, #-60]
  4021b4:	b	4020e0 <__fxstatat@plt+0x4f0>
  4021b8:	cmp	w0, #0x66
  4021bc:	b.ne	402494 <__fxstatat@plt+0x8a4>  // b.any
  4021c0:	sturb	w28, [x29, #-47]
  4021c4:	b	4020e0 <__fxstatat@plt+0x4f0>
  4021c8:	mov	w24, wzr
  4021cc:	b	4020e0 <__fxstatat@plt+0x4f0>
  4021d0:	mov	w24, #0x1                   	// #1
  4021d4:	b	4020e0 <__fxstatat@plt+0x4f0>
  4021d8:	ldr	x0, [x27, #696]
  4021dc:	sub	x1, x29, #0x14
  4021e0:	sub	x2, x29, #0x18
  4021e4:	mov	x3, xzr
  4021e8:	mov	x4, xzr
  4021ec:	bl	4049ec <__fxstatat@plt+0x2dfc>
  4021f0:	cbz	x0, 4020e0 <__fxstatat@plt+0x4f0>
  4021f4:	ldr	x8, [x27, #696]
  4021f8:	mov	x19, x0
  4021fc:	mov	x0, x8
  402200:	bl	40484c <__fxstatat@plt+0x2c5c>
  402204:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  402208:	mov	x4, x0
  40220c:	add	x2, x2, #0xb82
  402210:	mov	w0, #0x1                   	// #1
  402214:	mov	w1, wzr
  402218:	mov	x3, x19
  40221c:	bl	401820 <error@plt>
  402220:	cmn	w0, #0x1
  402224:	b.ne	402360 <__fxstatat@plt+0x770>  // b.any
  402228:	ldurb	w8, [x29, #-60]
  40222c:	cbz	w8, 402244 <__fxstatat@plt+0x654>
  402230:	cmp	w23, #0x10
  402234:	b.ne	402248 <__fxstatat@plt+0x658>  // b.any
  402238:	cmp	w26, #0x1
  40223c:	b.eq	4024c8 <__fxstatat@plt+0x8d8>  // b.none
  402240:	mov	w26, wzr
  402244:	mov	w23, #0x10                  	// #16
  402248:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40224c:	adrp	x21, 41b000 <__fxstatat@plt+0x19410>
  402250:	ldr	x0, [x8, #736]
  402254:	ldrsw	x8, [x21, #704]
  402258:	cmp	w26, #0x0
  40225c:	mov	w9, #0x1                   	// #1
  402260:	cset	w10, ne  // ne = any
  402264:	cmp	x0, #0x0
  402268:	sub	w11, w20, w8
  40226c:	cinc	w9, w9, eq  // eq = none
  402270:	cmp	w11, w9
  402274:	sturb	w10, [x29, #-48]
  402278:	b.lt	4023b8 <__fxstatat@plt+0x7c8>  // b.tstop
  40227c:	cbz	x0, 4022ac <__fxstatat@plt+0x6bc>
  402280:	mov	x1, sp
  402284:	bl	408f20 <__fxstatat@plt+0x7330>
  402288:	cbnz	w0, 402400 <__fxstatat@plt+0x810>
  40228c:	ldp	w0, w20, [sp, #24]
  402290:	stp	w20, w0, [x29, #-16]
  402294:	bl	402578 <__fxstatat@plt+0x988>
  402298:	stur	x0, [x29, #-40]
  40229c:	mov	w0, w20
  4022a0:	bl	402534 <__fxstatat@plt+0x944>
  4022a4:	stur	x0, [x29, #-32]
  4022a8:	b	4022f8 <__fxstatat@plt+0x708>
  4022ac:	ldr	x0, [x19, x8, lsl #3]
  4022b0:	sub	x8, x29, #0x40
  4022b4:	add	x3, x8, #0x18
  4022b8:	add	x4, x8, #0x20
  4022bc:	sub	x1, x29, #0xc
  4022c0:	sub	x2, x29, #0x10
  4022c4:	bl	4049ec <__fxstatat@plt+0x2dfc>
  4022c8:	cbnz	x0, 40249c <__fxstatat@plt+0x8ac>
  4022cc:	ldur	x8, [x29, #-40]
  4022d0:	cbnz	x8, 4022ec <__fxstatat@plt+0x6fc>
  4022d4:	ldur	x8, [x29, #-32]
  4022d8:	cbz	x8, 4022ec <__fxstatat@plt+0x6fc>
  4022dc:	adrp	x0, 409000 <__fxstatat@plt+0x7410>
  4022e0:	add	x0, x0, #0x974
  4022e4:	bl	4053d8 <__fxstatat@plt+0x37e8>
  4022e8:	stur	x0, [x29, #-40]
  4022ec:	ldr	w8, [x21, #704]
  4022f0:	add	w8, w8, #0x1
  4022f4:	str	w8, [x21, #704]
  4022f8:	ldurb	w8, [x29, #-60]
  4022fc:	cbz	w8, 40231c <__fxstatat@plt+0x72c>
  402300:	eor	w8, w24, #0x1
  402304:	tbnz	w8, #0, 40231c <__fxstatat@plt+0x72c>
  402308:	adrp	x0, 41b000 <__fxstatat@plt+0x19410>
  40230c:	add	x0, x0, #0x2e8
  402310:	bl	40499c <__fxstatat@plt+0x2dac>
  402314:	stur	x0, [x29, #-56]
  402318:	cbz	x0, 40242c <__fxstatat@plt+0x83c>
  40231c:	ldrsw	x8, [x21, #704]
  402320:	ldp	w3, w2, [x29, #-16]
  402324:	ldp	w5, w4, [x29, #-24]
  402328:	orr	w1, w23, #0x400
  40232c:	add	x0, x19, x8, lsl #3
  402330:	sub	x6, x29, #0x40
  402334:	bl	4025bc <__fxstatat@plt+0x9cc>
  402338:	ldp	x20, x19, [sp, #272]
  40233c:	ldp	x22, x21, [sp, #256]
  402340:	ldp	x24, x23, [sp, #240]
  402344:	ldp	x26, x25, [sp, #224]
  402348:	ldp	x28, x27, [sp, #208]
  40234c:	ldp	x29, x30, [sp, #192]
  402350:	mvn	w8, w0
  402354:	and	w0, w8, #0x1
  402358:	add	sp, sp, #0x120
  40235c:	ret
  402360:	cmn	w0, #0x3
  402364:	b.ne	4023a8 <__fxstatat@plt+0x7b8>  // b.any
  402368:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40236c:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  402370:	ldr	x0, [x8, #712]
  402374:	ldr	x3, [x9, #576]
  402378:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  40237c:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  402380:	adrp	x4, 409000 <__fxstatat@plt+0x7410>
  402384:	adrp	x5, 409000 <__fxstatat@plt+0x7410>
  402388:	add	x1, x1, #0xb61
  40238c:	add	x2, x2, #0xb89
  402390:	add	x4, x4, #0xb97
  402394:	add	x5, x5, #0xba7
  402398:	mov	x6, xzr
  40239c:	bl	4050d8 <__fxstatat@plt+0x34e8>
  4023a0:	mov	w0, wzr
  4023a4:	bl	401810 <exit@plt>
  4023a8:	cmn	w0, #0x2
  4023ac:	b.ne	402494 <__fxstatat@plt+0x8a4>  // b.any
  4023b0:	mov	w0, wzr
  4023b4:	bl	401d0c <__fxstatat@plt+0x11c>
  4023b8:	cmp	w8, w20
  4023bc:	b.ge	402470 <__fxstatat@plt+0x880>  // b.tcont
  4023c0:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4023c4:	add	x1, x1, #0xbee
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	bl	401b40 <dcgettext@plt>
  4023d4:	sub	w8, w20, #0x1
  4023d8:	ldr	x8, [x19, w8, sxtw #3]
  4023dc:	mov	x19, x0
  4023e0:	mov	x0, x8
  4023e4:	bl	40484c <__fxstatat@plt+0x2c5c>
  4023e8:	mov	x3, x0
  4023ec:	mov	w0, wzr
  4023f0:	mov	w1, wzr
  4023f4:	mov	x2, x19
  4023f8:	bl	401820 <error@plt>
  4023fc:	b	402494 <__fxstatat@plt+0x8a4>
  402400:	bl	401ba0 <__errno_location@plt>
  402404:	ldr	w19, [x0]
  402408:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  40240c:	add	x1, x1, #0xc07
  402410:	mov	w2, #0x5                   	// #5
  402414:	mov	x0, xzr
  402418:	bl	401b40 <dcgettext@plt>
  40241c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  402420:	ldr	x1, [x8, #736]
  402424:	mov	x20, x0
  402428:	b	402454 <__fxstatat@plt+0x864>
  40242c:	bl	401ba0 <__errno_location@plt>
  402430:	ldr	w19, [x0]
  402434:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402438:	add	x1, x1, #0xc07
  40243c:	mov	w2, #0x5                   	// #5
  402440:	mov	x0, xzr
  402444:	bl	401b40 <dcgettext@plt>
  402448:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  40244c:	mov	x20, x0
  402450:	add	x1, x1, #0x1b0
  402454:	mov	w0, #0x4                   	// #4
  402458:	bl	404544 <__fxstatat@plt+0x2954>
  40245c:	mov	x3, x0
  402460:	mov	w0, #0x1                   	// #1
  402464:	mov	w1, w19
  402468:	mov	x2, x20
  40246c:	bl	401820 <error@plt>
  402470:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402474:	add	x1, x1, #0xbde
  402478:	mov	w2, #0x5                   	// #5
  40247c:	mov	x0, xzr
  402480:	bl	401b40 <dcgettext@plt>
  402484:	mov	x2, x0
  402488:	mov	w0, wzr
  40248c:	mov	w1, wzr
  402490:	bl	401820 <error@plt>
  402494:	mov	w0, #0x1                   	// #1
  402498:	bl	401d0c <__fxstatat@plt+0x11c>
  40249c:	ldrsw	x8, [x21, #704]
  4024a0:	mov	x20, x0
  4024a4:	ldr	x0, [x19, x8, lsl #3]
  4024a8:	bl	40484c <__fxstatat@plt+0x2c5c>
  4024ac:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  4024b0:	mov	x4, x0
  4024b4:	add	x2, x2, #0xb82
  4024b8:	mov	w0, #0x1                   	// #1
  4024bc:	mov	w1, wzr
  4024c0:	mov	x3, x20
  4024c4:	bl	401820 <error@plt>
  4024c8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4024cc:	add	x1, x1, #0xbb4
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	mov	x0, xzr
  4024d8:	bl	401b40 <dcgettext@plt>
  4024dc:	mov	x2, x0
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	mov	w1, wzr
  4024e8:	bl	401820 <error@plt>
  4024ec:	mov	w8, #0x2                   	// #2
  4024f0:	mov	w9, #0x1                   	// #1
  4024f4:	str	xzr, [x0, #8]
  4024f8:	strb	wzr, [x0, #4]
  4024fc:	str	w8, [x0]
  402500:	strh	w9, [x0, #16]
  402504:	stp	xzr, xzr, [x0, #24]
  402508:	ret
  40250c:	stp	x29, x30, [sp, #-32]!
  402510:	str	x19, [sp, #16]
  402514:	mov	x19, x0
  402518:	ldr	x0, [x0, #24]
  40251c:	mov	x29, sp
  402520:	bl	401aa0 <free@plt>
  402524:	ldr	x0, [x19, #32]
  402528:	ldr	x19, [sp, #16]
  40252c:	ldp	x29, x30, [sp], #32
  402530:	b	401aa0 <free@plt>
  402534:	sub	sp, sp, #0x40
  402538:	stp	x29, x30, [sp, #32]
  40253c:	str	x19, [sp, #48]
  402540:	add	x29, sp, #0x20
  402544:	mov	w19, w0
  402548:	bl	401bc0 <getgrgid@plt>
  40254c:	cbz	x0, 402558 <__fxstatat@plt+0x968>
  402550:	ldr	x0, [x0]
  402554:	b	402564 <__fxstatat@plt+0x974>
  402558:	mov	w0, w19
  40255c:	add	x1, sp, #0x8
  402560:	bl	4032a4 <__fxstatat@plt+0x16b4>
  402564:	bl	4053d8 <__fxstatat@plt+0x37e8>
  402568:	ldr	x19, [sp, #48]
  40256c:	ldp	x29, x30, [sp, #32]
  402570:	add	sp, sp, #0x40
  402574:	ret
  402578:	sub	sp, sp, #0x40
  40257c:	stp	x29, x30, [sp, #32]
  402580:	str	x19, [sp, #48]
  402584:	add	x29, sp, #0x20
  402588:	mov	w19, w0
  40258c:	bl	401a70 <getpwuid@plt>
  402590:	cbz	x0, 40259c <__fxstatat@plt+0x9ac>
  402594:	ldr	x0, [x0]
  402598:	b	4025a8 <__fxstatat@plt+0x9b8>
  40259c:	mov	w0, w19
  4025a0:	add	x1, sp, #0x8
  4025a4:	bl	4032a4 <__fxstatat@plt+0x16b4>
  4025a8:	bl	4053d8 <__fxstatat@plt+0x37e8>
  4025ac:	ldr	x19, [sp, #48]
  4025b0:	ldp	x29, x30, [sp, #32]
  4025b4:	add	sp, sp, #0x40
  4025b8:	ret
  4025bc:	sub	sp, sp, #0x1a0
  4025c0:	and	w8, w5, w4
  4025c4:	stp	x24, x23, [sp, #368]
  4025c8:	stp	x20, x19, [sp, #400]
  4025cc:	mov	x19, x6
  4025d0:	mov	w23, w4
  4025d4:	cmn	w8, #0x1
  4025d8:	stp	x29, x30, [sp, #320]
  4025dc:	stp	x28, x27, [sp, #336]
  4025e0:	stp	x26, x25, [sp, #352]
  4025e4:	stp	x22, x21, [sp, #384]
  4025e8:	add	x29, sp, #0x140
  4025ec:	str	w3, [sp, #28]
  4025f0:	stp	w2, w5, [sp, #36]
  4025f4:	str	w8, [sp, #44]
  4025f8:	b.ne	402604 <__fxstatat@plt+0xa14>  // b.any
  4025fc:	ldrb	w8, [x19, #16]
  402600:	cbz	w8, 403104 <__fxstatat@plt+0x1514>
  402604:	mov	w8, wzr
  402608:	orr	w1, w8, w1
  40260c:	mov	x2, xzr
  402610:	bl	405464 <__fxstatat@plt+0x3874>
  402614:	mov	x22, x0
  402618:	bl	4061cc <__fxstatat@plt+0x45dc>
  40261c:	cbz	x0, 403064 <__fxstatat@plt+0x1474>
  402620:	ldr	w10, [sp, #36]
  402624:	adrp	x8, 409000 <__fxstatat@plt+0x7410>
  402628:	adrp	x9, 409000 <__fxstatat@plt+0x7410>
  40262c:	add	x8, x8, #0xf73
  402630:	add	x9, x9, #0xf8c
  402634:	cmn	w10, #0x1
  402638:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  40263c:	mov	x26, x0
  402640:	add	x21, x21, #0xdb6
  402644:	csel	x8, x9, x8, eq  // eq = none
  402648:	mov	w25, #0x1                   	// #1
  40264c:	stp	x8, x22, [sp]
  402650:	str	w23, [sp, #32]
  402654:	ldrh	w8, [x26, #108]
  402658:	ldp	x27, x28, [x26, #48]
  40265c:	sub	w8, w8, #0x1
  402660:	cmp	w8, #0x9
  402664:	b.hi	4027fc <__fxstatat@plt+0xc0c>  // b.pmore
  402668:	adr	x9, 402678 <__fxstatat@plt+0xa88>
  40266c:	ldrb	w10, [x21, x8]
  402670:	add	x9, x9, x10, lsl #2
  402674:	br	x9
  402678:	ldrb	w8, [x19, #4]
  40267c:	cbz	w8, 4027fc <__fxstatat@plt+0xc0c>
  402680:	ldr	x8, [x19, #8]
  402684:	cbz	x8, 402930 <__fxstatat@plt+0xd40>
  402688:	ldr	x9, [x26, #128]
  40268c:	ldr	x10, [x8]
  402690:	cmp	x9, x10
  402694:	b.ne	402930 <__fxstatat@plt+0xd40>  // b.any
  402698:	ldr	x9, [x26, #120]
  40269c:	ldr	x8, [x8, #8]
  4026a0:	cmp	x9, x8
  4026a4:	b.ne	402930 <__fxstatat@plt+0xd40>  // b.any
  4026a8:	adrp	x24, 40a000 <__fxstatat@plt+0x8410>
  4026ac:	add	x24, x24, #0x1b0
  4026b0:	mov	x0, x28
  4026b4:	mov	x1, x24
  4026b8:	bl	401a60 <strcmp@plt>
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	cbz	w0, 402cf8 <__fxstatat@plt+0x1108>
  4026c4:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4026c8:	mov	x0, xzr
  4026cc:	add	x1, x1, #0xe0e
  4026d0:	bl	401b40 <dcgettext@plt>
  4026d4:	mov	x20, x0
  4026d8:	mov	w1, #0x4                   	// #4
  4026dc:	mov	w0, wzr
  4026e0:	mov	x2, x28
  4026e4:	bl	4044ac <__fxstatat@plt+0x28bc>
  4026e8:	mov	x21, x0
  4026ec:	mov	w0, #0x1                   	// #1
  4026f0:	mov	w1, #0x4                   	// #4
  4026f4:	mov	x2, x24
  4026f8:	bl	4044ac <__fxstatat@plt+0x28bc>
  4026fc:	mov	x4, x0
  402700:	mov	w0, wzr
  402704:	mov	w1, wzr
  402708:	mov	x2, x20
  40270c:	mov	x3, x21
  402710:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402714:	add	x21, x21, #0xdb6
  402718:	bl	401820 <error@plt>
  40271c:	b	402d2c <__fxstatat@plt+0x113c>
  402720:	ldrb	w8, [x19, #17]
  402724:	str	x28, [sp, #48]
  402728:	cbnz	w8, 40291c <__fxstatat@plt+0xd2c>
  40272c:	ldr	w20, [x26, #64]
  402730:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	add	x1, x1, #0xe8a
  402740:	b	402774 <__fxstatat@plt+0xb84>
  402744:	ldr	x8, [x26, #88]
  402748:	cbnz	x8, 402754 <__fxstatat@plt+0xb64>
  40274c:	ldr	x8, [x26, #32]
  402750:	cbz	x8, 402ab0 <__fxstatat@plt+0xec0>
  402754:	ldrb	w8, [x19, #17]
  402758:	str	x28, [sp, #48]
  40275c:	cbnz	w8, 40291c <__fxstatat@plt+0xd2c>
  402760:	ldr	w20, [x26, #64]
  402764:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	add	x1, x1, #0xe79
  402774:	bl	401b40 <dcgettext@plt>
  402778:	mov	x21, x0
  40277c:	mov	w0, #0x4                   	// #4
  402780:	mov	x1, x28
  402784:	bl	404544 <__fxstatat@plt+0x2954>
  402788:	mov	x2, x21
  40278c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402790:	mov	x3, x0
  402794:	mov	w0, wzr
  402798:	mov	w1, w20
  40279c:	add	x21, x21, #0xdb6
  4027a0:	b	402918 <__fxstatat@plt+0xd28>
  4027a4:	mov	x0, x22
  4027a8:	mov	x1, x26
  4027ac:	bl	4054b4 <__fxstatat@plt+0x38c4>
  4027b0:	tbz	w0, #0, 4027fc <__fxstatat@plt+0xc0c>
  4027b4:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	mov	x0, xzr
  4027c0:	add	x1, x1, #0xea3
  4027c4:	bl	401b40 <dcgettext@plt>
  4027c8:	mov	x20, x0
  4027cc:	mov	w1, #0x3                   	// #3
  4027d0:	mov	w0, wzr
  4027d4:	mov	x2, x28
  4027d8:	bl	404708 <__fxstatat@plt+0x2b18>
  4027dc:	mov	x3, x0
  4027e0:	mov	w0, wzr
  4027e4:	mov	w1, wzr
  4027e8:	mov	x2, x20
  4027ec:	bl	401820 <error@plt>
  4027f0:	b	402d68 <__fxstatat@plt+0x1178>
  4027f4:	ldrb	w8, [x19, #4]
  4027f8:	cbz	w8, 402930 <__fxstatat@plt+0xd40>
  4027fc:	ldr	w8, [sp, #44]
  402800:	cmn	w8, #0x1
  402804:	b.ne	40281c <__fxstatat@plt+0xc2c>  // b.any
  402808:	ldr	w8, [x19]
  40280c:	cmp	w8, #0x2
  402810:	b.ne	40281c <__fxstatat@plt+0xc2c>  // b.any
  402814:	ldr	x8, [x19, #8]
  402818:	cbz	x8, 402958 <__fxstatat@plt+0xd68>
  40281c:	ldrb	w8, [x19, #16]
  402820:	add	x24, x26, #0x78
  402824:	cbz	w8, 4028b8 <__fxstatat@plt+0xcc8>
  402828:	ldr	w8, [x26, #136]
  40282c:	and	w8, w8, #0xf000
  402830:	cmp	w8, #0xa, lsl #12
  402834:	b.ne	4028b8 <__fxstatat@plt+0xcc8>  // b.any
  402838:	ldr	w0, [x22, #44]
  40283c:	add	x2, sp, #0x38
  402840:	mov	x1, x27
  402844:	mov	w3, wzr
  402848:	add	x24, sp, #0x38
  40284c:	bl	408f50 <__fxstatat@plt+0x7360>
  402850:	cbz	w0, 4028b8 <__fxstatat@plt+0xcc8>
  402854:	ldrb	w8, [x19, #17]
  402858:	str	x28, [sp, #48]
  40285c:	cbnz	w8, 4028a8 <__fxstatat@plt+0xcb8>
  402860:	bl	401ba0 <__errno_location@plt>
  402864:	ldr	w20, [x0]
  402868:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	add	x1, x1, #0xf5d
  402878:	bl	401b40 <dcgettext@plt>
  40287c:	mov	x21, x0
  402880:	mov	w0, #0x4                   	// #4
  402884:	mov	x1, x28
  402888:	bl	404544 <__fxstatat@plt+0x2954>
  40288c:	mov	x3, x0
  402890:	mov	w0, wzr
  402894:	mov	w1, w20
  402898:	mov	x2, x21
  40289c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  4028a0:	add	x21, x21, #0xdb6
  4028a4:	bl	401820 <error@plt>
  4028a8:	mov	w28, wzr
  4028ac:	mov	w8, #0x1                   	// #1
  4028b0:	add	x24, sp, #0x38
  4028b4:	b	402928 <__fxstatat@plt+0xd38>
  4028b8:	cmn	w23, #0x1
  4028bc:	b.eq	402938 <__fxstatat@plt+0xd48>  // b.none
  4028c0:	ldr	w9, [x24, #24]
  4028c4:	ldr	w10, [sp, #40]
  4028c8:	cmp	w9, w23
  4028cc:	cset	w8, eq  // eq = none
  4028d0:	cmn	w10, #0x1
  4028d4:	b.eq	402968 <__fxstatat@plt+0xd78>  // b.none
  4028d8:	cmp	w9, w23
  4028dc:	b.eq	402944 <__fxstatat@plt+0xd54>  // b.none
  4028e0:	b	402968 <__fxstatat@plt+0xd78>
  4028e4:	ldrb	w8, [x19, #17]
  4028e8:	str	x28, [sp, #48]
  4028ec:	cbnz	w8, 40291c <__fxstatat@plt+0xd2c>
  4028f0:	ldr	w20, [x26, #64]
  4028f4:	mov	w1, #0x3                   	// #3
  4028f8:	mov	w0, wzr
  4028fc:	mov	x2, x28
  402900:	bl	404708 <__fxstatat@plt+0x2b18>
  402904:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  402908:	mov	x3, x0
  40290c:	mov	w0, wzr
  402910:	mov	w1, w20
  402914:	add	x2, x2, #0xb86
  402918:	bl	401820 <error@plt>
  40291c:	mov	x24, xzr
  402920:	mov	w28, wzr
  402924:	mov	w8, #0x1                   	// #1
  402928:	mov	w9, #0x1                   	// #1
  40292c:	b	402db8 <__fxstatat@plt+0x11c8>
  402930:	mov	w28, #0x1                   	// #1
  402934:	b	40304c <__fxstatat@plt+0x145c>
  402938:	ldr	w8, [sp, #40]
  40293c:	cmn	w8, #0x1
  402940:	b.eq	402964 <__fxstatat@plt+0xd74>  // b.none
  402944:	ldr	w8, [x24, #28]
  402948:	ldr	w9, [sp, #40]
  40294c:	cmp	w8, w9
  402950:	cset	w8, eq  // eq = none
  402954:	b	402968 <__fxstatat@plt+0xd78>
  402958:	ldrb	w8, [x19, #16]
  40295c:	add	x24, x26, #0x78
  402960:	cbnz	w8, 402828 <__fxstatat@plt+0xc38>
  402964:	mov	w8, #0x1                   	// #1
  402968:	ldrh	w9, [x26, #108]
  40296c:	cmp	w9, #0x6
  402970:	b.hi	402a28 <__fxstatat@plt+0xe38>  // b.pmore
  402974:	mov	w10, #0x1                   	// #1
  402978:	lsl	w9, w10, w9
  40297c:	mov	w10, #0x56                  	// #86
  402980:	tst	w9, w10
  402984:	b.eq	402a28 <__fxstatat@plt+0xe38>  // b.none
  402988:	ldr	x9, [x19, #8]
  40298c:	cbz	x9, 402a28 <__fxstatat@plt+0xe38>
  402990:	ldr	x10, [x24, #8]
  402994:	ldr	x11, [x9]
  402998:	cmp	x10, x11
  40299c:	b.ne	402a28 <__fxstatat@plt+0xe38>  // b.any
  4029a0:	ldr	x10, [x24]
  4029a4:	ldr	x9, [x9, #8]
  4029a8:	cmp	x10, x9
  4029ac:	b.ne	402a28 <__fxstatat@plt+0xe38>  // b.any
  4029b0:	adrp	x24, 40a000 <__fxstatat@plt+0x8410>
  4029b4:	add	x24, x24, #0x1b0
  4029b8:	mov	x0, x28
  4029bc:	mov	x1, x24
  4029c0:	bl	401a60 <strcmp@plt>
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	cbz	w0, 402b18 <__fxstatat@plt+0xf28>
  4029cc:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4029d0:	mov	x0, xzr
  4029d4:	add	x1, x1, #0xe0e
  4029d8:	bl	401b40 <dcgettext@plt>
  4029dc:	mov	x20, x0
  4029e0:	mov	w1, #0x4                   	// #4
  4029e4:	mov	w0, wzr
  4029e8:	mov	x2, x28
  4029ec:	bl	4044ac <__fxstatat@plt+0x28bc>
  4029f0:	mov	x21, x0
  4029f4:	mov	w0, #0x1                   	// #1
  4029f8:	mov	w1, #0x4                   	// #4
  4029fc:	mov	x2, x24
  402a00:	bl	4044ac <__fxstatat@plt+0x28bc>
  402a04:	mov	x4, x0
  402a08:	mov	w0, wzr
  402a0c:	mov	w1, wzr
  402a10:	mov	x2, x20
  402a14:	mov	x3, x21
  402a18:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402a1c:	add	x21, x21, #0xdb6
  402a20:	bl	401820 <error@plt>
  402a24:	b	402b4c <__fxstatat@plt+0xf5c>
  402a28:	str	x28, [sp, #48]
  402a2c:	cbz	w8, 402a68 <__fxstatat@plt+0xe78>
  402a30:	ldrb	w8, [x19, #16]
  402a34:	ldr	w23, [x22, #44]
  402a38:	cbz	w8, 402a74 <__fxstatat@plt+0xe84>
  402a3c:	ldr	w8, [sp, #44]
  402a40:	cmn	w8, #0x1
  402a44:	b.eq	402bcc <__fxstatat@plt+0xfdc>  // b.none
  402a48:	ldr	w8, [x24, #16]
  402a4c:	and	w8, w8, #0xf000
  402a50:	cmp	w8, #0x8, lsl #12
  402a54:	b.eq	402ac0 <__fxstatat@plt+0xed0>  // b.none
  402a58:	cmp	w8, #0x4, lsl #12
  402a5c:	b.ne	402bcc <__fxstatat@plt+0xfdc>  // b.any
  402a60:	mov	w20, #0x4900                	// #18688
  402a64:	b	402ac4 <__fxstatat@plt+0xed4>
  402a68:	mov	w8, #0x1                   	// #1
  402a6c:	mov	w9, #0x1                   	// #1
  402a70:	b	402db4 <__fxstatat@plt+0x11c4>
  402a74:	ldr	w2, [sp, #36]
  402a78:	ldr	w3, [sp, #28]
  402a7c:	mov	w4, #0x100                 	// #256
  402a80:	mov	w0, w23
  402a84:	mov	x1, x27
  402a88:	bl	401ac0 <fchownat@plt>
  402a8c:	cbz	w0, 402da8 <__fxstatat@plt+0x11b8>
  402a90:	bl	401ba0 <__errno_location@plt>
  402a94:	ldr	w8, [x0]
  402a98:	ldr	w23, [sp, #32]
  402a9c:	cmp	w8, #0x5f
  402aa0:	b.ne	402bf0 <__fxstatat@plt+0x1000>  // b.any
  402aa4:	mov	w8, wzr
  402aa8:	mov	w9, wzr
  402aac:	b	402db4 <__fxstatat@plt+0x11c4>
  402ab0:	mov	w28, #0x1                   	// #1
  402ab4:	str	x28, [x26, #32]
  402ab8:	mov	w2, #0x1                   	// #1
  402abc:	b	403040 <__fxstatat@plt+0x1450>
  402ac0:	mov	w20, #0x900                 	// #2304
  402ac4:	mov	w0, w23
  402ac8:	mov	x1, x27
  402acc:	mov	w2, w20
  402ad0:	bl	401b80 <openat@plt>
  402ad4:	mov	w21, w0
  402ad8:	tbnz	w0, #31, 402b74 <__fxstatat@plt+0xf84>
  402adc:	sub	x1, x29, #0x88
  402ae0:	mov	w0, w21
  402ae4:	bl	408f30 <__fxstatat@plt+0x7340>
  402ae8:	ldr	w23, [sp, #32]
  402aec:	cbz	w0, 402c4c <__fxstatat@plt+0x105c>
  402af0:	bl	401ba0 <__errno_location@plt>
  402af4:	ldr	w22, [x0]
  402af8:	mov	x20, x0
  402afc:	mov	w0, w21
  402b00:	bl	4019d0 <close@plt>
  402b04:	str	w22, [x20]
  402b08:	ldr	x22, [sp, #8]
  402b0c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402b10:	add	x21, x21, #0xdb6
  402b14:	b	402bf0 <__fxstatat@plt+0x1000>
  402b18:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402b1c:	mov	x0, xzr
  402b20:	add	x1, x1, #0xde1
  402b24:	bl	401b40 <dcgettext@plt>
  402b28:	mov	x20, x0
  402b2c:	mov	w0, #0x4                   	// #4
  402b30:	mov	x1, x28
  402b34:	bl	404544 <__fxstatat@plt+0x2954>
  402b38:	mov	x3, x0
  402b3c:	mov	w0, wzr
  402b40:	mov	w1, wzr
  402b44:	mov	x2, x20
  402b48:	bl	401820 <error@plt>
  402b4c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	mov	x0, xzr
  402b58:	add	x1, x1, #0xe48
  402b5c:	bl	401b40 <dcgettext@plt>
  402b60:	mov	x2, x0
  402b64:	mov	w0, wzr
  402b68:	mov	w1, wzr
  402b6c:	bl	401820 <error@plt>
  402b70:	b	402d68 <__fxstatat@plt+0x1178>
  402b74:	bl	401ba0 <__errno_location@plt>
  402b78:	ldr	w8, [x0]
  402b7c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402b80:	add	x21, x21, #0xdb6
  402b84:	cmp	w8, #0xd
  402b88:	b.ne	402d98 <__fxstatat@plt+0x11a8>  // b.any
  402b8c:	ldr	w8, [x24, #16]
  402b90:	and	w8, w8, #0xf000
  402b94:	cmp	w8, #0x8, lsl #12
  402b98:	b.ne	402bcc <__fxstatat@plt+0xfdc>  // b.any
  402b9c:	mov	x22, x0
  402ba0:	orr	w2, w20, #0x1
  402ba4:	mov	w0, w23
  402ba8:	mov	x1, x27
  402bac:	bl	401b80 <openat@plt>
  402bb0:	mov	w21, w0
  402bb4:	tbz	w0, #31, 402adc <__fxstatat@plt+0xeec>
  402bb8:	ldr	w8, [x22]
  402bbc:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402bc0:	add	x21, x21, #0xdb6
  402bc4:	cmp	w8, #0xd
  402bc8:	b.ne	402d98 <__fxstatat@plt+0x11a8>  // b.any
  402bcc:	ldr	x22, [sp, #8]
  402bd0:	ldr	w2, [sp, #36]
  402bd4:	ldr	w3, [sp, #28]
  402bd8:	mov	x1, x27
  402bdc:	ldr	w0, [x22, #44]
  402be0:	mov	w4, wzr
  402be4:	bl	401ac0 <fchownat@plt>
  402be8:	ldr	w23, [sp, #32]
  402bec:	cbz	w0, 402dac <__fxstatat@plt+0x11bc>
  402bf0:	ldrb	w8, [x19, #17]
  402bf4:	cbnz	w8, 402c3c <__fxstatat@plt+0x104c>
  402bf8:	bl	401ba0 <__errno_location@plt>
  402bfc:	ldr	x1, [sp]
  402c00:	ldr	w20, [x0]
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	mov	x0, xzr
  402c0c:	bl	401b40 <dcgettext@plt>
  402c10:	mov	x21, x0
  402c14:	mov	w0, #0x4                   	// #4
  402c18:	mov	x1, x28
  402c1c:	bl	404544 <__fxstatat@plt+0x2954>
  402c20:	mov	x3, x0
  402c24:	mov	w0, wzr
  402c28:	mov	w1, w20
  402c2c:	mov	x2, x21
  402c30:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402c34:	add	x21, x21, #0xdb6
  402c38:	bl	401820 <error@plt>
  402c3c:	mov	w9, wzr
  402c40:	mov	w28, wzr
  402c44:	mov	w8, #0x1                   	// #1
  402c48:	b	402db8 <__fxstatat@plt+0x11c8>
  402c4c:	ldr	x8, [x24, #8]
  402c50:	ldur	x9, [x29, #-128]
  402c54:	cmp	x8, x9
  402c58:	b.ne	402cc4 <__fxstatat@plt+0x10d4>  // b.any
  402c5c:	ldr	x8, [x24]
  402c60:	ldur	x9, [x29, #-136]
  402c64:	cmp	x8, x9
  402c68:	b.ne	402cc4 <__fxstatat@plt+0x10d4>  // b.any
  402c6c:	cmn	w23, #0x1
  402c70:	b.eq	402c80 <__fxstatat@plt+0x1090>  // b.none
  402c74:	ldur	w8, [x29, #-112]
  402c78:	cmp	w8, w23
  402c7c:	b.ne	402c9c <__fxstatat@plt+0x10ac>  // b.any
  402c80:	ldr	w8, [sp, #40]
  402c84:	cmn	w8, #0x1
  402c88:	b.eq	402d70 <__fxstatat@plt+0x1180>  // b.none
  402c8c:	ldur	w8, [x29, #-108]
  402c90:	ldr	w9, [sp, #40]
  402c94:	cmp	w8, w9
  402c98:	b.eq	402d70 <__fxstatat@plt+0x1180>  // b.none
  402c9c:	bl	401ba0 <__errno_location@plt>
  402ca0:	ldr	w22, [x0]
  402ca4:	mov	x20, x0
  402ca8:	mov	w0, w21
  402cac:	bl	4019d0 <close@plt>
  402cb0:	mov	w9, wzr
  402cb4:	mov	w8, #0x1                   	// #1
  402cb8:	mov	w28, #0x1                   	// #1
  402cbc:	str	w22, [x20]
  402cc0:	b	402ce8 <__fxstatat@plt+0x10f8>
  402cc4:	bl	401ba0 <__errno_location@plt>
  402cc8:	ldr	w22, [x0]
  402ccc:	mov	x20, x0
  402cd0:	mov	w0, w21
  402cd4:	bl	4019d0 <close@plt>
  402cd8:	mov	w28, wzr
  402cdc:	str	w22, [x20]
  402ce0:	mov	w8, #0x1                   	// #1
  402ce4:	mov	w9, #0x1                   	// #1
  402ce8:	ldr	x22, [sp, #8]
  402cec:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402cf0:	add	x21, x21, #0xdb6
  402cf4:	b	402db8 <__fxstatat@plt+0x11c8>
  402cf8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402cfc:	mov	x0, xzr
  402d00:	add	x1, x1, #0xde1
  402d04:	bl	401b40 <dcgettext@plt>
  402d08:	mov	x20, x0
  402d0c:	mov	w0, #0x4                   	// #4
  402d10:	mov	x1, x28
  402d14:	bl	404544 <__fxstatat@plt+0x2954>
  402d18:	mov	x3, x0
  402d1c:	mov	w0, wzr
  402d20:	mov	w1, wzr
  402d24:	mov	x2, x20
  402d28:	bl	401820 <error@plt>
  402d2c:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402d30:	mov	w2, #0x5                   	// #5
  402d34:	mov	x0, xzr
  402d38:	add	x1, x1, #0xe48
  402d3c:	bl	401b40 <dcgettext@plt>
  402d40:	mov	x2, x0
  402d44:	mov	w0, wzr
  402d48:	mov	w1, wzr
  402d4c:	bl	401820 <error@plt>
  402d50:	mov	w2, #0x4                   	// #4
  402d54:	mov	x0, x22
  402d58:	mov	x1, x26
  402d5c:	bl	4073f8 <__fxstatat@plt+0x5808>
  402d60:	mov	x0, x22
  402d64:	bl	4061cc <__fxstatat@plt+0x45dc>
  402d68:	mov	w28, wzr
  402d6c:	b	40304c <__fxstatat@plt+0x145c>
  402d70:	ldr	w1, [sp, #36]
  402d74:	ldr	w2, [sp, #28]
  402d78:	mov	w0, w21
  402d7c:	bl	401bd0 <fchown@plt>
  402d80:	cbnz	w0, 402af0 <__fxstatat@plt+0xf00>
  402d84:	mov	w0, w21
  402d88:	bl	4019d0 <close@plt>
  402d8c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402d90:	add	x21, x21, #0xdb6
  402d94:	cbz	w0, 402da4 <__fxstatat@plt+0x11b4>
  402d98:	ldr	x22, [sp, #8]
  402d9c:	ldr	w23, [sp, #32]
  402da0:	b	402bf0 <__fxstatat@plt+0x1000>
  402da4:	ldr	x22, [sp, #8]
  402da8:	ldr	w23, [sp, #32]
  402dac:	mov	w9, wzr
  402db0:	mov	w8, #0x1                   	// #1
  402db4:	mov	w28, #0x1                   	// #1
  402db8:	ldr	w10, [x19]
  402dbc:	cmp	w10, #0x2
  402dc0:	b.eq	403034 <__fxstatat@plt+0x1444>  // b.none
  402dc4:	eor	w11, w28, #0x1
  402dc8:	orr	w9, w9, w11
  402dcc:	tbnz	w9, #0, 402e10 <__fxstatat@plt+0x1220>
  402dd0:	eor	w9, w8, #0x1
  402dd4:	tbnz	w9, #0, 402e10 <__fxstatat@plt+0x1220>
  402dd8:	ldr	w9, [sp, #36]
  402ddc:	cmn	w9, #0x1
  402de0:	b.eq	402df4 <__fxstatat@plt+0x1204>  // b.none
  402de4:	ldr	w0, [x24, #24]
  402de8:	ldr	w9, [sp, #36]
  402dec:	cmp	w0, w9
  402df0:	b.ne	402e3c <__fxstatat@plt+0x124c>  // b.any
  402df4:	ldr	w9, [sp, #28]
  402df8:	cmn	w9, #0x1
  402dfc:	b.eq	402e10 <__fxstatat@plt+0x1220>  // b.none
  402e00:	ldr	w9, [x24, #28]
  402e04:	ldr	w11, [sp, #28]
  402e08:	cmp	w9, w11
  402e0c:	b.ne	402e38 <__fxstatat@plt+0x1248>  // b.any
  402e10:	cbnz	w10, 403034 <__fxstatat@plt+0x1444>
  402e14:	cmp	w8, #0x0
  402e18:	mov	w8, #0x4                   	// #4
  402e1c:	csinc	w8, w8, wzr, ne  // ne = any
  402e20:	cmp	w28, #0x0
  402e24:	mov	w9, #0x3                   	// #3
  402e28:	csel	w21, w8, w9, ne  // ne = any
  402e2c:	cbz	x24, 402f10 <__fxstatat@plt+0x1320>
  402e30:	ldr	w0, [x24, #24]
  402e34:	b	402e54 <__fxstatat@plt+0x1264>
  402e38:	ldr	w0, [x24, #24]
  402e3c:	cmp	w8, #0x0
  402e40:	mov	w8, #0x1                   	// #1
  402e44:	cinc	w8, w8, ne  // ne = any
  402e48:	cmp	w28, #0x0
  402e4c:	mov	w9, #0x3                   	// #3
  402e50:	csel	w21, w8, w9, ne  // ne = any
  402e54:	bl	402578 <__fxstatat@plt+0x988>
  402e58:	ldr	w8, [x24, #28]
  402e5c:	mov	x27, x0
  402e60:	mov	w0, w8
  402e64:	bl	402534 <__fxstatat@plt+0x944>
  402e68:	mov	x23, x0
  402e6c:	cmp	w21, #0x1
  402e70:	b.ne	402eb4 <__fxstatat@plt+0x12c4>  // b.any
  402e74:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	mov	x0, xzr
  402e80:	add	x1, x1, #0xfa1
  402e84:	bl	401b40 <dcgettext@plt>
  402e88:	ldr	x1, [sp, #48]
  402e8c:	mov	x20, x0
  402e90:	mov	w0, #0x4                   	// #4
  402e94:	bl	404544 <__fxstatat@plt+0x2954>
  402e98:	mov	x2, x0
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	mov	x1, x20
  402ea4:	bl	401940 <__printf_chk@plt>
  402ea8:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402eac:	add	x21, x21, #0xdb6
  402eb0:	b	403020 <__fxstatat@plt+0x1430>
  402eb4:	ldp	x20, x22, [x19, #24]
  402eb8:	mov	x0, x20
  402ebc:	mov	x1, x22
  402ec0:	bl	40311c <__fxstatat@plt+0x152c>
  402ec4:	cmp	x20, #0x0
  402ec8:	str	x0, [sp, #16]
  402ecc:	csel	x0, x27, xzr, ne  // ne = any
  402ed0:	cmp	x22, #0x0
  402ed4:	csel	x1, x23, xzr, ne  // ne = any
  402ed8:	bl	40311c <__fxstatat@plt+0x152c>
  402edc:	cmp	w21, #0x4
  402ee0:	mov	x24, x0
  402ee4:	b.eq	402f38 <__fxstatat@plt+0x1348>  // b.none
  402ee8:	cmp	w21, #0x3
  402eec:	b.eq	402f1c <__fxstatat@plt+0x132c>  // b.none
  402ef0:	cmp	w21, #0x2
  402ef4:	b.ne	403118 <__fxstatat@plt+0x1528>  // b.any
  402ef8:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402efc:	add	x21, x21, #0xdb6
  402f00:	cbz	x20, 402f48 <__fxstatat@plt+0x1358>
  402f04:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  402f08:	add	x1, x1, #0xfd9
  402f0c:	b	402fd4 <__fxstatat@plt+0x13e4>
  402f10:	mov	x27, xzr
  402f14:	mov	x23, xzr
  402f18:	b	402e6c <__fxstatat@plt+0x127c>
  402f1c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402f20:	add	x21, x21, #0xdb6
  402f24:	cbz	x24, 402f60 <__fxstatat@plt+0x1370>
  402f28:	cbz	x20, 402f98 <__fxstatat@plt+0x13a8>
  402f2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  402f30:	add	x1, x1, #0x41
  402f34:	b	402fd4 <__fxstatat@plt+0x13e4>
  402f38:	cbz	x20, 402f70 <__fxstatat@plt+0x1380>
  402f3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  402f40:	add	x1, x1, #0x10b
  402f44:	b	402f88 <__fxstatat@plt+0x1398>
  402f48:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  402f4c:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  402f50:	cmp	x22, #0x0
  402f54:	add	x8, x8, #0x23
  402f58:	add	x9, x9, #0x0
  402f5c:	b	402fac <__fxstatat@plt+0x13bc>
  402f60:	cbz	x20, 402fb4 <__fxstatat@plt+0x13c4>
  402f64:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  402f68:	add	x1, x1, #0xbf
  402f6c:	b	402fcc <__fxstatat@plt+0x13dc>
  402f70:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  402f74:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  402f78:	cmp	x22, #0x0
  402f7c:	add	x8, x8, #0x147
  402f80:	add	x9, x9, #0x12b
  402f84:	csel	x1, x9, x8, ne  // ne = any
  402f88:	ldr	x22, [sp, #8]
  402f8c:	adrp	x21, 409000 <__fxstatat@plt+0x7410>
  402f90:	add	x21, x21, #0xdb6
  402f94:	b	402fd8 <__fxstatat@plt+0x13e8>
  402f98:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  402f9c:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  402fa0:	cmp	x22, #0x0
  402fa4:	add	x8, x8, #0x9d
  402fa8:	add	x9, x9, #0x71
  402fac:	csel	x1, x9, x8, ne  // ne = any
  402fb0:	b	402fd4 <__fxstatat@plt+0x13e4>
  402fb4:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  402fb8:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  402fbc:	cmp	x22, #0x0
  402fc0:	add	x8, x8, #0x9d
  402fc4:	add	x9, x9, #0xe7
  402fc8:	csel	x1, x9, x8, ne  // ne = any
  402fcc:	ldr	x24, [sp, #16]
  402fd0:	str	xzr, [sp, #16]
  402fd4:	ldr	x22, [sp, #8]
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	mov	x0, xzr
  402fe0:	bl	401b40 <dcgettext@plt>
  402fe4:	ldr	x1, [sp, #48]
  402fe8:	mov	x20, x0
  402fec:	mov	w0, #0x4                   	// #4
  402ff0:	bl	404544 <__fxstatat@plt+0x2954>
  402ff4:	mov	x1, x20
  402ff8:	ldr	x20, [sp, #16]
  402ffc:	mov	x2, x0
  403000:	mov	w0, #0x1                   	// #1
  403004:	mov	x3, x24
  403008:	mov	x4, x20
  40300c:	bl	401940 <__printf_chk@plt>
  403010:	mov	x0, x24
  403014:	bl	401aa0 <free@plt>
  403018:	mov	x0, x20
  40301c:	bl	401aa0 <free@plt>
  403020:	mov	x0, x27
  403024:	bl	401aa0 <free@plt>
  403028:	mov	x0, x23
  40302c:	bl	401aa0 <free@plt>
  403030:	ldr	w23, [sp, #32]
  403034:	ldrb	w8, [x19, #4]
  403038:	cbnz	w8, 40304c <__fxstatat@plt+0x145c>
  40303c:	mov	w2, #0x4                   	// #4
  403040:	mov	x0, x22
  403044:	mov	x1, x26
  403048:	bl	4073f8 <__fxstatat@plt+0x5808>
  40304c:	mov	x0, x22
  403050:	and	w25, w25, w28
  403054:	bl	4061cc <__fxstatat@plt+0x45dc>
  403058:	mov	x26, x0
  40305c:	cbnz	x0, 402654 <__fxstatat@plt+0xa64>
  403060:	b	403068 <__fxstatat@plt+0x1478>
  403064:	mov	w25, #0x1                   	// #1
  403068:	bl	401ba0 <__errno_location@plt>
  40306c:	ldr	w20, [x0]
  403070:	mov	x21, x0
  403074:	cbz	w20, 4030a8 <__fxstatat@plt+0x14b8>
  403078:	ldrb	w8, [x19, #17]
  40307c:	cbnz	w8, 4030a4 <__fxstatat@plt+0x14b4>
  403080:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  403084:	add	x1, x1, #0xdc0
  403088:	mov	w2, #0x5                   	// #5
  40308c:	mov	x0, xzr
  403090:	bl	401b40 <dcgettext@plt>
  403094:	mov	x2, x0
  403098:	mov	w0, wzr
  40309c:	mov	w1, w20
  4030a0:	bl	401820 <error@plt>
  4030a4:	mov	w25, wzr
  4030a8:	mov	x0, x22
  4030ac:	bl	406060 <__fxstatat@plt+0x4470>
  4030b0:	cbz	w0, 4030e0 <__fxstatat@plt+0x14f0>
  4030b4:	ldr	w19, [x21]
  4030b8:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  4030bc:	add	x1, x1, #0xdd0
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	mov	x0, xzr
  4030c8:	bl	401b40 <dcgettext@plt>
  4030cc:	mov	x2, x0
  4030d0:	mov	w0, wzr
  4030d4:	mov	w1, w19
  4030d8:	bl	401820 <error@plt>
  4030dc:	mov	w25, wzr
  4030e0:	mov	w0, w25
  4030e4:	ldp	x20, x19, [sp, #400]
  4030e8:	ldp	x22, x21, [sp, #384]
  4030ec:	ldp	x24, x23, [sp, #368]
  4030f0:	ldp	x26, x25, [sp, #352]
  4030f4:	ldp	x28, x27, [sp, #336]
  4030f8:	ldp	x29, x30, [sp, #320]
  4030fc:	add	sp, sp, #0x1a0
  403100:	ret
  403104:	ldr	w8, [x19]
  403108:	cmp	w8, #0x2
  40310c:	cset	w8, eq  // eq = none
  403110:	lsl	w8, w8, #3
  403114:	b	402608 <__fxstatat@plt+0xa18>
  403118:	bl	401a10 <abort@plt>
  40311c:	stp	x29, x30, [sp, #-48]!
  403120:	stp	x20, x19, [sp, #32]
  403124:	mov	x19, x1
  403128:	str	x21, [sp, #16]
  40312c:	mov	x29, sp
  403130:	cbz	x0, 40317c <__fxstatat@plt+0x158c>
  403134:	mov	x20, x0
  403138:	cbz	x19, 403188 <__fxstatat@plt+0x1598>
  40313c:	mov	x0, x20
  403140:	bl	4017f0 <strlen@plt>
  403144:	mov	x21, x0
  403148:	mov	x0, x19
  40314c:	bl	4017f0 <strlen@plt>
  403150:	add	x8, x21, x0
  403154:	add	x0, x8, #0x2
  403158:	bl	4051e4 <__fxstatat@plt+0x35f4>
  40315c:	mov	x1, x20
  403160:	mov	x21, x0
  403164:	bl	4018b0 <stpcpy@plt>
  403168:	mov	w8, #0x3a                  	// #58
  40316c:	strh	w8, [x0], #1
  403170:	mov	x1, x19
  403174:	bl	4018b0 <stpcpy@plt>
  403178:	b	4031a0 <__fxstatat@plt+0x15b0>
  40317c:	cbz	x19, 40319c <__fxstatat@plt+0x15ac>
  403180:	mov	x0, x19
  403184:	b	40318c <__fxstatat@plt+0x159c>
  403188:	mov	x0, x20
  40318c:	ldp	x20, x19, [sp, #32]
  403190:	ldr	x21, [sp, #16]
  403194:	ldp	x29, x30, [sp], #48
  403198:	b	4053d8 <__fxstatat@plt+0x37e8>
  40319c:	mov	x21, xzr
  4031a0:	mov	x0, x21
  4031a4:	ldp	x20, x19, [sp, #32]
  4031a8:	ldr	x21, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #48
  4031b0:	ret
  4031b4:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4031b8:	str	x0, [x8, #760]
  4031bc:	ret
  4031c0:	and	w8, w0, #0x1
  4031c4:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  4031c8:	strb	w8, [x9, #768]
  4031cc:	ret
  4031d0:	stp	x29, x30, [sp, #-48]!
  4031d4:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4031d8:	ldr	x0, [x8, #712]
  4031dc:	str	x21, [sp, #16]
  4031e0:	stp	x20, x19, [sp, #32]
  4031e4:	mov	x29, sp
  4031e8:	bl	40778c <__fxstatat@plt+0x5b9c>
  4031ec:	cbz	w0, 40320c <__fxstatat@plt+0x161c>
  4031f0:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4031f4:	ldrb	w8, [x8, #768]
  4031f8:	cbz	w8, 40322c <__fxstatat@plt+0x163c>
  4031fc:	bl	401ba0 <__errno_location@plt>
  403200:	ldr	w8, [x0]
  403204:	cmp	w8, #0x20
  403208:	b.ne	40322c <__fxstatat@plt+0x163c>  // b.any
  40320c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403210:	ldr	x0, [x8, #688]
  403214:	bl	40778c <__fxstatat@plt+0x5b9c>
  403218:	cbnz	w0, 403298 <__fxstatat@plt+0x16a8>
  40321c:	ldp	x20, x19, [sp, #32]
  403220:	ldr	x21, [sp, #16]
  403224:	ldp	x29, x30, [sp], #48
  403228:	ret
  40322c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  403230:	add	x1, x1, #0x166
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	bl	401b40 <dcgettext@plt>
  403240:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403244:	ldr	x21, [x8, #760]
  403248:	mov	x19, x0
  40324c:	bl	401ba0 <__errno_location@plt>
  403250:	ldr	w20, [x0]
  403254:	cbnz	x21, 403274 <__fxstatat@plt+0x1684>
  403258:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  40325c:	add	x2, x2, #0xb86
  403260:	mov	w0, wzr
  403264:	mov	w1, w20
  403268:	mov	x3, x19
  40326c:	bl	401820 <error@plt>
  403270:	b	403298 <__fxstatat@plt+0x16a8>
  403274:	mov	x0, x21
  403278:	bl	404658 <__fxstatat@plt+0x2a68>
  40327c:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  403280:	mov	x3, x0
  403284:	add	x2, x2, #0xb82
  403288:	mov	w0, wzr
  40328c:	mov	w1, w20
  403290:	mov	x4, x19
  403294:	bl	401820 <error@plt>
  403298:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40329c:	ldr	w0, [x8, #584]
  4032a0:	bl	4017d0 <_exit@plt>
  4032a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4032a8:	movk	x8, #0xcccd
  4032ac:	strb	wzr, [x1, #20]!
  4032b0:	mov	w9, #0xa                   	// #10
  4032b4:	umulh	x10, x0, x8
  4032b8:	lsr	x10, x10, #3
  4032bc:	msub	w11, w10, w9, w0
  4032c0:	orr	w11, w11, #0x30
  4032c4:	cmp	x0, #0x9
  4032c8:	strb	w11, [x1, #-1]!
  4032cc:	mov	x0, x10
  4032d0:	b.hi	4032b4 <__fxstatat@plt+0x16c4>  // b.pmore
  4032d4:	mov	x0, x1
  4032d8:	ret
  4032dc:	stp	x29, x30, [sp, #-32]!
  4032e0:	stp	x20, x19, [sp, #16]
  4032e4:	mov	x29, sp
  4032e8:	cbz	x0, 403368 <__fxstatat@plt+0x1778>
  4032ec:	mov	w1, #0x2f                  	// #47
  4032f0:	mov	x19, x0
  4032f4:	bl	4019e0 <strrchr@plt>
  4032f8:	cmp	x0, #0x0
  4032fc:	csinc	x20, x19, x0, eq  // eq = none
  403300:	sub	x8, x20, x19
  403304:	cmp	x8, #0x7
  403308:	b.lt	40334c <__fxstatat@plt+0x175c>  // b.tstop
  40330c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  403310:	sub	x0, x20, #0x7
  403314:	add	x1, x1, #0x1aa
  403318:	mov	w2, #0x7                   	// #7
  40331c:	bl	401910 <strncmp@plt>
  403320:	cbnz	w0, 40334c <__fxstatat@plt+0x175c>
  403324:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  403328:	add	x1, x1, #0x1b2
  40332c:	mov	w2, #0x3                   	// #3
  403330:	mov	x0, x20
  403334:	bl	401910 <strncmp@plt>
  403338:	mov	x19, x20
  40333c:	cbnz	w0, 40334c <__fxstatat@plt+0x175c>
  403340:	add	x19, x20, #0x3
  403344:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403348:	str	x19, [x8, #720]
  40334c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403350:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  403354:	str	x19, [x8, #776]
  403358:	str	x19, [x9, #680]
  40335c:	ldp	x20, x19, [sp, #16]
  403360:	ldp	x29, x30, [sp], #32
  403364:	ret
  403368:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40336c:	ldr	x1, [x8, #688]
  403370:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  403374:	add	x0, x0, #0x172
  403378:	bl	401800 <fputs@plt>
  40337c:	bl	401a10 <abort@plt>
  403380:	stp	x29, x30, [sp, #-48]!
  403384:	str	x21, [sp, #16]
  403388:	stp	x20, x19, [sp, #32]
  40338c:	mov	x29, sp
  403390:	mov	x19, x0
  403394:	bl	401ba0 <__errno_location@plt>
  403398:	ldr	w21, [x0]
  40339c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4033a0:	add	x8, x8, #0x310
  4033a4:	cmp	x19, #0x0
  4033a8:	mov	x20, x0
  4033ac:	csel	x0, x8, x19, eq  // eq = none
  4033b0:	mov	w1, #0x38                  	// #56
  4033b4:	bl	405394 <__fxstatat@plt+0x37a4>
  4033b8:	str	w21, [x20]
  4033bc:	ldp	x20, x19, [sp, #32]
  4033c0:	ldr	x21, [sp, #16]
  4033c4:	ldp	x29, x30, [sp], #48
  4033c8:	ret
  4033cc:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4033d0:	add	x8, x8, #0x310
  4033d4:	cmp	x0, #0x0
  4033d8:	csel	x8, x8, x0, eq  // eq = none
  4033dc:	ldr	w0, [x8]
  4033e0:	ret
  4033e4:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4033e8:	add	x8, x8, #0x310
  4033ec:	cmp	x0, #0x0
  4033f0:	csel	x8, x8, x0, eq  // eq = none
  4033f4:	str	w1, [x8]
  4033f8:	ret
  4033fc:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403400:	add	x8, x8, #0x310
  403404:	cmp	x0, #0x0
  403408:	ubfx	w9, w1, #5, #3
  40340c:	csel	x8, x8, x0, eq  // eq = none
  403410:	add	x8, x8, w9, uxtw #2
  403414:	ldr	w9, [x8, #8]
  403418:	lsr	w10, w9, w1
  40341c:	and	w0, w10, #0x1
  403420:	and	w10, w2, #0x1
  403424:	eor	w10, w0, w10
  403428:	lsl	w10, w10, w1
  40342c:	eor	w9, w10, w9
  403430:	str	w9, [x8, #8]
  403434:	ret
  403438:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40343c:	add	x8, x8, #0x310
  403440:	cmp	x0, #0x0
  403444:	csel	x8, x8, x0, eq  // eq = none
  403448:	ldr	w0, [x8, #4]
  40344c:	str	w1, [x8, #4]
  403450:	ret
  403454:	stp	x29, x30, [sp, #-16]!
  403458:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40345c:	add	x8, x8, #0x310
  403460:	cmp	x0, #0x0
  403464:	csel	x8, x8, x0, eq  // eq = none
  403468:	mov	w9, #0xa                   	// #10
  40346c:	mov	x29, sp
  403470:	str	w9, [x8]
  403474:	cbz	x1, 403488 <__fxstatat@plt+0x1898>
  403478:	cbz	x2, 403488 <__fxstatat@plt+0x1898>
  40347c:	stp	x1, x2, [x8, #40]
  403480:	ldp	x29, x30, [sp], #16
  403484:	ret
  403488:	bl	401a10 <abort@plt>
  40348c:	sub	sp, sp, #0x60
  403490:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  403494:	add	x8, x8, #0x310
  403498:	cmp	x4, #0x0
  40349c:	stp	x29, x30, [sp, #16]
  4034a0:	str	x25, [sp, #32]
  4034a4:	stp	x24, x23, [sp, #48]
  4034a8:	stp	x22, x21, [sp, #64]
  4034ac:	stp	x20, x19, [sp, #80]
  4034b0:	add	x29, sp, #0x10
  4034b4:	mov	x19, x3
  4034b8:	mov	x20, x2
  4034bc:	mov	x21, x1
  4034c0:	mov	x22, x0
  4034c4:	csel	x24, x8, x4, eq  // eq = none
  4034c8:	bl	401ba0 <__errno_location@plt>
  4034cc:	ldp	w4, w5, [x24]
  4034d0:	ldp	x7, x8, [x24, #40]
  4034d4:	ldr	w25, [x0]
  4034d8:	mov	x23, x0
  4034dc:	add	x6, x24, #0x8
  4034e0:	mov	x0, x22
  4034e4:	mov	x1, x21
  4034e8:	mov	x2, x20
  4034ec:	mov	x3, x19
  4034f0:	str	x8, [sp]
  4034f4:	bl	403518 <__fxstatat@plt+0x1928>
  4034f8:	str	w25, [x23]
  4034fc:	ldp	x20, x19, [sp, #80]
  403500:	ldp	x22, x21, [sp, #64]
  403504:	ldp	x24, x23, [sp, #48]
  403508:	ldr	x25, [sp, #32]
  40350c:	ldp	x29, x30, [sp, #16]
  403510:	add	sp, sp, #0x60
  403514:	ret
  403518:	sub	sp, sp, #0x120
  40351c:	stp	x29, x30, [sp, #192]
  403520:	add	x29, sp, #0xc0
  403524:	ldr	x8, [x29, #96]
  403528:	stp	x28, x27, [sp, #208]
  40352c:	stp	x26, x25, [sp, #224]
  403530:	stp	x24, x23, [sp, #240]
  403534:	stp	x22, x21, [sp, #256]
  403538:	stp	x20, x19, [sp, #272]
  40353c:	str	x7, [sp, #88]
  403540:	stur	x6, [x29, #-40]
  403544:	mov	w19, w5
  403548:	mov	w22, w4
  40354c:	mov	x28, x3
  403550:	mov	x20, x2
  403554:	mov	x24, x1
  403558:	stur	x8, [x29, #-88]
  40355c:	mov	x21, x0
  403560:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  403564:	mov	w4, w22
  403568:	mov	w8, wzr
  40356c:	mov	w14, wzr
  403570:	str	w19, [sp, #80]
  403574:	ubfx	w19, w19, #1, #1
  403578:	add	x9, x20, #0x1
  40357c:	mov	w25, #0x1                   	// #1
  403580:	str	x0, [sp, #48]
  403584:	str	xzr, [sp, #64]
  403588:	stur	xzr, [x29, #-64]
  40358c:	stur	xzr, [x29, #-32]
  403590:	str	wzr, [sp, #72]
  403594:	stur	x20, [x29, #-80]
  403598:	str	x9, [sp, #96]
  40359c:	cmp	w4, #0xa
  4035a0:	b.hi	404138 <__fxstatat@plt+0x2548>  // b.pmore
  4035a4:	adrp	x12, 40a000 <__fxstatat@plt+0x8410>
  4035a8:	mov	w9, w4
  4035ac:	add	x12, x12, #0x1b8
  4035b0:	mov	x22, x24
  4035b4:	adr	x10, 4035d4 <__fxstatat@plt+0x19e4>
  4035b8:	ldrb	w11, [x12, x9]
  4035bc:	add	x10, x10, x11, lsl #2
  4035c0:	ldur	x24, [x29, #-80]
  4035c4:	mov	x20, xzr
  4035c8:	mov	w16, wzr
  4035cc:	mov	w9, #0x1                   	// #1
  4035d0:	br	x10
  4035d4:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  4035d8:	add	x0, x0, #0x316
  4035dc:	mov	w1, w4
  4035e0:	mov	w20, w4
  4035e4:	mov	w23, w14
  4035e8:	bl	404864 <__fxstatat@plt+0x2c74>
  4035ec:	str	x0, [sp, #88]
  4035f0:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  4035f4:	add	x0, x0, #0x318
  4035f8:	mov	w1, w20
  4035fc:	bl	404864 <__fxstatat@plt+0x2c74>
  403600:	mov	w14, w23
  403604:	mov	w4, w20
  403608:	stur	x0, [x29, #-88]
  40360c:	tbnz	w19, #0, 40364c <__fxstatat@plt+0x1a5c>
  403610:	ldr	x8, [sp, #88]
  403614:	ldrb	w9, [x8]
  403618:	cbz	w9, 40364c <__fxstatat@plt+0x1a5c>
  40361c:	mov	w27, w14
  403620:	mov	w26, w4
  403624:	mov	x10, xzr
  403628:	add	x8, x8, #0x1
  40362c:	cmp	x10, x22
  403630:	b.cs	403638 <__fxstatat@plt+0x1a48>  // b.hs, b.nlast
  403634:	strb	w9, [x21, x10]
  403638:	ldrb	w9, [x8, x10]
  40363c:	add	x20, x10, #0x1
  403640:	mov	x10, x20
  403644:	cbnz	w9, 40362c <__fxstatat@plt+0x1a3c>
  403648:	b	403658 <__fxstatat@plt+0x1a68>
  40364c:	mov	w27, w14
  403650:	mov	w26, w4
  403654:	mov	x20, xzr
  403658:	ldur	x23, [x29, #-88]
  40365c:	mov	x0, x23
  403660:	bl	4017f0 <strlen@plt>
  403664:	stur	x0, [x29, #-32]
  403668:	stur	x23, [x29, #-64]
  40366c:	mov	w9, #0x1                   	// #1
  403670:	mov	w16, w19
  403674:	mov	w4, w26
  403678:	mov	w14, w27
  40367c:	b	4036f8 <__fxstatat@plt+0x1b08>
  403680:	mov	w8, #0x1                   	// #1
  403684:	b	4036d4 <__fxstatat@plt+0x1ae4>
  403688:	mov	w4, wzr
  40368c:	mov	x20, xzr
  403690:	mov	w16, wzr
  403694:	mov	w9, w8
  403698:	b	4036f8 <__fxstatat@plt+0x1b08>
  40369c:	tbnz	w19, #0, 4036d4 <__fxstatat@plt+0x1ae4>
  4036a0:	mov	w9, w8
  4036a4:	b	403fec <__fxstatat@plt+0x23fc>
  4036a8:	tbz	w19, #0, 403fb4 <__fxstatat@plt+0x23c4>
  4036ac:	mov	w8, #0x1                   	// #1
  4036b0:	stur	x8, [x29, #-32]
  4036b4:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  4036b8:	add	x8, x8, #0x314
  4036bc:	mov	x20, xzr
  4036c0:	mov	w4, #0x5                   	// #5
  4036c4:	stur	x8, [x29, #-64]
  4036c8:	mov	w9, #0x1                   	// #1
  4036cc:	b	4036f4 <__fxstatat@plt+0x1b04>
  4036d0:	tbz	w19, #0, 403fe8 <__fxstatat@plt+0x23f8>
  4036d4:	mov	w9, #0x1                   	// #1
  4036d8:	stur	x9, [x29, #-32]
  4036dc:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  4036e0:	add	x9, x9, #0x318
  4036e4:	mov	x20, xzr
  4036e8:	mov	w4, #0x2                   	// #2
  4036ec:	stur	x9, [x29, #-64]
  4036f0:	mov	w9, w8
  4036f4:	mov	w16, #0x1                   	// #1
  4036f8:	mov	w15, w9
  4036fc:	ldp	x8, x9, [x29, #-40]
  403700:	eor	w17, w16, #0x1
  403704:	stur	w17, [x29, #-68]
  403708:	mov	x23, xzr
  40370c:	cmp	x8, #0x0
  403710:	cset	w8, eq  // eq = none
  403714:	cmp	x9, #0x0
  403718:	cset	w9, ne  // ne = any
  40371c:	cmp	w4, #0x2
  403720:	cset	w10, ne  // ne = any
  403724:	and	w13, w10, w15
  403728:	and	w12, w9, w16
  40372c:	orr	w10, w10, w17
  403730:	and	w17, w9, w13
  403734:	orr	w9, w13, w16
  403738:	eor	w9, w9, #0x1
  40373c:	cset	w11, eq  // eq = none
  403740:	orr	w8, w8, w9
  403744:	and	w12, w15, w12
  403748:	str	w10, [sp, #84]
  40374c:	and	w10, w11, w16
  403750:	stur	w8, [x29, #-24]
  403754:	eor	w8, w15, #0x1
  403758:	str	w12, [sp, #56]
  40375c:	str	w10, [sp, #76]
  403760:	stur	w15, [x29, #-72]
  403764:	str	w8, [sp, #60]
  403768:	stp	w16, w4, [x29, #-48]
  40376c:	stur	w17, [x29, #-52]
  403770:	cmn	x28, #0x1
  403774:	b.eq	403784 <__fxstatat@plt+0x1b94>  // b.none
  403778:	cmp	x23, x28
  40377c:	b.ne	40378c <__fxstatat@plt+0x1b9c>  // b.any
  403780:	b	403f44 <__fxstatat@plt+0x2354>
  403784:	ldrb	w8, [x24, x23]
  403788:	cbz	w8, 403f4c <__fxstatat@plt+0x235c>
  40378c:	cbz	w17, 4037cc <__fxstatat@plt+0x1bdc>
  403790:	ldur	x8, [x29, #-32]
  403794:	cmp	x8, #0x2
  403798:	add	x19, x23, x8
  40379c:	b.cc	4037c4 <__fxstatat@plt+0x1bd4>  // b.lo, b.ul, b.last
  4037a0:	cmn	x28, #0x1
  4037a4:	b.ne	4037c4 <__fxstatat@plt+0x1bd4>  // b.any
  4037a8:	mov	x0, x24
  4037ac:	mov	w26, w14
  4037b0:	bl	4017f0 <strlen@plt>
  4037b4:	ldp	w17, w16, [x29, #-52]
  4037b8:	ldur	w4, [x29, #-44]
  4037bc:	mov	w14, w26
  4037c0:	mov	x28, x0
  4037c4:	cmp	x19, x28
  4037c8:	b.ls	4037d4 <__fxstatat@plt+0x1be4>  // b.plast
  4037cc:	mov	w27, wzr
  4037d0:	b	40380c <__fxstatat@plt+0x1c1c>
  4037d4:	ldur	x1, [x29, #-64]
  4037d8:	ldur	x2, [x29, #-32]
  4037dc:	add	x0, x24, x23
  4037e0:	mov	w19, w14
  4037e4:	bl	401990 <bcmp@plt>
  4037e8:	ldur	w9, [x29, #-68]
  4037ec:	cmp	w0, #0x0
  4037f0:	cset	w8, ne  // ne = any
  4037f4:	cset	w27, eq  // eq = none
  4037f8:	orr	w8, w8, w9
  4037fc:	tbz	w8, #0, 404044 <__fxstatat@plt+0x2454>
  403800:	ldp	w16, w4, [x29, #-48]
  403804:	ldur	w17, [x29, #-52]
  403808:	mov	w14, w19
  40380c:	ldrb	w19, [x24, x23]
  403810:	cmp	w19, #0x7e
  403814:	b.hi	403a2c <__fxstatat@plt+0x1e3c>  // b.pmore
  403818:	adrp	x13, 40a000 <__fxstatat@plt+0x8410>
  40381c:	add	x13, x13, #0x1c3
  403820:	adr	x12, 403844 <__fxstatat@plt+0x1c54>
  403824:	ldrb	w9, [x13, x19]
  403828:	add	x12, x12, x9, lsl #2
  40382c:	mov	w10, wzr
  403830:	mov	w8, wzr
  403834:	mov	w26, #0x1                   	// #1
  403838:	mov	w11, #0x6e                  	// #110
  40383c:	mov	w9, #0x61                  	// #97
  403840:	br	x12
  403844:	ldur	w9, [x29, #-24]
  403848:	tbnz	w9, #0, 403868 <__fxstatat@plt+0x1c78>
  40384c:	ldur	x10, [x29, #-40]
  403850:	lsr	w9, w19, #5
  403854:	ldr	w9, [x10, w9, uxtw #2]
  403858:	lsr	w9, w9, w19
  40385c:	tbz	w9, #0, 403868 <__fxstatat@plt+0x1c78>
  403860:	mov	w9, w19
  403864:	b	403870 <__fxstatat@plt+0x1c80>
  403868:	mov	w9, w19
  40386c:	cbz	w27, 403a90 <__fxstatat@plt+0x1ea0>
  403870:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x242c>
  403874:	cmp	w4, #0x2
  403878:	cset	w8, ne  // ne = any
  40387c:	orr	w8, w8, w14
  403880:	tbnz	w8, #0, 4038c4 <__fxstatat@plt+0x1cd4>
  403884:	cmp	x20, x22
  403888:	b.cs	403894 <__fxstatat@plt+0x1ca4>  // b.hs, b.nlast
  40388c:	mov	w8, #0x27                  	// #39
  403890:	strb	w8, [x21, x20]
  403894:	add	x8, x20, #0x1
  403898:	cmp	x8, x22
  40389c:	b.cs	4038a8 <__fxstatat@plt+0x1cb8>  // b.hs, b.nlast
  4038a0:	mov	w10, #0x24                  	// #36
  4038a4:	strb	w10, [x21, x8]
  4038a8:	add	x8, x20, #0x2
  4038ac:	cmp	x8, x22
  4038b0:	b.cs	4038bc <__fxstatat@plt+0x1ccc>  // b.hs, b.nlast
  4038b4:	mov	w10, #0x27                  	// #39
  4038b8:	strb	w10, [x21, x8]
  4038bc:	add	x20, x20, #0x3
  4038c0:	mov	w14, #0x1                   	// #1
  4038c4:	cmp	x20, x22
  4038c8:	b.cs	4038d4 <__fxstatat@plt+0x1ce4>  // b.hs, b.nlast
  4038cc:	mov	w8, #0x5c                  	// #92
  4038d0:	strb	w8, [x21, x20]
  4038d4:	add	x20, x20, #0x1
  4038d8:	b	403ac8 <__fxstatat@plt+0x1ed8>
  4038dc:	cmp	x28, #0x1
  4038e0:	b.eq	403904 <__fxstatat@plt+0x1d14>  // b.none
  4038e4:	cmn	x28, #0x1
  4038e8:	b.ne	403908 <__fxstatat@plt+0x1d18>  // b.any
  4038ec:	ldrb	w8, [x24, #1]
  4038f0:	cbz	w8, 403904 <__fxstatat@plt+0x1d14>
  4038f4:	mov	w8, wzr
  4038f8:	mov	w26, wzr
  4038fc:	mov	x28, #0xffffffffffffffff    	// #-1
  403900:	b	403844 <__fxstatat@plt+0x1c54>
  403904:	cbz	x23, 403914 <__fxstatat@plt+0x1d24>
  403908:	mov	w8, wzr
  40390c:	mov	w26, wzr
  403910:	b	403844 <__fxstatat@plt+0x1c54>
  403914:	mov	w10, #0x1                   	// #1
  403918:	cmp	w4, #0x2
  40391c:	b.ne	403924 <__fxstatat@plt+0x1d34>  // b.any
  403920:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x242c>
  403924:	mov	w8, wzr
  403928:	mov	w26, w10
  40392c:	b	403844 <__fxstatat@plt+0x1c54>
  403930:	cmp	w4, #0x2
  403934:	b.ne	403a78 <__fxstatat@plt+0x1e88>  // b.any
  403938:	tbz	w16, #0, 403a84 <__fxstatat@plt+0x1e94>
  40393c:	b	40401c <__fxstatat@plt+0x242c>
  403940:	mov	w9, #0x66                  	// #102
  403944:	b	403ae4 <__fxstatat@plt+0x1ef4>
  403948:	mov	w11, #0x74                  	// #116
  40394c:	b	40395c <__fxstatat@plt+0x1d6c>
  403950:	mov	w9, #0x62                  	// #98
  403954:	b	403ae4 <__fxstatat@plt+0x1ef4>
  403958:	mov	w11, #0x72                  	// #114
  40395c:	ldr	w8, [sp, #84]
  403960:	mov	w9, w11
  403964:	tbnz	w8, #0, 403ae4 <__fxstatat@plt+0x1ef4>
  403968:	b	40401c <__fxstatat@plt+0x242c>
  40396c:	ldur	w8, [x29, #-72]
  403970:	tbz	w8, #0, 403af8 <__fxstatat@plt+0x1f08>
  403974:	cmp	w4, #0x2
  403978:	tbnz	w16, #0, 40412c <__fxstatat@plt+0x253c>
  40397c:	cset	w8, ne  // ne = any
  403980:	orr	w8, w8, w14
  403984:	tbz	w8, #0, 403e2c <__fxstatat@plt+0x223c>
  403988:	mov	x8, x20
  40398c:	b	403e6c <__fxstatat@plt+0x227c>
  403990:	cmp	w4, #0x5
  403994:	b.eq	403c1c <__fxstatat@plt+0x202c>  // b.none
  403998:	cmp	w4, #0x2
  40399c:	b.ne	403ccc <__fxstatat@plt+0x20dc>  // b.any
  4039a0:	tbz	w16, #0, 403ccc <__fxstatat@plt+0x20dc>
  4039a4:	b	40401c <__fxstatat@plt+0x242c>
  4039a8:	mov	w9, #0x76                  	// #118
  4039ac:	b	403ae4 <__fxstatat@plt+0x1ef4>
  4039b0:	cmp	w4, #0x2
  4039b4:	b.ne	403b08 <__fxstatat@plt+0x1f18>  // b.any
  4039b8:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x242c>
  4039bc:	ldr	x10, [sp, #64]
  4039c0:	cmp	x22, #0x0
  4039c4:	cset	w8, eq  // eq = none
  4039c8:	cmp	x10, #0x0
  4039cc:	cset	w9, ne  // ne = any
  4039d0:	orr	w8, w9, w8
  4039d4:	cmp	w8, #0x0
  4039d8:	csel	x10, x10, x22, ne  // ne = any
  4039dc:	csel	x22, x22, xzr, ne  // ne = any
  4039e0:	cmp	x20, x22
  4039e4:	str	x10, [sp, #64]
  4039e8:	b.cs	4039f4 <__fxstatat@plt+0x1e04>  // b.hs, b.nlast
  4039ec:	mov	w8, #0x27                  	// #39
  4039f0:	strb	w8, [x21, x20]
  4039f4:	add	x8, x20, #0x1
  4039f8:	cmp	x8, x22
  4039fc:	b.cs	403a08 <__fxstatat@plt+0x1e18>  // b.hs, b.nlast
  403a00:	mov	w9, #0x5c                  	// #92
  403a04:	strb	w9, [x21, x8]
  403a08:	add	x8, x20, #0x2
  403a0c:	cmp	x8, x22
  403a10:	b.cs	403a1c <__fxstatat@plt+0x1e2c>  // b.hs, b.nlast
  403a14:	mov	w9, #0x27                  	// #39
  403a18:	strb	w9, [x21, x8]
  403a1c:	mov	w14, wzr
  403a20:	mov	w8, wzr
  403a24:	add	x20, x20, #0x3
  403a28:	b	403b0c <__fxstatat@plt+0x1f1c>
  403a2c:	ldr	x8, [sp, #48]
  403a30:	str	w14, [sp, #28]
  403a34:	cmp	x8, #0x1
  403a38:	b.ne	403b20 <__fxstatat@plt+0x1f30>  // b.any
  403a3c:	bl	401a80 <__ctype_b_loc@plt>
  403a40:	ldr	x8, [x0]
  403a44:	mov	w11, #0x1                   	// #1
  403a48:	ldrh	w8, [x8, x19, lsl #1]
  403a4c:	ubfx	w26, w8, #14, #1
  403a50:	ldr	w8, [sp, #60]
  403a54:	ldp	w16, w4, [x29, #-48]
  403a58:	ldr	w14, [sp, #28]
  403a5c:	ldur	w17, [x29, #-52]
  403a60:	cmp	x11, #0x1
  403a64:	orr	w8, w26, w8
  403a68:	b.hi	403cdc <__fxstatat@plt+0x20ec>  // b.pmore
  403a6c:	tbz	w8, #0, 403cdc <__fxstatat@plt+0x20ec>
  403a70:	mov	w8, wzr
  403a74:	b	403844 <__fxstatat@plt+0x1c54>
  403a78:	ldr	w8, [sp, #56]
  403a7c:	mov	w9, #0x5c                  	// #92
  403a80:	tbz	w8, #0, 403ae4 <__fxstatat@plt+0x1ef4>
  403a84:	mov	w8, wzr
  403a88:	mov	w26, wzr
  403a8c:	mov	w19, #0x5c                  	// #92
  403a90:	tbnz	w8, #0, 403ac4 <__fxstatat@plt+0x1ed4>
  403a94:	tbz	w14, #0, 403ac4 <__fxstatat@plt+0x1ed4>
  403a98:	cmp	x20, x22
  403a9c:	b.cs	403aa8 <__fxstatat@plt+0x1eb8>  // b.hs, b.nlast
  403aa0:	mov	w8, #0x27                  	// #39
  403aa4:	strb	w8, [x21, x20]
  403aa8:	add	x8, x20, #0x1
  403aac:	cmp	x8, x22
  403ab0:	b.cs	403abc <__fxstatat@plt+0x1ecc>  // b.hs, b.nlast
  403ab4:	mov	w9, #0x27                  	// #39
  403ab8:	strb	w9, [x21, x8]
  403abc:	mov	w14, wzr
  403ac0:	add	x20, x20, #0x2
  403ac4:	mov	w9, w19
  403ac8:	cmp	x20, x22
  403acc:	b.cs	403ad4 <__fxstatat@plt+0x1ee4>  // b.hs, b.nlast
  403ad0:	strb	w9, [x21, x20]
  403ad4:	add	x20, x20, #0x1
  403ad8:	and	w25, w25, w26
  403adc:	add	x23, x23, #0x1
  403ae0:	b	403770 <__fxstatat@plt+0x1b80>
  403ae4:	ldur	w10, [x29, #-72]
  403ae8:	mov	w8, wzr
  403aec:	mov	w26, wzr
  403af0:	tbz	w10, #0, 403844 <__fxstatat@plt+0x1c54>
  403af4:	b	403870 <__fxstatat@plt+0x1c80>
  403af8:	ldr	w8, [sp, #80]
  403afc:	tbnz	w8, #0, 403adc <__fxstatat@plt+0x1eec>
  403b00:	mov	w19, wzr
  403b04:	b	403908 <__fxstatat@plt+0x1d18>
  403b08:	mov	w8, wzr
  403b0c:	mov	w9, #0x1                   	// #1
  403b10:	mov	w19, #0x27                  	// #39
  403b14:	str	w9, [sp, #72]
  403b18:	mov	w26, #0x1                   	// #1
  403b1c:	b	403844 <__fxstatat@plt+0x1c54>
  403b20:	cmn	x28, #0x1
  403b24:	stur	xzr, [x29, #-16]
  403b28:	b.ne	403b38 <__fxstatat@plt+0x1f48>  // b.any
  403b2c:	mov	x0, x24
  403b30:	bl	4017f0 <strlen@plt>
  403b34:	mov	x28, x0
  403b38:	ldr	x8, [sp, #96]
  403b3c:	mov	x11, xzr
  403b40:	mov	w26, #0x1                   	// #1
  403b44:	str	x21, [sp, #32]
  403b48:	add	x8, x8, x23
  403b4c:	str	x8, [sp, #16]
  403b50:	add	x21, x11, x23
  403b54:	add	x1, x24, x21
  403b58:	sub	x2, x28, x21
  403b5c:	sub	x0, x29, #0x14
  403b60:	sub	x3, x29, #0x10
  403b64:	str	x11, [sp, #40]
  403b68:	bl	40771c <__fxstatat@plt+0x5b2c>
  403b6c:	cbz	x0, 403f24 <__fxstatat@plt+0x2334>
  403b70:	mov	x24, x0
  403b74:	cmn	x0, #0x1
  403b78:	b.eq	403f20 <__fxstatat@plt+0x2330>  // b.none
  403b7c:	cmn	x24, #0x2
  403b80:	b.eq	403ee4 <__fxstatat@plt+0x22f4>  // b.none
  403b84:	ldr	w9, [sp, #76]
  403b88:	ldr	x21, [sp, #32]
  403b8c:	cmp	x24, #0x2
  403b90:	cset	w8, cc  // cc = lo, ul, last
  403b94:	eor	w9, w9, #0x1
  403b98:	mov	x12, #0x2b                  	// #43
  403b9c:	orr	w8, w9, w8
  403ba0:	mov	w11, #0x1                   	// #1
  403ba4:	movk	x12, #0x2, lsl #32
  403ba8:	tbnz	w8, #0, 403be4 <__fxstatat@plt+0x1ff4>
  403bac:	ldr	x9, [sp, #40]
  403bb0:	ldr	x10, [sp, #16]
  403bb4:	sub	x8, x24, #0x1
  403bb8:	add	x9, x10, x9
  403bbc:	ldrb	w10, [x9]
  403bc0:	sub	w10, w10, #0x5b
  403bc4:	cmp	w10, #0x21
  403bc8:	b.hi	403bd8 <__fxstatat@plt+0x1fe8>  // b.pmore
  403bcc:	lsl	x10, x11, x10
  403bd0:	tst	x10, x12
  403bd4:	b.ne	404050 <__fxstatat@plt+0x2460>  // b.any
  403bd8:	subs	x8, x8, #0x1
  403bdc:	add	x9, x9, #0x1
  403be0:	b.ne	403bbc <__fxstatat@plt+0x1fcc>  // b.any
  403be4:	ldur	w0, [x29, #-20]
  403be8:	bl	401b70 <iswprint@plt>
  403bec:	ldr	x21, [sp, #40]
  403bf0:	cmp	w0, #0x0
  403bf4:	cset	w8, ne  // ne = any
  403bf8:	sub	x0, x29, #0x10
  403bfc:	and	w26, w26, w8
  403c00:	add	x21, x24, x21
  403c04:	bl	401a20 <mbsinit@plt>
  403c08:	mov	x11, x21
  403c0c:	ldr	x21, [sp, #32]
  403c10:	ldur	x24, [x29, #-80]
  403c14:	cbz	w0, 403b50 <__fxstatat@plt+0x1f60>
  403c18:	b	403a50 <__fxstatat@plt+0x1e60>
  403c1c:	ldr	w8, [sp, #80]
  403c20:	tbz	w8, #2, 403ccc <__fxstatat@plt+0x20dc>
  403c24:	add	x9, x23, #0x2
  403c28:	cmp	x9, x28
  403c2c:	b.cs	403ccc <__fxstatat@plt+0x20dc>  // b.hs, b.nlast
  403c30:	add	x8, x23, x24
  403c34:	ldrb	w8, [x8, #1]
  403c38:	cmp	w8, #0x3f
  403c3c:	b.ne	403ccc <__fxstatat@plt+0x20dc>  // b.any
  403c40:	ldrb	w19, [x24, x9]
  403c44:	mov	w8, wzr
  403c48:	cmp	w19, #0x3e
  403c4c:	b.hi	403f38 <__fxstatat@plt+0x2348>  // b.pmore
  403c50:	mov	w10, #0x1                   	// #1
  403c54:	mov	x11, #0xa38200000000        	// #179778741075968
  403c58:	lsl	x10, x10, x19
  403c5c:	movk	x11, #0x7000, lsl #48
  403c60:	tst	x10, x11
  403c64:	b.eq	403f38 <__fxstatat@plt+0x2348>  // b.none
  403c68:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x242c>
  403c6c:	cmp	x20, x22
  403c70:	b.cs	403c7c <__fxstatat@plt+0x208c>  // b.hs, b.nlast
  403c74:	mov	w8, #0x3f                  	// #63
  403c78:	strb	w8, [x21, x20]
  403c7c:	add	x8, x20, #0x1
  403c80:	cmp	x8, x22
  403c84:	b.cs	403c90 <__fxstatat@plt+0x20a0>  // b.hs, b.nlast
  403c88:	mov	w10, #0x22                  	// #34
  403c8c:	strb	w10, [x21, x8]
  403c90:	add	x8, x20, #0x2
  403c94:	cmp	x8, x22
  403c98:	b.cs	403ca4 <__fxstatat@plt+0x20b4>  // b.hs, b.nlast
  403c9c:	mov	w10, #0x22                  	// #34
  403ca0:	strb	w10, [x21, x8]
  403ca4:	add	x8, x20, #0x3
  403ca8:	cmp	x8, x22
  403cac:	b.cs	403cb8 <__fxstatat@plt+0x20c8>  // b.hs, b.nlast
  403cb0:	mov	w10, #0x3f                  	// #63
  403cb4:	strb	w10, [x21, x8]
  403cb8:	mov	w8, wzr
  403cbc:	mov	w26, wzr
  403cc0:	add	x20, x20, #0x4
  403cc4:	mov	x23, x9
  403cc8:	b	403844 <__fxstatat@plt+0x1c54>
  403ccc:	mov	w8, wzr
  403cd0:	mov	w26, wzr
  403cd4:	mov	w19, #0x3f                  	// #63
  403cd8:	b	403844 <__fxstatat@plt+0x1c54>
  403cdc:	mov	w10, wzr
  403ce0:	add	x9, x11, x23
  403ce4:	tbz	w8, #0, 403d44 <__fxstatat@plt+0x2154>
  403ce8:	b	403df0 <__fxstatat@plt+0x2200>
  403cec:	and	w12, w10, #0x1
  403cf0:	orn	w12, w12, w14
  403cf4:	tbnz	w12, #0, 403d24 <__fxstatat@plt+0x2134>
  403cf8:	cmp	x20, x22
  403cfc:	b.cs	403d08 <__fxstatat@plt+0x2118>  // b.hs, b.nlast
  403d00:	mov	w12, #0x27                  	// #39
  403d04:	strb	w12, [x21, x20]
  403d08:	add	x12, x20, #0x1
  403d0c:	cmp	x12, x22
  403d10:	b.cs	403d1c <__fxstatat@plt+0x212c>  // b.hs, b.nlast
  403d14:	mov	w13, #0x27                  	// #39
  403d18:	strb	w13, [x21, x12]
  403d1c:	mov	w14, wzr
  403d20:	add	x20, x20, #0x2
  403d24:	cmp	x20, x22
  403d28:	b.cs	403d30 <__fxstatat@plt+0x2140>  // b.hs, b.nlast
  403d2c:	strb	w19, [x21, x20]
  403d30:	ldr	x12, [sp, #96]
  403d34:	add	x20, x20, #0x1
  403d38:	ldrb	w19, [x12, x23]
  403d3c:	mov	x23, x11
  403d40:	tbnz	w8, #0, 403df0 <__fxstatat@plt+0x2200>
  403d44:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x242c>
  403d48:	cmp	w4, #0x2
  403d4c:	cset	w10, ne  // ne = any
  403d50:	orr	w10, w10, w14
  403d54:	tbnz	w10, #0, 403d98 <__fxstatat@plt+0x21a8>
  403d58:	cmp	x20, x22
  403d5c:	b.cs	403d68 <__fxstatat@plt+0x2178>  // b.hs, b.nlast
  403d60:	mov	w10, #0x27                  	// #39
  403d64:	strb	w10, [x21, x20]
  403d68:	add	x10, x20, #0x1
  403d6c:	cmp	x10, x22
  403d70:	b.cs	403d7c <__fxstatat@plt+0x218c>  // b.hs, b.nlast
  403d74:	mov	w11, #0x24                  	// #36
  403d78:	strb	w11, [x21, x10]
  403d7c:	add	x10, x20, #0x2
  403d80:	cmp	x10, x22
  403d84:	b.cs	403d90 <__fxstatat@plt+0x21a0>  // b.hs, b.nlast
  403d88:	mov	w11, #0x27                  	// #39
  403d8c:	strb	w11, [x21, x10]
  403d90:	add	x20, x20, #0x3
  403d94:	mov	w14, #0x1                   	// #1
  403d98:	cmp	x20, x22
  403d9c:	b.cs	403da8 <__fxstatat@plt+0x21b8>  // b.hs, b.nlast
  403da0:	mov	w10, #0x5c                  	// #92
  403da4:	strb	w10, [x21, x20]
  403da8:	add	x10, x20, #0x1
  403dac:	cmp	x10, x22
  403db0:	b.cs	403dc0 <__fxstatat@plt+0x21d0>  // b.hs, b.nlast
  403db4:	mov	w11, #0x30                  	// #48
  403db8:	bfxil	w11, w19, #6, #2
  403dbc:	strb	w11, [x21, x10]
  403dc0:	add	x10, x20, #0x2
  403dc4:	cmp	x10, x22
  403dc8:	b.cs	403dd8 <__fxstatat@plt+0x21e8>  // b.hs, b.nlast
  403dcc:	mov	w11, #0x30                  	// #48
  403dd0:	bfxil	w11, w19, #3, #3
  403dd4:	strb	w11, [x21, x10]
  403dd8:	mov	w11, #0x30                  	// #48
  403ddc:	bfxil	w11, w19, #0, #3
  403de0:	add	x20, x20, #0x3
  403de4:	mov	w10, #0x1                   	// #1
  403de8:	mov	w19, w11
  403dec:	b	403e14 <__fxstatat@plt+0x2224>
  403df0:	tbz	w27, #0, 403e10 <__fxstatat@plt+0x2220>
  403df4:	cmp	x20, x22
  403df8:	b.cs	403e04 <__fxstatat@plt+0x2214>  // b.hs, b.nlast
  403dfc:	mov	w11, #0x5c                  	// #92
  403e00:	strb	w11, [x21, x20]
  403e04:	mov	w27, wzr
  403e08:	add	x20, x20, #0x1
  403e0c:	b	403e14 <__fxstatat@plt+0x2224>
  403e10:	mov	w27, wzr
  403e14:	add	x11, x23, #0x1
  403e18:	cmp	x9, x11
  403e1c:	b.hi	403cec <__fxstatat@plt+0x20fc>  // b.pmore
  403e20:	and	w8, w10, #0x1
  403e24:	tbz	w8, #0, 403a94 <__fxstatat@plt+0x1ea4>
  403e28:	b	403ac4 <__fxstatat@plt+0x1ed4>
  403e2c:	cmp	x20, x22
  403e30:	b.cs	403e3c <__fxstatat@plt+0x224c>  // b.hs, b.nlast
  403e34:	mov	w8, #0x27                  	// #39
  403e38:	strb	w8, [x21, x20]
  403e3c:	add	x8, x20, #0x1
  403e40:	cmp	x8, x22
  403e44:	b.cs	403e50 <__fxstatat@plt+0x2260>  // b.hs, b.nlast
  403e48:	mov	w9, #0x24                  	// #36
  403e4c:	strb	w9, [x21, x8]
  403e50:	add	x8, x20, #0x2
  403e54:	cmp	x8, x22
  403e58:	b.cs	403e64 <__fxstatat@plt+0x2274>  // b.hs, b.nlast
  403e5c:	mov	w9, #0x27                  	// #39
  403e60:	strb	w9, [x21, x8]
  403e64:	add	x8, x20, #0x3
  403e68:	mov	w14, #0x1                   	// #1
  403e6c:	cmp	x8, x22
  403e70:	b.cs	403e7c <__fxstatat@plt+0x228c>  // b.hs, b.nlast
  403e74:	mov	w9, #0x5c                  	// #92
  403e78:	strb	w9, [x21, x8]
  403e7c:	cmp	w4, #0x2
  403e80:	add	x20, x8, #0x1
  403e84:	b.eq	403ed4 <__fxstatat@plt+0x22e4>  // b.none
  403e88:	add	x9, x23, #0x1
  403e8c:	cmp	x9, x28
  403e90:	b.cs	403ed4 <__fxstatat@plt+0x22e4>  // b.hs, b.nlast
  403e94:	ldrb	w9, [x24, x9]
  403e98:	sub	w9, w9, #0x30
  403e9c:	cmp	w9, #0x9
  403ea0:	b.hi	403ed4 <__fxstatat@plt+0x22e4>  // b.pmore
  403ea4:	cmp	x20, x22
  403ea8:	b.cs	403eb4 <__fxstatat@plt+0x22c4>  // b.hs, b.nlast
  403eac:	mov	w9, #0x30                  	// #48
  403eb0:	strb	w9, [x21, x20]
  403eb4:	add	x9, x8, #0x2
  403eb8:	cmp	x9, x22
  403ebc:	b.cs	403ec8 <__fxstatat@plt+0x22d8>  // b.hs, b.nlast
  403ec0:	mov	w10, #0x30                  	// #48
  403ec4:	strb	w10, [x21, x9]
  403ec8:	mov	w26, wzr
  403ecc:	add	x20, x8, #0x3
  403ed0:	b	403ed8 <__fxstatat@plt+0x22e8>
  403ed4:	mov	w26, wzr
  403ed8:	mov	w8, #0x1                   	// #1
  403edc:	mov	w19, #0x30                  	// #48
  403ee0:	b	403844 <__fxstatat@plt+0x1c54>
  403ee4:	cmp	x28, x21
  403ee8:	b.ls	403f20 <__fxstatat@plt+0x2330>  // b.plast
  403eec:	ldur	x24, [x29, #-80]
  403ef0:	ldp	x21, x11, [sp, #32]
  403ef4:	sub	x8, x28, x23
  403ef8:	add	x9, x24, x23
  403efc:	ldrb	w10, [x9, x11]
  403f00:	cbz	w10, 403f30 <__fxstatat@plt+0x2340>
  403f04:	add	x11, x11, #0x1
  403f08:	add	x10, x23, x11
  403f0c:	cmp	x10, x28
  403f10:	b.cc	403efc <__fxstatat@plt+0x230c>  // b.lo, b.ul, b.last
  403f14:	mov	w26, wzr
  403f18:	mov	x11, x8
  403f1c:	b	403a50 <__fxstatat@plt+0x1e60>
  403f20:	mov	w26, wzr
  403f24:	ldp	x21, x11, [sp, #32]
  403f28:	ldur	x24, [x29, #-80]
  403f2c:	b	403a50 <__fxstatat@plt+0x1e60>
  403f30:	mov	w26, wzr
  403f34:	b	403a50 <__fxstatat@plt+0x1e60>
  403f38:	mov	w19, #0x3f                  	// #63
  403f3c:	mov	w26, w8
  403f40:	b	403844 <__fxstatat@plt+0x1c54>
  403f44:	mov	x28, x23
  403f48:	b	403f50 <__fxstatat@plt+0x2360>
  403f4c:	mov	x28, #0xffffffffffffffff    	// #-1
  403f50:	cmp	w4, #0x2
  403f54:	ldur	w10, [x29, #-72]
  403f58:	cset	w8, eq  // eq = none
  403f5c:	cmp	x20, #0x0
  403f60:	cset	w9, eq  // eq = none
  403f64:	and	w8, w8, w9
  403f68:	and	w8, w16, w8
  403f6c:	tbnz	w8, #0, 404020 <__fxstatat@plt+0x2430>
  403f70:	cmp	w4, #0x2
  403f74:	cset	w8, ne  // ne = any
  403f78:	orr	w8, w16, w8
  403f7c:	tbnz	w8, #0, 4040ec <__fxstatat@plt+0x24fc>
  403f80:	ldr	w8, [sp, #72]
  403f84:	eor	w8, w8, #0x1
  403f88:	tbnz	w8, #0, 4040ec <__fxstatat@plt+0x24fc>
  403f8c:	tbnz	w25, #0, 4040bc <__fxstatat@plt+0x24cc>
  403f90:	ldr	x24, [sp, #64]
  403f94:	mov	w19, wzr
  403f98:	cbz	x24, 4040e8 <__fxstatat@plt+0x24f8>
  403f9c:	mov	w4, #0x2                   	// #2
  403fa0:	mov	w8, w10
  403fa4:	mov	w25, w19
  403fa8:	mov	w16, w19
  403fac:	cbz	x22, 40359c <__fxstatat@plt+0x19ac>
  403fb0:	b	4040ec <__fxstatat@plt+0x24fc>
  403fb4:	mov	w16, wzr
  403fb8:	cbz	x22, 403fc4 <__fxstatat@plt+0x23d4>
  403fbc:	mov	w8, #0x22                  	// #34
  403fc0:	strb	w8, [x21]
  403fc4:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  403fc8:	add	x8, x8, #0x314
  403fcc:	stur	x8, [x29, #-64]
  403fd0:	mov	w8, #0x1                   	// #1
  403fd4:	mov	w20, #0x1                   	// #1
  403fd8:	mov	w4, #0x5                   	// #5
  403fdc:	stur	x8, [x29, #-32]
  403fe0:	mov	w9, #0x1                   	// #1
  403fe4:	b	4036f8 <__fxstatat@plt+0x1b08>
  403fe8:	mov	w9, #0x1                   	// #1
  403fec:	mov	w16, wzr
  403ff0:	cbz	x22, 403ffc <__fxstatat@plt+0x240c>
  403ff4:	mov	w8, #0x27                  	// #39
  403ff8:	strb	w8, [x21]
  403ffc:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  404000:	add	x8, x8, #0x318
  404004:	stur	x8, [x29, #-64]
  404008:	mov	w8, #0x1                   	// #1
  40400c:	mov	w4, #0x2                   	// #2
  404010:	mov	w20, #0x1                   	// #1
  404014:	stur	x8, [x29, #-32]
  404018:	b	4036f8 <__fxstatat@plt+0x1b08>
  40401c:	ldur	w10, [x29, #-72]
  404020:	tst	w10, #0x1
  404024:	mov	w8, #0x2                   	// #2
  404028:	mov	w9, #0x4                   	// #4
  40402c:	csel	w8, w9, w8, ne  // ne = any
  404030:	cmp	w4, #0x2
  404034:	b.ne	40403c <__fxstatat@plt+0x244c>  // b.any
  404038:	mov	w4, w8
  40403c:	ldr	x7, [sp, #88]
  404040:	b	40406c <__fxstatat@plt+0x247c>
  404044:	ldr	x7, [sp, #88]
  404048:	ldur	w4, [x29, #-44]
  40404c:	b	40406c <__fxstatat@plt+0x247c>
  404050:	ldur	w8, [x29, #-72]
  404054:	ldr	x7, [sp, #88]
  404058:	ldur	x24, [x29, #-80]
  40405c:	mov	w9, #0x4                   	// #4
  404060:	tst	w8, #0x1
  404064:	mov	w8, #0x2                   	// #2
  404068:	csel	w4, w9, w8, ne  // ne = any
  40406c:	ldr	w8, [sp, #80]
  404070:	mov	x0, x21
  404074:	mov	x1, x22
  404078:	mov	x2, x24
  40407c:	and	w5, w8, #0xfffffffd
  404080:	ldur	x8, [x29, #-88]
  404084:	mov	x3, x28
  404088:	mov	x6, xzr
  40408c:	str	x8, [sp]
  404090:	bl	403518 <__fxstatat@plt+0x1928>
  404094:	mov	x20, x0
  404098:	mov	x0, x20
  40409c:	ldp	x20, x19, [sp, #272]
  4040a0:	ldp	x22, x21, [sp, #256]
  4040a4:	ldp	x24, x23, [sp, #240]
  4040a8:	ldp	x26, x25, [sp, #224]
  4040ac:	ldp	x28, x27, [sp, #208]
  4040b0:	ldp	x29, x30, [sp, #192]
  4040b4:	add	sp, sp, #0x120
  4040b8:	ret
  4040bc:	ldur	x8, [x29, #-88]
  4040c0:	ldr	x1, [sp, #64]
  4040c4:	ldur	x2, [x29, #-80]
  4040c8:	ldr	w5, [sp, #80]
  4040cc:	ldur	x6, [x29, #-40]
  4040d0:	ldr	x7, [sp, #88]
  4040d4:	mov	w4, #0x5                   	// #5
  4040d8:	str	x8, [sp]
  4040dc:	mov	x0, x21
  4040e0:	mov	x3, x28
  4040e4:	b	404090 <__fxstatat@plt+0x24a0>
  4040e8:	mov	w16, w19
  4040ec:	ldur	x8, [x29, #-64]
  4040f0:	cbz	x8, 40411c <__fxstatat@plt+0x252c>
  4040f4:	tbnz	w16, #0, 40411c <__fxstatat@plt+0x252c>
  4040f8:	ldrb	w9, [x8]
  4040fc:	cbz	w9, 40411c <__fxstatat@plt+0x252c>
  404100:	add	x8, x8, #0x1
  404104:	cmp	x20, x22
  404108:	b.cs	404110 <__fxstatat@plt+0x2520>  // b.hs, b.nlast
  40410c:	strb	w9, [x21, x20]
  404110:	ldrb	w9, [x8], #1
  404114:	add	x20, x20, #0x1
  404118:	cbnz	w9, 404104 <__fxstatat@plt+0x2514>
  40411c:	cmp	x20, x22
  404120:	b.cs	404098 <__fxstatat@plt+0x24a8>  // b.hs, b.nlast
  404124:	strb	wzr, [x21, x20]
  404128:	b	404098 <__fxstatat@plt+0x24a8>
  40412c:	b.ne	40403c <__fxstatat@plt+0x244c>  // b.any
  404130:	mov	w4, #0x4                   	// #4
  404134:	b	40403c <__fxstatat@plt+0x244c>
  404138:	bl	401a10 <abort@plt>
  40413c:	mov	x3, x2
  404140:	mov	x2, xzr
  404144:	b	404148 <__fxstatat@plt+0x2558>
  404148:	sub	sp, sp, #0x70
  40414c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  404150:	add	x8, x8, #0x310
  404154:	cmp	x3, #0x0
  404158:	stp	x29, x30, [sp, #16]
  40415c:	stp	x28, x27, [sp, #32]
  404160:	stp	x26, x25, [sp, #48]
  404164:	stp	x24, x23, [sp, #64]
  404168:	stp	x22, x21, [sp, #80]
  40416c:	stp	x20, x19, [sp, #96]
  404170:	add	x29, sp, #0x10
  404174:	mov	x19, x2
  404178:	mov	x22, x1
  40417c:	mov	x23, x0
  404180:	csel	x21, x8, x3, eq  // eq = none
  404184:	bl	401ba0 <__errno_location@plt>
  404188:	ldp	w4, w8, [x21]
  40418c:	cmp	x19, #0x0
  404190:	ldp	x7, x9, [x21, #40]
  404194:	ldr	w28, [x0]
  404198:	cset	w10, eq  // eq = none
  40419c:	orr	w25, w8, w10
  4041a0:	add	x26, x21, #0x8
  4041a4:	mov	x24, x0
  4041a8:	mov	x0, xzr
  4041ac:	mov	x1, xzr
  4041b0:	mov	x2, x23
  4041b4:	mov	x3, x22
  4041b8:	mov	w5, w25
  4041bc:	mov	x6, x26
  4041c0:	str	x9, [sp]
  4041c4:	bl	403518 <__fxstatat@plt+0x1928>
  4041c8:	add	x27, x0, #0x1
  4041cc:	mov	x20, x0
  4041d0:	mov	x0, x27
  4041d4:	bl	4051e4 <__fxstatat@plt+0x35f4>
  4041d8:	ldr	w4, [x21]
  4041dc:	ldp	x7, x8, [x21, #40]
  4041e0:	mov	x1, x27
  4041e4:	mov	x2, x23
  4041e8:	mov	x3, x22
  4041ec:	mov	w5, w25
  4041f0:	mov	x6, x26
  4041f4:	mov	x21, x0
  4041f8:	str	x8, [sp]
  4041fc:	bl	403518 <__fxstatat@plt+0x1928>
  404200:	str	w28, [x24]
  404204:	cbz	x19, 40420c <__fxstatat@plt+0x261c>
  404208:	str	x20, [x19]
  40420c:	mov	x0, x21
  404210:	ldp	x20, x19, [sp, #96]
  404214:	ldp	x22, x21, [sp, #80]
  404218:	ldp	x24, x23, [sp, #64]
  40421c:	ldp	x26, x25, [sp, #48]
  404220:	ldp	x28, x27, [sp, #32]
  404224:	ldp	x29, x30, [sp, #16]
  404228:	add	sp, sp, #0x70
  40422c:	ret
  404230:	stp	x29, x30, [sp, #-64]!
  404234:	stp	x20, x19, [sp, #48]
  404238:	adrp	x20, 41b000 <__fxstatat@plt+0x19410>
  40423c:	stp	x22, x21, [sp, #32]
  404240:	ldr	w8, [x20, #600]
  404244:	adrp	x21, 41b000 <__fxstatat@plt+0x19410>
  404248:	ldr	x19, [x21, #592]
  40424c:	str	x23, [sp, #16]
  404250:	cmp	w8, #0x2
  404254:	mov	x29, sp
  404258:	b.lt	40427c <__fxstatat@plt+0x268c>  // b.tstop
  40425c:	add	x22, x19, #0x18
  404260:	mov	w23, #0x1                   	// #1
  404264:	ldr	x0, [x22], #16
  404268:	bl	401aa0 <free@plt>
  40426c:	ldrsw	x8, [x20, #600]
  404270:	add	x23, x23, #0x1
  404274:	cmp	x23, x8
  404278:	b.lt	404264 <__fxstatat@plt+0x2674>  // b.tstop
  40427c:	ldr	x0, [x19, #8]
  404280:	adrp	x23, 41b000 <__fxstatat@plt+0x19410>
  404284:	add	x23, x23, #0x348
  404288:	adrp	x22, 41b000 <__fxstatat@plt+0x19410>
  40428c:	cmp	x0, x23
  404290:	add	x22, x22, #0x260
  404294:	b.eq	4042a4 <__fxstatat@plt+0x26b4>  // b.none
  404298:	bl	401aa0 <free@plt>
  40429c:	mov	w8, #0x100                 	// #256
  4042a0:	stp	x8, x23, [x22]
  4042a4:	cmp	x19, x22
  4042a8:	b.eq	4042b8 <__fxstatat@plt+0x26c8>  // b.none
  4042ac:	mov	x0, x19
  4042b0:	bl	401aa0 <free@plt>
  4042b4:	str	x22, [x21, #592]
  4042b8:	mov	w8, #0x1                   	// #1
  4042bc:	str	w8, [x20, #600]
  4042c0:	ldp	x20, x19, [sp, #48]
  4042c4:	ldp	x22, x21, [sp, #32]
  4042c8:	ldr	x23, [sp, #16]
  4042cc:	ldp	x29, x30, [sp], #64
  4042d0:	ret
  4042d4:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  4042d8:	add	x3, x3, #0x310
  4042dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4042e0:	b	4042e4 <__fxstatat@plt+0x26f4>
  4042e4:	sub	sp, sp, #0x80
  4042e8:	stp	x29, x30, [sp, #32]
  4042ec:	add	x29, sp, #0x20
  4042f0:	stp	x28, x27, [sp, #48]
  4042f4:	stp	x26, x25, [sp, #64]
  4042f8:	stp	x24, x23, [sp, #80]
  4042fc:	stp	x22, x21, [sp, #96]
  404300:	stp	x20, x19, [sp, #112]
  404304:	mov	x22, x3
  404308:	stur	x2, [x29, #-8]
  40430c:	mov	x21, x1
  404310:	mov	w23, w0
  404314:	bl	401ba0 <__errno_location@plt>
  404318:	tbnz	w23, #31, 404468 <__fxstatat@plt+0x2878>
  40431c:	adrp	x25, 41b000 <__fxstatat@plt+0x19410>
  404320:	ldr	w8, [x25, #600]
  404324:	adrp	x28, 41b000 <__fxstatat@plt+0x19410>
  404328:	ldr	w20, [x0]
  40432c:	ldr	x27, [x28, #592]
  404330:	mov	x19, x0
  404334:	cmp	w8, w23
  404338:	b.gt	4043a4 <__fxstatat@plt+0x27b4>
  40433c:	mov	w8, #0x7fffffff            	// #2147483647
  404340:	cmp	w23, w8
  404344:	stur	w20, [x29, #-12]
  404348:	b.eq	40446c <__fxstatat@plt+0x287c>  // b.none
  40434c:	adrp	x20, 41b000 <__fxstatat@plt+0x19410>
  404350:	add	x20, x20, #0x260
  404354:	add	w26, w23, #0x1
  404358:	cmp	x27, x20
  40435c:	csel	x0, xzr, x27, eq  // eq = none
  404360:	sbfiz	x1, x26, #4, #32
  404364:	bl	405234 <__fxstatat@plt+0x3644>
  404368:	mov	x24, x0
  40436c:	cmp	x27, x20
  404370:	str	x0, [x28, #592]
  404374:	b.ne	404380 <__fxstatat@plt+0x2790>  // b.any
  404378:	ldr	q0, [x20]
  40437c:	str	q0, [x24]
  404380:	ldrsw	x8, [x25, #600]
  404384:	mov	w1, wzr
  404388:	add	x0, x24, x8, lsl #4
  40438c:	sub	w8, w26, w8
  404390:	sbfiz	x2, x8, #4, #32
  404394:	bl	401960 <memset@plt>
  404398:	ldur	w20, [x29, #-12]
  40439c:	mov	x27, x24
  4043a0:	str	w26, [x25, #600]
  4043a4:	add	x28, x27, w23, uxtw #4
  4043a8:	mov	x27, x28
  4043ac:	ldr	x26, [x28]
  4043b0:	ldr	x23, [x27, #8]!
  4043b4:	ldp	w4, w8, [x22]
  4043b8:	ldp	x7, x9, [x22, #40]
  4043bc:	ldur	x3, [x29, #-8]
  4043c0:	add	x24, x22, #0x8
  4043c4:	orr	w25, w8, #0x1
  4043c8:	mov	x0, x23
  4043cc:	mov	x1, x26
  4043d0:	mov	x2, x21
  4043d4:	mov	w5, w25
  4043d8:	mov	x6, x24
  4043dc:	str	x9, [sp]
  4043e0:	bl	403518 <__fxstatat@plt+0x1928>
  4043e4:	cmp	x26, x0
  4043e8:	b.hi	404440 <__fxstatat@plt+0x2850>  // b.pmore
  4043ec:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4043f0:	add	x8, x8, #0x348
  4043f4:	add	x26, x0, #0x1
  4043f8:	cmp	x23, x8
  4043fc:	str	x26, [x28]
  404400:	b.eq	40440c <__fxstatat@plt+0x281c>  // b.none
  404404:	mov	x0, x23
  404408:	bl	401aa0 <free@plt>
  40440c:	mov	x0, x26
  404410:	bl	4051e4 <__fxstatat@plt+0x35f4>
  404414:	str	x0, [x27]
  404418:	ldr	w4, [x22]
  40441c:	ldp	x7, x8, [x22, #40]
  404420:	ldur	x3, [x29, #-8]
  404424:	mov	x1, x26
  404428:	mov	x2, x21
  40442c:	mov	w5, w25
  404430:	mov	x6, x24
  404434:	mov	x23, x0
  404438:	str	x8, [sp]
  40443c:	bl	403518 <__fxstatat@plt+0x1928>
  404440:	str	w20, [x19]
  404444:	mov	x0, x23
  404448:	ldp	x20, x19, [sp, #112]
  40444c:	ldp	x22, x21, [sp, #96]
  404450:	ldp	x24, x23, [sp, #80]
  404454:	ldp	x26, x25, [sp, #64]
  404458:	ldp	x28, x27, [sp, #48]
  40445c:	ldp	x29, x30, [sp, #32]
  404460:	add	sp, sp, #0x80
  404464:	ret
  404468:	bl	401a10 <abort@plt>
  40446c:	bl	405420 <__fxstatat@plt+0x3830>
  404470:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404474:	add	x3, x3, #0x310
  404478:	b	4042e4 <__fxstatat@plt+0x26f4>
  40447c:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404480:	add	x3, x3, #0x310
  404484:	mov	x2, #0xffffffffffffffff    	// #-1
  404488:	mov	x1, x0
  40448c:	mov	w0, wzr
  404490:	b	4042e4 <__fxstatat@plt+0x26f4>
  404494:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404498:	mov	x2, x1
  40449c:	add	x3, x3, #0x310
  4044a0:	mov	x1, x0
  4044a4:	mov	w0, wzr
  4044a8:	b	4042e4 <__fxstatat@plt+0x26f4>
  4044ac:	sub	sp, sp, #0x50
  4044b0:	movi	v0.2d, #0x0
  4044b4:	cmp	w1, #0xa
  4044b8:	stp	x29, x30, [sp, #64]
  4044bc:	add	x29, sp, #0x40
  4044c0:	str	xzr, [sp, #48]
  4044c4:	stp	q0, q0, [sp, #16]
  4044c8:	str	q0, [sp]
  4044cc:	b.eq	4044f4 <__fxstatat@plt+0x2904>  // b.none
  4044d0:	mov	x8, x2
  4044d4:	str	w1, [sp]
  4044d8:	mov	x3, sp
  4044dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4044e0:	mov	x1, x8
  4044e4:	bl	4042e4 <__fxstatat@plt+0x26f4>
  4044e8:	ldp	x29, x30, [sp, #64]
  4044ec:	add	sp, sp, #0x50
  4044f0:	ret
  4044f4:	bl	401a10 <abort@plt>
  4044f8:	sub	sp, sp, #0x50
  4044fc:	movi	v0.2d, #0x0
  404500:	cmp	w1, #0xa
  404504:	stp	x29, x30, [sp, #64]
  404508:	add	x29, sp, #0x40
  40450c:	str	xzr, [sp, #48]
  404510:	stp	q0, q0, [sp, #16]
  404514:	str	q0, [sp]
  404518:	b.eq	404540 <__fxstatat@plt+0x2950>  // b.none
  40451c:	mov	x8, x3
  404520:	str	w1, [sp]
  404524:	mov	x3, sp
  404528:	mov	x1, x2
  40452c:	mov	x2, x8
  404530:	bl	4042e4 <__fxstatat@plt+0x26f4>
  404534:	ldp	x29, x30, [sp, #64]
  404538:	add	sp, sp, #0x50
  40453c:	ret
  404540:	bl	401a10 <abort@plt>
  404544:	mov	x2, x1
  404548:	mov	w1, w0
  40454c:	mov	w0, wzr
  404550:	b	4044ac <__fxstatat@plt+0x28bc>
  404554:	mov	x3, x2
  404558:	mov	x2, x1
  40455c:	mov	w1, w0
  404560:	mov	w0, wzr
  404564:	b	4044f8 <__fxstatat@plt+0x2908>
  404568:	sub	sp, sp, #0x50
  40456c:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  404570:	add	x9, x9, #0x310
  404574:	ldp	q0, q1, [x9]
  404578:	ubfx	w10, w2, #5, #3
  40457c:	mov	x11, sp
  404580:	mov	x8, x1
  404584:	stp	q0, q1, [sp]
  404588:	ldr	q0, [x9, #32]
  40458c:	ldr	x9, [x9, #48]
  404590:	mov	x1, x0
  404594:	mov	x3, sp
  404598:	str	q0, [sp, #32]
  40459c:	str	x9, [sp, #48]
  4045a0:	add	x9, x11, w10, uxtw #2
  4045a4:	ldr	w10, [x9, #8]
  4045a8:	mov	w0, wzr
  4045ac:	stp	x29, x30, [sp, #64]
  4045b0:	add	x29, sp, #0x40
  4045b4:	lsr	w11, w10, w2
  4045b8:	mvn	w11, w11
  4045bc:	and	w11, w11, #0x1
  4045c0:	lsl	w11, w11, w2
  4045c4:	eor	w10, w11, w10
  4045c8:	mov	x2, x8
  4045cc:	str	w10, [x9, #8]
  4045d0:	bl	4042e4 <__fxstatat@plt+0x26f4>
  4045d4:	ldp	x29, x30, [sp, #64]
  4045d8:	add	sp, sp, #0x50
  4045dc:	ret
  4045e0:	sub	sp, sp, #0x50
  4045e4:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  4045e8:	add	x9, x9, #0x310
  4045ec:	ldp	q0, q1, [x9]
  4045f0:	ubfx	w10, w1, #5, #3
  4045f4:	mov	x11, sp
  4045f8:	mov	x8, x0
  4045fc:	stp	q0, q1, [sp]
  404600:	ldr	q0, [x9, #32]
  404604:	ldr	x9, [x9, #48]
  404608:	mov	x3, sp
  40460c:	mov	x2, #0xffffffffffffffff    	// #-1
  404610:	str	q0, [sp, #32]
  404614:	str	x9, [sp, #48]
  404618:	add	x9, x11, w10, uxtw #2
  40461c:	ldr	w10, [x9, #8]
  404620:	mov	w0, wzr
  404624:	stp	x29, x30, [sp, #64]
  404628:	add	x29, sp, #0x40
  40462c:	lsr	w11, w10, w1
  404630:	mvn	w11, w11
  404634:	and	w11, w11, #0x1
  404638:	lsl	w11, w11, w1
  40463c:	eor	w10, w11, w10
  404640:	mov	x1, x8
  404644:	str	w10, [x9, #8]
  404648:	bl	4042e4 <__fxstatat@plt+0x26f4>
  40464c:	ldp	x29, x30, [sp, #64]
  404650:	add	sp, sp, #0x50
  404654:	ret
  404658:	sub	sp, sp, #0x50
  40465c:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  404660:	add	x8, x8, #0x310
  404664:	ldp	q0, q1, [x8]
  404668:	ldr	q2, [x8, #32]
  40466c:	ldr	x8, [x8, #48]
  404670:	mov	x1, x0
  404674:	stp	q0, q1, [sp]
  404678:	ldr	w9, [sp, #12]
  40467c:	str	x8, [sp, #48]
  404680:	mov	x3, sp
  404684:	mov	x2, #0xffffffffffffffff    	// #-1
  404688:	orr	w8, w9, #0x4000000
  40468c:	mov	w0, wzr
  404690:	stp	x29, x30, [sp, #64]
  404694:	add	x29, sp, #0x40
  404698:	str	q2, [sp, #32]
  40469c:	str	w8, [sp, #12]
  4046a0:	bl	4042e4 <__fxstatat@plt+0x26f4>
  4046a4:	ldp	x29, x30, [sp, #64]
  4046a8:	add	sp, sp, #0x50
  4046ac:	ret
  4046b0:	sub	sp, sp, #0x50
  4046b4:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4046b8:	add	x8, x8, #0x310
  4046bc:	ldp	q0, q1, [x8]
  4046c0:	ldr	q2, [x8, #32]
  4046c4:	ldr	x8, [x8, #48]
  4046c8:	mov	x2, x1
  4046cc:	stp	q0, q1, [sp]
  4046d0:	ldr	w9, [sp, #12]
  4046d4:	mov	x1, x0
  4046d8:	str	x8, [sp, #48]
  4046dc:	mov	x3, sp
  4046e0:	orr	w8, w9, #0x4000000
  4046e4:	mov	w0, wzr
  4046e8:	stp	x29, x30, [sp, #64]
  4046ec:	add	x29, sp, #0x40
  4046f0:	str	q2, [sp, #32]
  4046f4:	str	w8, [sp, #12]
  4046f8:	bl	4042e4 <__fxstatat@plt+0x26f4>
  4046fc:	ldp	x29, x30, [sp, #64]
  404700:	add	sp, sp, #0x50
  404704:	ret
  404708:	sub	sp, sp, #0x80
  40470c:	movi	v0.2d, #0x0
  404710:	cmp	w1, #0xa
  404714:	stp	x29, x30, [sp, #112]
  404718:	add	x29, sp, #0x70
  40471c:	str	wzr, [sp, #48]
  404720:	stp	q0, q0, [sp, #16]
  404724:	str	q0, [sp]
  404728:	b.eq	404778 <__fxstatat@plt+0x2b88>  // b.none
  40472c:	ldp	q0, q1, [sp]
  404730:	ldr	w9, [sp, #48]
  404734:	ldr	q2, [sp, #32]
  404738:	mov	x8, x2
  40473c:	stur	q0, [sp, #60]
  404740:	ldr	w10, [sp, #68]
  404744:	str	w1, [sp, #56]
  404748:	str	w9, [sp, #108]
  40474c:	add	x3, sp, #0x38
  404750:	orr	w9, w10, #0x4000000
  404754:	mov	x2, #0xffffffffffffffff    	// #-1
  404758:	mov	x1, x8
  40475c:	stur	q1, [sp, #76]
  404760:	stur	q2, [sp, #92]
  404764:	str	w9, [sp, #68]
  404768:	bl	4042e4 <__fxstatat@plt+0x26f4>
  40476c:	ldp	x29, x30, [sp, #112]
  404770:	add	sp, sp, #0x80
  404774:	ret
  404778:	bl	401a10 <abort@plt>
  40477c:	mov	x4, #0xffffffffffffffff    	// #-1
  404780:	b	404784 <__fxstatat@plt+0x2b94>
  404784:	sub	sp, sp, #0x50
  404788:	adrp	x9, 41b000 <__fxstatat@plt+0x19410>
  40478c:	add	x9, x9, #0x310
  404790:	ldp	q0, q1, [x9]
  404794:	ldr	x10, [x9, #48]
  404798:	stp	x29, x30, [sp, #64]
  40479c:	add	x29, sp, #0x40
  4047a0:	stp	q0, q1, [sp]
  4047a4:	ldr	q0, [x9, #32]
  4047a8:	mov	w9, #0xa                   	// #10
  4047ac:	str	x10, [sp, #48]
  4047b0:	str	w9, [sp]
  4047b4:	str	q0, [sp, #32]
  4047b8:	cbz	x1, 4047e4 <__fxstatat@plt+0x2bf4>
  4047bc:	cbz	x2, 4047e4 <__fxstatat@plt+0x2bf4>
  4047c0:	mov	x8, x3
  4047c4:	stp	x1, x2, [sp, #40]
  4047c8:	mov	x3, sp
  4047cc:	mov	x1, x8
  4047d0:	mov	x2, x4
  4047d4:	bl	4042e4 <__fxstatat@plt+0x26f4>
  4047d8:	ldp	x29, x30, [sp, #64]
  4047dc:	add	sp, sp, #0x50
  4047e0:	ret
  4047e4:	bl	401a10 <abort@plt>
  4047e8:	mov	x3, x2
  4047ec:	mov	x2, x1
  4047f0:	mov	x4, #0xffffffffffffffff    	// #-1
  4047f4:	mov	x1, x0
  4047f8:	mov	w0, wzr
  4047fc:	b	404784 <__fxstatat@plt+0x2b94>
  404800:	mov	x4, x3
  404804:	mov	x3, x2
  404808:	mov	x2, x1
  40480c:	mov	x1, x0
  404810:	mov	w0, wzr
  404814:	b	404784 <__fxstatat@plt+0x2b94>
  404818:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  40481c:	add	x3, x3, #0x270
  404820:	b	4042e4 <__fxstatat@plt+0x26f4>
  404824:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404828:	mov	x2, x1
  40482c:	add	x3, x3, #0x270
  404830:	mov	x1, x0
  404834:	mov	w0, wzr
  404838:	b	4042e4 <__fxstatat@plt+0x26f4>
  40483c:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404840:	add	x3, x3, #0x270
  404844:	mov	x2, #0xffffffffffffffff    	// #-1
  404848:	b	4042e4 <__fxstatat@plt+0x26f4>
  40484c:	adrp	x3, 41b000 <__fxstatat@plt+0x19410>
  404850:	add	x3, x3, #0x270
  404854:	mov	x2, #0xffffffffffffffff    	// #-1
  404858:	mov	x1, x0
  40485c:	mov	w0, wzr
  404860:	b	4042e4 <__fxstatat@plt+0x26f4>
  404864:	stp	x29, x30, [sp, #-32]!
  404868:	stp	x20, x19, [sp, #16]
  40486c:	mov	x20, x0
  404870:	mov	w19, w1
  404874:	mov	w2, #0x5                   	// #5
  404878:	mov	x0, xzr
  40487c:	mov	x1, x20
  404880:	mov	x29, sp
  404884:	bl	401b40 <dcgettext@plt>
  404888:	cmp	x0, x20
  40488c:	b.ne	404970 <__fxstatat@plt+0x2d80>  // b.any
  404890:	bl	4088ac <__fxstatat@plt+0x6cbc>
  404894:	ldrb	w8, [x0]
  404898:	and	w8, w8, #0xffffffdf
  40489c:	cmp	w8, #0x47
  4048a0:	b.eq	404904 <__fxstatat@plt+0x2d14>  // b.none
  4048a4:	cmp	w8, #0x55
  4048a8:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  4048ac:	ldrb	w8, [x0, #1]
  4048b0:	and	w8, w8, #0xffffffdf
  4048b4:	cmp	w8, #0x54
  4048b8:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  4048bc:	ldrb	w8, [x0, #2]
  4048c0:	and	w8, w8, #0xffffffdf
  4048c4:	cmp	w8, #0x46
  4048c8:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  4048cc:	ldrb	w8, [x0, #3]
  4048d0:	cmp	w8, #0x2d
  4048d4:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  4048d8:	ldrb	w8, [x0, #4]
  4048dc:	cmp	w8, #0x38
  4048e0:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  4048e4:	ldrb	w8, [x0, #5]
  4048e8:	cbnz	w8, 404958 <__fxstatat@plt+0x2d68>
  4048ec:	ldrb	w8, [x20]
  4048f0:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  4048f4:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  4048f8:	add	x9, x9, #0x31e
  4048fc:	add	x10, x10, #0x31a
  404900:	b	404990 <__fxstatat@plt+0x2da0>
  404904:	ldrb	w8, [x0, #1]
  404908:	and	w8, w8, #0xffffffdf
  40490c:	cmp	w8, #0x42
  404910:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  404914:	ldrb	w8, [x0, #2]
  404918:	cmp	w8, #0x31
  40491c:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  404920:	ldrb	w8, [x0, #3]
  404924:	cmp	w8, #0x38
  404928:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  40492c:	ldrb	w8, [x0, #4]
  404930:	cmp	w8, #0x30
  404934:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  404938:	ldrb	w8, [x0, #5]
  40493c:	cmp	w8, #0x33
  404940:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  404944:	ldrb	w8, [x0, #6]
  404948:	cmp	w8, #0x30
  40494c:	b.ne	404958 <__fxstatat@plt+0x2d68>  // b.any
  404950:	ldrb	w8, [x0, #7]
  404954:	cbz	w8, 40497c <__fxstatat@plt+0x2d8c>
  404958:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  40495c:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  404960:	add	x8, x8, #0x318
  404964:	add	x9, x9, #0x314
  404968:	cmp	w19, #0x9
  40496c:	csel	x0, x9, x8, eq  // eq = none
  404970:	ldp	x20, x19, [sp, #16]
  404974:	ldp	x29, x30, [sp], #32
  404978:	ret
  40497c:	ldrb	w8, [x20]
  404980:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  404984:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  404988:	add	x9, x9, #0x326
  40498c:	add	x10, x10, #0x322
  404990:	cmp	w8, #0x60
  404994:	csel	x0, x10, x9, eq  // eq = none
  404998:	b	404970 <__fxstatat@plt+0x2d80>
  40499c:	sub	sp, sp, #0xa0
  4049a0:	str	x19, [sp, #144]
  4049a4:	mov	x19, x0
  4049a8:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  4049ac:	add	x0, x0, #0x1b0
  4049b0:	mov	x1, sp
  4049b4:	stp	x29, x30, [sp, #128]
  4049b8:	add	x29, sp, #0x80
  4049bc:	bl	408f40 <__fxstatat@plt+0x7350>
  4049c0:	cbz	w0, 4049cc <__fxstatat@plt+0x2ddc>
  4049c4:	mov	x19, xzr
  4049c8:	b	4049d8 <__fxstatat@plt+0x2de8>
  4049cc:	ldr	q0, [sp]
  4049d0:	ext	v0.16b, v0.16b, v0.16b, #8
  4049d4:	str	q0, [x19]
  4049d8:	mov	x0, x19
  4049dc:	ldr	x19, [sp, #144]
  4049e0:	ldp	x29, x30, [sp, #128]
  4049e4:	add	sp, sp, #0xa0
  4049e8:	ret
  4049ec:	stp	x29, x30, [sp, #-80]!
  4049f0:	stp	x24, x23, [sp, #32]
  4049f4:	stp	x22, x21, [sp, #48]
  4049f8:	stp	x20, x19, [sp, #64]
  4049fc:	mov	x19, x4
  404a00:	mov	x20, x3
  404a04:	mov	x21, x2
  404a08:	mov	x22, x1
  404a0c:	mov	x23, x0
  404a10:	str	x25, [sp, #16]
  404a14:	mov	x29, sp
  404a18:	cbz	x2, 404a30 <__fxstatat@plt+0x2e40>
  404a1c:	mov	w1, #0x3a                  	// #58
  404a20:	mov	x0, x23
  404a24:	bl	401ad0 <strchr@plt>
  404a28:	mov	x25, x0
  404a2c:	b	404a34 <__fxstatat@plt+0x2e44>
  404a30:	mov	x25, xzr
  404a34:	mov	x0, x23
  404a38:	mov	x1, x25
  404a3c:	mov	x2, x22
  404a40:	mov	x3, x21
  404a44:	mov	x4, x20
  404a48:	mov	x5, x19
  404a4c:	bl	404ab4 <__fxstatat@plt+0x2ec4>
  404a50:	mov	x24, x0
  404a54:	cbz	x21, 404a98 <__fxstatat@plt+0x2ea8>
  404a58:	cbnz	x25, 404a98 <__fxstatat@plt+0x2ea8>
  404a5c:	cbz	x24, 404a98 <__fxstatat@plt+0x2ea8>
  404a60:	mov	w1, #0x2e                  	// #46
  404a64:	mov	x0, x23
  404a68:	bl	401ad0 <strchr@plt>
  404a6c:	cbz	x0, 404a98 <__fxstatat@plt+0x2ea8>
  404a70:	mov	x1, x0
  404a74:	mov	x0, x23
  404a78:	mov	x2, x22
  404a7c:	mov	x3, x21
  404a80:	mov	x4, x20
  404a84:	mov	x5, x19
  404a88:	bl	404ab4 <__fxstatat@plt+0x2ec4>
  404a8c:	cmp	x0, #0x0
  404a90:	csel	x0, xzr, x24, eq  // eq = none
  404a94:	b	404a9c <__fxstatat@plt+0x2eac>
  404a98:	mov	x0, x24
  404a9c:	ldp	x20, x19, [sp, #64]
  404aa0:	ldp	x22, x21, [sp, #48]
  404aa4:	ldp	x24, x23, [sp, #32]
  404aa8:	ldr	x25, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	sub	sp, sp, #0x80
  404ab8:	stp	x29, x30, [sp, #32]
  404abc:	stp	x28, x27, [sp, #48]
  404ac0:	stp	x26, x25, [sp, #64]
  404ac4:	stp	x24, x23, [sp, #80]
  404ac8:	stp	x22, x21, [sp, #96]
  404acc:	stp	x20, x19, [sp, #112]
  404ad0:	ldr	w28, [x2]
  404ad4:	mov	x19, x5
  404ad8:	mov	x20, x4
  404adc:	mov	x21, x3
  404ae0:	mov	x22, x2
  404ae4:	mov	x27, x1
  404ae8:	add	x29, sp, #0x20
  404aec:	cbz	x3, 404b24 <__fxstatat@plt+0x2f34>
  404af0:	ldr	w24, [x21]
  404af4:	cbz	x20, 404afc <__fxstatat@plt+0x2f0c>
  404af8:	str	xzr, [x20]
  404afc:	cbz	x19, 404b04 <__fxstatat@plt+0x2f14>
  404b00:	str	xzr, [x19]
  404b04:	cbz	x27, 404b30 <__fxstatat@plt+0x2f40>
  404b08:	subs	x25, x27, x0
  404b0c:	b.eq	404b58 <__fxstatat@plt+0x2f68>  // b.none
  404b10:	add	x1, x25, #0x1
  404b14:	bl	405394 <__fxstatat@plt+0x37a4>
  404b18:	mov	x23, x0
  404b1c:	strb	wzr, [x0, x25]
  404b20:	b	404b5c <__fxstatat@plt+0x2f6c>
  404b24:	mov	w24, #0xffffffff            	// #-1
  404b28:	cbnz	x20, 404af8 <__fxstatat@plt+0x2f08>
  404b2c:	b	404afc <__fxstatat@plt+0x2f0c>
  404b30:	ldrb	w8, [x0]
  404b34:	cbz	w8, 404c08 <__fxstatat@plt+0x3018>
  404b38:	bl	4053d8 <__fxstatat@plt+0x37e8>
  404b3c:	mov	x23, x0
  404b40:	mov	x25, xzr
  404b44:	cbnz	x23, 404b70 <__fxstatat@plt+0x2f80>
  404b48:	mov	x26, xzr
  404b4c:	mov	x27, xzr
  404b50:	cbnz	x25, 404c50 <__fxstatat@plt+0x3060>
  404b54:	b	404cd0 <__fxstatat@plt+0x30e0>
  404b58:	mov	x23, xzr
  404b5c:	mov	x8, x27
  404b60:	ldrb	w9, [x8, #1]!
  404b64:	cmp	w9, #0x0
  404b68:	csel	x25, xzr, x8, eq  // eq = none
  404b6c:	cbz	x23, 404b48 <__fxstatat@plt+0x2f58>
  404b70:	ldrb	w8, [x23]
  404b74:	cmp	w8, #0x2b
  404b78:	b.eq	404bb0 <__fxstatat@plt+0x2fc0>  // b.none
  404b7c:	mov	x0, x23
  404b80:	bl	401970 <getpwnam@plt>
  404b84:	cbz	x0, 404bb0 <__fxstatat@plt+0x2fc0>
  404b88:	ldr	w28, [x0, #16]
  404b8c:	mov	x26, xzr
  404b90:	cbz	x27, 404c24 <__fxstatat@plt+0x3034>
  404b94:	cbnz	x25, 404c24 <__fxstatat@plt+0x3034>
  404b98:	ldr	w24, [x0, #20]
  404b9c:	mov	w0, w24
  404ba0:	bl	401bc0 <getgrgid@plt>
  404ba4:	cbz	x0, 404c2c <__fxstatat@plt+0x303c>
  404ba8:	ldr	x0, [x0]
  404bac:	b	404c38 <__fxstatat@plt+0x3048>
  404bb0:	cbz	x27, 404bc8 <__fxstatat@plt+0x2fd8>
  404bb4:	cbnz	x25, 404bc8 <__fxstatat@plt+0x2fd8>
  404bb8:	adrp	x27, 40a000 <__fxstatat@plt+0x8410>
  404bbc:	mov	x26, xzr
  404bc0:	add	x27, x27, #0x344
  404bc4:	b	404c48 <__fxstatat@plt+0x3058>
  404bc8:	adrp	x4, 409000 <__fxstatat@plt+0x7410>
  404bcc:	add	x4, x4, #0x974
  404bd0:	add	x3, sp, #0x8
  404bd4:	mov	w2, #0xa                   	// #10
  404bd8:	mov	x0, x23
  404bdc:	mov	x1, xzr
  404be0:	bl	4054f0 <__fxstatat@plt+0x3900>
  404be4:	cbnz	w0, 404c14 <__fxstatat@plt+0x3024>
  404be8:	ldr	x8, [sp, #8]
  404bec:	lsr	x9, x8, #32
  404bf0:	cbnz	x9, 404c14 <__fxstatat@plt+0x3024>
  404bf4:	cmn	w8, #0x1
  404bf8:	b.eq	404c14 <__fxstatat@plt+0x3024>  // b.none
  404bfc:	mov	x27, xzr
  404c00:	mov	w28, w8
  404c04:	b	404c1c <__fxstatat@plt+0x302c>
  404c08:	mov	x26, xzr
  404c0c:	mov	x23, xzr
  404c10:	b	404cdc <__fxstatat@plt+0x30ec>
  404c14:	adrp	x27, 40a000 <__fxstatat@plt+0x8410>
  404c18:	add	x27, x27, #0x329
  404c1c:	mov	x26, xzr
  404c20:	b	404c48 <__fxstatat@plt+0x3058>
  404c24:	mov	x27, x26
  404c28:	b	404c48 <__fxstatat@plt+0x3058>
  404c2c:	add	x1, sp, #0x8
  404c30:	mov	x0, x24
  404c34:	bl	4032a4 <__fxstatat@plt+0x16b4>
  404c38:	bl	4053d8 <__fxstatat@plt+0x37e8>
  404c3c:	mov	x26, x0
  404c40:	bl	401880 <endgrent@plt>
  404c44:	mov	x27, xzr
  404c48:	bl	401b10 <endpwent@plt>
  404c4c:	cbz	x25, 404cd0 <__fxstatat@plt+0x30e0>
  404c50:	cbnz	x27, 404cd0 <__fxstatat@plt+0x30e0>
  404c54:	ldrb	w8, [x25]
  404c58:	cmp	w8, #0x2b
  404c5c:	b.eq	404c78 <__fxstatat@plt+0x3088>  // b.none
  404c60:	mov	x0, x25
  404c64:	bl	401840 <getgrnam@plt>
  404c68:	cbz	x0, 404c78 <__fxstatat@plt+0x3088>
  404c6c:	ldr	w24, [x0, #16]
  404c70:	mov	x27, xzr
  404c74:	b	404cc0 <__fxstatat@plt+0x30d0>
  404c78:	adrp	x4, 409000 <__fxstatat@plt+0x7410>
  404c7c:	add	x4, x4, #0x974
  404c80:	add	x3, sp, #0x8
  404c84:	mov	w2, #0xa                   	// #10
  404c88:	mov	x0, x25
  404c8c:	mov	x1, xzr
  404c90:	bl	4054f0 <__fxstatat@plt+0x3900>
  404c94:	cbnz	w0, 404cb8 <__fxstatat@plt+0x30c8>
  404c98:	ldr	x8, [sp, #8]
  404c9c:	lsr	x9, x8, #32
  404ca0:	cbnz	x9, 404cb8 <__fxstatat@plt+0x30c8>
  404ca4:	cmn	w8, #0x1
  404ca8:	b.eq	404cb8 <__fxstatat@plt+0x30c8>  // b.none
  404cac:	mov	x27, xzr
  404cb0:	mov	w24, w8
  404cb4:	b	404cc0 <__fxstatat@plt+0x30d0>
  404cb8:	adrp	x27, 40a000 <__fxstatat@plt+0x8410>
  404cbc:	add	x27, x27, #0x336
  404cc0:	bl	401880 <endgrent@plt>
  404cc4:	mov	x0, x25
  404cc8:	bl	4053d8 <__fxstatat@plt+0x37e8>
  404ccc:	mov	x26, x0
  404cd0:	cbz	x27, 404cdc <__fxstatat@plt+0x30ec>
  404cd4:	mov	w19, wzr
  404cd8:	b	404d10 <__fxstatat@plt+0x3120>
  404cdc:	str	w28, [x22]
  404ce0:	cbz	x21, 404ce8 <__fxstatat@plt+0x30f8>
  404ce4:	str	w24, [x21]
  404ce8:	cbz	x20, 404cf4 <__fxstatat@plt+0x3104>
  404cec:	str	x23, [x20]
  404cf0:	mov	x23, xzr
  404cf4:	mov	x27, xzr
  404cf8:	cbz	x19, 404d0c <__fxstatat@plt+0x311c>
  404cfc:	str	x26, [x19]
  404d00:	mov	w19, #0x1                   	// #1
  404d04:	mov	x26, xzr
  404d08:	b	404d10 <__fxstatat@plt+0x3120>
  404d0c:	mov	w19, #0x1                   	// #1
  404d10:	mov	x0, x23
  404d14:	bl	401aa0 <free@plt>
  404d18:	mov	x0, x26
  404d1c:	bl	401aa0 <free@plt>
  404d20:	tbz	w19, #0, 404d2c <__fxstatat@plt+0x313c>
  404d24:	mov	x0, xzr
  404d28:	b	404d3c <__fxstatat@plt+0x314c>
  404d2c:	mov	w2, #0x5                   	// #5
  404d30:	mov	x0, xzr
  404d34:	mov	x1, x27
  404d38:	bl	401b40 <dcgettext@plt>
  404d3c:	ldp	x20, x19, [sp, #112]
  404d40:	ldp	x22, x21, [sp, #96]
  404d44:	ldp	x24, x23, [sp, #80]
  404d48:	ldp	x26, x25, [sp, #64]
  404d4c:	ldp	x28, x27, [sp, #48]
  404d50:	ldp	x29, x30, [sp, #32]
  404d54:	add	sp, sp, #0x80
  404d58:	ret
  404d5c:	sub	sp, sp, #0x50
  404d60:	str	x21, [sp, #48]
  404d64:	stp	x20, x19, [sp, #64]
  404d68:	mov	x21, x5
  404d6c:	mov	x20, x4
  404d70:	mov	x5, x3
  404d74:	mov	x4, x2
  404d78:	mov	x19, x0
  404d7c:	stp	x29, x30, [sp, #32]
  404d80:	add	x29, sp, #0x20
  404d84:	cbz	x1, 404da4 <__fxstatat@plt+0x31b4>
  404d88:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  404d8c:	mov	x3, x1
  404d90:	add	x2, x2, #0x35b
  404d94:	mov	w1, #0x1                   	// #1
  404d98:	mov	x0, x19
  404d9c:	bl	401a50 <__fprintf_chk@plt>
  404da0:	b	404dc0 <__fxstatat@plt+0x31d0>
  404da4:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  404da8:	add	x2, x2, #0x367
  404dac:	mov	w1, #0x1                   	// #1
  404db0:	mov	x0, x19
  404db4:	mov	x3, x4
  404db8:	mov	x4, x5
  404dbc:	bl	401a50 <__fprintf_chk@plt>
  404dc0:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404dc4:	add	x1, x1, #0x36e
  404dc8:	mov	w2, #0x5                   	// #5
  404dcc:	mov	x0, xzr
  404dd0:	bl	401b40 <dcgettext@plt>
  404dd4:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  404dd8:	mov	x3, x0
  404ddc:	add	x2, x2, #0x639
  404de0:	mov	w1, #0x1                   	// #1
  404de4:	mov	w4, #0x7e3                 	// #2019
  404de8:	mov	x0, x19
  404dec:	bl	401a50 <__fprintf_chk@plt>
  404df0:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404df4:	add	x1, x1, #0x372
  404df8:	mov	w2, #0x5                   	// #5
  404dfc:	mov	x0, xzr
  404e00:	bl	401b40 <dcgettext@plt>
  404e04:	mov	x1, x19
  404e08:	bl	401b50 <fputs_unlocked@plt>
  404e0c:	cmp	x21, #0x9
  404e10:	b.hi	404e64 <__fxstatat@plt+0x3274>  // b.pmore
  404e14:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  404e18:	add	x8, x8, #0x351
  404e1c:	adr	x9, 404e2c <__fxstatat@plt+0x323c>
  404e20:	ldrb	w10, [x8, x21]
  404e24:	add	x9, x9, x10, lsl #2
  404e28:	br	x9
  404e2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404e30:	add	x1, x1, #0x43e
  404e34:	mov	w2, #0x5                   	// #5
  404e38:	mov	x0, xzr
  404e3c:	bl	401b40 <dcgettext@plt>
  404e40:	ldr	x3, [x20]
  404e44:	mov	x2, x0
  404e48:	mov	x0, x19
  404e4c:	ldp	x20, x19, [sp, #64]
  404e50:	ldr	x21, [sp, #48]
  404e54:	ldp	x29, x30, [sp, #32]
  404e58:	mov	w1, #0x1                   	// #1
  404e5c:	add	sp, sp, #0x50
  404e60:	b	401a50 <__fprintf_chk@plt>
  404e64:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404e68:	add	x1, x1, #0x57d
  404e6c:	b	404fc8 <__fxstatat@plt+0x33d8>
  404e70:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404e74:	add	x1, x1, #0x44e
  404e78:	mov	w2, #0x5                   	// #5
  404e7c:	mov	x0, xzr
  404e80:	bl	401b40 <dcgettext@plt>
  404e84:	ldp	x3, x4, [x20]
  404e88:	mov	x2, x0
  404e8c:	mov	x0, x19
  404e90:	ldp	x20, x19, [sp, #64]
  404e94:	ldr	x21, [sp, #48]
  404e98:	ldp	x29, x30, [sp, #32]
  404e9c:	mov	w1, #0x1                   	// #1
  404ea0:	add	sp, sp, #0x50
  404ea4:	b	401a50 <__fprintf_chk@plt>
  404ea8:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404eac:	add	x1, x1, #0x465
  404eb0:	mov	w2, #0x5                   	// #5
  404eb4:	mov	x0, xzr
  404eb8:	bl	401b40 <dcgettext@plt>
  404ebc:	ldp	x3, x4, [x20]
  404ec0:	ldr	x5, [x20, #16]
  404ec4:	mov	x2, x0
  404ec8:	mov	x0, x19
  404ecc:	ldp	x20, x19, [sp, #64]
  404ed0:	ldr	x21, [sp, #48]
  404ed4:	ldp	x29, x30, [sp, #32]
  404ed8:	mov	w1, #0x1                   	// #1
  404edc:	add	sp, sp, #0x50
  404ee0:	b	401a50 <__fprintf_chk@plt>
  404ee4:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404ee8:	add	x1, x1, #0x481
  404eec:	mov	w2, #0x5                   	// #5
  404ef0:	mov	x0, xzr
  404ef4:	bl	401b40 <dcgettext@plt>
  404ef8:	ldp	x3, x4, [x20]
  404efc:	ldp	x5, x6, [x20, #16]
  404f00:	mov	x2, x0
  404f04:	mov	x0, x19
  404f08:	ldp	x20, x19, [sp, #64]
  404f0c:	ldr	x21, [sp, #48]
  404f10:	ldp	x29, x30, [sp, #32]
  404f14:	mov	w1, #0x1                   	// #1
  404f18:	add	sp, sp, #0x50
  404f1c:	b	401a50 <__fprintf_chk@plt>
  404f20:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404f24:	add	x1, x1, #0x4a1
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	mov	x0, xzr
  404f30:	bl	401b40 <dcgettext@plt>
  404f34:	ldp	x3, x4, [x20]
  404f38:	ldp	x5, x6, [x20, #16]
  404f3c:	ldr	x7, [x20, #32]
  404f40:	mov	x2, x0
  404f44:	mov	x0, x19
  404f48:	ldp	x20, x19, [sp, #64]
  404f4c:	ldr	x21, [sp, #48]
  404f50:	ldp	x29, x30, [sp, #32]
  404f54:	mov	w1, #0x1                   	// #1
  404f58:	add	sp, sp, #0x50
  404f5c:	b	401a50 <__fprintf_chk@plt>
  404f60:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404f64:	add	x1, x1, #0x4c5
  404f68:	mov	w2, #0x5                   	// #5
  404f6c:	mov	x0, xzr
  404f70:	bl	401b40 <dcgettext@plt>
  404f74:	ldp	x3, x4, [x20]
  404f78:	ldp	x5, x6, [x20, #16]
  404f7c:	ldp	x7, x8, [x20, #32]
  404f80:	mov	x2, x0
  404f84:	b	404fb4 <__fxstatat@plt+0x33c4>
  404f88:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404f8c:	add	x1, x1, #0x4ed
  404f90:	mov	w2, #0x5                   	// #5
  404f94:	mov	x0, xzr
  404f98:	bl	401b40 <dcgettext@plt>
  404f9c:	ldr	x9, [x20, #48]
  404fa0:	ldp	x3, x4, [x20]
  404fa4:	ldp	x5, x6, [x20, #16]
  404fa8:	ldp	x7, x8, [x20, #32]
  404fac:	mov	x2, x0
  404fb0:	str	x9, [sp, #8]
  404fb4:	mov	w1, #0x1                   	// #1
  404fb8:	str	x8, [sp]
  404fbc:	b	40502c <__fxstatat@plt+0x343c>
  404fc0:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404fc4:	add	x1, x1, #0x549
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	mov	x0, xzr
  404fd0:	bl	401b40 <dcgettext@plt>
  404fd4:	ldp	x8, x9, [x20, #56]
  404fd8:	ldp	x3, x4, [x20]
  404fdc:	ldp	x5, x6, [x20, #16]
  404fe0:	ldr	x7, [x20, #32]
  404fe4:	ldur	q0, [x20, #40]
  404fe8:	mov	x2, x0
  404fec:	str	x9, [sp, #24]
  404ff0:	b	405020 <__fxstatat@plt+0x3430>
  404ff4:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  404ff8:	add	x1, x1, #0x519
  404ffc:	mov	w2, #0x5                   	// #5
  405000:	mov	x0, xzr
  405004:	bl	401b40 <dcgettext@plt>
  405008:	ldp	x3, x4, [x20]
  40500c:	ldp	x5, x6, [x20, #16]
  405010:	ldr	x7, [x20, #32]
  405014:	ldur	q0, [x20, #40]
  405018:	ldr	x8, [x20, #56]
  40501c:	mov	x2, x0
  405020:	str	x8, [sp, #16]
  405024:	mov	w1, #0x1                   	// #1
  405028:	str	q0, [sp]
  40502c:	mov	x0, x19
  405030:	bl	401a50 <__fprintf_chk@plt>
  405034:	ldp	x20, x19, [sp, #64]
  405038:	ldr	x21, [sp, #48]
  40503c:	ldp	x29, x30, [sp, #32]
  405040:	add	sp, sp, #0x50
  405044:	ret
  405048:	mov	x8, xzr
  40504c:	ldr	x9, [x4, x8, lsl #3]
  405050:	add	x8, x8, #0x1
  405054:	cbnz	x9, 40504c <__fxstatat@plt+0x345c>
  405058:	sub	x5, x8, #0x1
  40505c:	b	404d5c <__fxstatat@plt+0x316c>
  405060:	sub	sp, sp, #0x60
  405064:	stp	x29, x30, [sp, #80]
  405068:	ldr	w8, [x4, #24]
  40506c:	mov	x5, xzr
  405070:	mov	x9, sp
  405074:	add	x29, sp, #0x50
  405078:	tbz	w8, #31, 4050a0 <__fxstatat@plt+0x34b0>
  40507c:	add	w11, w8, #0x8
  405080:	cmn	w8, #0x8
  405084:	str	w11, [x4, #24]
  405088:	b.gt	40509c <__fxstatat@plt+0x34ac>
  40508c:	ldr	x10, [x4, #8]
  405090:	add	x10, x10, w8, sxtw
  405094:	mov	w8, w11
  405098:	b	4050ac <__fxstatat@plt+0x34bc>
  40509c:	mov	w8, w11
  4050a0:	ldr	x10, [x4]
  4050a4:	add	x11, x10, #0x8
  4050a8:	str	x11, [x4]
  4050ac:	ldr	x10, [x10]
  4050b0:	str	x10, [x9, x5, lsl #3]
  4050b4:	cbz	x10, 4050c4 <__fxstatat@plt+0x34d4>
  4050b8:	add	x5, x5, #0x1
  4050bc:	cmp	x5, #0xa
  4050c0:	b.ne	405078 <__fxstatat@plt+0x3488>  // b.any
  4050c4:	mov	x4, sp
  4050c8:	bl	404d5c <__fxstatat@plt+0x316c>
  4050cc:	ldp	x29, x30, [sp, #80]
  4050d0:	add	sp, sp, #0x60
  4050d4:	ret
  4050d8:	sub	sp, sp, #0xf0
  4050dc:	stp	x29, x30, [sp, #224]
  4050e0:	add	x29, sp, #0xe0
  4050e4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4050e8:	mov	x9, sp
  4050ec:	sub	x10, x29, #0x60
  4050f0:	movk	x8, #0xff80, lsl #32
  4050f4:	add	x11, x29, #0x10
  4050f8:	add	x9, x9, #0x80
  4050fc:	add	x10, x10, #0x20
  405100:	stp	x9, x8, [x29, #-16]
  405104:	stp	x11, x10, [x29, #-32]
  405108:	stp	x4, x5, [x29, #-96]
  40510c:	stp	x6, x7, [x29, #-80]
  405110:	stp	q0, q1, [sp]
  405114:	ldp	q0, q1, [x29, #-32]
  405118:	sub	x4, x29, #0x40
  40511c:	stp	q2, q3, [sp, #32]
  405120:	stp	q4, q5, [sp, #64]
  405124:	stp	q6, q7, [sp, #96]
  405128:	stp	q0, q1, [x29, #-64]
  40512c:	bl	405060 <__fxstatat@plt+0x3470>
  405130:	ldp	x29, x30, [sp, #224]
  405134:	add	sp, sp, #0xf0
  405138:	ret
  40513c:	stp	x29, x30, [sp, #-16]!
  405140:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  405144:	add	x1, x1, #0x5b9
  405148:	mov	w2, #0x5                   	// #5
  40514c:	mov	x0, xzr
  405150:	mov	x29, sp
  405154:	bl	401b40 <dcgettext@plt>
  405158:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  40515c:	mov	x1, x0
  405160:	add	x2, x2, #0x5ce
  405164:	mov	w0, #0x1                   	// #1
  405168:	bl	401940 <__printf_chk@plt>
  40516c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  405170:	add	x1, x1, #0x5e4
  405174:	mov	w2, #0x5                   	// #5
  405178:	mov	x0, xzr
  40517c:	bl	401b40 <dcgettext@plt>
  405180:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  405184:	adrp	x3, 409000 <__fxstatat@plt+0x7410>
  405188:	mov	x1, x0
  40518c:	add	x2, x2, #0xb89
  405190:	add	x3, x3, #0xc9c
  405194:	mov	w0, #0x1                   	// #1
  405198:	bl	401940 <__printf_chk@plt>
  40519c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  4051a0:	add	x1, x1, #0x5f8
  4051a4:	mov	w2, #0x5                   	// #5
  4051a8:	mov	x0, xzr
  4051ac:	bl	401b40 <dcgettext@plt>
  4051b0:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  4051b4:	ldr	x1, [x8, #712]
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	b	401b50 <fputs_unlocked@plt>
  4051c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4051c4:	udiv	x8, x8, x1
  4051c8:	cmp	x8, x0
  4051cc:	b.cc	4051d8 <__fxstatat@plt+0x35e8>  // b.lo, b.ul, b.last
  4051d0:	mul	x0, x1, x0
  4051d4:	b	4051e4 <__fxstatat@plt+0x35f4>
  4051d8:	stp	x29, x30, [sp, #-16]!
  4051dc:	mov	x29, sp
  4051e0:	bl	405420 <__fxstatat@plt+0x3830>
  4051e4:	stp	x29, x30, [sp, #-32]!
  4051e8:	str	x19, [sp, #16]
  4051ec:	mov	x29, sp
  4051f0:	mov	x19, x0
  4051f4:	bl	4018f0 <malloc@plt>
  4051f8:	cbz	x19, 405200 <__fxstatat@plt+0x3610>
  4051fc:	cbz	x0, 40520c <__fxstatat@plt+0x361c>
  405200:	ldr	x19, [sp, #16]
  405204:	ldp	x29, x30, [sp], #32
  405208:	ret
  40520c:	bl	405420 <__fxstatat@plt+0x3830>
  405210:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405214:	udiv	x8, x8, x2
  405218:	cmp	x8, x1
  40521c:	b.cc	405228 <__fxstatat@plt+0x3638>  // b.lo, b.ul, b.last
  405220:	mul	x1, x2, x1
  405224:	b	405234 <__fxstatat@plt+0x3644>
  405228:	stp	x29, x30, [sp, #-16]!
  40522c:	mov	x29, sp
  405230:	bl	405420 <__fxstatat@plt+0x3830>
  405234:	stp	x29, x30, [sp, #-32]!
  405238:	str	x19, [sp, #16]
  40523c:	mov	x19, x1
  405240:	mov	x29, sp
  405244:	cbz	x0, 405258 <__fxstatat@plt+0x3668>
  405248:	cbnz	x19, 405258 <__fxstatat@plt+0x3668>
  40524c:	bl	401aa0 <free@plt>
  405250:	mov	x0, xzr
  405254:	b	405268 <__fxstatat@plt+0x3678>
  405258:	mov	x1, x19
  40525c:	bl	4019b0 <realloc@plt>
  405260:	cbz	x19, 405268 <__fxstatat@plt+0x3678>
  405264:	cbz	x0, 405274 <__fxstatat@plt+0x3684>
  405268:	ldr	x19, [sp, #16]
  40526c:	ldp	x29, x30, [sp], #32
  405270:	ret
  405274:	bl	405420 <__fxstatat@plt+0x3830>
  405278:	stp	x29, x30, [sp, #-16]!
  40527c:	ldr	x9, [x1]
  405280:	mov	x29, sp
  405284:	cbz	x0, 4052a8 <__fxstatat@plt+0x36b8>
  405288:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40528c:	movk	x8, #0x5554
  405290:	udiv	x8, x8, x2
  405294:	cmp	x8, x9
  405298:	b.ls	4052e0 <__fxstatat@plt+0x36f0>  // b.plast
  40529c:	add	x8, x9, x9, lsr #1
  4052a0:	add	x9, x8, #0x1
  4052a4:	b	4052cc <__fxstatat@plt+0x36dc>
  4052a8:	cbnz	x9, 4052bc <__fxstatat@plt+0x36cc>
  4052ac:	mov	w8, #0x80                  	// #128
  4052b0:	udiv	x8, x8, x2
  4052b4:	cmp	x2, #0x80
  4052b8:	cinc	x9, x8, hi  // hi = pmore
  4052bc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4052c0:	udiv	x8, x8, x2
  4052c4:	cmp	x8, x9
  4052c8:	b.cc	4052e0 <__fxstatat@plt+0x36f0>  // b.lo, b.ul, b.last
  4052cc:	mul	x8, x9, x2
  4052d0:	str	x9, [x1]
  4052d4:	mov	x1, x8
  4052d8:	ldp	x29, x30, [sp], #16
  4052dc:	b	405234 <__fxstatat@plt+0x3644>
  4052e0:	bl	405420 <__fxstatat@plt+0x3830>
  4052e4:	b	4051e4 <__fxstatat@plt+0x35f4>
  4052e8:	stp	x29, x30, [sp, #-16]!
  4052ec:	ldr	x8, [x1]
  4052f0:	mov	x29, sp
  4052f4:	cbz	x0, 405314 <__fxstatat@plt+0x3724>
  4052f8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4052fc:	movk	x9, #0x5554
  405300:	cmp	x8, x9
  405304:	b.cs	40531c <__fxstatat@plt+0x372c>  // b.hs, b.nlast
  405308:	add	x8, x8, x8, lsr #1
  40530c:	add	x8, x8, #0x1
  405310:	b	405324 <__fxstatat@plt+0x3734>
  405314:	cbz	x8, 405320 <__fxstatat@plt+0x3730>
  405318:	tbz	x8, #63, 405324 <__fxstatat@plt+0x3734>
  40531c:	bl	405420 <__fxstatat@plt+0x3830>
  405320:	mov	w8, #0x80                  	// #128
  405324:	str	x8, [x1]
  405328:	mov	x1, x8
  40532c:	ldp	x29, x30, [sp], #16
  405330:	b	405234 <__fxstatat@plt+0x3644>
  405334:	stp	x29, x30, [sp, #-32]!
  405338:	stp	x20, x19, [sp, #16]
  40533c:	mov	x29, sp
  405340:	mov	x19, x0
  405344:	bl	4051e4 <__fxstatat@plt+0x35f4>
  405348:	mov	w1, wzr
  40534c:	mov	x2, x19
  405350:	mov	x20, x0
  405354:	bl	401960 <memset@plt>
  405358:	mov	x0, x20
  40535c:	ldp	x20, x19, [sp, #16]
  405360:	ldp	x29, x30, [sp], #32
  405364:	ret
  405368:	stp	x29, x30, [sp, #-16]!
  40536c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405370:	udiv	x8, x8, x1
  405374:	cmp	x8, x0
  405378:	mov	x29, sp
  40537c:	b.cc	405390 <__fxstatat@plt+0x37a0>  // b.lo, b.ul, b.last
  405380:	bl	4058bc <__fxstatat@plt+0x3ccc>
  405384:	cbz	x0, 405390 <__fxstatat@plt+0x37a0>
  405388:	ldp	x29, x30, [sp], #16
  40538c:	ret
  405390:	bl	405420 <__fxstatat@plt+0x3830>
  405394:	stp	x29, x30, [sp, #-48]!
  405398:	stp	x20, x19, [sp, #32]
  40539c:	mov	x20, x0
  4053a0:	mov	x0, x1
  4053a4:	str	x21, [sp, #16]
  4053a8:	mov	x29, sp
  4053ac:	mov	x19, x1
  4053b0:	bl	4051e4 <__fxstatat@plt+0x35f4>
  4053b4:	mov	x1, x20
  4053b8:	mov	x2, x19
  4053bc:	mov	x21, x0
  4053c0:	bl	4017b0 <memcpy@plt>
  4053c4:	mov	x0, x21
  4053c8:	ldp	x20, x19, [sp, #32]
  4053cc:	ldr	x21, [sp, #16]
  4053d0:	ldp	x29, x30, [sp], #48
  4053d4:	ret
  4053d8:	stp	x29, x30, [sp, #-48]!
  4053dc:	str	x21, [sp, #16]
  4053e0:	stp	x20, x19, [sp, #32]
  4053e4:	mov	x29, sp
  4053e8:	mov	x19, x0
  4053ec:	bl	4017f0 <strlen@plt>
  4053f0:	add	x20, x0, #0x1
  4053f4:	mov	x0, x20
  4053f8:	bl	4051e4 <__fxstatat@plt+0x35f4>
  4053fc:	mov	x1, x19
  405400:	mov	x2, x20
  405404:	mov	x21, x0
  405408:	bl	4017b0 <memcpy@plt>
  40540c:	mov	x0, x21
  405410:	ldp	x20, x19, [sp, #32]
  405414:	ldr	x21, [sp, #16]
  405418:	ldp	x29, x30, [sp], #48
  40541c:	ret
  405420:	stp	x29, x30, [sp, #-32]!
  405424:	str	x19, [sp, #16]
  405428:	adrp	x8, 41b000 <__fxstatat@plt+0x19410>
  40542c:	ldr	w19, [x8, #584]
  405430:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  405434:	add	x1, x1, #0x668
  405438:	mov	w2, #0x5                   	// #5
  40543c:	mov	x0, xzr
  405440:	mov	x29, sp
  405444:	bl	401b40 <dcgettext@plt>
  405448:	adrp	x2, 409000 <__fxstatat@plt+0x7410>
  40544c:	mov	x3, x0
  405450:	add	x2, x2, #0xb86
  405454:	mov	w0, w19
  405458:	mov	w1, wzr
  40545c:	bl	401820 <error@plt>
  405460:	bl	401a10 <abort@plt>
  405464:	stp	x29, x30, [sp, #-16]!
  405468:	orr	w1, w1, #0x200
  40546c:	mov	x29, sp
  405470:	bl	405908 <__fxstatat@plt+0x3d18>
  405474:	cbz	x0, 405480 <__fxstatat@plt+0x3890>
  405478:	ldp	x29, x30, [sp], #16
  40547c:	ret
  405480:	bl	401ba0 <__errno_location@plt>
  405484:	ldr	w8, [x0]
  405488:	cmp	w8, #0x16
  40548c:	b.ne	4054b0 <__fxstatat@plt+0x38c0>  // b.any
  405490:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  405494:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  405498:	adrp	x3, 40a000 <__fxstatat@plt+0x8410>
  40549c:	add	x0, x0, #0x679
  4054a0:	add	x1, x1, #0x689
  4054a4:	add	x3, x3, #0x694
  4054a8:	mov	w2, #0x29                  	// #41
  4054ac:	bl	401b90 <__assert_fail@plt>
  4054b0:	bl	405420 <__fxstatat@plt+0x3830>
  4054b4:	ldr	w8, [x0, #72]
  4054b8:	mov	w9, #0x11                  	// #17
  4054bc:	and	w8, w8, w9
  4054c0:	cmp	w8, #0x10
  4054c4:	b.eq	4054e0 <__fxstatat@plt+0x38f0>  // b.none
  4054c8:	cmp	w8, #0x11
  4054cc:	b.ne	4054e8 <__fxstatat@plt+0x38f8>  // b.any
  4054d0:	ldr	x8, [x1, #88]
  4054d4:	cmp	x8, #0x0
  4054d8:	cset	w0, ne  // ne = any
  4054dc:	ret
  4054e0:	mov	w0, #0x1                   	// #1
  4054e4:	ret
  4054e8:	mov	w0, wzr
  4054ec:	ret
  4054f0:	stp	x29, x30, [sp, #-80]!
  4054f4:	cmp	w2, #0x25
  4054f8:	str	x25, [sp, #16]
  4054fc:	stp	x24, x23, [sp, #32]
  405500:	stp	x22, x21, [sp, #48]
  405504:	stp	x20, x19, [sp, #64]
  405508:	mov	x29, sp
  40550c:	b.cs	40589c <__fxstatat@plt+0x3cac>  // b.hs, b.nlast
  405510:	mov	x23, x4
  405514:	mov	x19, x3
  405518:	mov	w22, w2
  40551c:	mov	x21, x1
  405520:	mov	x20, x0
  405524:	bl	401ba0 <__errno_location@plt>
  405528:	mov	x24, x0
  40552c:	str	wzr, [x0]
  405530:	bl	401a80 <__ctype_b_loc@plt>
  405534:	ldr	x8, [x0]
  405538:	mov	x10, x20
  40553c:	ldrb	w9, [x10], #1
  405540:	ldrh	w11, [x8, x9, lsl #1]
  405544:	tbnz	w11, #13, 40553c <__fxstatat@plt+0x394c>
  405548:	cmp	x21, #0x0
  40554c:	add	x8, x29, #0x18
  405550:	csel	x21, x8, x21, eq  // eq = none
  405554:	cmp	w9, #0x2d
  405558:	b.ne	405564 <__fxstatat@plt+0x3974>  // b.any
  40555c:	mov	w20, #0x4                   	// #4
  405560:	b	405880 <__fxstatat@plt+0x3c90>
  405564:	mov	x0, x20
  405568:	mov	x1, x21
  40556c:	mov	w2, w22
  405570:	bl	4017e0 <strtoul@plt>
  405574:	ldr	x25, [x21]
  405578:	cmp	x25, x20
  40557c:	b.eq	4055a0 <__fxstatat@plt+0x39b0>  // b.none
  405580:	ldr	w20, [x24]
  405584:	mov	x22, x0
  405588:	cbz	w20, 405598 <__fxstatat@plt+0x39a8>
  40558c:	cmp	w20, #0x22
  405590:	b.ne	40555c <__fxstatat@plt+0x396c>  // b.any
  405594:	mov	w20, #0x1                   	// #1
  405598:	cbnz	x23, 4055c0 <__fxstatat@plt+0x39d0>
  40559c:	b	40587c <__fxstatat@plt+0x3c8c>
  4055a0:	cbz	x23, 40555c <__fxstatat@plt+0x396c>
  4055a4:	ldrb	w1, [x20]
  4055a8:	cbz	w1, 40555c <__fxstatat@plt+0x396c>
  4055ac:	mov	x0, x23
  4055b0:	bl	401ad0 <strchr@plt>
  4055b4:	cbz	x0, 40555c <__fxstatat@plt+0x396c>
  4055b8:	mov	w20, wzr
  4055bc:	mov	w22, #0x1                   	// #1
  4055c0:	ldrb	w24, [x25]
  4055c4:	cbz	w24, 40587c <__fxstatat@plt+0x3c8c>
  4055c8:	mov	x0, x23
  4055cc:	mov	w1, w24
  4055d0:	bl	401ad0 <strchr@plt>
  4055d4:	cbz	x0, 405800 <__fxstatat@plt+0x3c10>
  4055d8:	sub	w10, w24, #0x45
  4055dc:	mov	w8, #0x1                   	// #1
  4055e0:	cmp	w10, #0x2f
  4055e4:	mov	w9, #0x400                 	// #1024
  4055e8:	b.hi	40565c <__fxstatat@plt+0x3a6c>  // b.pmore
  4055ec:	mov	w11, #0x1                   	// #1
  4055f0:	lsl	x10, x11, x10
  4055f4:	mov	x11, #0x8945                	// #35141
  4055f8:	movk	x11, #0x30, lsl #16
  4055fc:	movk	x11, #0x8144, lsl #32
  405600:	tst	x10, x11
  405604:	b.eq	40565c <__fxstatat@plt+0x3a6c>  // b.none
  405608:	mov	w1, #0x30                  	// #48
  40560c:	mov	x0, x23
  405610:	bl	401ad0 <strchr@plt>
  405614:	cbz	x0, 405648 <__fxstatat@plt+0x3a58>
  405618:	ldrb	w8, [x25, #1]
  40561c:	cmp	w8, #0x42
  405620:	b.eq	405654 <__fxstatat@plt+0x3a64>  // b.none
  405624:	cmp	w8, #0x44
  405628:	b.eq	405654 <__fxstatat@plt+0x3a64>  // b.none
  40562c:	cmp	w8, #0x69
  405630:	b.ne	405648 <__fxstatat@plt+0x3a58>  // b.any
  405634:	ldrb	w8, [x25, #2]
  405638:	mov	w9, #0x3                   	// #3
  40563c:	cmp	w8, #0x42
  405640:	csinc	x8, x9, xzr, eq  // eq = none
  405644:	b	40564c <__fxstatat@plt+0x3a5c>
  405648:	mov	w8, #0x1                   	// #1
  40564c:	mov	w9, #0x400                 	// #1024
  405650:	b	40565c <__fxstatat@plt+0x3a6c>
  405654:	mov	w8, #0x2                   	// #2
  405658:	mov	w9, #0x3e8                 	// #1000
  40565c:	cmp	w24, #0x59
  405660:	b.gt	405694 <__fxstatat@plt+0x3aa4>
  405664:	sub	w10, w24, #0x42
  405668:	cmp	w10, #0xe
  40566c:	b.hi	4056d0 <__fxstatat@plt+0x3ae0>  // b.pmore
  405670:	adrp	x11, 40a000 <__fxstatat@plt+0x8410>
  405674:	add	x11, x11, #0x6e2
  405678:	adr	x12, 405688 <__fxstatat@plt+0x3a98>
  40567c:	ldrb	w13, [x11, x10]
  405680:	add	x12, x12, x13, lsl #2
  405684:	br	x12
  405688:	cmp	xzr, x22, lsr #54
  40568c:	lsl	x9, x22, #10
  405690:	b	405768 <__fxstatat@plt+0x3b78>
  405694:	cmp	w24, #0x73
  405698:	b.gt	40570c <__fxstatat@plt+0x3b1c>
  40569c:	sub	w10, w24, #0x62
  4056a0:	cmp	w10, #0xb
  4056a4:	b.hi	4057cc <__fxstatat@plt+0x3bdc>  // b.pmore
  4056a8:	adrp	x11, 40a000 <__fxstatat@plt+0x8410>
  4056ac:	add	x11, x11, #0x6f1
  4056b0:	adr	x12, 4056c4 <__fxstatat@plt+0x3ad4>
  4056b4:	ldrb	w13, [x11, x10]
  4056b8:	add	x12, x12, x13, lsl #2
  4056bc:	mov	w10, wzr
  4056c0:	br	x12
  4056c4:	cmp	xzr, x22, lsr #55
  4056c8:	lsl	x9, x22, #9
  4056cc:	b	405768 <__fxstatat@plt+0x3b78>
  4056d0:	cmp	w24, #0x54
  4056d4:	b.eq	4057a0 <__fxstatat@plt+0x3bb0>  // b.none
  4056d8:	cmp	w24, #0x59
  4056dc:	b.ne	405800 <__fxstatat@plt+0x3c10>  // b.any
  4056e0:	mov	w10, wzr
  4056e4:	mov	w11, #0xfffffff8            	// #-8
  4056e8:	umulh	x12, x9, x22
  4056ec:	cmp	xzr, x12
  4056f0:	mul	x13, x22, x9
  4056f4:	cset	w12, ne  // ne = any
  4056f8:	csinv	x22, x13, xzr, eq  // eq = none
  4056fc:	adds	w11, w11, #0x1
  405700:	orr	w10, w10, w12
  405704:	b.cc	4056e8 <__fxstatat@plt+0x3af8>  // b.lo, b.ul, b.last
  405708:	b	405860 <__fxstatat@plt+0x3c70>
  40570c:	cmp	w24, #0x74
  405710:	b.eq	4057a0 <__fxstatat@plt+0x3bb0>  // b.none
  405714:	cmp	w24, #0x77
  405718:	b.ne	405800 <__fxstatat@plt+0x3c10>  // b.any
  40571c:	cmn	x22, x22
  405720:	lsl	x9, x22, #1
  405724:	cset	w10, cs  // cs = hs, nlast
  405728:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40572c:	b	405860 <__fxstatat@plt+0x3c70>
  405730:	mov	w10, wzr
  405734:	mov	w11, #0xfffffffd            	// #-3
  405738:	umulh	x12, x9, x22
  40573c:	cmp	xzr, x12
  405740:	mul	x13, x22, x9
  405744:	cset	w12, ne  // ne = any
  405748:	csinv	x22, x13, xzr, eq  // eq = none
  40574c:	adds	w11, w11, #0x1
  405750:	orr	w10, w10, w12
  405754:	b.cc	405738 <__fxstatat@plt+0x3b48>  // b.lo, b.ul, b.last
  405758:	b	405860 <__fxstatat@plt+0x3c70>
  40575c:	umulh	x10, x9, x22
  405760:	mul	x9, x22, x9
  405764:	cmp	xzr, x10
  405768:	cset	w10, ne  // ne = any
  40576c:	csinv	x22, x9, xzr, eq  // eq = none
  405770:	b	405860 <__fxstatat@plt+0x3c70>
  405774:	mov	w10, wzr
  405778:	mov	w11, #0xfffffffe            	// #-2
  40577c:	umulh	x12, x9, x22
  405780:	cmp	xzr, x12
  405784:	mul	x13, x22, x9
  405788:	cset	w12, ne  // ne = any
  40578c:	csinv	x22, x13, xzr, eq  // eq = none
  405790:	adds	w11, w11, #0x1
  405794:	orr	w10, w10, w12
  405798:	b.cc	40577c <__fxstatat@plt+0x3b8c>  // b.lo, b.ul, b.last
  40579c:	b	405860 <__fxstatat@plt+0x3c70>
  4057a0:	mov	w10, wzr
  4057a4:	mov	w11, #0xfffffffc            	// #-4
  4057a8:	umulh	x12, x9, x22
  4057ac:	cmp	xzr, x12
  4057b0:	mul	x13, x22, x9
  4057b4:	cset	w12, ne  // ne = any
  4057b8:	csinv	x22, x13, xzr, eq  // eq = none
  4057bc:	adds	w11, w11, #0x1
  4057c0:	orr	w10, w10, w12
  4057c4:	b.cc	4057a8 <__fxstatat@plt+0x3bb8>  // b.lo, b.ul, b.last
  4057c8:	b	405860 <__fxstatat@plt+0x3c70>
  4057cc:	cmp	w24, #0x5a
  4057d0:	b.ne	405800 <__fxstatat@plt+0x3c10>  // b.any
  4057d4:	mov	w10, wzr
  4057d8:	mov	w11, #0xfffffff9            	// #-7
  4057dc:	umulh	x12, x9, x22
  4057e0:	cmp	xzr, x12
  4057e4:	mul	x13, x22, x9
  4057e8:	cset	w12, ne  // ne = any
  4057ec:	csinv	x22, x13, xzr, eq  // eq = none
  4057f0:	adds	w11, w11, #0x1
  4057f4:	orr	w10, w10, w12
  4057f8:	b.cc	4057dc <__fxstatat@plt+0x3bec>  // b.lo, b.ul, b.last
  4057fc:	b	405860 <__fxstatat@plt+0x3c70>
  405800:	str	x22, [x19]
  405804:	orr	w20, w20, #0x2
  405808:	b	405880 <__fxstatat@plt+0x3c90>
  40580c:	mov	w10, wzr
  405810:	mov	w11, #0xfffffffa            	// #-6
  405814:	umulh	x12, x9, x22
  405818:	cmp	xzr, x12
  40581c:	mul	x13, x22, x9
  405820:	cset	w12, ne  // ne = any
  405824:	csinv	x22, x13, xzr, eq  // eq = none
  405828:	adds	w11, w11, #0x1
  40582c:	orr	w10, w10, w12
  405830:	b.cc	405814 <__fxstatat@plt+0x3c24>  // b.lo, b.ul, b.last
  405834:	b	405860 <__fxstatat@plt+0x3c70>
  405838:	mov	w10, wzr
  40583c:	mov	w11, #0xfffffffb            	// #-5
  405840:	umulh	x12, x9, x22
  405844:	cmp	xzr, x12
  405848:	mul	x13, x22, x9
  40584c:	cset	w12, ne  // ne = any
  405850:	csinv	x22, x13, xzr, eq  // eq = none
  405854:	adds	w11, w11, #0x1
  405858:	orr	w10, w10, w12
  40585c:	b.cc	405840 <__fxstatat@plt+0x3c50>  // b.lo, b.ul, b.last
  405860:	add	x9, x25, x8
  405864:	str	x9, [x21]
  405868:	ldrb	w8, [x25, x8]
  40586c:	orr	w9, w10, w20
  405870:	orr	w10, w9, #0x2
  405874:	cmp	w8, #0x0
  405878:	csel	w20, w9, w10, eq  // eq = none
  40587c:	str	x22, [x19]
  405880:	mov	w0, w20
  405884:	ldp	x20, x19, [sp, #64]
  405888:	ldp	x22, x21, [sp, #48]
  40588c:	ldp	x24, x23, [sp, #32]
  405890:	ldr	x25, [sp, #16]
  405894:	ldp	x29, x30, [sp], #80
  405898:	ret
  40589c:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  4058a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  4058a4:	adrp	x3, 40a000 <__fxstatat@plt+0x8410>
  4058a8:	add	x0, x0, #0x6fd
  4058ac:	add	x1, x1, #0x723
  4058b0:	add	x3, x3, #0x733
  4058b4:	mov	w2, #0x54                  	// #84
  4058b8:	bl	401b90 <__assert_fail@plt>
  4058bc:	mov	x8, x1
  4058c0:	mov	w1, #0x1                   	// #1
  4058c4:	mov	w9, #0x1                   	// #1
  4058c8:	cbz	x0, 405900 <__fxstatat@plt+0x3d10>
  4058cc:	cbz	x8, 405900 <__fxstatat@plt+0x3d10>
  4058d0:	umulh	x10, x8, x0
  4058d4:	mov	x1, x8
  4058d8:	mov	x9, x0
  4058dc:	cbz	x10, 405900 <__fxstatat@plt+0x3d10>
  4058e0:	stp	x29, x30, [sp, #-16]!
  4058e4:	mov	x29, sp
  4058e8:	bl	401ba0 <__errno_location@plt>
  4058ec:	mov	w8, #0xc                   	// #12
  4058f0:	str	w8, [x0]
  4058f4:	mov	x0, xzr
  4058f8:	ldp	x29, x30, [sp], #16
  4058fc:	ret
  405900:	mov	x0, x9
  405904:	b	401980 <calloc@plt>
  405908:	stp	x29, x30, [sp, #-96]!
  40590c:	cmp	w1, #0x1, lsl #12
  405910:	stp	x28, x27, [sp, #16]
  405914:	stp	x26, x25, [sp, #32]
  405918:	stp	x24, x23, [sp, #48]
  40591c:	stp	x22, x21, [sp, #64]
  405920:	stp	x20, x19, [sp, #80]
  405924:	mov	x29, sp
  405928:	b.cs	4059d0 <__fxstatat@plt+0x3de0>  // b.hs, b.nlast
  40592c:	mov	w8, #0x204                 	// #516
  405930:	mov	w21, w1
  405934:	bics	wzr, w8, w1
  405938:	b.eq	4059d0 <__fxstatat@plt+0x3de0>  // b.none
  40593c:	mov	w8, #0x12                  	// #18
  405940:	tst	w21, w8
  405944:	b.eq	4059d0 <__fxstatat@plt+0x3de0>  // b.none
  405948:	mov	x22, x0
  40594c:	mov	w0, #0x80                  	// #128
  405950:	mov	x20, x2
  405954:	bl	4018f0 <malloc@plt>
  405958:	mov	x19, x0
  40595c:	cbz	x0, 4059e0 <__fxstatat@plt+0x3df0>
  405960:	and	w8, w21, #0xfffffdff
  405964:	tst	w21, #0x2
  405968:	orr	w8, w8, #0x4
  40596c:	movi	v0.2d, #0x0
  405970:	csel	w8, w21, w8, eq  // eq = none
  405974:	stp	q0, q0, [x19, #64]
  405978:	str	w8, [x19, #72]
  40597c:	mov	w8, #0xffffff9c            	// #-100
  405980:	stp	q0, q0, [x19, #96]
  405984:	stp	q0, q0, [x19, #32]
  405988:	stp	q0, q0, [x19]
  40598c:	str	x20, [x19, #64]
  405990:	str	w8, [x19, #44]
  405994:	ldr	x8, [x22]
  405998:	cbz	x8, 405a00 <__fxstatat@plt+0x3e10>
  40599c:	mov	x23, xzr
  4059a0:	add	x24, x22, #0x8
  4059a4:	mov	x0, x8
  4059a8:	bl	4017f0 <strlen@plt>
  4059ac:	ldr	x8, [x24], #8
  4059b0:	cmp	x0, x23
  4059b4:	csel	x23, x0, x23, hi  // hi = pmore
  4059b8:	cbnz	x8, 4059a4 <__fxstatat@plt+0x3db4>
  4059bc:	add	x8, x23, #0x1
  4059c0:	cmp	x8, #0x1, lsl #12
  4059c4:	mov	w8, #0x1000                	// #4096
  4059c8:	csinc	x1, x8, x23, ls  // ls = plast
  4059cc:	b	405a04 <__fxstatat@plt+0x3e14>
  4059d0:	bl	401ba0 <__errno_location@plt>
  4059d4:	mov	w8, #0x16                  	// #22
  4059d8:	mov	x19, xzr
  4059dc:	str	w8, [x0]
  4059e0:	mov	x0, x19
  4059e4:	ldp	x20, x19, [sp, #80]
  4059e8:	ldp	x22, x21, [sp, #64]
  4059ec:	ldp	x24, x23, [sp, #48]
  4059f0:	ldp	x26, x25, [sp, #32]
  4059f4:	ldp	x28, x27, [sp, #16]
  4059f8:	ldp	x29, x30, [sp], #96
  4059fc:	ret
  405a00:	mov	w1, #0x1000                	// #4096
  405a04:	mov	x0, x19
  405a08:	bl	405c24 <__fxstatat@plt+0x4034>
  405a0c:	tbz	w0, #0, 405c14 <__fxstatat@plt+0x4024>
  405a10:	ldr	x8, [x22]
  405a14:	cbz	x8, 405a48 <__fxstatat@plt+0x3e58>
  405a18:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  405a1c:	add	x1, x1, #0x974
  405a20:	mov	x0, x19
  405a24:	mov	x2, xzr
  405a28:	bl	405ca0 <__fxstatat@plt+0x40b0>
  405a2c:	cbz	x0, 405c0c <__fxstatat@plt+0x401c>
  405a30:	mov	x23, x0
  405a34:	mov	x8, #0xffffffffffffffff    	// #-1
  405a38:	mov	w9, #0xffffffff            	// #-1
  405a3c:	str	x8, [x0, #88]
  405a40:	str	w9, [x0, #104]
  405a44:	b	405a4c <__fxstatat@plt+0x3e5c>
  405a48:	mov	x23, xzr
  405a4c:	cbz	x20, 405a5c <__fxstatat@plt+0x3e6c>
  405a50:	ldrb	w8, [x19, #73]
  405a54:	ubfx	w8, w8, #2, #1
  405a58:	b	405a60 <__fxstatat@plt+0x3e70>
  405a5c:	mov	w8, #0x1                   	// #1
  405a60:	ldr	x26, [x22]
  405a64:	cbz	x26, 405b50 <__fxstatat@plt+0x3f60>
  405a68:	mov	x24, xzr
  405a6c:	mov	x27, xzr
  405a70:	mov	x25, xzr
  405a74:	eor	w28, w8, #0x1
  405a78:	mov	x0, x26
  405a7c:	bl	4017f0 <strlen@plt>
  405a80:	mov	x2, x0
  405a84:	tbnz	w21, #11, 405ac0 <__fxstatat@plt+0x3ed0>
  405a88:	cmp	x2, #0x3
  405a8c:	b.cc	405ac0 <__fxstatat@plt+0x3ed0>  // b.lo, b.ul, b.last
  405a90:	add	x8, x2, x26
  405a94:	ldurb	w8, [x8, #-1]
  405a98:	cmp	w8, #0x2f
  405a9c:	b.ne	405ac0 <__fxstatat@plt+0x3ed0>  // b.any
  405aa0:	sub	x8, x26, #0x2
  405aa4:	ldrb	w9, [x8, x2]
  405aa8:	cmp	w9, #0x2f
  405aac:	b.ne	405ac0 <__fxstatat@plt+0x3ed0>  // b.any
  405ab0:	sub	x2, x2, #0x1
  405ab4:	cmp	x2, #0x1
  405ab8:	b.hi	405aa4 <__fxstatat@plt+0x3eb4>  // b.pmore
  405abc:	mov	w2, #0x1                   	// #1
  405ac0:	mov	x0, x19
  405ac4:	mov	x1, x26
  405ac8:	bl	405ca0 <__fxstatat@plt+0x40b0>
  405acc:	cbz	x0, 405bfc <__fxstatat@plt+0x400c>
  405ad0:	cmp	x24, #0x0
  405ad4:	cset	w9, eq  // eq = none
  405ad8:	mov	x26, x0
  405adc:	add	x8, x0, #0xf8
  405ae0:	orr	w9, w28, w9
  405ae4:	str	xzr, [x0, #88]
  405ae8:	str	x23, [x0, #8]
  405aec:	str	x8, [x0, #48]
  405af0:	tbnz	w9, #0, 405b04 <__fxstatat@plt+0x3f14>
  405af4:	mov	w8, #0x2                   	// #2
  405af8:	str	x8, [x26, #168]
  405afc:	mov	w0, #0xb                   	// #11
  405b00:	b	405b14 <__fxstatat@plt+0x3f24>
  405b04:	mov	x0, x19
  405b08:	mov	x1, x26
  405b0c:	mov	w2, wzr
  405b10:	bl	405d28 <__fxstatat@plt+0x4138>
  405b14:	strh	w0, [x26, #108]
  405b18:	cbz	x20, 405b28 <__fxstatat@plt+0x3f38>
  405b1c:	str	x24, [x26, #16]
  405b20:	mov	x24, x26
  405b24:	b	405b38 <__fxstatat@plt+0x3f48>
  405b28:	str	xzr, [x26, #16]
  405b2c:	cbz	x24, 405b48 <__fxstatat@plt+0x3f58>
  405b30:	str	x26, [x27, #16]
  405b34:	mov	x27, x26
  405b38:	ldr	x26, [x22, #8]!
  405b3c:	add	x25, x25, #0x1
  405b40:	cbnz	x26, 405a78 <__fxstatat@plt+0x3e88>
  405b44:	b	405b58 <__fxstatat@plt+0x3f68>
  405b48:	mov	x27, x26
  405b4c:	b	405b20 <__fxstatat@plt+0x3f30>
  405b50:	mov	x24, xzr
  405b54:	b	405b78 <__fxstatat@plt+0x3f88>
  405b58:	cbz	x20, 405b78 <__fxstatat@plt+0x3f88>
  405b5c:	cmp	x25, #0x2
  405b60:	b.cc	405b78 <__fxstatat@plt+0x3f88>  // b.lo, b.ul, b.last
  405b64:	mov	x0, x19
  405b68:	mov	x1, x24
  405b6c:	mov	x2, x25
  405b70:	bl	405ea0 <__fxstatat@plt+0x42b0>
  405b74:	mov	x24, x0
  405b78:	adrp	x1, 409000 <__fxstatat@plt+0x7410>
  405b7c:	add	x1, x1, #0x974
  405b80:	mov	x0, x19
  405b84:	mov	x2, xzr
  405b88:	bl	405ca0 <__fxstatat@plt+0x40b0>
  405b8c:	str	x0, [x19]
  405b90:	cbz	x0, 405bfc <__fxstatat@plt+0x400c>
  405b94:	str	x24, [x0, #16]
  405b98:	ldr	x8, [x19]
  405b9c:	mov	w9, #0x9                   	// #9
  405ba0:	mov	w10, #0x1                   	// #1
  405ba4:	mov	x0, x19
  405ba8:	strh	w9, [x8, #108]
  405bac:	str	x10, [x8, #88]
  405bb0:	bl	405f84 <__fxstatat@plt+0x4394>
  405bb4:	tbz	w0, #0, 405bfc <__fxstatat@plt+0x400c>
  405bb8:	ldrh	w8, [x19, #72]
  405bbc:	mov	w9, #0x204                 	// #516
  405bc0:	tst	w8, w9
  405bc4:	b.ne	405bec <__fxstatat@plt+0x3ffc>  // b.any
  405bc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  405bcc:	add	x1, x1, #0x785
  405bd0:	mov	x0, x19
  405bd4:	bl	405ff8 <__fxstatat@plt+0x4408>
  405bd8:	str	w0, [x19, #40]
  405bdc:	tbz	w0, #31, 405bec <__fxstatat@plt+0x3ffc>
  405be0:	ldr	w8, [x19, #72]
  405be4:	orr	w8, w8, #0x4
  405be8:	str	w8, [x19, #72]
  405bec:	add	x0, x19, #0x60
  405bf0:	mov	w1, #0xffffffff            	// #-1
  405bf4:	bl	4087f4 <__fxstatat@plt+0x6c04>
  405bf8:	b	4059e0 <__fxstatat@plt+0x3df0>
  405bfc:	mov	x0, x24
  405c00:	bl	406024 <__fxstatat@plt+0x4434>
  405c04:	mov	x0, x23
  405c08:	bl	401aa0 <free@plt>
  405c0c:	ldr	x0, [x19, #32]
  405c10:	bl	401aa0 <free@plt>
  405c14:	mov	x0, x19
  405c18:	bl	401aa0 <free@plt>
  405c1c:	mov	x19, xzr
  405c20:	b	4059e0 <__fxstatat@plt+0x3df0>
  405c24:	stp	x29, x30, [sp, #-32]!
  405c28:	ldr	x8, [x0, #48]
  405c2c:	add	x9, x1, #0x100
  405c30:	str	x19, [sp, #16]
  405c34:	mov	x19, x0
  405c38:	adds	x1, x9, x8
  405c3c:	mov	x29, sp
  405c40:	b.cc	405c68 <__fxstatat@plt+0x4078>  // b.lo, b.ul, b.last
  405c44:	ldr	x0, [x19, #32]
  405c48:	bl	401aa0 <free@plt>
  405c4c:	str	xzr, [x19, #32]
  405c50:	bl	401ba0 <__errno_location@plt>
  405c54:	mov	x8, x0
  405c58:	mov	w9, #0x24                  	// #36
  405c5c:	mov	w0, wzr
  405c60:	str	w9, [x8]
  405c64:	b	405c94 <__fxstatat@plt+0x40a4>
  405c68:	ldr	x0, [x19, #32]
  405c6c:	str	x1, [x19, #48]
  405c70:	bl	4019b0 <realloc@plt>
  405c74:	cbz	x0, 405c84 <__fxstatat@plt+0x4094>
  405c78:	str	x0, [x19, #32]
  405c7c:	mov	w0, #0x1                   	// #1
  405c80:	b	405c94 <__fxstatat@plt+0x40a4>
  405c84:	ldr	x0, [x19, #32]
  405c88:	bl	401aa0 <free@plt>
  405c8c:	mov	w0, wzr
  405c90:	str	xzr, [x19, #32]
  405c94:	ldr	x19, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #32
  405c9c:	ret
  405ca0:	stp	x29, x30, [sp, #-64]!
  405ca4:	add	x8, x2, #0x100
  405ca8:	stp	x20, x19, [sp, #48]
  405cac:	mov	x20, x0
  405cb0:	and	x0, x8, #0xfffffffffffffff8
  405cb4:	str	x23, [sp, #16]
  405cb8:	stp	x22, x21, [sp, #32]
  405cbc:	mov	x29, sp
  405cc0:	mov	x21, x2
  405cc4:	mov	x22, x1
  405cc8:	bl	4018f0 <malloc@plt>
  405ccc:	mov	x19, x0
  405cd0:	cbz	x0, 405d10 <__fxstatat@plt+0x4120>
  405cd4:	add	x23, x19, #0xf8
  405cd8:	mov	x0, x23
  405cdc:	mov	x1, x22
  405ce0:	mov	x2, x21
  405ce4:	bl	4017b0 <memcpy@plt>
  405ce8:	strb	wzr, [x23, x21]
  405cec:	str	x21, [x19, #96]
  405cf0:	str	x20, [x19, #80]
  405cf4:	ldr	x9, [x20, #32]
  405cf8:	mov	w8, #0x30000               	// #196608
  405cfc:	str	wzr, [x19, #64]
  405d00:	stur	w8, [x19, #110]
  405d04:	stp	xzr, xzr, [x19, #24]
  405d08:	str	x9, [x19, #56]
  405d0c:	str	xzr, [x19, #40]
  405d10:	mov	x0, x19
  405d14:	ldp	x20, x19, [sp, #48]
  405d18:	ldp	x22, x21, [sp, #32]
  405d1c:	ldr	x23, [sp, #16]
  405d20:	ldp	x29, x30, [sp], #64
  405d24:	ret
  405d28:	stp	x29, x30, [sp, #-48]!
  405d2c:	stp	x20, x19, [sp, #32]
  405d30:	ldr	x9, [x1, #88]
  405d34:	ldr	w8, [x0, #72]
  405d38:	str	x21, [sp, #16]
  405d3c:	mov	x19, x1
  405d40:	mov	x21, x0
  405d44:	mov	x29, sp
  405d48:	cbnz	x9, 405d54 <__fxstatat@plt+0x4164>
  405d4c:	and	w9, w8, #0x1
  405d50:	orr	w2, w9, w2
  405d54:	add	x20, x19, #0x78
  405d58:	tbnz	w2, #0, 405d84 <__fxstatat@plt+0x4194>
  405d5c:	tbnz	w8, #1, 405d84 <__fxstatat@plt+0x4194>
  405d60:	ldr	w0, [x21, #44]
  405d64:	ldr	x1, [x19, #48]
  405d68:	mov	w3, #0x100                 	// #256
  405d6c:	mov	x2, x20
  405d70:	bl	408f50 <__fxstatat@plt+0x7360>
  405d74:	cbz	w0, 405de8 <__fxstatat@plt+0x41f8>
  405d78:	bl	401ba0 <__errno_location@plt>
  405d7c:	mov	x21, x0
  405d80:	b	405db8 <__fxstatat@plt+0x41c8>
  405d84:	ldr	x0, [x19, #48]
  405d88:	mov	x1, x20
  405d8c:	bl	408f20 <__fxstatat@plt+0x7330>
  405d90:	cbz	w0, 405de8 <__fxstatat@plt+0x41f8>
  405d94:	bl	401ba0 <__errno_location@plt>
  405d98:	ldr	w8, [x0]
  405d9c:	cmp	w8, #0x2
  405da0:	b.ne	405dbc <__fxstatat@plt+0x41cc>  // b.any
  405da4:	mov	x21, x0
  405da8:	ldr	x0, [x19, #48]
  405dac:	mov	x1, x20
  405db0:	bl	408f40 <__fxstatat@plt+0x7350>
  405db4:	cbz	w0, 405e80 <__fxstatat@plt+0x4290>
  405db8:	ldr	w8, [x21]
  405dbc:	movi	v0.2d, #0x0
  405dc0:	str	w8, [x19, #64]
  405dc4:	stp	q0, q0, [x20, #96]
  405dc8:	stp	q0, q0, [x20, #64]
  405dcc:	stp	q0, q0, [x20, #32]
  405dd0:	stp	q0, q0, [x20]
  405dd4:	mov	w0, #0xa                   	// #10
  405dd8:	ldp	x20, x19, [sp, #32]
  405ddc:	ldr	x21, [sp, #16]
  405de0:	ldp	x29, x30, [sp], #48
  405de4:	ret
  405de8:	ldr	w8, [x19, #136]
  405dec:	and	w8, w8, #0xf000
  405df0:	cmp	w8, #0xa, lsl #12
  405df4:	b.eq	405e3c <__fxstatat@plt+0x424c>  // b.none
  405df8:	cmp	w8, #0x8, lsl #12
  405dfc:	b.eq	405e34 <__fxstatat@plt+0x4244>  // b.none
  405e00:	cmp	w8, #0x4, lsl #12
  405e04:	b.ne	405e44 <__fxstatat@plt+0x4254>  // b.any
  405e08:	ldr	w8, [x19, #140]
  405e0c:	cmp	w8, #0x2
  405e10:	b.cc	405e4c <__fxstatat@plt+0x425c>  // b.lo, b.ul, b.last
  405e14:	ldr	x9, [x19, #88]
  405e18:	cmp	x9, #0x1
  405e1c:	b.lt	405e4c <__fxstatat@plt+0x425c>  // b.tstop
  405e20:	ldr	w9, [x21, #72]
  405e24:	mov	w10, #0x2                   	// #2
  405e28:	bic	w9, w10, w9, lsr #4
  405e2c:	sub	w8, w8, w9
  405e30:	b	405e50 <__fxstatat@plt+0x4260>
  405e34:	mov	w0, #0x8                   	// #8
  405e38:	b	405dd8 <__fxstatat@plt+0x41e8>
  405e3c:	mov	w0, #0xc                   	// #12
  405e40:	b	405dd8 <__fxstatat@plt+0x41e8>
  405e44:	mov	w0, #0x3                   	// #3
  405e48:	b	405dd8 <__fxstatat@plt+0x41e8>
  405e4c:	mov	w8, #0xffffffff            	// #-1
  405e50:	ldrb	w9, [x19, #248]
  405e54:	str	w8, [x19, #104]
  405e58:	cmp	w9, #0x2e
  405e5c:	b.ne	405e78 <__fxstatat@plt+0x4288>  // b.any
  405e60:	ldrb	w8, [x19, #249]
  405e64:	cbz	w8, 405e8c <__fxstatat@plt+0x429c>
  405e68:	cmp	w8, #0x2e
  405e6c:	b.ne	405e78 <__fxstatat@plt+0x4288>  // b.any
  405e70:	ldrb	w8, [x19, #250]
  405e74:	cbz	w8, 405e8c <__fxstatat@plt+0x429c>
  405e78:	mov	w0, #0x1                   	// #1
  405e7c:	b	405dd8 <__fxstatat@plt+0x41e8>
  405e80:	str	wzr, [x21]
  405e84:	mov	w0, #0xd                   	// #13
  405e88:	b	405dd8 <__fxstatat@plt+0x41e8>
  405e8c:	ldr	x8, [x19, #88]
  405e90:	cmp	x8, #0x0
  405e94:	mov	w8, #0x5                   	// #5
  405e98:	csinc	w0, w8, wzr, ne  // ne = any
  405e9c:	b	405dd8 <__fxstatat@plt+0x41e8>
  405ea0:	stp	x29, x30, [sp, #-48]!
  405ea4:	stp	x22, x21, [sp, #16]
  405ea8:	stp	x20, x19, [sp, #32]
  405eac:	ldp	x8, x22, [x0, #56]
  405eb0:	mov	x21, x0
  405eb4:	mov	x20, x2
  405eb8:	mov	x19, x1
  405ebc:	cmp	x8, x2
  405ec0:	mov	x29, sp
  405ec4:	b.cs	405ef4 <__fxstatat@plt+0x4304>  // b.hs, b.nlast
  405ec8:	add	x8, x20, #0x28
  405ecc:	lsr	x9, x8, #61
  405ed0:	str	x8, [x21, #56]
  405ed4:	cbnz	x9, 405f60 <__fxstatat@plt+0x4370>
  405ed8:	ldr	x0, [x21, #16]
  405edc:	lsl	x1, x8, #3
  405ee0:	bl	4019b0 <realloc@plt>
  405ee4:	cbz	x0, 405f60 <__fxstatat@plt+0x4370>
  405ee8:	str	x0, [x21, #16]
  405eec:	cbnz	x19, 405efc <__fxstatat@plt+0x430c>
  405ef0:	b	405f0c <__fxstatat@plt+0x431c>
  405ef4:	ldr	x0, [x21, #16]
  405ef8:	cbz	x19, 405f0c <__fxstatat@plt+0x431c>
  405efc:	str	x19, [x0], #8
  405f00:	ldr	x19, [x19, #16]
  405f04:	cbnz	x19, 405efc <__fxstatat@plt+0x430c>
  405f08:	ldr	x0, [x21, #16]
  405f0c:	mov	w2, #0x8                   	// #8
  405f10:	mov	x1, x20
  405f14:	mov	x3, x22
  405f18:	bl	401870 <qsort@plt>
  405f1c:	ldr	x8, [x21, #16]
  405f20:	cmp	x20, #0x1
  405f24:	ldr	x19, [x8]
  405f28:	mov	x9, x19
  405f2c:	b.eq	405f58 <__fxstatat@plt+0x4368>  // b.none
  405f30:	ldr	x10, [x8, #8]!
  405f34:	subs	x9, x20, #0x2
  405f38:	str	x10, [x19, #16]
  405f3c:	b.eq	405f54 <__fxstatat@plt+0x4364>  // b.none
  405f40:	ldr	x10, [x8]
  405f44:	ldr	x11, [x8, #8]!
  405f48:	subs	x9, x9, #0x1
  405f4c:	str	x11, [x10, #16]
  405f50:	b.ne	405f40 <__fxstatat@plt+0x4350>  // b.any
  405f54:	ldr	x9, [x8]
  405f58:	str	xzr, [x9, #16]
  405f5c:	b	405f70 <__fxstatat@plt+0x4380>
  405f60:	ldr	x0, [x21, #16]
  405f64:	bl	401aa0 <free@plt>
  405f68:	str	xzr, [x21, #16]
  405f6c:	str	xzr, [x21, #56]
  405f70:	mov	x0, x19
  405f74:	ldp	x20, x19, [sp, #32]
  405f78:	ldp	x22, x21, [sp, #16]
  405f7c:	ldp	x29, x30, [sp], #48
  405f80:	ret
  405f84:	stp	x29, x30, [sp, #-32]!
  405f88:	ldrh	w8, [x0, #72]
  405f8c:	mov	w9, #0x102                 	// #258
  405f90:	str	x19, [sp, #16]
  405f94:	mov	x19, x0
  405f98:	tst	w8, w9
  405f9c:	mov	x29, sp
  405fa0:	b.eq	405fd4 <__fxstatat@plt+0x43e4>  // b.none
  405fa4:	adrp	x2, 407000 <__fxstatat@plt+0x5410>
  405fa8:	adrp	x3, 407000 <__fxstatat@plt+0x5410>
  405fac:	adrp	x4, 401000 <mbrtowc@plt-0x7a0>
  405fb0:	add	x2, x2, #0x590
  405fb4:	add	x3, x3, #0x5a0
  405fb8:	add	x4, x4, #0xaa0
  405fbc:	mov	w0, #0x1f                  	// #31
  405fc0:	mov	x1, xzr
  405fc4:	bl	407e3c <__fxstatat@plt+0x624c>
  405fc8:	str	x0, [x19, #88]
  405fcc:	cbnz	x0, 405fe8 <__fxstatat@plt+0x43f8>
  405fd0:	b	405fec <__fxstatat@plt+0x43fc>
  405fd4:	mov	w0, #0x20                  	// #32
  405fd8:	bl	4018f0 <malloc@plt>
  405fdc:	str	x0, [x19, #88]
  405fe0:	cbz	x0, 405fec <__fxstatat@plt+0x43fc>
  405fe4:	bl	407808 <__fxstatat@plt+0x5c18>
  405fe8:	mov	w0, #0x1                   	// #1
  405fec:	ldr	x19, [sp, #16]
  405ff0:	ldp	x29, x30, [sp], #32
  405ff4:	ret
  405ff8:	ldr	w8, [x0, #72]
  405ffc:	mov	w2, #0x4900                	// #18688
  406000:	movk	w2, #0x8, lsl #16
  406004:	lsr	w9, w8, #4
  406008:	bfi	w2, w9, #15, #1
  40600c:	tbnz	w8, #9, 40601c <__fxstatat@plt+0x442c>
  406010:	mov	x0, x1
  406014:	mov	w1, w2
  406018:	b	4078c0 <__fxstatat@plt+0x5cd0>
  40601c:	ldr	w0, [x0, #44]
  406020:	b	4088e8 <__fxstatat@plt+0x6cf8>
  406024:	stp	x29, x30, [sp, #-32]!
  406028:	stp	x20, x19, [sp, #16]
  40602c:	mov	x29, sp
  406030:	cbz	x0, 406054 <__fxstatat@plt+0x4464>
  406034:	mov	x19, x0
  406038:	ldp	x20, x0, [x19, #16]
  40603c:	cbz	x0, 406044 <__fxstatat@plt+0x4454>
  406040:	bl	4019c0 <closedir@plt>
  406044:	mov	x0, x19
  406048:	bl	401aa0 <free@plt>
  40604c:	mov	x19, x20
  406050:	cbnz	x20, 406038 <__fxstatat@plt+0x4448>
  406054:	ldp	x20, x19, [sp, #16]
  406058:	ldp	x29, x30, [sp], #32
  40605c:	ret
  406060:	stp	x29, x30, [sp, #-32]!
  406064:	stp	x20, x19, [sp, #16]
  406068:	mov	x19, x0
  40606c:	ldr	x0, [x0]
  406070:	mov	x29, sp
  406074:	cbz	x0, 4060ac <__fxstatat@plt+0x44bc>
  406078:	ldr	x8, [x0, #88]
  40607c:	tbnz	x8, #63, 4060a0 <__fxstatat@plt+0x44b0>
  406080:	ldr	x20, [x0, #16]
  406084:	cbnz	x20, 40608c <__fxstatat@plt+0x449c>
  406088:	ldr	x20, [x0, #8]
  40608c:	bl	401aa0 <free@plt>
  406090:	ldr	x8, [x20, #88]
  406094:	mov	x0, x20
  406098:	tbz	x8, #63, 406080 <__fxstatat@plt+0x4490>
  40609c:	b	4060a4 <__fxstatat@plt+0x44b4>
  4060a0:	mov	x20, x0
  4060a4:	mov	x0, x20
  4060a8:	bl	401aa0 <free@plt>
  4060ac:	ldr	x0, [x19, #8]
  4060b0:	cbz	x0, 4060b8 <__fxstatat@plt+0x44c8>
  4060b4:	bl	406024 <__fxstatat@plt+0x4434>
  4060b8:	ldr	x0, [x19, #16]
  4060bc:	bl	401aa0 <free@plt>
  4060c0:	ldr	x0, [x19, #32]
  4060c4:	bl	401aa0 <free@plt>
  4060c8:	ldr	w8, [x19, #72]
  4060cc:	tbnz	w8, #9, 4060ec <__fxstatat@plt+0x44fc>
  4060d0:	tbnz	w8, #2, 4060fc <__fxstatat@plt+0x450c>
  4060d4:	ldr	w0, [x19, #40]
  4060d8:	bl	401830 <fchdir@plt>
  4060dc:	cbz	w0, 406104 <__fxstatat@plt+0x4514>
  4060e0:	bl	401ba0 <__errno_location@plt>
  4060e4:	ldr	w20, [x0]
  4060e8:	b	406108 <__fxstatat@plt+0x4518>
  4060ec:	ldr	w0, [x19, #44]
  4060f0:	tbnz	w0, #31, 4060fc <__fxstatat@plt+0x450c>
  4060f4:	bl	4019d0 <close@plt>
  4060f8:	cbnz	w0, 406118 <__fxstatat@plt+0x4528>
  4060fc:	mov	w20, wzr
  406100:	b	406120 <__fxstatat@plt+0x4530>
  406104:	mov	w20, wzr
  406108:	ldr	w0, [x19, #40]
  40610c:	bl	4019d0 <close@plt>
  406110:	cbnz	w20, 406120 <__fxstatat@plt+0x4530>
  406114:	cbz	w0, 406120 <__fxstatat@plt+0x4530>
  406118:	bl	401ba0 <__errno_location@plt>
  40611c:	ldr	w20, [x0]
  406120:	add	x0, x19, #0x60
  406124:	bl	406168 <__fxstatat@plt+0x4578>
  406128:	ldr	x0, [x19, #80]
  40612c:	cbz	x0, 406134 <__fxstatat@plt+0x4544>
  406130:	bl	408104 <__fxstatat@plt+0x6514>
  406134:	mov	x0, x19
  406138:	bl	4061a4 <__fxstatat@plt+0x45b4>
  40613c:	mov	x0, x19
  406140:	bl	401aa0 <free@plt>
  406144:	cbz	w20, 406158 <__fxstatat@plt+0x4568>
  406148:	bl	401ba0 <__errno_location@plt>
  40614c:	str	w20, [x0]
  406150:	mov	w0, #0xffffffff            	// #-1
  406154:	b	40615c <__fxstatat@plt+0x456c>
  406158:	mov	w0, wzr
  40615c:	ldp	x20, x19, [sp, #16]
  406160:	ldp	x29, x30, [sp], #32
  406164:	ret
  406168:	stp	x29, x30, [sp, #-32]!
  40616c:	str	x19, [sp, #16]
  406170:	mov	x19, x0
  406174:	mov	x29, sp
  406178:	bl	408810 <__fxstatat@plt+0x6c20>
  40617c:	tbnz	w0, #0, 406198 <__fxstatat@plt+0x45a8>
  406180:	mov	x0, x19
  406184:	bl	40885c <__fxstatat@plt+0x6c6c>
  406188:	tbnz	w0, #31, 406190 <__fxstatat@plt+0x45a0>
  40618c:	bl	4019d0 <close@plt>
  406190:	mov	x0, x19
  406194:	b	406178 <__fxstatat@plt+0x4588>
  406198:	ldr	x19, [sp, #16]
  40619c:	ldp	x29, x30, [sp], #32
  4061a0:	ret
  4061a4:	ldrh	w8, [x0, #72]
  4061a8:	mov	w9, #0x102                 	// #258
  4061ac:	tst	w8, w9
  4061b0:	b.eq	4061c0 <__fxstatat@plt+0x45d0>  // b.none
  4061b4:	ldr	x0, [x0, #88]
  4061b8:	cbz	x0, 4061c8 <__fxstatat@plt+0x45d8>
  4061bc:	b	408104 <__fxstatat@plt+0x6514>
  4061c0:	ldr	x0, [x0, #88]
  4061c4:	b	401aa0 <free@plt>
  4061c8:	ret
  4061cc:	stp	x29, x30, [sp, #-64]!
  4061d0:	stp	x22, x21, [sp, #32]
  4061d4:	stp	x20, x19, [sp, #48]
  4061d8:	ldr	x20, [x0]
  4061dc:	str	x23, [sp, #16]
  4061e0:	mov	x29, sp
  4061e4:	cbz	x20, 40656c <__fxstatat@plt+0x497c>
  4061e8:	ldr	w8, [x0, #72]
  4061ec:	mov	x19, x0
  4061f0:	tbnz	w8, #13, 406568 <__fxstatat@plt+0x4978>
  4061f4:	ldrh	w9, [x20, #112]
  4061f8:	mov	w10, #0x3                   	// #3
  4061fc:	strh	w10, [x20, #112]
  406200:	cmp	w9, #0x1
  406204:	b.eq	406270 <__fxstatat@plt+0x4680>  // b.none
  406208:	cmp	w9, #0x2
  40620c:	b.ne	406288 <__fxstatat@plt+0x4698>  // b.any
  406210:	ldrh	w10, [x20, #108]
  406214:	and	w11, w10, #0xfffe
  406218:	cmp	w11, #0xc
  40621c:	b.ne	40628c <__fxstatat@plt+0x469c>  // b.any
  406220:	mov	w2, #0x1                   	// #1
  406224:	mov	x0, x19
  406228:	mov	x1, x20
  40622c:	bl	405d28 <__fxstatat@plt+0x4138>
  406230:	and	w8, w0, #0xffff
  406234:	cmp	w8, #0x1
  406238:	strh	w0, [x20, #108]
  40623c:	b.ne	406670 <__fxstatat@plt+0x4a80>  // b.any
  406240:	ldrb	w8, [x19, #72]
  406244:	tbnz	w8, #2, 406670 <__fxstatat@plt+0x4a80>
  406248:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  40624c:	add	x1, x1, #0x785
  406250:	mov	x0, x19
  406254:	bl	405ff8 <__fxstatat@plt+0x4408>
  406258:	str	w0, [x20, #68]
  40625c:	tbnz	w0, #31, 4065a0 <__fxstatat@plt+0x49b0>
  406260:	ldrh	w8, [x20, #110]
  406264:	orr	w8, w8, #0x2
  406268:	strh	w8, [x20, #110]
  40626c:	b	406670 <__fxstatat@plt+0x4a80>
  406270:	mov	x0, x19
  406274:	mov	x1, x20
  406278:	mov	w2, wzr
  40627c:	bl	405d28 <__fxstatat@plt+0x4138>
  406280:	strh	w0, [x20, #108]
  406284:	b	40656c <__fxstatat@plt+0x497c>
  406288:	ldrh	w10, [x20, #108]
  40628c:	cmp	w10, #0x1
  406290:	b.ne	4062d4 <__fxstatat@plt+0x46e4>  // b.any
  406294:	cmp	w9, #0x4
  406298:	b.ne	40635c <__fxstatat@plt+0x476c>  // b.any
  40629c:	ldrb	w8, [x20, #110]
  4062a0:	tbz	w8, #1, 4062ac <__fxstatat@plt+0x46bc>
  4062a4:	ldr	w0, [x20, #68]
  4062a8:	bl	4019d0 <close@plt>
  4062ac:	ldr	x0, [x19, #8]
  4062b0:	cbz	x0, 4062bc <__fxstatat@plt+0x46cc>
  4062b4:	bl	406024 <__fxstatat@plt+0x4434>
  4062b8:	str	xzr, [x19, #8]
  4062bc:	mov	w8, #0x6                   	// #6
  4062c0:	strh	w8, [x20, #108]
  4062c4:	mov	x0, x19
  4062c8:	mov	x1, x20
  4062cc:	bl	4067a8 <__fxstatat@plt+0x4bb8>
  4062d0:	b	40656c <__fxstatat@plt+0x497c>
  4062d4:	mov	x21, x20
  4062d8:	ldr	x20, [x21, #16]
  4062dc:	cbz	x20, 4063cc <__fxstatat@plt+0x47dc>
  4062e0:	mov	x0, x21
  4062e4:	str	x20, [x19]
  4062e8:	bl	401aa0 <free@plt>
  4062ec:	ldr	x8, [x20, #88]
  4062f0:	cbz	x8, 406408 <__fxstatat@plt+0x4818>
  4062f4:	ldrh	w8, [x20, #112]
  4062f8:	mov	x21, x20
  4062fc:	cmp	w8, #0x4
  406300:	b.eq	4062d8 <__fxstatat@plt+0x46e8>  // b.none
  406304:	cmp	w8, #0x2
  406308:	b.ne	406634 <__fxstatat@plt+0x4a44>  // b.any
  40630c:	mov	w2, #0x1                   	// #1
  406310:	mov	x0, x19
  406314:	mov	x1, x20
  406318:	bl	405d28 <__fxstatat@plt+0x4138>
  40631c:	and	w8, w0, #0xffff
  406320:	cmp	w8, #0x1
  406324:	strh	w0, [x20, #108]
  406328:	b.ne	40662c <__fxstatat@plt+0x4a3c>  // b.any
  40632c:	ldrb	w8, [x19, #72]
  406330:	tbnz	w8, #2, 40662c <__fxstatat@plt+0x4a3c>
  406334:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  406338:	add	x1, x1, #0x785
  40633c:	mov	x0, x19
  406340:	bl	405ff8 <__fxstatat@plt+0x4408>
  406344:	str	w0, [x20, #68]
  406348:	tbnz	w0, #31, 406618 <__fxstatat@plt+0x4a28>
  40634c:	ldrh	w8, [x20, #110]
  406350:	orr	w8, w8, #0x2
  406354:	strh	w8, [x20, #110]
  406358:	b	40662c <__fxstatat@plt+0x4a3c>
  40635c:	tbz	w8, #6, 406370 <__fxstatat@plt+0x4780>
  406360:	ldr	x9, [x20, #120]
  406364:	ldr	x10, [x19, #24]
  406368:	cmp	x9, x10
  40636c:	b.ne	40629c <__fxstatat@plt+0x46ac>  // b.any
  406370:	ldr	x0, [x19, #8]
  406374:	cbz	x0, 4064b4 <__fxstatat@plt+0x48c4>
  406378:	tbnz	w8, #12, 4064a4 <__fxstatat@plt+0x48b4>
  40637c:	ldr	x3, [x20, #48]
  406380:	mov	w2, #0xffffffff            	// #-1
  406384:	mov	x0, x19
  406388:	mov	x1, x20
  40638c:	bl	406844 <__fxstatat@plt+0x4c54>
  406390:	cbz	w0, 4064c8 <__fxstatat@plt+0x48d8>
  406394:	bl	401ba0 <__errno_location@plt>
  406398:	ldr	w8, [x0]
  40639c:	ldrh	w9, [x20, #110]
  4063a0:	str	w8, [x20, #64]
  4063a4:	orr	w8, w9, #0x1
  4063a8:	strh	w8, [x20, #110]
  4063ac:	ldr	x8, [x19, #8]
  4063b0:	cbz	x8, 4064c8 <__fxstatat@plt+0x48d8>
  4063b4:	ldr	x9, [x8, #8]
  4063b8:	ldr	x9, [x9, #48]
  4063bc:	str	x9, [x8, #48]
  4063c0:	ldr	x8, [x8, #16]
  4063c4:	cbnz	x8, 4063b4 <__fxstatat@plt+0x47c4>
  4063c8:	b	4064c8 <__fxstatat@plt+0x48d8>
  4063cc:	ldr	x20, [x21, #8]
  4063d0:	ldr	x8, [x20, #24]
  4063d4:	cbz	x8, 406504 <__fxstatat@plt+0x4914>
  4063d8:	str	x20, [x19]
  4063dc:	ldr	x8, [x19, #32]
  4063e0:	ldr	x9, [x20, #72]
  4063e4:	mov	w1, #0x3                   	// #3
  4063e8:	mov	x0, x19
  4063ec:	strb	wzr, [x8, x9]
  4063f0:	bl	4069f4 <__fxstatat@plt+0x4e04>
  4063f4:	cbz	x0, 4064f8 <__fxstatat@plt+0x4908>
  4063f8:	mov	x20, x0
  4063fc:	mov	x0, x21
  406400:	bl	401aa0 <free@plt>
  406404:	b	406634 <__fxstatat@plt+0x4a44>
  406408:	mov	x0, x19
  40640c:	bl	4071e4 <__fxstatat@plt+0x55f4>
  406410:	cbz	w0, 406428 <__fxstatat@plt+0x4838>
  406414:	ldr	w8, [x19, #72]
  406418:	mov	x20, xzr
  40641c:	orr	w8, w8, #0x2000
  406420:	str	w8, [x19, #72]
  406424:	b	40656c <__fxstatat@plt+0x497c>
  406428:	mov	x0, x19
  40642c:	bl	4061a4 <__fxstatat@plt+0x45b4>
  406430:	ldr	x8, [x20, #96]
  406434:	add	x21, x20, #0xf8
  406438:	mov	x1, x21
  40643c:	str	x8, [x20, #72]
  406440:	ldr	x0, [x19, #32]
  406444:	add	x2, x8, #0x1
  406448:	bl	4017c0 <memmove@plt>
  40644c:	mov	w1, #0x2f                  	// #47
  406450:	mov	x0, x21
  406454:	bl	4019e0 <strrchr@plt>
  406458:	cbz	x0, 406490 <__fxstatat@plt+0x48a0>
  40645c:	cmp	x0, x21
  406460:	b.ne	40646c <__fxstatat@plt+0x487c>  // b.any
  406464:	ldrb	w8, [x20, #249]
  406468:	cbz	w8, 406490 <__fxstatat@plt+0x48a0>
  40646c:	add	x22, x0, #0x1
  406470:	mov	x0, x22
  406474:	bl	4017f0 <strlen@plt>
  406478:	mov	x23, x0
  40647c:	add	x2, x0, #0x1
  406480:	mov	x0, x21
  406484:	mov	x1, x22
  406488:	bl	4017c0 <memmove@plt>
  40648c:	str	x23, [x20, #96]
  406490:	ldr	x8, [x19, #32]
  406494:	mov	x0, x19
  406498:	stp	x8, x8, [x20, #48]
  40649c:	bl	405f84 <__fxstatat@plt+0x4394>
  4064a0:	b	406670 <__fxstatat@plt+0x4a80>
  4064a4:	and	w8, w8, #0xffffefff
  4064a8:	str	w8, [x19, #72]
  4064ac:	bl	406024 <__fxstatat@plt+0x4434>
  4064b0:	str	xzr, [x19, #8]
  4064b4:	mov	w1, #0x3                   	// #3
  4064b8:	mov	x0, x19
  4064bc:	bl	4069f4 <__fxstatat@plt+0x4e04>
  4064c0:	str	x0, [x19, #8]
  4064c4:	cbz	x0, 4064d4 <__fxstatat@plt+0x48e4>
  4064c8:	ldr	x20, [x19, #8]
  4064cc:	str	xzr, [x19, #8]
  4064d0:	b	406634 <__fxstatat@plt+0x4a44>
  4064d4:	ldrb	w8, [x19, #73]
  4064d8:	tbnz	w8, #5, 406568 <__fxstatat@plt+0x4978>
  4064dc:	ldr	w8, [x20, #64]
  4064e0:	cbz	w8, 4062c4 <__fxstatat@plt+0x46d4>
  4064e4:	ldrh	w8, [x20, #108]
  4064e8:	cmp	w8, #0x4
  4064ec:	b.eq	4062c4 <__fxstatat@plt+0x46d4>  // b.none
  4064f0:	mov	w8, #0x7                   	// #7
  4064f4:	b	4062c0 <__fxstatat@plt+0x46d0>
  4064f8:	ldrb	w8, [x19, #73]
  4064fc:	tbnz	w8, #5, 406568 <__fxstatat@plt+0x4978>
  406500:	ldr	x20, [x21, #8]
  406504:	mov	x0, x21
  406508:	str	x20, [x19]
  40650c:	bl	401aa0 <free@plt>
  406510:	ldr	x8, [x20, #88]
  406514:	cmn	x8, #0x1
  406518:	b.eq	406584 <__fxstatat@plt+0x4994>  // b.none
  40651c:	ldrh	w8, [x20, #108]
  406520:	cmp	w8, #0xb
  406524:	b.eq	4067a4 <__fxstatat@plt+0x4bb4>  // b.none
  406528:	ldr	x8, [x19, #32]
  40652c:	ldr	x9, [x20, #72]
  406530:	strb	wzr, [x8, x9]
  406534:	ldr	x8, [x20, #88]
  406538:	cbz	x8, 4065b8 <__fxstatat@plt+0x49c8>
  40653c:	ldrh	w8, [x20, #110]
  406540:	tbnz	w8, #1, 4065e0 <__fxstatat@plt+0x49f0>
  406544:	tbnz	w8, #0, 406764 <__fxstatat@plt+0x4b74>
  406548:	ldr	x1, [x20, #8]
  40654c:	adrp	x3, 40a000 <__fxstatat@plt+0x8410>
  406550:	add	x3, x3, #0x784
  406554:	mov	w2, #0xffffffff            	// #-1
  406558:	mov	x0, x19
  40655c:	bl	406844 <__fxstatat@plt+0x4c54>
  406560:	cbnz	w0, 4065c4 <__fxstatat@plt+0x49d4>
  406564:	b	406764 <__fxstatat@plt+0x4b74>
  406568:	mov	x20, xzr
  40656c:	mov	x0, x20
  406570:	ldp	x20, x19, [sp, #48]
  406574:	ldp	x22, x21, [sp, #32]
  406578:	ldr	x23, [sp, #16]
  40657c:	ldp	x29, x30, [sp], #64
  406580:	ret
  406584:	mov	x0, x20
  406588:	bl	401aa0 <free@plt>
  40658c:	bl	401ba0 <__errno_location@plt>
  406590:	mov	x20, xzr
  406594:	str	wzr, [x0]
  406598:	str	xzr, [x19]
  40659c:	b	40656c <__fxstatat@plt+0x497c>
  4065a0:	bl	401ba0 <__errno_location@plt>
  4065a4:	ldr	w8, [x0]
  4065a8:	mov	w9, #0x7                   	// #7
  4065ac:	strh	w9, [x20, #108]
  4065b0:	str	w8, [x20, #64]
  4065b4:	b	406670 <__fxstatat@plt+0x4a80>
  4065b8:	mov	x0, x19
  4065bc:	bl	4071e4 <__fxstatat@plt+0x55f4>
  4065c0:	cbz	w0, 406764 <__fxstatat@plt+0x4b74>
  4065c4:	bl	401ba0 <__errno_location@plt>
  4065c8:	ldr	w8, [x0]
  4065cc:	str	w8, [x20, #64]
  4065d0:	ldr	w8, [x19, #72]
  4065d4:	orr	w8, w8, #0x2000
  4065d8:	str	w8, [x19, #72]
  4065dc:	b	406764 <__fxstatat@plt+0x4b74>
  4065e0:	ldr	w8, [x19, #72]
  4065e4:	tbnz	w8, #2, 40675c <__fxstatat@plt+0x4b6c>
  4065e8:	ldr	w1, [x20, #68]
  4065ec:	tbnz	w8, #9, 406750 <__fxstatat@plt+0x4b60>
  4065f0:	mov	w0, w1
  4065f4:	bl	401830 <fchdir@plt>
  4065f8:	cbz	w0, 40675c <__fxstatat@plt+0x4b6c>
  4065fc:	bl	401ba0 <__errno_location@plt>
  406600:	ldr	w8, [x0]
  406604:	str	w8, [x20, #64]
  406608:	ldr	w8, [x19, #72]
  40660c:	orr	w8, w8, #0x2000
  406610:	str	w8, [x19, #72]
  406614:	b	40675c <__fxstatat@plt+0x4b6c>
  406618:	bl	401ba0 <__errno_location@plt>
  40661c:	ldr	w8, [x0]
  406620:	mov	w9, #0x7                   	// #7
  406624:	strh	w9, [x20, #108]
  406628:	str	w8, [x20, #64]
  40662c:	mov	w8, #0x3                   	// #3
  406630:	strh	w8, [x20, #112]
  406634:	ldr	x8, [x20, #8]
  406638:	ldr	x11, [x19, #32]
  40663c:	add	x1, x20, #0xf8
  406640:	ldr	x9, [x8, #72]
  406644:	ldr	x8, [x8, #56]
  406648:	sub	x10, x9, #0x1
  40664c:	ldrb	w8, [x8, x10]
  406650:	cmp	w8, #0x2f
  406654:	csel	x8, x10, x9, eq  // eq = none
  406658:	add	x0, x11, x8
  40665c:	mov	w8, #0x2f                  	// #47
  406660:	strb	w8, [x0], #1
  406664:	ldr	x8, [x20, #96]
  406668:	add	x2, x8, #0x1
  40666c:	bl	4017c0 <memmove@plt>
  406670:	str	x20, [x19]
  406674:	ldrh	w0, [x20, #108]
  406678:	cmp	w0, #0xb
  40667c:	b.ne	406710 <__fxstatat@plt+0x4b20>  // b.any
  406680:	ldr	x8, [x20, #168]
  406684:	cmp	x8, #0x1
  406688:	b.eq	40656c <__fxstatat@plt+0x497c>  // b.none
  40668c:	cmp	x8, #0x2
  406690:	b.ne	4067a4 <__fxstatat@plt+0x4bb4>  // b.any
  406694:	ldr	x21, [x20, #8]
  406698:	ldr	w8, [x21, #104]
  40669c:	cbnz	w8, 4066cc <__fxstatat@plt+0x4adc>
  4066a0:	ldr	w8, [x19, #72]
  4066a4:	mvn	w8, w8
  4066a8:	tst	w8, #0x18
  4066ac:	b.ne	4066cc <__fxstatat@plt+0x4adc>  // b.any
  4066b0:	ldr	w1, [x19, #44]
  4066b4:	mov	x0, x21
  4066b8:	bl	407240 <__fxstatat@plt+0x5650>
  4066bc:	cmp	w0, #0x2
  4066c0:	b.ne	4066cc <__fxstatat@plt+0x4adc>  // b.any
  4066c4:	ldrh	w0, [x20, #108]
  4066c8:	b	406710 <__fxstatat@plt+0x4b20>
  4066cc:	mov	x0, x19
  4066d0:	mov	x1, x20
  4066d4:	mov	w2, wzr
  4066d8:	bl	405d28 <__fxstatat@plt+0x4138>
  4066dc:	ldr	w8, [x20, #136]
  4066e0:	strh	w0, [x20, #108]
  4066e4:	and	w8, w8, #0xf000
  4066e8:	cmp	w8, #0x4, lsl #12
  4066ec:	b.ne	406710 <__fxstatat@plt+0x4b20>  // b.any
  4066f0:	ldr	x8, [x20, #88]
  4066f4:	cbz	x8, 406710 <__fxstatat@plt+0x4b20>
  4066f8:	ldr	w8, [x21, #104]
  4066fc:	add	w9, w8, #0x1
  406700:	cmp	w9, #0x2
  406704:	b.cc	406710 <__fxstatat@plt+0x4b20>  // b.lo, b.ul, b.last
  406708:	sub	w8, w8, #0x1
  40670c:	str	w8, [x21, #104]
  406710:	and	w8, w0, #0xffff
  406714:	cmp	w8, #0x1
  406718:	b.ne	40656c <__fxstatat@plt+0x497c>  // b.any
  40671c:	ldr	x8, [x20, #88]
  406720:	cbnz	x8, 40672c <__fxstatat@plt+0x4b3c>
  406724:	ldr	x8, [x20, #120]
  406728:	str	x8, [x19, #24]
  40672c:	mov	x0, x19
  406730:	mov	x1, x20
  406734:	bl	4072dc <__fxstatat@plt+0x56ec>
  406738:	tbnz	w0, #0, 40656c <__fxstatat@plt+0x497c>
  40673c:	bl	401ba0 <__errno_location@plt>
  406740:	mov	w8, #0xc                   	// #12
  406744:	mov	x20, xzr
  406748:	str	w8, [x0]
  40674c:	b	40656c <__fxstatat@plt+0x497c>
  406750:	mov	w2, #0x1                   	// #1
  406754:	mov	x0, x19
  406758:	bl	407390 <__fxstatat@plt+0x57a0>
  40675c:	ldr	w0, [x20, #68]
  406760:	bl	4019d0 <close@plt>
  406764:	ldrh	w8, [x20, #108]
  406768:	cmp	w8, #0x2
  40676c:	b.eq	406794 <__fxstatat@plt+0x4ba4>  // b.none
  406770:	ldr	w8, [x20, #64]
  406774:	mov	w9, #0x6                   	// #6
  406778:	cmp	w8, #0x0
  40677c:	cinc	w9, w9, ne  // ne = any
  406780:	strh	w9, [x20, #108]
  406784:	cbnz	w8, 406794 <__fxstatat@plt+0x4ba4>
  406788:	mov	x0, x19
  40678c:	mov	x1, x20
  406790:	bl	4067a8 <__fxstatat@plt+0x4bb8>
  406794:	ldrb	w8, [x19, #73]
  406798:	tst	w8, #0x20
  40679c:	csel	x20, x20, xzr, eq  // eq = none
  4067a0:	b	40656c <__fxstatat@plt+0x497c>
  4067a4:	bl	401a10 <abort@plt>
  4067a8:	sub	sp, sp, #0x30
  4067ac:	stp	x29, x30, [sp, #32]
  4067b0:	ldrh	w8, [x0, #72]
  4067b4:	mov	w9, #0x102                 	// #258
  4067b8:	add	x29, sp, #0x20
  4067bc:	tst	w8, w9
  4067c0:	b.eq	4067ec <__fxstatat@plt+0x4bfc>  // b.none
  4067c4:	ldur	q0, [x1, #120]
  4067c8:	mov	x1, sp
  4067cc:	str	q0, [sp]
  4067d0:	ldr	x0, [x0, #88]
  4067d4:	bl	40870c <__fxstatat@plt+0x6b1c>
  4067d8:	cbz	x0, 406840 <__fxstatat@plt+0x4c50>
  4067dc:	bl	401aa0 <free@plt>
  4067e0:	ldp	x29, x30, [sp, #32]
  4067e4:	add	sp, sp, #0x30
  4067e8:	ret
  4067ec:	ldr	x8, [x1, #8]
  4067f0:	cbz	x8, 4067e0 <__fxstatat@plt+0x4bf0>
  4067f4:	ldr	x9, [x8, #88]
  4067f8:	tbnz	x9, #63, 4067e0 <__fxstatat@plt+0x4bf0>
  4067fc:	ldr	x9, [x0, #88]
  406800:	ldr	x10, [x9, #16]
  406804:	cbz	x10, 406840 <__fxstatat@plt+0x4c50>
  406808:	ldr	x10, [x9]
  40680c:	ldr	x11, [x1, #128]
  406810:	cmp	x10, x11
  406814:	b.ne	4067e0 <__fxstatat@plt+0x4bf0>  // b.any
  406818:	ldr	x10, [x9, #8]
  40681c:	ldr	x11, [x1, #120]
  406820:	cmp	x10, x11
  406824:	b.ne	4067e0 <__fxstatat@plt+0x4bf0>  // b.any
  406828:	ldr	x10, [x8, #120]
  40682c:	str	x10, [x9, #8]
  406830:	ldr	x8, [x8, #128]
  406834:	ldr	x9, [x0, #88]
  406838:	str	x8, [x9]
  40683c:	b	4067e0 <__fxstatat@plt+0x4bf0>
  406840:	bl	401a10 <abort@plt>
  406844:	sub	sp, sp, #0xd0
  406848:	stp	x22, x21, [sp, #176]
  40684c:	stp	x20, x19, [sp, #192]
  406850:	mov	x22, x3
  406854:	mov	w19, w2
  406858:	mov	x21, x1
  40685c:	mov	x20, x0
  406860:	stp	x29, x30, [sp, #128]
  406864:	str	x25, [sp, #144]
  406868:	stp	x24, x23, [sp, #160]
  40686c:	add	x29, sp, #0x80
  406870:	cbz	x3, 406890 <__fxstatat@plt+0x4ca0>
  406874:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  406878:	add	x1, x1, #0x784
  40687c:	mov	x0, x22
  406880:	bl	401a60 <strcmp@plt>
  406884:	cmp	w0, #0x0
  406888:	cset	w23, eq  // eq = none
  40688c:	b	406894 <__fxstatat@plt+0x4ca4>
  406890:	mov	w23, wzr
  406894:	ldr	w8, [x20, #72]
  406898:	tbnz	w8, #2, 4068dc <__fxstatat@plt+0x4cec>
  40689c:	tbz	w19, #31, 4068f4 <__fxstatat@plt+0x4d04>
  4068a0:	eor	w9, w23, #0x1
  4068a4:	tbnz	w9, #0, 4068f4 <__fxstatat@plt+0x4d04>
  4068a8:	tbz	w8, #9, 4068f4 <__fxstatat@plt+0x4d04>
  4068ac:	add	x19, x20, #0x60
  4068b0:	mov	x0, x19
  4068b4:	bl	408810 <__fxstatat@plt+0x6c20>
  4068b8:	tbnz	w0, #0, 406900 <__fxstatat@plt+0x4d10>
  4068bc:	mov	x0, x19
  4068c0:	bl	40885c <__fxstatat@plt+0x6c6c>
  4068c4:	mov	w23, #0x1                   	// #1
  4068c8:	tbnz	w0, #31, 406900 <__fxstatat@plt+0x4d10>
  4068cc:	mov	w19, w0
  4068d0:	mov	w24, wzr
  4068d4:	mov	x22, xzr
  4068d8:	b	406918 <__fxstatat@plt+0x4d28>
  4068dc:	mov	w20, wzr
  4068e0:	tbnz	w19, #31, 4069d4 <__fxstatat@plt+0x4de4>
  4068e4:	tbz	w8, #9, 4069d4 <__fxstatat@plt+0x4de4>
  4068e8:	mov	w0, w19
  4068ec:	bl	4019d0 <close@plt>
  4068f0:	b	406998 <__fxstatat@plt+0x4da8>
  4068f4:	tbnz	w19, #31, 406900 <__fxstatat@plt+0x4d10>
  4068f8:	mov	w24, wzr
  4068fc:	b	406918 <__fxstatat@plt+0x4d28>
  406900:	mov	x0, x20
  406904:	mov	x1, x22
  406908:	bl	405ff8 <__fxstatat@plt+0x4408>
  40690c:	tbnz	w0, #31, 4069a0 <__fxstatat@plt+0x4db0>
  406910:	mov	w19, w0
  406914:	mov	w24, #0x1                   	// #1
  406918:	ldr	w25, [x20, #72]
  40691c:	tbnz	w25, #1, 406950 <__fxstatat@plt+0x4d60>
  406920:	cbz	x22, 406938 <__fxstatat@plt+0x4d48>
  406924:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  406928:	add	x1, x1, #0x784
  40692c:	mov	x0, x22
  406930:	bl	401a60 <strcmp@plt>
  406934:	cbz	w0, 406950 <__fxstatat@plt+0x4d60>
  406938:	tbnz	w25, #9, 406988 <__fxstatat@plt+0x4d98>
  40693c:	mov	w0, w19
  406940:	bl	401830 <fchdir@plt>
  406944:	mov	w20, w0
  406948:	cbnz	w24, 4069bc <__fxstatat@plt+0x4dcc>
  40694c:	b	4069d4 <__fxstatat@plt+0x4de4>
  406950:	mov	x1, sp
  406954:	mov	w0, w19
  406958:	bl	408f30 <__fxstatat@plt+0x7340>
  40695c:	cbnz	w0, 4069b4 <__fxstatat@plt+0x4dc4>
  406960:	ldr	x8, [x21, #120]
  406964:	ldr	x9, [sp]
  406968:	cmp	x8, x9
  40696c:	b.ne	4069a8 <__fxstatat@plt+0x4db8>  // b.any
  406970:	ldr	x8, [x21, #128]
  406974:	ldr	x9, [sp, #8]
  406978:	cmp	x8, x9
  40697c:	b.ne	4069a8 <__fxstatat@plt+0x4db8>  // b.any
  406980:	ldr	w25, [x20, #72]
  406984:	tbz	w25, #9, 40693c <__fxstatat@plt+0x4d4c>
  406988:	eor	w2, w23, #0x1
  40698c:	mov	x0, x20
  406990:	mov	w1, w19
  406994:	bl	407390 <__fxstatat@plt+0x57a0>
  406998:	mov	w20, wzr
  40699c:	b	4069d4 <__fxstatat@plt+0x4de4>
  4069a0:	mov	w20, #0xffffffff            	// #-1
  4069a4:	b	4069d4 <__fxstatat@plt+0x4de4>
  4069a8:	bl	401ba0 <__errno_location@plt>
  4069ac:	mov	w8, #0x2                   	// #2
  4069b0:	str	w8, [x0]
  4069b4:	mov	w20, #0xffffffff            	// #-1
  4069b8:	cbz	w24, 4069d4 <__fxstatat@plt+0x4de4>
  4069bc:	bl	401ba0 <__errno_location@plt>
  4069c0:	ldr	w22, [x0]
  4069c4:	mov	x21, x0
  4069c8:	mov	w0, w19
  4069cc:	bl	4019d0 <close@plt>
  4069d0:	str	w22, [x21]
  4069d4:	mov	w0, w20
  4069d8:	ldp	x20, x19, [sp, #192]
  4069dc:	ldp	x22, x21, [sp, #176]
  4069e0:	ldp	x24, x23, [sp, #160]
  4069e4:	ldr	x25, [sp, #144]
  4069e8:	ldp	x29, x30, [sp, #128]
  4069ec:	add	sp, sp, #0xd0
  4069f0:	ret
  4069f4:	sub	sp, sp, #0xb0
  4069f8:	stp	x29, x30, [sp, #80]
  4069fc:	stp	x28, x27, [sp, #96]
  406a00:	stp	x26, x25, [sp, #112]
  406a04:	stp	x24, x23, [sp, #128]
  406a08:	stp	x22, x21, [sp, #144]
  406a0c:	stp	x20, x19, [sp, #160]
  406a10:	ldr	x19, [x0]
  406a14:	mov	x20, x0
  406a18:	mov	w25, w1
  406a1c:	add	x29, sp, #0x50
  406a20:	ldr	x22, [x19, #24]
  406a24:	cbz	x22, 406a60 <__fxstatat@plt+0x4e70>
  406a28:	mov	x0, x22
  406a2c:	bl	401b00 <dirfd@plt>
  406a30:	stur	w0, [x29, #-4]
  406a34:	tbnz	w0, #31, 406a7c <__fxstatat@plt+0x4e8c>
  406a38:	mov	x9, x20
  406a3c:	ldr	x8, [x9, #64]!
  406a40:	mov	w12, wzr
  406a44:	cmp	x8, #0x0
  406a48:	mov	w8, #0x86a0                	// #34464
  406a4c:	movk	w8, #0x1, lsl #16
  406a50:	csinv	x8, x8, xzr, eq  // eq = none
  406a54:	str	x9, [sp, #32]
  406a58:	stur	x8, [x29, #-32]
  406a5c:	b	406c54 <__fxstatat@plt+0x5064>
  406a60:	ldr	w8, [x20, #72]
  406a64:	mov	w9, #0x204                 	// #516
  406a68:	and	w9, w8, w9
  406a6c:	cmp	w9, #0x200
  406a70:	b.ne	406a98 <__fxstatat@plt+0x4ea8>  // b.any
  406a74:	ldr	w0, [x20, #44]
  406a78:	b	406a9c <__fxstatat@plt+0x4eac>
  406a7c:	ldr	x0, [x19, #24]
  406a80:	bl	4019c0 <closedir@plt>
  406a84:	mov	x23, xzr
  406a88:	cmp	w25, #0x3
  406a8c:	str	xzr, [x19, #24]
  406a90:	b.eq	406af8 <__fxstatat@plt+0x4f08>  // b.none
  406a94:	b	4071a4 <__fxstatat@plt+0x55b4>
  406a98:	mov	w0, #0xffffff9c            	// #-100
  406a9c:	ldr	x1, [x19, #48]
  406aa0:	tbnz	w8, #4, 406aac <__fxstatat@plt+0x4ebc>
  406aa4:	mov	w2, wzr
  406aa8:	b	406abc <__fxstatat@plt+0x4ecc>
  406aac:	tbz	w8, #0, 406ab8 <__fxstatat@plt+0x4ec8>
  406ab0:	ldr	x8, [x19, #88]
  406ab4:	cbz	x8, 406aa4 <__fxstatat@plt+0x4eb4>
  406ab8:	mov	w2, #0x8000                	// #32768
  406abc:	sub	x3, x29, #0x4
  406ac0:	bl	40898c <__fxstatat@plt+0x6d9c>
  406ac4:	str	x0, [x19, #24]
  406ac8:	cbz	x0, 406af0 <__fxstatat@plt+0x4f00>
  406acc:	ldrh	w8, [x19, #108]
  406ad0:	cmp	w8, #0xb
  406ad4:	b.ne	406b14 <__fxstatat@plt+0x4f24>  // b.any
  406ad8:	mov	x0, x20
  406adc:	mov	x1, x19
  406ae0:	mov	w2, wzr
  406ae4:	bl	405d28 <__fxstatat@plt+0x4138>
  406ae8:	strh	w0, [x19, #108]
  406aec:	b	406b48 <__fxstatat@plt+0x4f58>
  406af0:	cmp	w25, #0x3
  406af4:	b.ne	4071a0 <__fxstatat@plt+0x55b0>  // b.any
  406af8:	mov	w8, #0x4                   	// #4
  406afc:	strh	w8, [x19, #108]
  406b00:	bl	401ba0 <__errno_location@plt>
  406b04:	ldr	w8, [x0]
  406b08:	mov	x23, xzr
  406b0c:	str	w8, [x19, #64]
  406b10:	b	4071a4 <__fxstatat@plt+0x55b4>
  406b14:	ldrb	w8, [x20, #73]
  406b18:	tbz	w8, #0, 406b48 <__fxstatat@plt+0x4f58>
  406b1c:	mov	x0, x20
  406b20:	mov	x1, x19
  406b24:	bl	4067a8 <__fxstatat@plt+0x4bb8>
  406b28:	mov	x0, x20
  406b2c:	mov	x1, x19
  406b30:	mov	w2, wzr
  406b34:	bl	405d28 <__fxstatat@plt+0x4138>
  406b38:	mov	x0, x20
  406b3c:	mov	x1, x19
  406b40:	bl	4072dc <__fxstatat@plt+0x56ec>
  406b44:	tbz	w0, #0, 4071c8 <__fxstatat@plt+0x55d8>
  406b48:	mov	x9, x20
  406b4c:	ldr	x8, [x9, #64]!
  406b50:	str	x9, [sp, #32]
  406b54:	mov	w9, #0x86a0                	// #34464
  406b58:	movk	w9, #0x1, lsl #16
  406b5c:	cmp	x8, #0x0
  406b60:	csinv	x8, x9, xzr, eq  // eq = none
  406b64:	cmp	w25, #0x2
  406b68:	stur	x8, [x29, #-32]
  406b6c:	b.ne	406b78 <__fxstatat@plt+0x4f88>  // b.any
  406b70:	mov	w21, wzr
  406b74:	b	406bb4 <__fxstatat@plt+0x4fc4>
  406b78:	ldr	w8, [x20, #72]
  406b7c:	and	w8, w8, #0x38
  406b80:	cmp	w8, #0x18
  406b84:	b.ne	406bac <__fxstatat@plt+0x4fbc>  // b.any
  406b88:	ldr	w8, [x19, #140]
  406b8c:	cmp	w8, #0x2
  406b90:	b.ne	406bac <__fxstatat@plt+0x4fbc>  // b.any
  406b94:	ldur	w1, [x29, #-4]
  406b98:	mov	x0, x19
  406b9c:	bl	407240 <__fxstatat@plt+0x5650>
  406ba0:	cmp	w0, #0x0
  406ba4:	cset	w8, ne  // ne = any
  406ba8:	b	406bb0 <__fxstatat@plt+0x4fc0>
  406bac:	mov	w8, wzr
  406bb0:	eor	w21, w8, #0x1
  406bb4:	cmp	w25, #0x3
  406bb8:	b.eq	406bc0 <__fxstatat@plt+0x4fd0>  // b.none
  406bbc:	cbz	w21, 406c50 <__fxstatat@plt+0x5060>
  406bc0:	ldrb	w9, [x20, #73]
  406bc4:	ldur	w8, [x29, #-4]
  406bc8:	tbz	w9, #1, 406be4 <__fxstatat@plt+0x4ff4>
  406bcc:	mov	w1, #0x406                 	// #1030
  406bd0:	mov	w2, #0x3                   	// #3
  406bd4:	mov	w0, w8
  406bd8:	bl	408aec <__fxstatat@plt+0x6efc>
  406bdc:	mov	w8, w0
  406be0:	stur	w0, [x29, #-4]
  406be4:	tbnz	w8, #31, 406c00 <__fxstatat@plt+0x5010>
  406be8:	mov	x0, x20
  406bec:	mov	x1, x19
  406bf0:	mov	w2, w8
  406bf4:	mov	x3, xzr
  406bf8:	bl	406844 <__fxstatat@plt+0x4c54>
  406bfc:	cbz	w0, 4071dc <__fxstatat@plt+0x55ec>
  406c00:	cmp	w25, #0x3
  406c04:	cset	w8, ne  // ne = any
  406c08:	eor	w9, w21, #0x1
  406c0c:	orr	w8, w8, w9
  406c10:	tbnz	w8, #0, 406c20 <__fxstatat@plt+0x5030>
  406c14:	bl	401ba0 <__errno_location@plt>
  406c18:	ldr	w8, [x0]
  406c1c:	str	w8, [x19, #64]
  406c20:	ldrh	w8, [x19, #110]
  406c24:	ldr	x0, [x19, #24]
  406c28:	orr	w8, w8, #0x1
  406c2c:	strh	w8, [x19, #110]
  406c30:	bl	4019c0 <closedir@plt>
  406c34:	str	xzr, [x19, #24]
  406c38:	ldrb	w8, [x20, #73]
  406c3c:	tbz	w8, #1, 406c4c <__fxstatat@plt+0x505c>
  406c40:	ldur	w0, [x29, #-4]
  406c44:	tbnz	w0, #31, 406c4c <__fxstatat@plt+0x505c>
  406c48:	bl	4019d0 <close@plt>
  406c4c:	str	xzr, [x19, #24]
  406c50:	mov	w12, #0x1                   	// #1
  406c54:	ldr	x8, [x19, #72]
  406c58:	ldr	x9, [x19, #56]
  406c5c:	ldrb	w11, [x20, #72]
  406c60:	str	x22, [sp, #16]
  406c64:	sub	x10, x8, #0x1
  406c68:	ldrb	w9, [x9, x10]
  406c6c:	str	w12, [sp, #12]
  406c70:	cmp	w9, #0x2f
  406c74:	csel	x8, x10, x8, eq  // eq = none
  406c78:	tbnz	w11, #2, 406c84 <__fxstatat@plt+0x5094>
  406c7c:	stur	xzr, [x29, #-24]
  406c80:	b	406c98 <__fxstatat@plt+0x50a8>
  406c84:	ldr	x9, [x20, #32]
  406c88:	add	x10, x9, x8
  406c8c:	mov	w9, #0x2f                  	// #47
  406c90:	strb	w9, [x10], #1
  406c94:	stur	x10, [x29, #-24]
  406c98:	ldr	x27, [x19, #24]
  406c9c:	add	x22, x8, #0x1
  406ca0:	cbz	x27, 406f10 <__fxstatat@plt+0x5320>
  406ca4:	ldr	x8, [x19, #88]
  406ca8:	ldr	x9, [x20, #48]
  406cac:	str	w25, [sp, #8]
  406cb0:	add	x8, x8, #0x1
  406cb4:	str	x8, [sp, #40]
  406cb8:	sub	x25, x9, x22
  406cbc:	bl	401ba0 <__errno_location@plt>
  406cc0:	mov	x23, xzr
  406cc4:	mov	x24, xzr
  406cc8:	mov	x26, xzr
  406ccc:	stur	x0, [x29, #-16]
  406cd0:	str	xzr, [sp, #24]
  406cd4:	ldur	x8, [x29, #-16]
  406cd8:	mov	x0, x27
  406cdc:	str	wzr, [x8]
  406ce0:	bl	4019a0 <readdir@plt>
  406ce4:	cbz	x0, 406f68 <__fxstatat@plt+0x5378>
  406ce8:	ldrb	w8, [x20, #72]
  406cec:	mov	x28, x0
  406cf0:	tbnz	w8, #5, 406d18 <__fxstatat@plt+0x5128>
  406cf4:	ldrb	w8, [x28, #19]
  406cf8:	cmp	w8, #0x2e
  406cfc:	b.ne	406d18 <__fxstatat@plt+0x5128>  // b.any
  406d00:	ldrb	w8, [x28, #20]
  406d04:	cbz	w8, 406ebc <__fxstatat@plt+0x52cc>
  406d08:	cmp	w8, #0x2e
  406d0c:	b.ne	406d18 <__fxstatat@plt+0x5128>  // b.any
  406d10:	ldrb	w8, [x28, #21]
  406d14:	cbz	w8, 406ebc <__fxstatat@plt+0x52cc>
  406d18:	add	x27, x28, #0x13
  406d1c:	mov	x0, x27
  406d20:	bl	4017f0 <strlen@plt>
  406d24:	mov	x21, x0
  406d28:	mov	x0, x20
  406d2c:	mov	x1, x27
  406d30:	mov	x2, x21
  406d34:	bl	405ca0 <__fxstatat@plt+0x40b0>
  406d38:	mov	x27, x0
  406d3c:	cbz	x0, 406f24 <__fxstatat@plt+0x5334>
  406d40:	cmp	x21, x25
  406d44:	b.cs	406d50 <__fxstatat@plt+0x5160>  // b.hs, b.nlast
  406d48:	add	x21, x21, x22
  406d4c:	b	406d9c <__fxstatat@plt+0x51ac>
  406d50:	ldr	x25, [x20, #32]
  406d54:	add	x21, x21, x22
  406d58:	add	x1, x21, #0x1
  406d5c:	mov	x0, x20
  406d60:	bl	405c24 <__fxstatat@plt+0x4034>
  406d64:	tbz	w0, #0, 406f24 <__fxstatat@plt+0x5334>
  406d68:	ldr	x8, [x20, #32]
  406d6c:	cmp	x25, x8
  406d70:	b.eq	406d94 <__fxstatat@plt+0x51a4>  // b.none
  406d74:	ldrb	w9, [x20, #72]
  406d78:	add	x8, x8, x22
  406d7c:	tst	w9, #0x4
  406d80:	ldur	x9, [x29, #-24]
  406d84:	csel	x9, x9, x8, eq  // eq = none
  406d88:	mov	w8, #0x1                   	// #1
  406d8c:	stur	x9, [x29, #-24]
  406d90:	str	w8, [sp, #28]
  406d94:	ldr	x8, [x20, #48]
  406d98:	sub	x25, x8, x22
  406d9c:	cmp	x21, x22
  406da0:	b.cc	406fb0 <__fxstatat@plt+0x53c0>  // b.lo, b.ul, b.last
  406da4:	ldr	x8, [sp, #40]
  406da8:	str	x8, [x27, #88]
  406dac:	ldr	x8, [x20]
  406db0:	str	x21, [x27, #72]
  406db4:	str	x8, [x27, #8]
  406db8:	ldr	x8, [x28]
  406dbc:	str	x8, [x27, #128]
  406dc0:	ldrb	w8, [x20, #72]
  406dc4:	tbnz	w8, #2, 406dd4 <__fxstatat@plt+0x51e4>
  406dc8:	add	x8, x27, #0xf8
  406dcc:	str	x8, [x27, #48]
  406dd0:	b	406df0 <__fxstatat@plt+0x5200>
  406dd4:	ldr	x9, [x27, #96]
  406dd8:	ldr	x8, [x27, #56]
  406ddc:	ldur	x0, [x29, #-24]
  406de0:	add	x1, x27, #0xf8
  406de4:	add	x2, x9, #0x1
  406de8:	str	x8, [x27, #48]
  406dec:	bl	4017c0 <memmove@plt>
  406df0:	ldr	x9, [x20, #64]
  406df4:	ldr	w8, [x20, #72]
  406df8:	cbz	x9, 406e18 <__fxstatat@plt+0x5228>
  406dfc:	tbnz	w8, #10, 406e18 <__fxstatat@plt+0x5228>
  406e00:	mov	x0, x20
  406e04:	mov	x1, x27
  406e08:	mov	w2, wzr
  406e0c:	bl	405d28 <__fxstatat@plt+0x4138>
  406e10:	strh	w0, [x27, #108]
  406e14:	b	406e78 <__fxstatat@plt+0x5288>
  406e18:	ldrb	w9, [x28, #18]
  406e1c:	mov	w10, #0x18                  	// #24
  406e20:	bics	wzr, w10, w8
  406e24:	mov	w10, #0xfb                  	// #251
  406e28:	cset	w8, eq  // eq = none
  406e2c:	tst	w9, w10
  406e30:	sub	w9, w9, #0x1
  406e34:	cset	w10, ne  // ne = any
  406e38:	cmp	w9, #0xb
  406e3c:	and	w8, w8, w10
  406e40:	mov	w10, #0xb                   	// #11
  406e44:	strh	w10, [x27, #108]
  406e48:	b.hi	406e60 <__fxstatat@plt+0x5270>  // b.pmore
  406e4c:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  406e50:	sxtb	x9, w9
  406e54:	add	x10, x10, #0x788
  406e58:	ldr	w9, [x10, x9, lsl #2]
  406e5c:	b	406e64 <__fxstatat@plt+0x5274>
  406e60:	mov	w9, wzr
  406e64:	cmp	w8, #0x0
  406e68:	mov	w8, #0x1                   	// #1
  406e6c:	cinc	x8, x8, eq  // eq = none
  406e70:	str	w9, [x27, #136]
  406e74:	str	x8, [x27, #168]
  406e78:	mov	x21, x27
  406e7c:	str	xzr, [x27, #16]
  406e80:	cbz	x23, 406e8c <__fxstatat@plt+0x529c>
  406e84:	mov	x21, x23
  406e88:	str	x27, [x26, #16]
  406e8c:	mov	w8, #0x2710                	// #10000
  406e90:	cmp	x24, x8
  406e94:	b.ne	406ea4 <__fxstatat@plt+0x52b4>  // b.any
  406e98:	ldr	x8, [sp, #32]
  406e9c:	ldr	x8, [x8]
  406ea0:	cbz	x8, 406ec8 <__fxstatat@plt+0x52d8>
  406ea4:	ldur	x8, [x29, #-32]
  406ea8:	add	x24, x24, #0x1
  406eac:	cmp	x8, x24
  406eb0:	b.ls	406ff4 <__fxstatat@plt+0x5404>  // b.plast
  406eb4:	mov	x26, x27
  406eb8:	mov	x23, x21
  406ebc:	ldr	x27, [x19, #24]
  406ec0:	cbnz	x27, 406cd4 <__fxstatat@plt+0x50e4>
  406ec4:	b	406ff8 <__fxstatat@plt+0x5408>
  406ec8:	ldur	w1, [x29, #-4]
  406ecc:	mov	x0, x19
  406ed0:	bl	4075cc <__fxstatat@plt+0x59dc>
  406ed4:	mov	w8, #0x6969                	// #26985
  406ed8:	cmp	x0, x8
  406edc:	str	wzr, [sp, #24]
  406ee0:	b.eq	406ea4 <__fxstatat@plt+0x52b4>  // b.none
  406ee4:	mov	w8, #0x1994                	// #6548
  406ee8:	movk	w8, #0x102, lsl #16
  406eec:	cmp	x0, x8
  406ef0:	b.eq	406ea4 <__fxstatat@plt+0x52b4>  // b.none
  406ef4:	mov	w8, #0x4d42                	// #19778
  406ef8:	movk	w8, #0xff53, lsl #16
  406efc:	cmp	x0, x8
  406f00:	b.eq	406ea4 <__fxstatat@plt+0x52b4>  // b.none
  406f04:	mov	w8, #0x1                   	// #1
  406f08:	str	w8, [sp, #24]
  406f0c:	b	406ea4 <__fxstatat@plt+0x52b4>
  406f10:	ldr	x21, [sp, #16]
  406f14:	ldr	w26, [sp, #12]
  406f18:	mov	x23, xzr
  406f1c:	mov	x24, xzr
  406f20:	b	40708c <__fxstatat@plt+0x549c>
  406f24:	ldur	x22, [x29, #-16]
  406f28:	mov	x0, x27
  406f2c:	ldr	w21, [x22]
  406f30:	bl	401aa0 <free@plt>
  406f34:	mov	x0, x23
  406f38:	bl	406024 <__fxstatat@plt+0x4434>
  406f3c:	ldr	x0, [x19, #24]
  406f40:	bl	4019c0 <closedir@plt>
  406f44:	mov	w8, #0x7                   	// #7
  406f48:	str	xzr, [x19, #24]
  406f4c:	strh	w8, [x19, #108]
  406f50:	ldr	w8, [x20, #72]
  406f54:	mov	x23, xzr
  406f58:	orr	w8, w8, #0x2000
  406f5c:	str	w8, [x20, #72]
  406f60:	str	w21, [x22]
  406f64:	b	4071a4 <__fxstatat@plt+0x55b4>
  406f68:	ldur	x8, [x29, #-16]
  406f6c:	ldr	x21, [sp, #16]
  406f70:	ldr	w8, [x8]
  406f74:	cbz	w8, 406f94 <__fxstatat@plt+0x53a4>
  406f78:	orr	x9, x21, x24
  406f7c:	str	w8, [x19, #64]
  406f80:	mov	w8, #0x4                   	// #4
  406f84:	cmp	x9, #0x0
  406f88:	mov	w9, #0x7                   	// #7
  406f8c:	csel	w8, w9, w8, ne  // ne = any
  406f90:	strh	w8, [x19, #108]
  406f94:	ldr	x0, [x19, #24]
  406f98:	ldp	w25, w26, [sp, #8]
  406f9c:	ldr	w27, [sp, #24]
  406fa0:	cbz	x0, 407004 <__fxstatat@plt+0x5414>
  406fa4:	bl	4019c0 <closedir@plt>
  406fa8:	str	xzr, [x19, #24]
  406fac:	b	407004 <__fxstatat@plt+0x5414>
  406fb0:	mov	x0, x27
  406fb4:	bl	401aa0 <free@plt>
  406fb8:	mov	x0, x23
  406fbc:	bl	406024 <__fxstatat@plt+0x4434>
  406fc0:	ldr	x0, [x19, #24]
  406fc4:	bl	4019c0 <closedir@plt>
  406fc8:	mov	w8, #0x7                   	// #7
  406fcc:	str	xzr, [x19, #24]
  406fd0:	strh	w8, [x19, #108]
  406fd4:	ldr	w8, [x20, #72]
  406fd8:	mov	w9, #0x24                  	// #36
  406fdc:	mov	x23, xzr
  406fe0:	orr	w8, w8, #0x2000
  406fe4:	str	w8, [x20, #72]
  406fe8:	ldur	x8, [x29, #-16]
  406fec:	str	w9, [x8]
  406ff0:	b	4071a4 <__fxstatat@plt+0x55b4>
  406ff4:	mov	x23, x21
  406ff8:	ldp	w25, w26, [sp, #8]
  406ffc:	ldr	x21, [sp, #16]
  407000:	ldr	w27, [sp, #24]
  407004:	ldr	w8, [sp, #28]
  407008:	tbz	w8, #0, 40708c <__fxstatat@plt+0x549c>
  40700c:	ldr	x9, [x20, #8]
  407010:	ldr	x8, [x20, #32]
  407014:	cbz	x9, 407044 <__fxstatat@plt+0x5454>
  407018:	ldr	x10, [x9, #48]
  40701c:	add	x11, x9, #0xf8
  407020:	cmp	x10, x11
  407024:	b.eq	407038 <__fxstatat@plt+0x5448>  // b.none
  407028:	ldr	x11, [x9, #56]
  40702c:	sub	x10, x10, x11
  407030:	add	x10, x8, x10
  407034:	str	x10, [x9, #48]
  407038:	str	x8, [x9, #56]
  40703c:	ldr	x9, [x9, #16]
  407040:	cbnz	x9, 407018 <__fxstatat@plt+0x5428>
  407044:	ldr	x9, [x23, #88]
  407048:	tbnz	x9, #63, 40708c <__fxstatat@plt+0x549c>
  40704c:	mov	x9, x23
  407050:	ldr	x10, [x9, #48]
  407054:	add	x11, x9, #0xf8
  407058:	cmp	x10, x11
  40705c:	b.eq	407070 <__fxstatat@plt+0x5480>  // b.none
  407060:	ldr	x11, [x9, #56]
  407064:	sub	x10, x10, x11
  407068:	add	x10, x8, x10
  40706c:	str	x10, [x9, #48]
  407070:	ldr	x10, [x9, #16]
  407074:	str	x8, [x9, #56]
  407078:	cbnz	x10, 407080 <__fxstatat@plt+0x5490>
  40707c:	ldr	x10, [x9, #8]
  407080:	ldr	x11, [x10, #88]
  407084:	mov	x9, x10
  407088:	tbz	x11, #63, 407050 <__fxstatat@plt+0x5460>
  40708c:	ldrb	w8, [x20, #72]
  407090:	tbz	w8, #2, 4070b0 <__fxstatat@plt+0x54c0>
  407094:	ldr	x8, [x20, #48]
  407098:	ldur	x10, [x29, #-24]
  40709c:	cmp	x22, x8
  4070a0:	sub	x9, x10, #0x1
  4070a4:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  4070a8:	csel	x8, x9, x10, eq  // eq = none
  4070ac:	strb	wzr, [x8]
  4070b0:	cmp	x21, #0x0
  4070b4:	cset	w8, ne  // ne = any
  4070b8:	orr	w8, w8, w26
  4070bc:	tbz	w8, #0, 4070ec <__fxstatat@plt+0x54fc>
  4070c0:	cbnz	x24, 4070f8 <__fxstatat@plt+0x5508>
  4070c4:	cmp	w25, #0x3
  4070c8:	b.ne	407198 <__fxstatat@plt+0x55a8>  // b.any
  4070cc:	ldrh	w8, [x19, #108]
  4070d0:	cmp	w8, #0x4
  4070d4:	b.eq	407198 <__fxstatat@plt+0x55a8>  // b.none
  4070d8:	cmp	w8, #0x7
  4070dc:	b.eq	407198 <__fxstatat@plt+0x55a8>  // b.none
  4070e0:	mov	w8, #0x6                   	// #6
  4070e4:	strh	w8, [x19, #108]
  4070e8:	b	407198 <__fxstatat@plt+0x55a8>
  4070ec:	cmp	w25, #0x1
  4070f0:	b.eq	407150 <__fxstatat@plt+0x5560>  // b.none
  4070f4:	cbz	x24, 407150 <__fxstatat@plt+0x5560>
  4070f8:	tbz	w27, #0, 407124 <__fxstatat@plt+0x5534>
  4070fc:	adrp	x8, 407000 <__fxstatat@plt+0x5410>
  407100:	add	x8, x8, #0x6f8
  407104:	mov	x0, x20
  407108:	mov	x1, x23
  40710c:	mov	x2, x24
  407110:	str	x8, [x20, #64]
  407114:	bl	405ea0 <__fxstatat@plt+0x42b0>
  407118:	mov	x23, x0
  40711c:	str	xzr, [x20, #64]
  407120:	b	4071a4 <__fxstatat@plt+0x55b4>
  407124:	cmp	x24, #0x2
  407128:	b.cc	4071a4 <__fxstatat@plt+0x55b4>  // b.lo, b.ul, b.last
  40712c:	ldr	x8, [sp, #32]
  407130:	ldr	x8, [x8]
  407134:	cbz	x8, 4071a4 <__fxstatat@plt+0x55b4>
  407138:	mov	x0, x20
  40713c:	mov	x1, x23
  407140:	mov	x2, x24
  407144:	bl	405ea0 <__fxstatat@plt+0x42b0>
  407148:	mov	x23, x0
  40714c:	b	4071a4 <__fxstatat@plt+0x55b4>
  407150:	ldr	x8, [x19, #88]
  407154:	cbz	x8, 407178 <__fxstatat@plt+0x5588>
  407158:	ldr	x1, [x19, #8]
  40715c:	adrp	x3, 40a000 <__fxstatat@plt+0x8410>
  407160:	add	x3, x3, #0x784
  407164:	mov	w2, #0xffffffff            	// #-1
  407168:	mov	x0, x20
  40716c:	bl	406844 <__fxstatat@plt+0x4c54>
  407170:	cbnz	w0, 407184 <__fxstatat@plt+0x5594>
  407174:	b	4070c0 <__fxstatat@plt+0x54d0>
  407178:	mov	x0, x20
  40717c:	bl	4071e4 <__fxstatat@plt+0x55f4>
  407180:	cbz	w0, 4070c0 <__fxstatat@plt+0x54d0>
  407184:	mov	w8, #0x7                   	// #7
  407188:	strh	w8, [x19, #108]
  40718c:	ldr	w8, [x20, #72]
  407190:	orr	w8, w8, #0x2000
  407194:	str	w8, [x20, #72]
  407198:	mov	x0, x23
  40719c:	bl	406024 <__fxstatat@plt+0x4434>
  4071a0:	mov	x23, xzr
  4071a4:	mov	x0, x23
  4071a8:	ldp	x20, x19, [sp, #160]
  4071ac:	ldp	x22, x21, [sp, #144]
  4071b0:	ldp	x24, x23, [sp, #128]
  4071b4:	ldp	x26, x25, [sp, #112]
  4071b8:	ldp	x28, x27, [sp, #96]
  4071bc:	ldp	x29, x30, [sp, #80]
  4071c0:	add	sp, sp, #0xb0
  4071c4:	ret
  4071c8:	bl	401ba0 <__errno_location@plt>
  4071cc:	mov	w8, #0xc                   	// #12
  4071d0:	mov	x23, xzr
  4071d4:	str	w8, [x0]
  4071d8:	b	4071a4 <__fxstatat@plt+0x55b4>
  4071dc:	mov	w12, wzr
  4071e0:	b	406c54 <__fxstatat@plt+0x5064>
  4071e4:	stp	x29, x30, [sp, #-32]!
  4071e8:	stp	x20, x19, [sp, #16]
  4071ec:	ldr	w8, [x0, #72]
  4071f0:	mov	x19, x0
  4071f4:	mov	x29, sp
  4071f8:	tbnz	w8, #2, 407224 <__fxstatat@plt+0x5634>
  4071fc:	tbnz	w8, #9, 407214 <__fxstatat@plt+0x5624>
  407200:	ldr	w0, [x19, #40]
  407204:	bl	401830 <fchdir@plt>
  407208:	cmp	w0, #0x0
  40720c:	cset	w20, ne  // ne = any
  407210:	b	407228 <__fxstatat@plt+0x5638>
  407214:	mov	w1, #0xffffff9c            	// #-100
  407218:	mov	w2, #0x1                   	// #1
  40721c:	mov	x0, x19
  407220:	bl	407390 <__fxstatat@plt+0x57a0>
  407224:	mov	w20, wzr
  407228:	add	x0, x19, #0x60
  40722c:	bl	406168 <__fxstatat@plt+0x4578>
  407230:	mov	w0, w20
  407234:	ldp	x20, x19, [sp, #16]
  407238:	ldp	x29, x30, [sp], #32
  40723c:	ret
  407240:	stp	x29, x30, [sp, #-16]!
  407244:	mov	x29, sp
  407248:	bl	4075cc <__fxstatat@plt+0x59dc>
  40724c:	mov	w8, #0x4972                	// #18802
  407250:	movk	w8, #0x5265, lsl #16
  407254:	cmp	x0, x8
  407258:	b.le	40728c <__fxstatat@plt+0x569c>
  40725c:	mov	w8, #0x5341                	// #21313
  407260:	movk	w8, #0x5846, lsl #16
  407264:	cmp	x0, x8
  407268:	mov	w8, #0x2                   	// #2
  40726c:	b.gt	4072a4 <__fxstatat@plt+0x56b4>
  407270:	mov	w9, #0x4973                	// #18803
  407274:	movk	w9, #0x5265, lsl #16
  407278:	cmp	x0, x9
  40727c:	b.eq	4072c8 <__fxstatat@plt+0x56d8>  // b.none
  407280:	mov	w8, #0x414f                	// #16719
  407284:	movk	w8, #0x5346, lsl #16
  407288:	b	4072bc <__fxstatat@plt+0x56cc>
  40728c:	cbz	x0, 4072c4 <__fxstatat@plt+0x56d4>
  407290:	mov	w8, #0x6969                	// #26985
  407294:	cmp	x0, x8
  407298:	b.eq	4072c4 <__fxstatat@plt+0x56d4>  // b.none
  40729c:	mov	w8, #0x9fa0                	// #40864
  4072a0:	b	4072bc <__fxstatat@plt+0x56cc>
  4072a4:	mov	w9, #0x5342                	// #21314
  4072a8:	movk	w9, #0x5846, lsl #16
  4072ac:	cmp	x0, x9
  4072b0:	b.eq	4072c8 <__fxstatat@plt+0x56d8>  // b.none
  4072b4:	mov	w8, #0x4d42                	// #19778
  4072b8:	movk	w8, #0xff53, lsl #16
  4072bc:	cmp	x0, x8
  4072c0:	b.ne	4072d4 <__fxstatat@plt+0x56e4>  // b.any
  4072c4:	mov	w8, wzr
  4072c8:	mov	w0, w8
  4072cc:	ldp	x29, x30, [sp], #16
  4072d0:	ret
  4072d4:	mov	w8, #0x1                   	// #1
  4072d8:	b	4072c8 <__fxstatat@plt+0x56d8>
  4072dc:	stp	x29, x30, [sp, #-48]!
  4072e0:	stp	x20, x19, [sp, #32]
  4072e4:	ldrh	w8, [x0, #72]
  4072e8:	mov	w9, #0x102                 	// #258
  4072ec:	mov	x20, x0
  4072f0:	mov	x19, x1
  4072f4:	tst	w8, w9
  4072f8:	str	x21, [sp, #16]
  4072fc:	mov	x29, sp
  407300:	b.eq	407358 <__fxstatat@plt+0x5768>  // b.none
  407304:	mov	w0, #0x18                  	// #24
  407308:	bl	4018f0 <malloc@plt>
  40730c:	cbz	x0, 407378 <__fxstatat@plt+0x5788>
  407310:	ldur	q0, [x19, #120]
  407314:	str	x19, [x0, #16]
  407318:	mov	x21, x0
  40731c:	mov	x1, x21
  407320:	str	q0, [x0]
  407324:	ldr	x0, [x20, #88]
  407328:	bl	4086d4 <__fxstatat@plt+0x6ae4>
  40732c:	cmp	x0, x21
  407330:	b.eq	407374 <__fxstatat@plt+0x5784>  // b.none
  407334:	mov	x20, x0
  407338:	mov	x0, x21
  40733c:	bl	401aa0 <free@plt>
  407340:	cbz	x20, 407388 <__fxstatat@plt+0x5798>
  407344:	ldr	x8, [x20, #16]
  407348:	mov	w9, #0x2                   	// #2
  40734c:	strh	w9, [x19, #108]
  407350:	str	x8, [x19]
  407354:	b	407374 <__fxstatat@plt+0x5784>
  407358:	ldr	x0, [x20, #88]
  40735c:	add	x1, x19, #0x78
  407360:	bl	40781c <__fxstatat@plt+0x5c2c>
  407364:	tbz	w0, #0, 407374 <__fxstatat@plt+0x5784>
  407368:	mov	w8, #0x2                   	// #2
  40736c:	str	x19, [x19]
  407370:	strh	w8, [x19, #108]
  407374:	mov	w0, #0x1                   	// #1
  407378:	ldp	x20, x19, [sp, #32]
  40737c:	ldr	x21, [sp, #16]
  407380:	ldp	x29, x30, [sp], #48
  407384:	ret
  407388:	mov	w0, wzr
  40738c:	b	407378 <__fxstatat@plt+0x5788>
  407390:	stp	x29, x30, [sp, #-32]!
  407394:	stp	x20, x19, [sp, #16]
  407398:	ldr	w8, [x0, #44]
  40739c:	mov	x19, x0
  4073a0:	mov	w20, w1
  4073a4:	mov	x29, sp
  4073a8:	cmp	w8, w1
  4073ac:	b.ne	4073b8 <__fxstatat@plt+0x57c8>  // b.any
  4073b0:	cmn	w8, #0x64
  4073b4:	b.ne	4073f4 <__fxstatat@plt+0x5804>  // b.any
  4073b8:	tbz	w2, #0, 4073d0 <__fxstatat@plt+0x57e0>
  4073bc:	add	x0, x19, #0x60
  4073c0:	mov	w1, w8
  4073c4:	bl	408818 <__fxstatat@plt+0x6c28>
  4073c8:	tbz	w0, #31, 4073e0 <__fxstatat@plt+0x57f0>
  4073cc:	b	4073e4 <__fxstatat@plt+0x57f4>
  4073d0:	tbnz	w8, #31, 4073e4 <__fxstatat@plt+0x57f4>
  4073d4:	ldr	w9, [x19, #72]
  4073d8:	tbnz	w9, #2, 4073e4 <__fxstatat@plt+0x57f4>
  4073dc:	mov	w0, w8
  4073e0:	bl	4019d0 <close@plt>
  4073e4:	str	w20, [x19, #44]
  4073e8:	ldp	x20, x19, [sp, #16]
  4073ec:	ldp	x29, x30, [sp], #32
  4073f0:	ret
  4073f4:	bl	401a10 <abort@plt>
  4073f8:	stp	x29, x30, [sp, #-16]!
  4073fc:	cmp	w2, #0x5
  407400:	mov	x29, sp
  407404:	b.cc	40741c <__fxstatat@plt+0x582c>  // b.lo, b.ul, b.last
  407408:	bl	401ba0 <__errno_location@plt>
  40740c:	mov	w8, #0x16                  	// #22
  407410:	str	w8, [x0]
  407414:	mov	w0, #0x1                   	// #1
  407418:	b	407424 <__fxstatat@plt+0x5834>
  40741c:	mov	w0, wzr
  407420:	strh	w2, [x1, #112]
  407424:	ldp	x29, x30, [sp], #16
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-48]!
  407430:	tst	w1, #0xffffefff
  407434:	stp	x22, x21, [sp, #16]
  407438:	stp	x20, x19, [sp, #32]
  40743c:	mov	x29, sp
  407440:	b.eq	40745c <__fxstatat@plt+0x586c>  // b.none
  407444:	bl	401ba0 <__errno_location@plt>
  407448:	mov	x8, x0
  40744c:	mov	w9, #0x16                  	// #22
  407450:	mov	x0, xzr
  407454:	str	w9, [x8]
  407458:	b	407498 <__fxstatat@plt+0x58a8>
  40745c:	ldr	x22, [x0]
  407460:	mov	w21, w1
  407464:	mov	x19, x0
  407468:	bl	401ba0 <__errno_location@plt>
  40746c:	str	wzr, [x0]
  407470:	ldrb	w8, [x19, #73]
  407474:	tbnz	w8, #5, 407494 <__fxstatat@plt+0x58a4>
  407478:	ldrh	w8, [x22, #108]
  40747c:	cmp	w8, #0x1
  407480:	b.eq	4074a8 <__fxstatat@plt+0x58b8>  // b.none
  407484:	cmp	w8, #0x9
  407488:	b.ne	407494 <__fxstatat@plt+0x58a4>  // b.any
  40748c:	ldr	x0, [x22, #16]
  407490:	b	407498 <__fxstatat@plt+0x58a8>
  407494:	mov	x0, xzr
  407498:	ldp	x20, x19, [sp, #32]
  40749c:	ldp	x22, x21, [sp, #16]
  4074a0:	ldp	x29, x30, [sp], #48
  4074a4:	ret
  4074a8:	mov	x20, x0
  4074ac:	ldr	x0, [x19, #8]
  4074b0:	cbz	x0, 4074b8 <__fxstatat@plt+0x58c8>
  4074b4:	bl	406024 <__fxstatat@plt+0x4434>
  4074b8:	cmp	w21, #0x1, lsl #12
  4074bc:	b.ne	4074d4 <__fxstatat@plt+0x58e4>  // b.any
  4074c0:	ldr	w8, [x19, #72]
  4074c4:	mov	w21, #0x2                   	// #2
  4074c8:	orr	w8, w8, #0x1000
  4074cc:	str	w8, [x19, #72]
  4074d0:	b	4074d8 <__fxstatat@plt+0x58e8>
  4074d4:	mov	w21, #0x1                   	// #1
  4074d8:	ldr	x8, [x22, #88]
  4074dc:	cbnz	x8, 40754c <__fxstatat@plt+0x595c>
  4074e0:	ldr	x8, [x22, #48]
  4074e4:	ldrb	w8, [x8]
  4074e8:	cmp	w8, #0x2f
  4074ec:	b.eq	40754c <__fxstatat@plt+0x595c>  // b.none
  4074f0:	ldrb	w8, [x19, #72]
  4074f4:	tbnz	w8, #2, 40754c <__fxstatat@plt+0x595c>
  4074f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  4074fc:	add	x1, x1, #0x785
  407500:	mov	x0, x19
  407504:	bl	405ff8 <__fxstatat@plt+0x4408>
  407508:	tbnz	w0, #31, 407560 <__fxstatat@plt+0x5970>
  40750c:	mov	w22, w0
  407510:	mov	x0, x19
  407514:	mov	w1, w21
  407518:	bl	4069f4 <__fxstatat@plt+0x4e04>
  40751c:	ldrb	w8, [x19, #73]
  407520:	str	x0, [x19, #8]
  407524:	tbnz	w8, #1, 40756c <__fxstatat@plt+0x597c>
  407528:	mov	w0, w22
  40752c:	bl	401830 <fchdir@plt>
  407530:	cbz	w0, 407580 <__fxstatat@plt+0x5990>
  407534:	ldr	w19, [x20]
  407538:	mov	w0, w22
  40753c:	bl	4019d0 <close@plt>
  407540:	mov	x0, xzr
  407544:	str	w19, [x20]
  407548:	b	407498 <__fxstatat@plt+0x58a8>
  40754c:	mov	x0, x19
  407550:	mov	w1, w21
  407554:	bl	4069f4 <__fxstatat@plt+0x4e04>
  407558:	str	x0, [x19, #8]
  40755c:	b	407498 <__fxstatat@plt+0x58a8>
  407560:	mov	x0, xzr
  407564:	str	xzr, [x19, #8]
  407568:	b	407498 <__fxstatat@plt+0x58a8>
  40756c:	mov	w2, #0x1                   	// #1
  407570:	mov	x0, x19
  407574:	mov	w1, w22
  407578:	bl	407390 <__fxstatat@plt+0x57a0>
  40757c:	b	407588 <__fxstatat@plt+0x5998>
  407580:	mov	w0, w22
  407584:	bl	4019d0 <close@plt>
  407588:	ldr	x0, [x19, #8]
  40758c:	b	407498 <__fxstatat@plt+0x58a8>
  407590:	ldr	x8, [x0, #8]
  407594:	udiv	x9, x8, x1
  407598:	msub	x0, x9, x1, x8
  40759c:	ret
  4075a0:	ldr	x8, [x0, #8]
  4075a4:	ldr	x9, [x1, #8]
  4075a8:	cmp	x8, x9
  4075ac:	b.ne	4075c4 <__fxstatat@plt+0x59d4>  // b.any
  4075b0:	ldr	x8, [x0]
  4075b4:	ldr	x9, [x1]
  4075b8:	cmp	x8, x9
  4075bc:	cset	w0, eq  // eq = none
  4075c0:	ret
  4075c4:	mov	w0, wzr
  4075c8:	ret
  4075cc:	sub	sp, sp, #0xb0
  4075d0:	stp	x29, x30, [sp, #128]
  4075d4:	stp	x22, x21, [sp, #144]
  4075d8:	stp	x20, x19, [sp, #160]
  4075dc:	ldr	x22, [x0, #80]
  4075e0:	add	x29, sp, #0x80
  4075e4:	ldrb	w8, [x22, #73]
  4075e8:	tbnz	w8, #1, 4075f4 <__fxstatat@plt+0x5a04>
  4075ec:	mov	x0, xzr
  4075f0:	b	407650 <__fxstatat@plt+0x5a60>
  4075f4:	ldr	x20, [x22, #80]
  4075f8:	mov	x19, x0
  4075fc:	mov	w21, w1
  407600:	cbnz	x20, 407634 <__fxstatat@plt+0x5a44>
  407604:	adrp	x2, 407000 <__fxstatat@plt+0x5410>
  407608:	adrp	x3, 407000 <__fxstatat@plt+0x5410>
  40760c:	adrp	x4, 401000 <mbrtowc@plt-0x7a0>
  407610:	add	x2, x2, #0x6d4
  407614:	add	x3, x3, #0x6e4
  407618:	add	x4, x4, #0xaa0
  40761c:	mov	w0, #0xd                   	// #13
  407620:	mov	x1, xzr
  407624:	bl	407e3c <__fxstatat@plt+0x624c>
  407628:	mov	x20, x0
  40762c:	str	x0, [x22, #80]
  407630:	cbz	x0, 407670 <__fxstatat@plt+0x5a80>
  407634:	ldr	x8, [x19, #120]
  407638:	add	x1, sp, #0x8
  40763c:	mov	x0, x20
  407640:	str	x8, [sp, #8]
  407644:	bl	407b6c <__fxstatat@plt+0x5f7c>
  407648:	cbz	x0, 407664 <__fxstatat@plt+0x5a74>
  40764c:	ldr	x0, [x0, #8]
  407650:	ldp	x20, x19, [sp, #160]
  407654:	ldp	x22, x21, [sp, #144]
  407658:	ldp	x29, x30, [sp, #128]
  40765c:	add	sp, sp, #0xb0
  407660:	ret
  407664:	mov	w22, #0x1                   	// #1
  407668:	tbz	w21, #31, 407678 <__fxstatat@plt+0x5a88>
  40766c:	b	4075ec <__fxstatat@plt+0x59fc>
  407670:	mov	w22, wzr
  407674:	tbnz	w21, #31, 4075ec <__fxstatat@plt+0x59fc>
  407678:	add	x1, sp, #0x8
  40767c:	mov	w0, w21
  407680:	bl	401950 <fstatfs@plt>
  407684:	cbnz	w0, 4075ec <__fxstatat@plt+0x59fc>
  407688:	cbz	w22, 4076cc <__fxstatat@plt+0x5adc>
  40768c:	mov	w0, #0x10                  	// #16
  407690:	bl	4018f0 <malloc@plt>
  407694:	cbz	x0, 4076cc <__fxstatat@plt+0x5adc>
  407698:	ldr	x8, [x19, #120]
  40769c:	ldr	x9, [sp, #8]
  4076a0:	mov	x21, x0
  4076a4:	mov	x1, x21
  4076a8:	stp	x8, x9, [x0]
  4076ac:	mov	x0, x20
  4076b0:	bl	4086d4 <__fxstatat@plt+0x6ae4>
  4076b4:	cbz	x0, 4076c4 <__fxstatat@plt+0x5ad4>
  4076b8:	cmp	x0, x21
  4076bc:	b.eq	4076cc <__fxstatat@plt+0x5adc>  // b.none
  4076c0:	bl	401a10 <abort@plt>
  4076c4:	mov	x0, x21
  4076c8:	bl	401aa0 <free@plt>
  4076cc:	ldr	x0, [sp, #8]
  4076d0:	b	407650 <__fxstatat@plt+0x5a60>
  4076d4:	ldr	x8, [x0]
  4076d8:	udiv	x9, x8, x1
  4076dc:	msub	x0, x9, x1, x8
  4076e0:	ret
  4076e4:	ldr	x8, [x0]
  4076e8:	ldr	x9, [x1]
  4076ec:	cmp	x8, x9
  4076f0:	cset	w0, eq  // eq = none
  4076f4:	ret
  4076f8:	ldr	x8, [x0]
  4076fc:	ldr	x9, [x1]
  407700:	ldr	x8, [x8, #128]
  407704:	ldr	x9, [x9, #128]
  407708:	cmp	x9, x8
  40770c:	cset	w10, cc  // cc = lo, ul, last
  407710:	cmp	x8, x9
  407714:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  407718:	ret
  40771c:	sub	sp, sp, #0x40
  407720:	stp	x29, x30, [sp, #16]
  407724:	add	x29, sp, #0x10
  407728:	cmp	x0, #0x0
  40772c:	sub	x8, x29, #0x4
  407730:	stp	x20, x19, [sp, #48]
  407734:	csel	x20, x8, x0, eq  // eq = none
  407738:	mov	x0, x20
  40773c:	stp	x22, x21, [sp, #32]
  407740:	mov	x22, x2
  407744:	mov	x19, x1
  407748:	bl	4017a0 <mbrtowc@plt>
  40774c:	mov	x21, x0
  407750:	cbz	x22, 407774 <__fxstatat@plt+0x5b84>
  407754:	cmn	x21, #0x2
  407758:	b.cc	407774 <__fxstatat@plt+0x5b84>  // b.lo, b.ul, b.last
  40775c:	mov	w0, wzr
  407760:	bl	407964 <__fxstatat@plt+0x5d74>
  407764:	tbnz	w0, #0, 407774 <__fxstatat@plt+0x5b84>
  407768:	ldrb	w8, [x19]
  40776c:	mov	w21, #0x1                   	// #1
  407770:	str	w8, [x20]
  407774:	mov	x0, x21
  407778:	ldp	x20, x19, [sp, #48]
  40777c:	ldp	x22, x21, [sp, #32]
  407780:	ldp	x29, x30, [sp, #16]
  407784:	add	sp, sp, #0x40
  407788:	ret
  40778c:	stp	x29, x30, [sp, #-48]!
  407790:	str	x21, [sp, #16]
  407794:	stp	x20, x19, [sp, #32]
  407798:	mov	x29, sp
  40779c:	mov	x20, x0
  4077a0:	bl	4018a0 <__fpending@plt>
  4077a4:	mov	x19, x0
  4077a8:	mov	x0, x20
  4077ac:	bl	401850 <ferror_unlocked@plt>
  4077b0:	mov	w21, w0
  4077b4:	mov	x0, x20
  4077b8:	bl	408a58 <__fxstatat@plt+0x6e68>
  4077bc:	mov	w8, w0
  4077c0:	cbz	w21, 4077d8 <__fxstatat@plt+0x5be8>
  4077c4:	cbnz	w8, 4077d0 <__fxstatat@plt+0x5be0>
  4077c8:	bl	401ba0 <__errno_location@plt>
  4077cc:	str	wzr, [x0]
  4077d0:	mov	w0, #0xffffffff            	// #-1
  4077d4:	b	4077f8 <__fxstatat@plt+0x5c08>
  4077d8:	cmp	w8, #0x0
  4077dc:	csetm	w0, ne  // ne = any
  4077e0:	cbnz	x19, 4077f8 <__fxstatat@plt+0x5c08>
  4077e4:	cbz	w8, 4077f8 <__fxstatat@plt+0x5c08>
  4077e8:	bl	401ba0 <__errno_location@plt>
  4077ec:	ldr	w8, [x0]
  4077f0:	cmp	w8, #0x9
  4077f4:	csetm	w0, ne  // ne = any
  4077f8:	ldp	x20, x19, [sp, #32]
  4077fc:	ldr	x21, [sp, #16]
  407800:	ldp	x29, x30, [sp], #48
  407804:	ret
  407808:	mov	w8, #0xf616                	// #62998
  40780c:	movk	w8, #0x95, lsl #16
  407810:	str	xzr, [x0, #16]
  407814:	str	w8, [x0, #24]
  407818:	ret
  40781c:	stp	x29, x30, [sp, #-16]!
  407820:	ldr	w8, [x0, #24]
  407824:	mov	w9, #0xf616                	// #62998
  407828:	movk	w9, #0x95, lsl #16
  40782c:	mov	x29, sp
  407830:	cmp	w8, w9
  407834:	b.ne	4078a0 <__fxstatat@plt+0x5cb0>  // b.any
  407838:	ldr	x8, [x0, #16]
  40783c:	cbz	x8, 407860 <__fxstatat@plt+0x5c70>
  407840:	ldr	x9, [x1, #8]
  407844:	ldr	x10, [x0]
  407848:	cmp	x9, x10
  40784c:	b.ne	407860 <__fxstatat@plt+0x5c70>  // b.any
  407850:	ldr	x9, [x1]
  407854:	ldr	x10, [x0, #8]
  407858:	cmp	x9, x10
  40785c:	b.eq	407890 <__fxstatat@plt+0x5ca0>  // b.none
  407860:	add	x9, x8, #0x1
  407864:	tst	x9, x8
  407868:	str	x9, [x0, #16]
  40786c:	b.ne	407888 <__fxstatat@plt+0x5c98>  // b.any
  407870:	cbz	x9, 407890 <__fxstatat@plt+0x5ca0>
  407874:	ldr	q0, [x1]
  407878:	mov	w8, wzr
  40787c:	ext	v0.16b, v0.16b, v0.16b, #8
  407880:	str	q0, [x0]
  407884:	b	407894 <__fxstatat@plt+0x5ca4>
  407888:	mov	w8, wzr
  40788c:	b	407894 <__fxstatat@plt+0x5ca4>
  407890:	mov	w8, #0x1                   	// #1
  407894:	mov	w0, w8
  407898:	ldp	x29, x30, [sp], #16
  40789c:	ret
  4078a0:	adrp	x0, 40a000 <__fxstatat@plt+0x8410>
  4078a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  4078a8:	adrp	x3, 40a000 <__fxstatat@plt+0x8410>
  4078ac:	add	x0, x0, #0x7b8
  4078b0:	add	x1, x1, #0x7d0
  4078b4:	add	x3, x3, #0x7e2
  4078b8:	mov	w2, #0x3c                  	// #60
  4078bc:	bl	401b90 <__assert_fail@plt>
  4078c0:	sub	sp, sp, #0xe0
  4078c4:	stp	x29, x30, [sp, #208]
  4078c8:	add	x29, sp, #0xd0
  4078cc:	stp	x2, x3, [x29, #-80]
  4078d0:	stp	x4, x5, [x29, #-64]
  4078d4:	stp	x6, x7, [x29, #-48]
  4078d8:	stp	q1, q2, [sp, #16]
  4078dc:	stp	q3, q4, [sp, #48]
  4078e0:	str	q0, [sp]
  4078e4:	stp	q5, q6, [sp, #80]
  4078e8:	str	q7, [sp, #112]
  4078ec:	tbnz	w1, #6, 4078f8 <__fxstatat@plt+0x5d08>
  4078f0:	mov	w2, wzr
  4078f4:	b	407950 <__fxstatat@plt+0x5d60>
  4078f8:	mov	x9, #0xffffffffffffffd0    	// #-48
  4078fc:	mov	x11, sp
  407900:	sub	x12, x29, #0x50
  407904:	movk	x9, #0xff80, lsl #32
  407908:	add	x10, x29, #0x10
  40790c:	mov	x8, #0xffffffffffffffd0    	// #-48
  407910:	add	x11, x11, #0x80
  407914:	add	x12, x12, #0x30
  407918:	stp	x11, x9, [x29, #-16]
  40791c:	stp	x10, x12, [x29, #-32]
  407920:	tbz	w8, #31, 407940 <__fxstatat@plt+0x5d50>
  407924:	add	w9, w8, #0x8
  407928:	cmn	w8, #0x8
  40792c:	stur	w9, [x29, #-8]
  407930:	b.gt	407940 <__fxstatat@plt+0x5d50>
  407934:	ldur	x9, [x29, #-24]
  407938:	add	x8, x9, x8
  40793c:	b	40794c <__fxstatat@plt+0x5d5c>
  407940:	ldur	x8, [x29, #-32]
  407944:	add	x9, x8, #0x8
  407948:	stur	x9, [x29, #-32]
  40794c:	ldr	w2, [x8]
  407950:	bl	401900 <open@plt>
  407954:	bl	4089fc <__fxstatat@plt+0x6e0c>
  407958:	ldp	x29, x30, [sp, #208]
  40795c:	add	sp, sp, #0xe0
  407960:	ret
  407964:	stp	x29, x30, [sp, #-32]!
  407968:	mov	x1, xzr
  40796c:	str	x19, [sp, #16]
  407970:	mov	x29, sp
  407974:	bl	401be0 <setlocale@plt>
  407978:	cbz	x0, 4079a4 <__fxstatat@plt+0x5db4>
  40797c:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  407980:	add	x1, x1, #0x825
  407984:	mov	x19, x0
  407988:	bl	401a60 <strcmp@plt>
  40798c:	cbz	w0, 4079ac <__fxstatat@plt+0x5dbc>
  407990:	adrp	x1, 40a000 <__fxstatat@plt+0x8410>
  407994:	add	x1, x1, #0x827
  407998:	mov	x0, x19
  40799c:	bl	401a60 <strcmp@plt>
  4079a0:	cbz	w0, 4079ac <__fxstatat@plt+0x5dbc>
  4079a4:	mov	w0, #0x1                   	// #1
  4079a8:	b	4079b0 <__fxstatat@plt+0x5dc0>
  4079ac:	mov	w0, wzr
  4079b0:	ldr	x19, [sp, #16]
  4079b4:	ldp	x29, x30, [sp], #32
  4079b8:	ret
  4079bc:	ldr	x0, [x0, #16]
  4079c0:	ret
  4079c4:	ldr	x0, [x0, #24]
  4079c8:	ret
  4079cc:	ldr	x0, [x0, #32]
  4079d0:	ret
  4079d4:	ldp	x8, x9, [x0]
  4079d8:	cmp	x8, x9
  4079dc:	b.cs	407a18 <__fxstatat@plt+0x5e28>  // b.hs, b.nlast
  4079e0:	mov	x0, xzr
  4079e4:	ldr	x10, [x8]
  4079e8:	cbz	x10, 407a08 <__fxstatat@plt+0x5e18>
  4079ec:	mov	x10, xzr
  4079f0:	mov	x11, x8
  4079f4:	ldr	x11, [x11, #8]
  4079f8:	add	x10, x10, #0x1
  4079fc:	cbnz	x11, 4079f4 <__fxstatat@plt+0x5e04>
  407a00:	cmp	x10, x0
  407a04:	csel	x0, x10, x0, hi  // hi = pmore
  407a08:	add	x8, x8, #0x10
  407a0c:	cmp	x8, x9
  407a10:	b.cc	4079e4 <__fxstatat@plt+0x5df4>  // b.lo, b.ul, b.last
  407a14:	ret
  407a18:	mov	x0, xzr
  407a1c:	ret
  407a20:	ldp	x9, x10, [x0]
  407a24:	cmp	x9, x10
  407a28:	b.cs	407a60 <__fxstatat@plt+0x5e70>  // b.hs, b.nlast
  407a2c:	mov	x8, xzr
  407a30:	mov	x11, xzr
  407a34:	ldr	x12, [x9]
  407a38:	cbz	x12, 407a50 <__fxstatat@plt+0x5e60>
  407a3c:	mov	x12, x9
  407a40:	ldr	x12, [x12, #8]
  407a44:	add	x8, x8, #0x1
  407a48:	cbnz	x12, 407a40 <__fxstatat@plt+0x5e50>
  407a4c:	add	x11, x11, #0x1
  407a50:	add	x9, x9, #0x10
  407a54:	cmp	x9, x10
  407a58:	b.cc	407a34 <__fxstatat@plt+0x5e44>  // b.lo, b.ul, b.last
  407a5c:	b	407a68 <__fxstatat@plt+0x5e78>
  407a60:	mov	x11, xzr
  407a64:	mov	x8, xzr
  407a68:	ldr	x9, [x0, #24]
  407a6c:	cmp	x11, x9
  407a70:	b.ne	407a88 <__fxstatat@plt+0x5e98>  // b.any
  407a74:	ldr	x9, [x0, #32]
  407a78:	cmp	x8, x9
  407a7c:	b.ne	407a88 <__fxstatat@plt+0x5e98>  // b.any
  407a80:	mov	w0, #0x1                   	// #1
  407a84:	ret
  407a88:	mov	w0, wzr
  407a8c:	ret
  407a90:	stp	x29, x30, [sp, #-48]!
  407a94:	stp	x22, x21, [sp, #16]
  407a98:	stp	x20, x19, [sp, #32]
  407a9c:	ldp	x8, x9, [x0]
  407aa0:	ldp	x20, x3, [x0, #24]
  407aa4:	ldr	x22, [x0, #16]
  407aa8:	mov	x19, x1
  407aac:	cmp	x8, x9
  407ab0:	mov	x21, xzr
  407ab4:	mov	x29, sp
  407ab8:	b.cs	407aec <__fxstatat@plt+0x5efc>  // b.hs, b.nlast
  407abc:	ldr	x10, [x8]
  407ac0:	cbz	x10, 407ae0 <__fxstatat@plt+0x5ef0>
  407ac4:	mov	x10, xzr
  407ac8:	mov	x11, x8
  407acc:	ldr	x11, [x11, #8]
  407ad0:	add	x10, x10, #0x1
  407ad4:	cbnz	x11, 407acc <__fxstatat@plt+0x5edc>
  407ad8:	cmp	x10, x21
  407adc:	csel	x21, x10, x21, hi  // hi = pmore
  407ae0:	add	x8, x8, #0x10
  407ae4:	cmp	x8, x9
  407ae8:	b.cc	407abc <__fxstatat@plt+0x5ecc>  // b.lo, b.ul, b.last
  407aec:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  407af0:	add	x2, x2, #0x83c
  407af4:	mov	w1, #0x1                   	// #1
  407af8:	mov	x0, x19
  407afc:	bl	401a50 <__fprintf_chk@plt>
  407b00:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  407b04:	add	x2, x2, #0x854
  407b08:	mov	w1, #0x1                   	// #1
  407b0c:	mov	x0, x19
  407b10:	mov	x3, x22
  407b14:	bl	401a50 <__fprintf_chk@plt>
  407b18:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407b1c:	ucvtf	d0, x20
  407b20:	fmov	d1, x8
  407b24:	fmul	d0, d0, d1
  407b28:	ucvtf	d1, x22
  407b2c:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  407b30:	fdiv	d0, d0, d1
  407b34:	add	x2, x2, #0x86c
  407b38:	mov	w1, #0x1                   	// #1
  407b3c:	mov	x0, x19
  407b40:	mov	x3, x20
  407b44:	bl	401a50 <__fprintf_chk@plt>
  407b48:	mov	x0, x19
  407b4c:	mov	x3, x21
  407b50:	ldp	x20, x19, [sp, #32]
  407b54:	ldp	x22, x21, [sp, #16]
  407b58:	adrp	x2, 40a000 <__fxstatat@plt+0x8410>
  407b5c:	add	x2, x2, #0x88d
  407b60:	mov	w1, #0x1                   	// #1
  407b64:	ldp	x29, x30, [sp], #48
  407b68:	b	401a50 <__fprintf_chk@plt>
  407b6c:	stp	x29, x30, [sp, #-48]!
  407b70:	stp	x20, x19, [sp, #32]
  407b74:	ldr	x8, [x0, #16]
  407b78:	ldr	x9, [x0, #48]
  407b7c:	mov	x19, x0
  407b80:	mov	x20, x1
  407b84:	mov	x0, x1
  407b88:	mov	x1, x8
  407b8c:	str	x21, [sp, #16]
  407b90:	mov	x29, sp
  407b94:	blr	x9
  407b98:	ldr	x8, [x19, #16]
  407b9c:	cmp	x0, x8
  407ba0:	b.cs	407c08 <__fxstatat@plt+0x6018>  // b.hs, b.nlast
  407ba4:	ldr	x8, [x19]
  407ba8:	add	x21, x8, x0, lsl #4
  407bac:	ldr	x1, [x21]
  407bb0:	mov	x0, xzr
  407bb4:	cbz	x1, 407bf8 <__fxstatat@plt+0x6008>
  407bb8:	cbz	x8, 407bf8 <__fxstatat@plt+0x6008>
  407bbc:	cmp	x1, x20
  407bc0:	b.eq	407be4 <__fxstatat@plt+0x5ff4>  // b.none
  407bc4:	ldr	x8, [x19, #56]
  407bc8:	mov	x0, x20
  407bcc:	blr	x8
  407bd0:	tbnz	w0, #0, 407bec <__fxstatat@plt+0x5ffc>
  407bd4:	ldr	x21, [x21, #8]
  407bd8:	cbz	x21, 407bf4 <__fxstatat@plt+0x6004>
  407bdc:	ldr	x1, [x21]
  407be0:	b	407bbc <__fxstatat@plt+0x5fcc>
  407be4:	mov	x0, x20
  407be8:	b	407bf8 <__fxstatat@plt+0x6008>
  407bec:	ldr	x0, [x21]
  407bf0:	b	407bf8 <__fxstatat@plt+0x6008>
  407bf4:	mov	x0, xzr
  407bf8:	ldp	x20, x19, [sp, #32]
  407bfc:	ldr	x21, [sp, #16]
  407c00:	ldp	x29, x30, [sp], #48
  407c04:	ret
  407c08:	bl	401a10 <abort@plt>
  407c0c:	stp	x29, x30, [sp, #-16]!
  407c10:	ldr	x8, [x0, #32]
  407c14:	mov	x29, sp
  407c18:	cbz	x8, 407c34 <__fxstatat@plt+0x6044>
  407c1c:	ldp	x8, x9, [x0]
  407c20:	cmp	x8, x9
  407c24:	b.cs	407c40 <__fxstatat@plt+0x6050>  // b.hs, b.nlast
  407c28:	ldr	x0, [x8], #16
  407c2c:	cbz	x0, 407c20 <__fxstatat@plt+0x6030>
  407c30:	b	407c38 <__fxstatat@plt+0x6048>
  407c34:	mov	x0, xzr
  407c38:	ldp	x29, x30, [sp], #16
  407c3c:	ret
  407c40:	bl	401a10 <abort@plt>
  407c44:	stp	x29, x30, [sp, #-32]!
  407c48:	stp	x20, x19, [sp, #16]
  407c4c:	ldr	x8, [x0, #16]
  407c50:	ldr	x9, [x0, #48]
  407c54:	mov	x19, x0
  407c58:	mov	x20, x1
  407c5c:	mov	x0, x1
  407c60:	mov	x1, x8
  407c64:	mov	x29, sp
  407c68:	blr	x9
  407c6c:	ldr	x8, [x19, #16]
  407c70:	cmp	x0, x8
  407c74:	b.cs	407cd0 <__fxstatat@plt+0x60e0>  // b.hs, b.nlast
  407c78:	ldr	x8, [x19]
  407c7c:	add	x9, x8, x0, lsl #4
  407c80:	ldp	x10, x9, [x9]
  407c84:	cmp	x10, x20
  407c88:	b.eq	407c94 <__fxstatat@plt+0x60a4>  // b.none
  407c8c:	cbnz	x9, 407c80 <__fxstatat@plt+0x6090>
  407c90:	b	407ca0 <__fxstatat@plt+0x60b0>
  407c94:	cbz	x9, 407ca0 <__fxstatat@plt+0x60b0>
  407c98:	ldr	x0, [x9]
  407c9c:	b	407cc4 <__fxstatat@plt+0x60d4>
  407ca0:	ldr	x9, [x19, #8]
  407ca4:	add	x8, x8, x0, lsl #4
  407ca8:	add	x8, x8, #0x10
  407cac:	cmp	x8, x9
  407cb0:	b.cs	407cc0 <__fxstatat@plt+0x60d0>  // b.hs, b.nlast
  407cb4:	ldr	x0, [x8], #16
  407cb8:	cbz	x0, 407cac <__fxstatat@plt+0x60bc>
  407cbc:	b	407cc4 <__fxstatat@plt+0x60d4>
  407cc0:	mov	x0, xzr
  407cc4:	ldp	x20, x19, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #32
  407ccc:	ret
  407cd0:	bl	401a10 <abort@plt>
  407cd4:	ldp	x9, x10, [x0]
  407cd8:	cmp	x9, x10
  407cdc:	b.cs	407d34 <__fxstatat@plt+0x6144>  // b.hs, b.nlast
  407ce0:	mov	x11, xzr
  407ce4:	ldr	x8, [x9]
  407ce8:	cbz	x8, 407d1c <__fxstatat@plt+0x612c>
  407cec:	cbz	x9, 407d1c <__fxstatat@plt+0x612c>
  407cf0:	mov	x10, x9
  407cf4:	cmp	x11, x2
  407cf8:	b.cs	407d3c <__fxstatat@plt+0x614c>  // b.hs, b.nlast
  407cfc:	ldr	x8, [x10]
  407d00:	str	x8, [x1, x11, lsl #3]
  407d04:	ldr	x10, [x10, #8]
  407d08:	add	x8, x11, #0x1
  407d0c:	mov	x11, x8
  407d10:	cbnz	x10, 407cf4 <__fxstatat@plt+0x6104>
  407d14:	ldr	x10, [x0, #8]
  407d18:	b	407d20 <__fxstatat@plt+0x6130>
  407d1c:	mov	x8, x11
  407d20:	add	x9, x9, #0x10
  407d24:	cmp	x9, x10
  407d28:	mov	x11, x8
  407d2c:	b.cc	407ce4 <__fxstatat@plt+0x60f4>  // b.lo, b.ul, b.last
  407d30:	b	407d40 <__fxstatat@plt+0x6150>
  407d34:	mov	x8, xzr
  407d38:	b	407d40 <__fxstatat@plt+0x6150>
  407d3c:	mov	x8, x11
  407d40:	mov	x0, x8
  407d44:	ret
  407d48:	stp	x29, x30, [sp, #-64]!
  407d4c:	stp	x24, x23, [sp, #16]
  407d50:	stp	x22, x21, [sp, #32]
  407d54:	stp	x20, x19, [sp, #48]
  407d58:	ldp	x23, x8, [x0]
  407d5c:	mov	x29, sp
  407d60:	cmp	x23, x8
  407d64:	b.cs	407dc8 <__fxstatat@plt+0x61d8>  // b.hs, b.nlast
  407d68:	mov	x19, x2
  407d6c:	mov	x20, x0
  407d70:	mov	x21, x1
  407d74:	mov	x22, xzr
  407d78:	ldr	x0, [x23]
  407d7c:	cbz	x0, 407db8 <__fxstatat@plt+0x61c8>
  407d80:	cbz	x23, 407db8 <__fxstatat@plt+0x61c8>
  407d84:	mov	x1, x19
  407d88:	blr	x21
  407d8c:	tbz	w0, #0, 407dcc <__fxstatat@plt+0x61dc>
  407d90:	mov	x24, x23
  407d94:	ldr	x24, [x24, #8]
  407d98:	add	x22, x22, #0x1
  407d9c:	cbz	x24, 407db4 <__fxstatat@plt+0x61c4>
  407da0:	ldr	x0, [x24]
  407da4:	mov	x1, x19
  407da8:	blr	x21
  407dac:	tbnz	w0, #0, 407d94 <__fxstatat@plt+0x61a4>
  407db0:	b	407dcc <__fxstatat@plt+0x61dc>
  407db4:	ldr	x8, [x20, #8]
  407db8:	add	x23, x23, #0x10
  407dbc:	cmp	x23, x8
  407dc0:	b.cc	407d78 <__fxstatat@plt+0x6188>  // b.lo, b.ul, b.last
  407dc4:	b	407dcc <__fxstatat@plt+0x61dc>
  407dc8:	mov	x22, xzr
  407dcc:	mov	x0, x22
  407dd0:	ldp	x20, x19, [sp, #48]
  407dd4:	ldp	x22, x21, [sp, #32]
  407dd8:	ldp	x24, x23, [sp, #16]
  407ddc:	ldp	x29, x30, [sp], #64
  407de0:	ret
  407de4:	ldrb	w9, [x0]
  407de8:	cbz	w9, 407e18 <__fxstatat@plt+0x6228>
  407dec:	mov	x8, x0
  407df0:	mov	x0, xzr
  407df4:	add	x8, x8, #0x1
  407df8:	lsl	x10, x0, #5
  407dfc:	sub	x10, x10, x0
  407e00:	add	x10, x10, w9, uxtb
  407e04:	ldrb	w9, [x8], #1
  407e08:	udiv	x11, x10, x1
  407e0c:	msub	x0, x11, x1, x10
  407e10:	cbnz	w9, 407df8 <__fxstatat@plt+0x6208>
  407e14:	ret
  407e18:	mov	x0, xzr
  407e1c:	ret
  407e20:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  407e24:	add	x8, x8, #0x8a8
  407e28:	ldr	w9, [x8, #16]
  407e2c:	ldr	q0, [x8]
  407e30:	str	w9, [x0, #16]
  407e34:	str	q0, [x0]
  407e38:	ret
  407e3c:	stp	x29, x30, [sp, #-64]!
  407e40:	adrp	x8, 407000 <__fxstatat@plt+0x5410>
  407e44:	add	x8, x8, #0xf10
  407e48:	cmp	x2, #0x0
  407e4c:	adrp	x9, 407000 <__fxstatat@plt+0x5410>
  407e50:	stp	x24, x23, [sp, #16]
  407e54:	stp	x22, x21, [sp, #32]
  407e58:	mov	x21, x0
  407e5c:	add	x9, x9, #0xf20
  407e60:	csel	x23, x8, x2, eq  // eq = none
  407e64:	cmp	x3, #0x0
  407e68:	mov	w0, #0x50                  	// #80
  407e6c:	stp	x20, x19, [sp, #48]
  407e70:	mov	x29, sp
  407e74:	mov	x19, x4
  407e78:	mov	x22, x1
  407e7c:	csel	x24, x9, x3, eq  // eq = none
  407e80:	bl	4018f0 <malloc@plt>
  407e84:	mov	x20, x0
  407e88:	cbz	x0, 407ef8 <__fxstatat@plt+0x6308>
  407e8c:	adrp	x8, 40a000 <__fxstatat@plt+0x8410>
  407e90:	add	x8, x8, #0x8a8
  407e94:	cmp	x22, #0x0
  407e98:	csel	x22, x8, x22, eq  // eq = none
  407e9c:	mov	x0, x20
  407ea0:	str	x22, [x20, #40]
  407ea4:	bl	407f2c <__fxstatat@plt+0x633c>
  407ea8:	tbz	w0, #0, 407eec <__fxstatat@plt+0x62fc>
  407eac:	mov	x0, x21
  407eb0:	mov	x1, x22
  407eb4:	bl	407fc0 <__fxstatat@plt+0x63d0>
  407eb8:	str	x0, [x20, #16]
  407ebc:	cbz	x0, 407eec <__fxstatat@plt+0x62fc>
  407ec0:	mov	w1, #0x10                  	// #16
  407ec4:	mov	x21, x0
  407ec8:	bl	4058bc <__fxstatat@plt+0x3ccc>
  407ecc:	str	x0, [x20]
  407ed0:	cbz	x0, 407eec <__fxstatat@plt+0x62fc>
  407ed4:	add	x8, x0, x21, lsl #4
  407ed8:	stp	xzr, xzr, [x20, #24]
  407edc:	stp	x23, x24, [x20, #48]
  407ee0:	str	x8, [x20, #8]
  407ee4:	stp	x19, xzr, [x20, #64]
  407ee8:	b	407ef8 <__fxstatat@plt+0x6308>
  407eec:	mov	x0, x20
  407ef0:	bl	401aa0 <free@plt>
  407ef4:	mov	x20, xzr
  407ef8:	mov	x0, x20
  407efc:	ldp	x20, x19, [sp, #48]
  407f00:	ldp	x22, x21, [sp, #32]
  407f04:	ldp	x24, x23, [sp, #16]
  407f08:	ldp	x29, x30, [sp], #64
  407f0c:	ret
  407f10:	ror	x8, x0, #3
  407f14:	udiv	x9, x8, x1
  407f18:	msub	x0, x9, x1, x8
  407f1c:	ret
  407f20:	cmp	x0, x1
  407f24:	cset	w0, eq  // eq = none
  407f28:	ret
  407f2c:	ldr	x8, [x0, #40]
  407f30:	adrp	x9, 40a000 <__fxstatat@plt+0x8410>
  407f34:	add	x9, x9, #0x8a8
  407f38:	cmp	x8, x9
  407f3c:	b.eq	407fa8 <__fxstatat@plt+0x63b8>  // b.none
  407f40:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  407f44:	ldr	s0, [x8, #8]
  407f48:	ldr	s1, [x10, #2096]
  407f4c:	fcmp	s0, s1
  407f50:	b.le	407fb0 <__fxstatat@plt+0x63c0>
  407f54:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  407f58:	ldr	s2, [x10, #2100]
  407f5c:	fcmp	s0, s2
  407f60:	b.pl	407fb0 <__fxstatat@plt+0x63c0>  // b.nfrst
  407f64:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  407f68:	ldr	s2, [x8, #12]
  407f6c:	ldr	s3, [x10, #2104]
  407f70:	fcmp	s2, s3
  407f74:	b.le	407fb0 <__fxstatat@plt+0x63c0>
  407f78:	ldr	s2, [x8]
  407f7c:	fcmp	s2, #0.0
  407f80:	b.lt	407fb0 <__fxstatat@plt+0x63c0>  // b.tstop
  407f84:	fadd	s1, s2, s1
  407f88:	fcmp	s1, s0
  407f8c:	b.pl	407fb0 <__fxstatat@plt+0x63c0>  // b.nfrst
  407f90:	ldr	s0, [x8, #4]
  407f94:	fmov	s2, #1.000000000000000000e+00
  407f98:	fcmp	s0, s2
  407f9c:	b.hi	407fb0 <__fxstatat@plt+0x63c0>  // b.pmore
  407fa0:	fcmp	s1, s0
  407fa4:	b.pl	407fb0 <__fxstatat@plt+0x63c0>  // b.nfrst
  407fa8:	mov	w8, #0x1                   	// #1
  407fac:	b	407fb8 <__fxstatat@plt+0x63c8>
  407fb0:	mov	w8, wzr
  407fb4:	str	x9, [x0, #40]
  407fb8:	mov	w0, w8
  407fbc:	ret
  407fc0:	ldrb	w8, [x1, #16]
  407fc4:	cbnz	w8, 407fe8 <__fxstatat@plt+0x63f8>
  407fc8:	ldr	s0, [x1, #8]
  407fcc:	ucvtf	s1, x0
  407fd0:	mov	w8, #0x5f800000            	// #1602224128
  407fd4:	fdiv	s0, s1, s0
  407fd8:	fmov	s1, w8
  407fdc:	fcmp	s0, s1
  407fe0:	b.ge	40805c <__fxstatat@plt+0x646c>  // b.tcont
  407fe4:	fcvtzu	x0, s0
  407fe8:	cmp	x0, #0xa
  407fec:	mov	w8, #0xa                   	// #10
  407ff0:	csel	x8, x0, x8, hi  // hi = pmore
  407ff4:	orr	x0, x8, #0x1
  407ff8:	cmn	x0, #0x1
  407ffc:	b.eq	40805c <__fxstatat@plt+0x646c>  // b.none
  408000:	cmp	x0, #0xa
  408004:	b.cc	40803c <__fxstatat@plt+0x644c>  // b.lo, b.ul, b.last
  408008:	mov	w9, #0xc                   	// #12
  40800c:	mov	w10, #0x9                   	// #9
  408010:	mov	w8, #0x3                   	// #3
  408014:	udiv	x11, x0, x8
  408018:	msub	x11, x11, x8, x0
  40801c:	cbz	x11, 408040 <__fxstatat@plt+0x6450>
  408020:	add	x10, x10, x9
  408024:	add	x10, x10, #0x4
  408028:	add	x8, x8, #0x2
  40802c:	cmp	x10, x0
  408030:	add	x9, x9, #0x8
  408034:	b.cc	408014 <__fxstatat@plt+0x6424>  // b.lo, b.ul, b.last
  408038:	b	408040 <__fxstatat@plt+0x6450>
  40803c:	mov	w8, #0x3                   	// #3
  408040:	udiv	x9, x0, x8
  408044:	msub	x8, x9, x8, x0
  408048:	cbnz	x8, 408054 <__fxstatat@plt+0x6464>
  40804c:	add	x0, x0, #0x2
  408050:	b	407ff8 <__fxstatat@plt+0x6408>
  408054:	lsr	x8, x0, #60
  408058:	cbz	x8, 408060 <__fxstatat@plt+0x6470>
  40805c:	mov	x0, xzr
  408060:	ret
  408064:	stp	x29, x30, [sp, #-48]!
  408068:	str	x21, [sp, #16]
  40806c:	stp	x20, x19, [sp, #32]
  408070:	ldp	x20, x8, [x0]
  408074:	mov	x19, x0
  408078:	mov	x29, sp
  40807c:	cmp	x20, x8
  408080:	b.cs	4080f0 <__fxstatat@plt+0x6500>  // b.hs, b.nlast
  408084:	ldr	x9, [x20]
  408088:	cbz	x9, 4080e8 <__fxstatat@plt+0x64f8>
  40808c:	ldr	x8, [x19, #64]
  408090:	ldr	x21, [x20, #8]
  408094:	cmp	x8, #0x0
  408098:	cset	w9, ne  // ne = any
  40809c:	cbz	x21, 4080d4 <__fxstatat@plt+0x64e4>
  4080a0:	tbz	w9, #0, 4080b0 <__fxstatat@plt+0x64c0>
  4080a4:	ldr	x0, [x21]
  4080a8:	blr	x8
  4080ac:	ldr	x8, [x19, #64]
  4080b0:	str	xzr, [x21]
  4080b4:	ldr	x9, [x19, #72]
  4080b8:	ldr	x10, [x21, #8]
  4080bc:	cmp	x8, #0x0
  4080c0:	str	x9, [x21, #8]
  4080c4:	str	x21, [x19, #72]
  4080c8:	cset	w9, ne  // ne = any
  4080cc:	mov	x21, x10
  4080d0:	cbnz	x10, 4080a0 <__fxstatat@plt+0x64b0>
  4080d4:	cbz	w9, 4080e0 <__fxstatat@plt+0x64f0>
  4080d8:	ldr	x0, [x20]
  4080dc:	blr	x8
  4080e0:	stp	xzr, xzr, [x20]
  4080e4:	ldr	x8, [x19, #8]
  4080e8:	add	x20, x20, #0x10
  4080ec:	b	40807c <__fxstatat@plt+0x648c>
  4080f0:	stp	xzr, xzr, [x19, #24]
  4080f4:	ldp	x20, x19, [sp, #32]
  4080f8:	ldr	x21, [sp, #16]
  4080fc:	ldp	x29, x30, [sp], #48
  408100:	ret
  408104:	stp	x29, x30, [sp, #-48]!
  408108:	stp	x20, x19, [sp, #32]
  40810c:	ldr	x8, [x0, #64]
  408110:	mov	x19, x0
  408114:	str	x21, [sp, #16]
  408118:	mov	x29, sp
  40811c:	cbz	x8, 408170 <__fxstatat@plt+0x6580>
  408120:	ldr	x8, [x19, #32]
  408124:	cbz	x8, 408170 <__fxstatat@plt+0x6580>
  408128:	ldp	x20, x8, [x19]
  40812c:	cmp	x20, x8
  408130:	b.cs	408170 <__fxstatat@plt+0x6580>  // b.hs, b.nlast
  408134:	ldr	x0, [x20]
  408138:	cbz	x0, 408168 <__fxstatat@plt+0x6578>
  40813c:	cbz	x20, 408168 <__fxstatat@plt+0x6578>
  408140:	ldr	x8, [x19, #64]
  408144:	blr	x8
  408148:	ldr	x21, [x20, #8]
  40814c:	cbz	x21, 408164 <__fxstatat@plt+0x6574>
  408150:	ldr	x0, [x21]
  408154:	ldr	x8, [x19, #64]
  408158:	blr	x8
  40815c:	ldr	x21, [x21, #8]
  408160:	cbnz	x21, 408150 <__fxstatat@plt+0x6560>
  408164:	ldr	x8, [x19, #8]
  408168:	add	x20, x20, #0x10
  40816c:	b	40812c <__fxstatat@plt+0x653c>
  408170:	ldp	x20, x8, [x19]
  408174:	cmp	x20, x8
  408178:	b.cs	4081a0 <__fxstatat@plt+0x65b0>  // b.hs, b.nlast
  40817c:	ldr	x0, [x20, #8]
  408180:	cbz	x0, 408198 <__fxstatat@plt+0x65a8>
  408184:	ldr	x21, [x0, #8]
  408188:	bl	401aa0 <free@plt>
  40818c:	mov	x0, x21
  408190:	cbnz	x21, 408184 <__fxstatat@plt+0x6594>
  408194:	ldr	x8, [x19, #8]
  408198:	add	x20, x20, #0x10
  40819c:	b	408174 <__fxstatat@plt+0x6584>
  4081a0:	ldr	x0, [x19, #72]
  4081a4:	cbz	x0, 4081b8 <__fxstatat@plt+0x65c8>
  4081a8:	ldr	x20, [x0, #8]
  4081ac:	bl	401aa0 <free@plt>
  4081b0:	mov	x0, x20
  4081b4:	cbnz	x20, 4081a8 <__fxstatat@plt+0x65b8>
  4081b8:	ldr	x0, [x19]
  4081bc:	bl	401aa0 <free@plt>
  4081c0:	mov	x0, x19
  4081c4:	ldp	x20, x19, [sp, #32]
  4081c8:	ldr	x21, [sp, #16]
  4081cc:	ldp	x29, x30, [sp], #48
  4081d0:	b	401aa0 <free@plt>
  4081d4:	sub	sp, sp, #0x70
  4081d8:	stp	x29, x30, [sp, #80]
  4081dc:	stp	x20, x19, [sp, #96]
  4081e0:	ldr	x8, [x0, #40]
  4081e4:	mov	x19, x0
  4081e8:	mov	x0, x1
  4081ec:	add	x29, sp, #0x50
  4081f0:	mov	x1, x8
  4081f4:	bl	407fc0 <__fxstatat@plt+0x63d0>
  4081f8:	cbz	x0, 40827c <__fxstatat@plt+0x668c>
  4081fc:	ldr	x8, [x19, #16]
  408200:	mov	x20, x0
  408204:	cmp	x0, x8
  408208:	b.eq	408278 <__fxstatat@plt+0x6688>  // b.none
  40820c:	mov	w1, #0x10                  	// #16
  408210:	mov	x0, x20
  408214:	bl	4058bc <__fxstatat@plt+0x3ccc>
  408218:	str	x0, [sp]
  40821c:	cbz	x0, 40827c <__fxstatat@plt+0x668c>
  408220:	add	x8, x0, x20, lsl #4
  408224:	stp	x8, x20, [sp, #8]
  408228:	stp	xzr, xzr, [sp, #24]
  40822c:	ldur	q0, [x19, #40]
  408230:	mov	x0, sp
  408234:	mov	x1, x19
  408238:	mov	w2, wzr
  40823c:	stur	q0, [sp, #40]
  408240:	ldur	q0, [x19, #56]
  408244:	stur	q0, [sp, #56]
  408248:	ldr	x8, [x19, #72]
  40824c:	str	x8, [sp, #72]
  408250:	bl	4082d0 <__fxstatat@plt+0x66e0>
  408254:	tbz	w0, #0, 40828c <__fxstatat@plt+0x669c>
  408258:	ldr	x0, [x19]
  40825c:	bl	401aa0 <free@plt>
  408260:	ldr	q0, [sp]
  408264:	str	q0, [x19]
  408268:	ldr	q0, [sp, #16]
  40826c:	str	q0, [x19, #16]
  408270:	ldr	x8, [sp, #72]
  408274:	str	x8, [x19, #72]
  408278:	mov	w0, #0x1                   	// #1
  40827c:	ldp	x20, x19, [sp, #96]
  408280:	ldp	x29, x30, [sp, #80]
  408284:	add	sp, sp, #0x70
  408288:	ret
  40828c:	ldr	x8, [sp, #72]
  408290:	mov	x1, sp
  408294:	mov	w2, #0x1                   	// #1
  408298:	mov	x0, x19
  40829c:	str	x8, [x19, #72]
  4082a0:	bl	4082d0 <__fxstatat@plt+0x66e0>
  4082a4:	tbz	w0, #0, 4082cc <__fxstatat@plt+0x66dc>
  4082a8:	mov	x1, sp
  4082ac:	mov	x0, x19
  4082b0:	mov	w2, wzr
  4082b4:	bl	4082d0 <__fxstatat@plt+0x66e0>
  4082b8:	tbz	w0, #0, 4082cc <__fxstatat@plt+0x66dc>
  4082bc:	ldr	x0, [sp]
  4082c0:	bl	401aa0 <free@plt>
  4082c4:	mov	w0, wzr
  4082c8:	b	40827c <__fxstatat@plt+0x668c>
  4082cc:	bl	401a10 <abort@plt>
  4082d0:	stp	x29, x30, [sp, #-80]!
  4082d4:	stp	x26, x25, [sp, #16]
  4082d8:	stp	x24, x23, [sp, #32]
  4082dc:	stp	x22, x21, [sp, #48]
  4082e0:	stp	x20, x19, [sp, #64]
  4082e4:	ldp	x24, x8, [x1]
  4082e8:	mov	x29, sp
  4082ec:	cmp	x24, x8
  4082f0:	b.cs	408420 <__fxstatat@plt+0x6830>  // b.hs, b.nlast
  4082f4:	mov	w19, w2
  4082f8:	mov	x20, x1
  4082fc:	mov	x21, x0
  408300:	add	x25, x0, #0x48
  408304:	ldr	x22, [x24]
  408308:	cbz	x22, 408410 <__fxstatat@plt+0x6820>
  40830c:	ldr	x23, [x24, #8]
  408310:	cbz	x23, 408380 <__fxstatat@plt+0x6790>
  408314:	ldr	x1, [x21, #16]
  408318:	ldr	x22, [x23]
  40831c:	ldr	x8, [x21, #48]
  408320:	mov	x0, x22
  408324:	blr	x8
  408328:	ldr	x1, [x21, #16]
  40832c:	cmp	x0, x1
  408330:	b.cs	40843c <__fxstatat@plt+0x684c>  // b.hs, b.nlast
  408334:	ldr	x8, [x21]
  408338:	add	x9, x8, x0, lsl #4
  40833c:	ldr	x10, [x9]
  408340:	ldr	x8, [x23, #8]
  408344:	cbz	x10, 408350 <__fxstatat@plt+0x6760>
  408348:	add	x9, x9, #0x8
  40834c:	b	408368 <__fxstatat@plt+0x6778>
  408350:	str	x22, [x9]
  408354:	ldr	x9, [x21, #24]
  408358:	add	x9, x9, #0x1
  40835c:	str	x9, [x21, #24]
  408360:	mov	x9, x25
  408364:	str	xzr, [x23]
  408368:	ldr	x10, [x9]
  40836c:	str	x10, [x23, #8]
  408370:	str	x23, [x9]
  408374:	mov	x23, x8
  408378:	cbnz	x8, 408318 <__fxstatat@plt+0x6728>
  40837c:	ldr	x22, [x24]
  408380:	str	xzr, [x24, #8]
  408384:	tbnz	w19, #0, 408410 <__fxstatat@plt+0x6820>
  408388:	ldr	x8, [x21, #48]
  40838c:	ldr	x1, [x21, #16]
  408390:	mov	x0, x22
  408394:	blr	x8
  408398:	ldr	x8, [x21, #16]
  40839c:	cmp	x0, x8
  4083a0:	b.cs	40843c <__fxstatat@plt+0x684c>  // b.hs, b.nlast
  4083a4:	ldr	x26, [x21]
  4083a8:	mov	x23, x0
  4083ac:	add	x8, x26, x0, lsl #4
  4083b0:	ldr	x9, [x8]
  4083b4:	cbz	x9, 4083cc <__fxstatat@plt+0x67dc>
  4083b8:	ldr	x0, [x25]
  4083bc:	cbz	x0, 4083e0 <__fxstatat@plt+0x67f0>
  4083c0:	ldr	x8, [x0, #8]
  4083c4:	str	x8, [x25]
  4083c8:	b	4083ec <__fxstatat@plt+0x67fc>
  4083cc:	str	x22, [x8]
  4083d0:	ldr	x8, [x21, #24]
  4083d4:	add	x8, x8, #0x1
  4083d8:	str	x8, [x21, #24]
  4083dc:	b	408400 <__fxstatat@plt+0x6810>
  4083e0:	mov	w0, #0x10                  	// #16
  4083e4:	bl	4018f0 <malloc@plt>
  4083e8:	cbz	x0, 408424 <__fxstatat@plt+0x6834>
  4083ec:	str	x22, [x0]
  4083f0:	add	x8, x26, x23, lsl #4
  4083f4:	ldr	x9, [x8, #8]
  4083f8:	str	x9, [x0, #8]
  4083fc:	str	x0, [x8, #8]
  408400:	str	xzr, [x24]
  408404:	ldr	x8, [x20, #24]
  408408:	sub	x8, x8, #0x1
  40840c:	str	x8, [x20, #24]
  408410:	ldr	x8, [x20, #8]
  408414:	add	x24, x24, #0x10
  408418:	cmp	x24, x8
  40841c:	b.cc	408304 <__fxstatat@plt+0x6714>  // b.lo, b.ul, b.last
  408420:	mov	w0, #0x1                   	// #1
  408424:	ldp	x20, x19, [sp, #64]
  408428:	ldp	x22, x21, [sp, #48]
  40842c:	ldp	x24, x23, [sp, #32]
  408430:	ldp	x26, x25, [sp, #16]
  408434:	ldp	x29, x30, [sp], #80
  408438:	ret
  40843c:	bl	401a10 <abort@plt>
  408440:	stp	x29, x30, [sp, #-48]!
  408444:	str	x21, [sp, #16]
  408448:	stp	x20, x19, [sp, #32]
  40844c:	mov	x29, sp
  408450:	cbz	x1, 4085a4 <__fxstatat@plt+0x69b4>
  408454:	mov	x21, x2
  408458:	add	x2, x29, #0x18
  40845c:	mov	w3, wzr
  408460:	mov	x20, x1
  408464:	mov	x19, x0
  408468:	bl	4085a8 <__fxstatat@plt+0x69b8>
  40846c:	cbz	x0, 408484 <__fxstatat@plt+0x6894>
  408470:	cbz	x21, 40853c <__fxstatat@plt+0x694c>
  408474:	mov	x8, x0
  408478:	mov	w0, wzr
  40847c:	str	x8, [x21]
  408480:	b	408594 <__fxstatat@plt+0x69a4>
  408484:	ldr	x8, [x19, #40]
  408488:	ldp	x10, x9, [x19, #16]
  40848c:	ldr	s0, [x8, #8]
  408490:	ucvtf	s2, x10
  408494:	ucvtf	s1, x9
  408498:	fmul	s0, s0, s2
  40849c:	fcmp	s0, s1
  4084a0:	b.pl	40851c <__fxstatat@plt+0x692c>  // b.nfrst
  4084a4:	mov	x0, x19
  4084a8:	bl	407f2c <__fxstatat@plt+0x633c>
  4084ac:	ldr	x8, [x19, #40]
  4084b0:	ldp	x10, x9, [x19, #16]
  4084b4:	ldr	s0, [x8, #8]
  4084b8:	ucvtf	s1, x10
  4084bc:	ucvtf	s2, x9
  4084c0:	fmul	s3, s0, s1
  4084c4:	fcmp	s3, s2
  4084c8:	b.pl	40851c <__fxstatat@plt+0x692c>  // b.nfrst
  4084cc:	ldr	s2, [x8, #12]
  4084d0:	ldrb	w8, [x8, #16]
  4084d4:	fmul	s1, s2, s1
  4084d8:	cmp	w8, #0x0
  4084dc:	fmul	s0, s0, s1
  4084e0:	mov	w8, #0x5f800000            	// #1602224128
  4084e4:	fcsel	s0, s0, s1, eq  // eq = none
  4084e8:	fmov	s1, w8
  4084ec:	fcmp	s0, s1
  4084f0:	b.ge	408590 <__fxstatat@plt+0x69a0>  // b.tcont
  4084f4:	fcvtzu	x1, s0
  4084f8:	mov	x0, x19
  4084fc:	bl	4081d4 <__fxstatat@plt+0x65e4>
  408500:	tbz	w0, #0, 408590 <__fxstatat@plt+0x69a0>
  408504:	add	x2, x29, #0x18
  408508:	mov	x0, x19
  40850c:	mov	x1, x20
  408510:	mov	w3, wzr
  408514:	bl	4085a8 <__fxstatat@plt+0x69b8>
  408518:	cbnz	x0, 4085a4 <__fxstatat@plt+0x69b4>
  40851c:	ldr	x21, [x29, #24]
  408520:	ldr	x8, [x21]
  408524:	cbz	x8, 408544 <__fxstatat@plt+0x6954>
  408528:	ldr	x0, [x19, #72]
  40852c:	cbz	x0, 408560 <__fxstatat@plt+0x6970>
  408530:	ldr	x8, [x0, #8]
  408534:	str	x8, [x19, #72]
  408538:	b	40856c <__fxstatat@plt+0x697c>
  40853c:	mov	w0, wzr
  408540:	b	408594 <__fxstatat@plt+0x69a4>
  408544:	str	x20, [x21]
  408548:	ldur	q0, [x19, #24]
  40854c:	mov	w0, #0x1                   	// #1
  408550:	dup	v1.2d, x0
  408554:	add	v0.2d, v0.2d, v1.2d
  408558:	stur	q0, [x19, #24]
  40855c:	b	408594 <__fxstatat@plt+0x69a4>
  408560:	mov	w0, #0x10                  	// #16
  408564:	bl	4018f0 <malloc@plt>
  408568:	cbz	x0, 408590 <__fxstatat@plt+0x69a0>
  40856c:	str	x20, [x0]
  408570:	ldr	x8, [x21, #8]
  408574:	str	x8, [x0, #8]
  408578:	str	x0, [x21, #8]
  40857c:	ldr	x8, [x19, #32]
  408580:	mov	w0, #0x1                   	// #1
  408584:	add	x8, x8, #0x1
  408588:	str	x8, [x19, #32]
  40858c:	b	408594 <__fxstatat@plt+0x69a4>
  408590:	mov	w0, #0xffffffff            	// #-1
  408594:	ldp	x20, x19, [sp, #32]
  408598:	ldr	x21, [sp, #16]
  40859c:	ldp	x29, x30, [sp], #48
  4085a0:	ret
  4085a4:	bl	401a10 <abort@plt>
  4085a8:	stp	x29, x30, [sp, #-80]!
  4085ac:	stp	x24, x23, [sp, #32]
  4085b0:	stp	x22, x21, [sp, #48]
  4085b4:	stp	x20, x19, [sp, #64]
  4085b8:	ldr	x8, [x0, #16]
  4085bc:	ldr	x9, [x0, #48]
  4085c0:	mov	x20, x0
  4085c4:	mov	x19, x1
  4085c8:	mov	x0, x1
  4085cc:	mov	x1, x8
  4085d0:	str	x25, [sp, #16]
  4085d4:	mov	x29, sp
  4085d8:	mov	w21, w3
  4085dc:	mov	x23, x2
  4085e0:	blr	x9
  4085e4:	ldr	x8, [x20, #16]
  4085e8:	cmp	x0, x8
  4085ec:	b.cs	4086d0 <__fxstatat@plt+0x6ae0>  // b.hs, b.nlast
  4085f0:	ldr	x25, [x20]
  4085f4:	mov	x22, x0
  4085f8:	add	x24, x25, x0, lsl #4
  4085fc:	str	x24, [x23]
  408600:	ldr	x1, [x24]
  408604:	cbz	x1, 408678 <__fxstatat@plt+0x6a88>
  408608:	cmp	x1, x19
  40860c:	b.eq	408624 <__fxstatat@plt+0x6a34>  // b.none
  408610:	ldr	x8, [x20, #56]
  408614:	mov	x0, x19
  408618:	blr	x8
  40861c:	tbz	w0, #0, 408640 <__fxstatat@plt+0x6a50>
  408620:	ldr	x19, [x24]
  408624:	tbz	w21, #0, 4086b4 <__fxstatat@plt+0x6ac4>
  408628:	add	x8, x25, x22, lsl #4
  40862c:	ldr	x8, [x8, #8]
  408630:	cbz	x8, 408680 <__fxstatat@plt+0x6a90>
  408634:	ldr	q0, [x8]
  408638:	str	q0, [x24]
  40863c:	b	4086a4 <__fxstatat@plt+0x6ab4>
  408640:	add	x22, x25, x22, lsl #4
  408644:	ldr	x9, [x22, #8]!
  408648:	cbz	x9, 408678 <__fxstatat@plt+0x6a88>
  40864c:	ldr	x1, [x9]
  408650:	cmp	x1, x19
  408654:	b.eq	408688 <__fxstatat@plt+0x6a98>  // b.none
  408658:	ldr	x8, [x20, #56]
  40865c:	mov	x0, x19
  408660:	blr	x8
  408664:	ldr	x8, [x22]
  408668:	tbnz	w0, #0, 408694 <__fxstatat@plt+0x6aa4>
  40866c:	ldr	x9, [x8, #8]!
  408670:	mov	x22, x8
  408674:	cbnz	x9, 40864c <__fxstatat@plt+0x6a5c>
  408678:	mov	x19, xzr
  40867c:	b	4086b4 <__fxstatat@plt+0x6ac4>
  408680:	str	xzr, [x24]
  408684:	b	4086b4 <__fxstatat@plt+0x6ac4>
  408688:	mov	x8, x9
  40868c:	tbnz	w21, #0, 40869c <__fxstatat@plt+0x6aac>
  408690:	b	4086b4 <__fxstatat@plt+0x6ac4>
  408694:	ldr	x19, [x8]
  408698:	tbz	w21, #0, 4086b4 <__fxstatat@plt+0x6ac4>
  40869c:	ldr	x9, [x8, #8]
  4086a0:	str	x9, [x22]
  4086a4:	str	xzr, [x8]
  4086a8:	ldr	x9, [x20, #72]
  4086ac:	str	x9, [x8, #8]
  4086b0:	str	x8, [x20, #72]
  4086b4:	mov	x0, x19
  4086b8:	ldp	x20, x19, [sp, #64]
  4086bc:	ldp	x22, x21, [sp, #48]
  4086c0:	ldp	x24, x23, [sp, #32]
  4086c4:	ldr	x25, [sp, #16]
  4086c8:	ldp	x29, x30, [sp], #80
  4086cc:	ret
  4086d0:	bl	401a10 <abort@plt>
  4086d4:	stp	x29, x30, [sp, #-32]!
  4086d8:	mov	x29, sp
  4086dc:	add	x2, x29, #0x18
  4086e0:	str	x19, [sp, #16]
  4086e4:	mov	x19, x1
  4086e8:	bl	408440 <__fxstatat@plt+0x6850>
  4086ec:	ldr	x8, [x29, #24]
  4086f0:	cmp	w0, #0x0
  4086f4:	csel	x8, x8, x19, eq  // eq = none
  4086f8:	ldr	x19, [sp, #16]
  4086fc:	cmn	w0, #0x1
  408700:	csel	x0, xzr, x8, eq  // eq = none
  408704:	ldp	x29, x30, [sp], #32
  408708:	ret
  40870c:	stp	x29, x30, [sp, #-48]!
  408710:	mov	x29, sp
  408714:	add	x2, x29, #0x18
  408718:	mov	w3, #0x1                   	// #1
  40871c:	str	x21, [sp, #16]
  408720:	stp	x20, x19, [sp, #32]
  408724:	mov	x19, x0
  408728:	bl	4085a8 <__fxstatat@plt+0x69b8>
  40872c:	mov	x20, x0
  408730:	cbz	x0, 4087e0 <__fxstatat@plt+0x6bf0>
  408734:	ldr	x8, [x19, #32]
  408738:	sub	x8, x8, #0x1
  40873c:	str	x8, [x19, #32]
  408740:	ldr	x8, [x29, #24]
  408744:	ldr	x8, [x8]
  408748:	cbnz	x8, 4087e0 <__fxstatat@plt+0x6bf0>
  40874c:	ldp	x10, x8, [x19, #16]
  408750:	ldr	x9, [x19, #40]
  408754:	sub	x8, x8, #0x1
  408758:	str	x8, [x19, #24]
  40875c:	ldr	s0, [x9]
  408760:	ucvtf	s2, x10
  408764:	ucvtf	s1, x8
  408768:	fmul	s0, s0, s2
  40876c:	fcmp	s0, s1
  408770:	b.le	4087e0 <__fxstatat@plt+0x6bf0>
  408774:	mov	x0, x19
  408778:	bl	407f2c <__fxstatat@plt+0x633c>
  40877c:	ldr	x8, [x19, #40]
  408780:	ldp	x10, x9, [x19, #16]
  408784:	ldr	s1, [x8]
  408788:	ucvtf	s0, x10
  40878c:	ucvtf	s2, x9
  408790:	fmul	s1, s1, s0
  408794:	fcmp	s1, s2
  408798:	b.le	4087e0 <__fxstatat@plt+0x6bf0>
  40879c:	ldr	s1, [x8, #4]
  4087a0:	ldrb	w9, [x8, #16]
  4087a4:	fmul	s0, s1, s0
  4087a8:	cbnz	w9, 4087b4 <__fxstatat@plt+0x6bc4>
  4087ac:	ldr	s1, [x8, #8]
  4087b0:	fmul	s0, s0, s1
  4087b4:	fcvtzu	x1, s0
  4087b8:	mov	x0, x19
  4087bc:	bl	4081d4 <__fxstatat@plt+0x65e4>
  4087c0:	tbnz	w0, #0, 4087e0 <__fxstatat@plt+0x6bf0>
  4087c4:	ldr	x0, [x19, #72]
  4087c8:	cbz	x0, 4087dc <__fxstatat@plt+0x6bec>
  4087cc:	ldr	x21, [x0, #8]
  4087d0:	bl	401aa0 <free@plt>
  4087d4:	mov	x0, x21
  4087d8:	cbnz	x21, 4087cc <__fxstatat@plt+0x6bdc>
  4087dc:	str	xzr, [x19, #72]
  4087e0:	mov	x0, x20
  4087e4:	ldp	x20, x19, [sp, #32]
  4087e8:	ldr	x21, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #48
  4087f0:	ret
  4087f4:	mov	w8, #0x1                   	// #1
  4087f8:	dup	v0.4s, w1
  4087fc:	stp	wzr, wzr, [x0, #20]
  408800:	strb	w8, [x0, #28]
  408804:	str	q0, [x0]
  408808:	str	w1, [x0, #16]
  40880c:	ret
  408810:	ldrb	w0, [x0, #28]
  408814:	ret
  408818:	ldrb	w8, [x0, #28]
  40881c:	ldr	w10, [x0, #20]
  408820:	eor	w9, w8, #0x1
  408824:	add	w10, w10, w9
  408828:	and	w11, w10, #0x3
  40882c:	ldr	w8, [x0, w11, uxtw #2]
  408830:	str	w1, [x0, w11, uxtw #2]
  408834:	ldr	w12, [x0, #24]
  408838:	str	w11, [x0, #20]
  40883c:	cmp	w11, w12
  408840:	b.ne	408850 <__fxstatat@plt+0x6c60>  // b.any
  408844:	add	w9, w10, w9
  408848:	and	w9, w9, #0x3
  40884c:	str	w9, [x0, #24]
  408850:	strb	wzr, [x0, #28]
  408854:	mov	w0, w8
  408858:	ret
  40885c:	stp	x29, x30, [sp, #-16]!
  408860:	ldrb	w8, [x0, #28]
  408864:	mov	x29, sp
  408868:	cbnz	w8, 4088a8 <__fxstatat@plt+0x6cb8>
  40886c:	ldp	w10, w9, [x0, #16]
  408870:	ldr	w8, [x0, x9, lsl #2]
  408874:	str	w10, [x0, x9, lsl #2]
  408878:	ldp	w9, w10, [x0, #20]
  40887c:	cmp	w9, w10
  408880:	b.ne	408890 <__fxstatat@plt+0x6ca0>  // b.any
  408884:	mov	w9, #0x1                   	// #1
  408888:	strb	w9, [x0, #28]
  40888c:	b	40889c <__fxstatat@plt+0x6cac>
  408890:	sub	w9, w9, #0x1
  408894:	and	w9, w9, #0x3
  408898:	str	w9, [x0, #20]
  40889c:	mov	w0, w8
  4088a0:	ldp	x29, x30, [sp], #16
  4088a4:	ret
  4088a8:	bl	401a10 <abort@plt>
  4088ac:	stp	x29, x30, [sp, #-16]!
  4088b0:	mov	w0, #0xe                   	// #14
  4088b4:	mov	x29, sp
  4088b8:	bl	4018e0 <nl_langinfo@plt>
  4088bc:	adrp	x8, 409000 <__fxstatat@plt+0x7410>
  4088c0:	add	x8, x8, #0x974
  4088c4:	cmp	x0, #0x0
  4088c8:	csel	x8, x8, x0, eq  // eq = none
  4088cc:	ldrb	w9, [x8]
  4088d0:	adrp	x10, 40a000 <__fxstatat@plt+0x8410>
  4088d4:	add	x10, x10, #0x8bc
  4088d8:	cmp	w9, #0x0
  4088dc:	csel	x0, x10, x8, eq  // eq = none
  4088e0:	ldp	x29, x30, [sp], #16
  4088e4:	ret
  4088e8:	sub	sp, sp, #0xe0
  4088ec:	stp	x29, x30, [sp, #208]
  4088f0:	add	x29, sp, #0xd0
  4088f4:	stp	x3, x4, [x29, #-72]
  4088f8:	stp	x5, x6, [x29, #-56]
  4088fc:	stur	x7, [x29, #-40]
  408900:	stp	q1, q2, [sp, #16]
  408904:	stp	q3, q4, [sp, #48]
  408908:	str	q0, [sp]
  40890c:	stp	q5, q6, [sp, #80]
  408910:	str	q7, [sp, #112]
  408914:	tbnz	w2, #6, 408920 <__fxstatat@plt+0x6d30>
  408918:	mov	w3, wzr
  40891c:	b	408978 <__fxstatat@plt+0x6d88>
  408920:	mov	x9, #0xffffffffffffffd8    	// #-40
  408924:	mov	x11, sp
  408928:	sub	x12, x29, #0x48
  40892c:	movk	x9, #0xff80, lsl #32
  408930:	add	x10, x29, #0x10
  408934:	mov	x8, #0xffffffffffffffd8    	// #-40
  408938:	add	x11, x11, #0x80
  40893c:	add	x12, x12, #0x28
  408940:	stp	x11, x9, [x29, #-16]
  408944:	stp	x10, x12, [x29, #-32]
  408948:	tbz	w8, #31, 408968 <__fxstatat@plt+0x6d78>
  40894c:	add	w9, w8, #0x8
  408950:	cmn	w8, #0x8
  408954:	stur	w9, [x29, #-8]
  408958:	b.gt	408968 <__fxstatat@plt+0x6d78>
  40895c:	ldur	x9, [x29, #-24]
  408960:	add	x8, x9, x8
  408964:	b	408974 <__fxstatat@plt+0x6d84>
  408968:	ldur	x8, [x29, #-32]
  40896c:	add	x9, x8, #0x8
  408970:	stur	x9, [x29, #-32]
  408974:	ldr	w3, [x8]
  408978:	bl	401b80 <openat@plt>
  40897c:	bl	4089fc <__fxstatat@plt+0x6e0c>
  408980:	ldp	x29, x30, [sp, #208]
  408984:	add	sp, sp, #0xe0
  408988:	ret
  40898c:	stp	x29, x30, [sp, #-48]!
  408990:	mov	w8, #0x4900                	// #18688
  408994:	movk	w8, #0x8, lsl #16
  408998:	orr	w2, w2, w8
  40899c:	str	x21, [sp, #16]
  4089a0:	stp	x20, x19, [sp, #32]
  4089a4:	mov	x29, sp
  4089a8:	mov	x19, x3
  4089ac:	bl	4088e8 <__fxstatat@plt+0x6cf8>
  4089b0:	tbnz	w0, #31, 4089c8 <__fxstatat@plt+0x6dd8>
  4089b4:	mov	w20, w0
  4089b8:	bl	401a00 <fdopendir@plt>
  4089bc:	cbz	x0, 4089d0 <__fxstatat@plt+0x6de0>
  4089c0:	str	w20, [x19]
  4089c4:	b	4089ec <__fxstatat@plt+0x6dfc>
  4089c8:	mov	x0, xzr
  4089cc:	b	4089ec <__fxstatat@plt+0x6dfc>
  4089d0:	bl	401ba0 <__errno_location@plt>
  4089d4:	ldr	w21, [x0]
  4089d8:	mov	x19, x0
  4089dc:	mov	w0, w20
  4089e0:	bl	4019d0 <close@plt>
  4089e4:	mov	x0, xzr
  4089e8:	str	w21, [x19]
  4089ec:	ldp	x20, x19, [sp, #32]
  4089f0:	ldr	x21, [sp, #16]
  4089f4:	ldp	x29, x30, [sp], #48
  4089f8:	ret
  4089fc:	stp	x29, x30, [sp, #-48]!
  408a00:	stp	x20, x19, [sp, #32]
  408a04:	mov	w19, w0
  408a08:	cmp	w0, #0x2
  408a0c:	stp	x22, x21, [sp, #16]
  408a10:	mov	x29, sp
  408a14:	b.hi	408a44 <__fxstatat@plt+0x6e54>  // b.pmore
  408a18:	mov	w0, w19
  408a1c:	bl	408e7c <__fxstatat@plt+0x728c>
  408a20:	mov	w20, w0
  408a24:	bl	401ba0 <__errno_location@plt>
  408a28:	ldr	w22, [x0]
  408a2c:	mov	x21, x0
  408a30:	mov	w0, w19
  408a34:	bl	4019d0 <close@plt>
  408a38:	str	w22, [x21]
  408a3c:	mov	w0, w20
  408a40:	b	408a48 <__fxstatat@plt+0x6e58>
  408a44:	mov	w0, w19
  408a48:	ldp	x20, x19, [sp, #32]
  408a4c:	ldp	x22, x21, [sp, #16]
  408a50:	ldp	x29, x30, [sp], #48
  408a54:	ret
  408a58:	stp	x29, x30, [sp, #-48]!
  408a5c:	str	x21, [sp, #16]
  408a60:	stp	x20, x19, [sp, #32]
  408a64:	mov	x29, sp
  408a68:	mov	x19, x0
  408a6c:	bl	4018c0 <fileno@plt>
  408a70:	tbnz	w0, #31, 408ad8 <__fxstatat@plt+0x6ee8>
  408a74:	mov	x0, x19
  408a78:	bl	401b60 <__freading@plt>
  408a7c:	cbz	w0, 408a9c <__fxstatat@plt+0x6eac>
  408a80:	mov	x0, x19
  408a84:	bl	4018c0 <fileno@plt>
  408a88:	mov	w2, #0x1                   	// #1
  408a8c:	mov	x1, xzr
  408a90:	bl	401890 <lseek@plt>
  408a94:	cmn	x0, #0x1
  408a98:	b.eq	408ad8 <__fxstatat@plt+0x6ee8>  // b.none
  408a9c:	mov	x0, x19
  408aa0:	bl	408d98 <__fxstatat@plt+0x71a8>
  408aa4:	cbz	w0, 408ad8 <__fxstatat@plt+0x6ee8>
  408aa8:	bl	401ba0 <__errno_location@plt>
  408aac:	ldr	w21, [x0]
  408ab0:	mov	x20, x0
  408ab4:	mov	x0, x19
  408ab8:	bl	4018d0 <fclose@plt>
  408abc:	cbz	w21, 408ac8 <__fxstatat@plt+0x6ed8>
  408ac0:	mov	w0, #0xffffffff            	// #-1
  408ac4:	str	w21, [x20]
  408ac8:	ldp	x20, x19, [sp, #32]
  408acc:	ldr	x21, [sp, #16]
  408ad0:	ldp	x29, x30, [sp], #48
  408ad4:	ret
  408ad8:	mov	x0, x19
  408adc:	ldp	x20, x19, [sp, #32]
  408ae0:	ldr	x21, [sp, #16]
  408ae4:	ldp	x29, x30, [sp], #48
  408ae8:	b	4018d0 <fclose@plt>
  408aec:	sub	sp, sp, #0x100
  408af0:	stp	x29, x30, [sp, #208]
  408af4:	add	x29, sp, #0xd0
  408af8:	mov	x8, #0xffffffffffffffd0    	// #-48
  408afc:	mov	x9, sp
  408b00:	sub	x10, x29, #0x50
  408b04:	stp	x20, x19, [sp, #240]
  408b08:	mov	w19, w0
  408b0c:	movk	x8, #0xff80, lsl #32
  408b10:	add	x11, x29, #0x30
  408b14:	cmp	w1, #0xb
  408b18:	add	x9, x9, #0x80
  408b1c:	add	x10, x10, #0x30
  408b20:	stp	x22, x21, [sp, #224]
  408b24:	stp	x2, x3, [x29, #-80]
  408b28:	stp	x4, x5, [x29, #-64]
  408b2c:	stp	x6, x7, [x29, #-48]
  408b30:	stp	q1, q2, [sp, #16]
  408b34:	stp	q3, q4, [sp, #48]
  408b38:	str	q0, [sp]
  408b3c:	stp	q5, q6, [sp, #80]
  408b40:	str	q7, [sp, #112]
  408b44:	stp	x9, x8, [x29, #-16]
  408b48:	stp	x11, x10, [x29, #-32]
  408b4c:	b.hi	408b98 <__fxstatat@plt+0x6fa8>  // b.pmore
  408b50:	mov	w8, #0x1                   	// #1
  408b54:	lsl	w8, w8, w1
  408b58:	mov	w9, #0x514                 	// #1300
  408b5c:	tst	w8, w9
  408b60:	b.ne	408bd0 <__fxstatat@plt+0x6fe0>  // b.any
  408b64:	mov	w9, #0xa0a                 	// #2570
  408b68:	tst	w8, w9
  408b6c:	b.ne	408bc4 <__fxstatat@plt+0x6fd4>  // b.any
  408b70:	cbnz	w1, 408b98 <__fxstatat@plt+0x6fa8>
  408b74:	ldursw	x8, [x29, #-8]
  408b78:	tbz	w8, #31, 408c78 <__fxstatat@plt+0x7088>
  408b7c:	add	w9, w8, #0x8
  408b80:	cmn	w8, #0x8
  408b84:	stur	w9, [x29, #-8]
  408b88:	b.gt	408c78 <__fxstatat@plt+0x7088>
  408b8c:	ldur	x9, [x29, #-24]
  408b90:	add	x8, x9, x8
  408b94:	b	408c84 <__fxstatat@plt+0x7094>
  408b98:	sub	w8, w1, #0x400
  408b9c:	cmp	w8, #0xa
  408ba0:	b.hi	408c54 <__fxstatat@plt+0x7064>  // b.pmore
  408ba4:	mov	w9, #0x1                   	// #1
  408ba8:	lsl	w9, w9, w8
  408bac:	mov	w10, #0x285                 	// #645
  408bb0:	tst	w9, w10
  408bb4:	b.ne	408bd0 <__fxstatat@plt+0x6fe0>  // b.any
  408bb8:	mov	w10, #0x502                 	// #1282
  408bbc:	tst	w9, w10
  408bc0:	b.eq	408c28 <__fxstatat@plt+0x7038>  // b.none
  408bc4:	mov	w0, w19
  408bc8:	bl	401ae0 <fcntl@plt>
  408bcc:	b	408c0c <__fxstatat@plt+0x701c>
  408bd0:	ldursw	x8, [x29, #-8]
  408bd4:	tbz	w8, #31, 408bf4 <__fxstatat@plt+0x7004>
  408bd8:	add	w9, w8, #0x8
  408bdc:	cmn	w8, #0x8
  408be0:	stur	w9, [x29, #-8]
  408be4:	b.gt	408bf4 <__fxstatat@plt+0x7004>
  408be8:	ldur	x9, [x29, #-24]
  408bec:	add	x8, x9, x8
  408bf0:	b	408c00 <__fxstatat@plt+0x7010>
  408bf4:	ldur	x8, [x29, #-32]
  408bf8:	add	x9, x8, #0x8
  408bfc:	stur	x9, [x29, #-32]
  408c00:	ldr	w2, [x8]
  408c04:	mov	w0, w19
  408c08:	bl	401ae0 <fcntl@plt>
  408c0c:	mov	w20, w0
  408c10:	mov	w0, w20
  408c14:	ldp	x20, x19, [sp, #240]
  408c18:	ldp	x22, x21, [sp, #224]
  408c1c:	ldp	x29, x30, [sp, #208]
  408c20:	add	sp, sp, #0x100
  408c24:	ret
  408c28:	cmp	w8, #0x6
  408c2c:	b.ne	408c54 <__fxstatat@plt+0x7064>  // b.any
  408c30:	ldursw	x8, [x29, #-8]
  408c34:	tbz	w8, #31, 408c94 <__fxstatat@plt+0x70a4>
  408c38:	add	w9, w8, #0x8
  408c3c:	cmn	w8, #0x8
  408c40:	stur	w9, [x29, #-8]
  408c44:	b.gt	408c94 <__fxstatat@plt+0x70a4>
  408c48:	ldur	x9, [x29, #-24]
  408c4c:	add	x8, x9, x8
  408c50:	b	408ca0 <__fxstatat@plt+0x70b0>
  408c54:	ldursw	x8, [x29, #-8]
  408c58:	tbz	w8, #31, 408d00 <__fxstatat@plt+0x7110>
  408c5c:	add	w9, w8, #0x8
  408c60:	cmn	w8, #0x8
  408c64:	stur	w9, [x29, #-8]
  408c68:	b.gt	408d00 <__fxstatat@plt+0x7110>
  408c6c:	ldur	x9, [x29, #-24]
  408c70:	add	x8, x9, x8
  408c74:	b	408d0c <__fxstatat@plt+0x711c>
  408c78:	ldur	x8, [x29, #-32]
  408c7c:	add	x9, x8, #0x8
  408c80:	stur	x9, [x29, #-32]
  408c84:	ldr	w2, [x8]
  408c88:	mov	w0, w19
  408c8c:	mov	w1, wzr
  408c90:	b	408c08 <__fxstatat@plt+0x7018>
  408c94:	ldur	x8, [x29, #-32]
  408c98:	add	x9, x8, #0x8
  408c9c:	stur	x9, [x29, #-32]
  408ca0:	adrp	x22, 41b000 <__fxstatat@plt+0x19410>
  408ca4:	ldr	w9, [x22, #1096]
  408ca8:	ldr	w21, [x8]
  408cac:	tbnz	w9, #31, 408d28 <__fxstatat@plt+0x7138>
  408cb0:	mov	w1, #0x406                 	// #1030
  408cb4:	mov	w0, w19
  408cb8:	mov	w2, w21
  408cbc:	bl	401ae0 <fcntl@plt>
  408cc0:	mov	w20, w0
  408cc4:	tbz	w0, #31, 408d1c <__fxstatat@plt+0x712c>
  408cc8:	bl	401ba0 <__errno_location@plt>
  408ccc:	ldr	w8, [x0]
  408cd0:	cmp	w8, #0x16
  408cd4:	b.ne	408d1c <__fxstatat@plt+0x712c>  // b.any
  408cd8:	mov	w0, w19
  408cdc:	mov	w1, wzr
  408ce0:	mov	w2, w21
  408ce4:	bl	401ae0 <fcntl@plt>
  408ce8:	mov	w20, w0
  408cec:	tbnz	w0, #31, 408c10 <__fxstatat@plt+0x7020>
  408cf0:	mov	w8, #0xffffffff            	// #-1
  408cf4:	str	w8, [x22, #1096]
  408cf8:	mov	w8, #0x1                   	// #1
  408cfc:	b	408d48 <__fxstatat@plt+0x7158>
  408d00:	ldur	x8, [x29, #-32]
  408d04:	add	x9, x8, #0x8
  408d08:	stur	x9, [x29, #-32]
  408d0c:	ldr	x2, [x8]
  408d10:	mov	w0, w19
  408d14:	bl	401ae0 <fcntl@plt>
  408d18:	b	408c0c <__fxstatat@plt+0x701c>
  408d1c:	mov	w8, #0x1                   	// #1
  408d20:	str	w8, [x22, #1096]
  408d24:	b	408c10 <__fxstatat@plt+0x7020>
  408d28:	mov	w0, w19
  408d2c:	mov	w1, wzr
  408d30:	mov	w2, w21
  408d34:	bl	401ae0 <fcntl@plt>
  408d38:	ldr	w8, [x22, #1096]
  408d3c:	mov	w20, w0
  408d40:	cmn	w8, #0x1
  408d44:	cset	w8, eq  // eq = none
  408d48:	cbz	w8, 408c10 <__fxstatat@plt+0x7020>
  408d4c:	tbnz	w20, #31, 408c10 <__fxstatat@plt+0x7020>
  408d50:	mov	w1, #0x1                   	// #1
  408d54:	mov	w0, w20
  408d58:	bl	401ae0 <fcntl@plt>
  408d5c:	tbnz	w0, #31, 408d78 <__fxstatat@plt+0x7188>
  408d60:	orr	w2, w0, #0x1
  408d64:	mov	w1, #0x2                   	// #2
  408d68:	mov	w0, w20
  408d6c:	bl	401ae0 <fcntl@plt>
  408d70:	cmn	w0, #0x1
  408d74:	b.ne	408c10 <__fxstatat@plt+0x7020>  // b.any
  408d78:	bl	401ba0 <__errno_location@plt>
  408d7c:	ldr	w21, [x0]
  408d80:	mov	x19, x0
  408d84:	mov	w0, w20
  408d88:	bl	4019d0 <close@plt>
  408d8c:	str	w21, [x19]
  408d90:	mov	w20, #0xffffffff            	// #-1
  408d94:	b	408c10 <__fxstatat@plt+0x7020>
  408d98:	stp	x29, x30, [sp, #-32]!
  408d9c:	str	x19, [sp, #16]
  408da0:	mov	x19, x0
  408da4:	mov	x29, sp
  408da8:	cbz	x0, 408dd0 <__fxstatat@plt+0x71e0>
  408dac:	mov	x0, x19
  408db0:	bl	401b60 <__freading@plt>
  408db4:	cbz	w0, 408dd0 <__fxstatat@plt+0x71e0>
  408db8:	ldrb	w8, [x19, #1]
  408dbc:	tbz	w8, #0, 408dd0 <__fxstatat@plt+0x71e0>
  408dc0:	mov	w2, #0x1                   	// #1
  408dc4:	mov	x0, x19
  408dc8:	mov	x1, xzr
  408dcc:	bl	408de0 <__fxstatat@plt+0x71f0>
  408dd0:	mov	x0, x19
  408dd4:	ldr	x19, [sp, #16]
  408dd8:	ldp	x29, x30, [sp], #32
  408ddc:	b	401af0 <fflush@plt>
  408de0:	stp	x29, x30, [sp, #-48]!
  408de4:	str	x21, [sp, #16]
  408de8:	stp	x20, x19, [sp, #32]
  408dec:	ldp	x9, x8, [x0, #8]
  408df0:	mov	w20, w2
  408df4:	mov	x19, x0
  408df8:	mov	x21, x1
  408dfc:	cmp	x8, x9
  408e00:	mov	x29, sp
  408e04:	b.ne	408e1c <__fxstatat@plt+0x722c>  // b.any
  408e08:	ldp	x9, x8, [x19, #32]
  408e0c:	cmp	x8, x9
  408e10:	b.ne	408e1c <__fxstatat@plt+0x722c>  // b.any
  408e14:	ldr	x8, [x19, #72]
  408e18:	cbz	x8, 408e38 <__fxstatat@plt+0x7248>
  408e1c:	mov	x0, x19
  408e20:	mov	x1, x21
  408e24:	mov	w2, w20
  408e28:	ldp	x20, x19, [sp, #32]
  408e2c:	ldr	x21, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #48
  408e34:	b	401a90 <fseeko@plt>
  408e38:	mov	x0, x19
  408e3c:	bl	4018c0 <fileno@plt>
  408e40:	mov	x1, x21
  408e44:	mov	w2, w20
  408e48:	bl	401890 <lseek@plt>
  408e4c:	cmn	x0, #0x1
  408e50:	b.eq	408e6c <__fxstatat@plt+0x727c>  // b.none
  408e54:	ldr	w9, [x19]
  408e58:	mov	x8, x0
  408e5c:	mov	w0, wzr
  408e60:	str	x8, [x19, #144]
  408e64:	and	w9, w9, #0xffffffef
  408e68:	str	w9, [x19]
  408e6c:	ldp	x20, x19, [sp, #32]
  408e70:	ldr	x21, [sp, #16]
  408e74:	ldp	x29, x30, [sp], #48
  408e78:	ret
  408e7c:	mov	w2, #0x3                   	// #3
  408e80:	mov	w1, wzr
  408e84:	b	408aec <__fxstatat@plt+0x6efc>
  408e88:	stp	x29, x30, [sp, #-64]!
  408e8c:	mov	x29, sp
  408e90:	stp	x19, x20, [sp, #16]
  408e94:	adrp	x20, 41a000 <__fxstatat@plt+0x18410>
  408e98:	add	x20, x20, #0xdf0
  408e9c:	stp	x21, x22, [sp, #32]
  408ea0:	adrp	x21, 41a000 <__fxstatat@plt+0x18410>
  408ea4:	add	x21, x21, #0xde8
  408ea8:	sub	x20, x20, x21
  408eac:	mov	w22, w0
  408eb0:	stp	x23, x24, [sp, #48]
  408eb4:	mov	x23, x1
  408eb8:	mov	x24, x2
  408ebc:	bl	401760 <mbrtowc@plt-0x40>
  408ec0:	cmp	xzr, x20, asr #3
  408ec4:	b.eq	408ef0 <__fxstatat@plt+0x7300>  // b.none
  408ec8:	asr	x20, x20, #3
  408ecc:	mov	x19, #0x0                   	// #0
  408ed0:	ldr	x3, [x21, x19, lsl #3]
  408ed4:	mov	x2, x24
  408ed8:	add	x19, x19, #0x1
  408edc:	mov	x1, x23
  408ee0:	mov	w0, w22
  408ee4:	blr	x3
  408ee8:	cmp	x20, x19
  408eec:	b.ne	408ed0 <__fxstatat@plt+0x72e0>  // b.any
  408ef0:	ldp	x19, x20, [sp, #16]
  408ef4:	ldp	x21, x22, [sp, #32]
  408ef8:	ldp	x23, x24, [sp, #48]
  408efc:	ldp	x29, x30, [sp], #64
  408f00:	ret
  408f04:	nop
  408f08:	ret
  408f0c:	nop
  408f10:	adrp	x2, 41b000 <__fxstatat@plt+0x19410>
  408f14:	mov	x1, #0x0                   	// #0
  408f18:	ldr	x2, [x2, #568]
  408f1c:	b	401860 <__cxa_atexit@plt>
  408f20:	mov	x2, x1
  408f24:	mov	x1, x0
  408f28:	mov	w0, #0x0                   	// #0
  408f2c:	b	401bb0 <__xstat@plt>
  408f30:	mov	x2, x1
  408f34:	mov	w1, w0
  408f38:	mov	w0, #0x0                   	// #0
  408f3c:	b	401b30 <__fxstat@plt>
  408f40:	mov	x2, x1
  408f44:	mov	x1, x0
  408f48:	mov	w0, #0x0                   	// #0
  408f4c:	b	401b20 <__lxstat@plt>
  408f50:	mov	x4, x1
  408f54:	mov	x5, x2
  408f58:	mov	w1, w0
  408f5c:	mov	x2, x4
  408f60:	mov	w0, #0x0                   	// #0
  408f64:	mov	w4, w3
  408f68:	mov	x3, x5
  408f6c:	b	401bf0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408f70 <.fini>:
  408f70:	stp	x29, x30, [sp, #-16]!
  408f74:	mov	x29, sp
  408f78:	ldp	x29, x30, [sp], #16
  408f7c:	ret
