RESPONSE_ADDRESS	ENABLE_SCL
RESPONSE_ADDRESS	next_state_tx
RESPONSE_ADDRESS	next_state_rx
RESPONSE_ADDRESS	ENABLE_SDA
RESPONSE_ADDRESS	SDA
SDA_OUT_RX	SDA_OUT_RX
SDA_OUT_RX	next_state_rx
SDA_OUT_RX	SDA
next_state_rx	state_rx
count_rx	next_state_rx
count_rx	count_rx
BR_CLK_O_RX	SCL
BR_CLK_O_RX	next_state_rx
BR_CLK_O_RX	BR_CLK_O_RX
count_receive_data	count_receive_data
count_receive_data	SDA_OUT
count_receive_data	next_state_rx
count_receive_data	fifo_rx_data_in
count_receive_data	count_rx
next_state_tx	state_tx
STOP	next_state_tx
STOP	next_state_rx
fifo_tx_data_out	SDA_OUT
ADDRESS_3	next_state_tx
ADDRESS_3	next_state_rx
fifo_tx_f_full	next_state_tx
fifo_tx_f_full	SDA_OUT
fifo_tx_f_full	count_send_data
fifo_tx_f_full	BR_CLK_O
fifo_rx_data_in	next_state_rx
PRESETn	fifo_tx_rd_en
PRESETn	SDA_OUT_RX
PRESETn	fifo_rx_data_in
PRESETn	state_rx
PRESETn	count_send_data
PRESETn	BR_CLK_O_RX
PRESETn	count_timeout
PRESETn	fifo_rx_wr_en
PRESETn	count_receive_data
PRESETn	count_rx
PRESETn	SDA_OUT
PRESETn	count_tx
PRESETn	RESPONSE
PRESETn	state_tx
PRESETn	BR_CLK_O
RESPONSE_DATA0_1	ENABLE_SCL
RESPONSE_DATA0_1	next_state_tx
RESPONSE_DATA0_1	next_state_rx
RESPONSE_DATA0_1	ENABLE_SDA
RESPONSE_DATA0_1	SDA
RESPONSE_DATA1_1	ENABLE_SCL
RESPONSE_DATA1_1	next_state_tx
RESPONSE_DATA1_1	next_state_rx
RESPONSE_DATA1_1	ENABLE_SDA
RESPONSE_DATA1_1	SDA
CONTROLIN_8	next_state_tx
CONTROLIN_8	next_state_rx
SCL	fifo_rx_data_in
SCL	count_timeout
SCL	BR_CLK_O_RX
TIMEOUT_TX	next_state_tx
TIMEOUT_TX	count_timeout
ADDRESS_8	next_state_tx
ADDRESS_8	next_state_rx
CONTROLIN_1	next_state_tx
CONTROLIN_1	next_state_rx
CONTROLIN_2	next_state_tx
CONTROLIN_2	next_state_rx
CONTROLIN_3	next_state_tx
CONTROLIN_3	next_state_rx
CONTROLIN_4	next_state_tx
CONTROLIN_4	next_state_rx
CONTROLIN_5	next_state_tx
CONTROLIN_5	next_state_rx
CONTROLIN_6	next_state_tx
CONTROLIN_6	next_state_rx
CONTROLIN_7	next_state_tx
CONTROLIN_7	next_state_rx
fifo_rx_f_empty	count_receive_data
fifo_rx_f_empty	SDA_OUT_RX
fifo_rx_f_empty	RX_EMPTY
fifo_rx_f_empty	BR_CLK_O_RX
IDLE	next_state_tx
IDLE	next_state_rx
IDLE	state_rx
IDLE	count_timeout
IDLE	state_tx
NACK	next_state_tx
NACK	next_state_rx
DELAY_BYTES	next_state_tx
DELAY_BYTES	next_state_rx
DATA_CONFIG_REG	SCL
DATA_CONFIG_REG	SDA_OUT_RX
DATA_CONFIG_REG	next_state_rx
DATA_CONFIG_REG	SDA_OUT
DATA_CONFIG_REG	count_send_data
DATA_CONFIG_REG	BR_CLK_O_RX
DATA_CONFIG_REG	next_state_tx
DATA_CONFIG_REG	fifo_tx_rd_en
DATA_CONFIG_REG	count_receive_data
DATA_CONFIG_REG	fifo_rx_data_in
DATA_CONFIG_REG	SDA
DATA_CONFIG_REG	count_rx
DATA_CONFIG_REG	ERROR
DATA_CONFIG_REG	count_tx
DATA_CONFIG_REG	RESPONSE
DATA_CONFIG_REG	BR_CLK_O
DATA0_3	next_state_tx
DATA0_3	next_state_rx
count_send_data	fifo_tx_rd_en
count_send_data	SDA_OUT
count_send_data	count_send_data
count_send_data	next_state_tx
count_send_data	count_tx
count_send_data	RESPONSE
count_send_data	BR_CLK_O
RESPONSE_CIN	ENABLE_SCL
RESPONSE_CIN	next_state_tx
RESPONSE_CIN	next_state_rx
RESPONSE_CIN	ENABLE_SDA
RESPONSE_CIN	SDA
ADDRESS_4	next_state_tx
ADDRESS_4	next_state_rx
START	next_state_tx
START	next_state_rx
ADDRESS_6	next_state_tx
ADDRESS_6	next_state_rx
ADDRESS_7	next_state_tx
ADDRESS_7	next_state_rx
DATA0_6	next_state_tx
DATA0_6	next_state_rx
DATA0_7	next_state_tx
DATA0_7	next_state_rx
DATA0_4	next_state_tx
DATA0_4	next_state_rx
DATA0_5	next_state_tx
DATA0_5	next_state_rx
state_rx	SDA_OUT_RX
state_rx	next_state_rx
state_rx	BR_CLK_O_RX
state_rx	fifo_rx_wr_en
state_rx	ENABLE_SDA
state_rx	count_receive_data
state_rx	fifo_rx_data_in
state_rx	count_rx
state_rx	ENABLE_SCL
DATA0_8	next_state_tx
DATA0_8	next_state_rx
fifo_tx_f_empty	next_state_tx
fifo_tx_f_empty	SDA_OUT
fifo_tx_f_empty	count_send_data
fifo_tx_f_empty	TX_EMPTY
fifo_tx_f_empty	BR_CLK_O
count_tx	next_state_tx
count_tx	count_tx
count_tx	SDA_OUT
count_tx	count_rx
RESPONSE	next_state_tx
RESPONSE	next_state_rx
BR_CLK_O	SCL
DATA0_2	next_state_tx
DATA0_2	next_state_rx
DATA1_8	next_state_tx
DATA1_8	next_state_rx
SDA_OUT	SDA
fifo_rx_f_full	count_receive_data
fifo_rx_f_full	SDA_OUT_RX
fifo_rx_f_full	BR_CLK_O_RX
ADDRESS_5	next_state_tx
ADDRESS_5	next_state_rx
DATA1_3	next_state_tx
DATA1_3	next_state_rx
DATA1_2	next_state_tx
DATA1_2	next_state_rx
DATA1_1	next_state_tx
DATA1_1	next_state_rx
count_timeout	next_state_tx
count_timeout	count_timeout
DATA1_6	next_state_tx
DATA1_6	next_state_rx
DATA1_5	next_state_tx
DATA1_5	next_state_rx
DATA1_4	next_state_tx
DATA1_4	next_state_rx
ADDRESS_2	next_state_tx
ADDRESS_2	next_state_rx
DATA0_1	next_state_tx
DATA0_1	next_state_rx
SDA	SDA_OUT_RX
SDA	fifo_rx_data_in
SDA	count_timeout
SDA	RESPONSE
DATA1_7	next_state_tx
DATA1_7	next_state_rx
state_tx	fifo_tx_rd_en
state_tx	SDA_OUT
state_tx	count_send_data
state_tx	next_state_tx
state_tx	ENABLE_SDA
state_tx	count_timeout
state_tx	SDA
state_tx	ENABLE_SCL
state_tx	count_tx
state_tx	RESPONSE
state_tx	BR_CLK_O
ADDRESS_1	next_state_tx
ADDRESS_1	next_state_rx