
---------- Begin Simulation Statistics ----------
final_tick                               1745842679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194335                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605648                       # Number of bytes of host memory used
host_op_rate                                   326207                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10548.78                       # Real time elapsed on the host
host_tick_rate                               48988387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3441082228                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516768                       # Number of seconds simulated
sim_ticks                                516767622250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4527213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9055289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        10532                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1270544                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1257346                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1257667                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          321                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1270747                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         6288950                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       38416296                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        10532                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          1250333                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    115282192                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1361955                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1584747972                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1033345644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.533609                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.770966                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    717358838     69.42%     69.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54684817      5.29%     74.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     30707845      2.97%     77.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28253878      2.73%     80.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26892098      2.60%     83.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24366140      2.36%     85.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     18369649      1.78%     87.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     17430187      1.69%     88.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    115282192     11.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1033345644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1452333631                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       610441528                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           430941180                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         5246      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    341737216     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          301      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    179881217     11.35%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     19397194      1.22%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    287018073     18.11%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       605293      0.04%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    211344661     13.34%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56009895      3.53%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10716443      0.68%     69.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    374931285     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103101148      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1584747972                       # Class of committed instruction
system.switch_cpus_1.commit.refs            544758771                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1584747972                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.033535                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.033535                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    718835475                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1586412247                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       85035071                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       203729505                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        30102                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     25905041                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431376498                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               58866                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113971833                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38048                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1270747                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101544101                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           931949917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1001632155                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         60204                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001230                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    101555224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1257346                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.969132                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1033535243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.535676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.984737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      786930158     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20238669      1.96%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14293650      1.38%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7852832      0.76%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8363772      0.81%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       13967517      1.35%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13497232      1.31%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16616729      1.61%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      151774684     14.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1033535243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2191734492                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1349853073                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                     1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        10614                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        1259887                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.562885                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          574809472                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113971833                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      81600523                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431419994                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    114030910                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1586095749                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    460837639                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        57898                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1615296926                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1791655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    152930989                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        30102                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    156383865                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4473030                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27112306                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13479                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       478813                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       213318                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13479                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1767055672                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1585751877                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.629042                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1111552313                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.534299                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1585784263                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1202299122                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     120694588                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.967553                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.967553                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         5289      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    341904732     21.17%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          416      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    180035503     11.15%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     19419002      1.20%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    287108912     17.77%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       605293      0.04%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    211426962     13.09%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     64294775      3.98%     68.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10721917      0.66%     69.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    396571596     24.55%     93.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    103260429      6.39%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1615354826                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1487948833                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2962495444                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1453079011                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1454401558                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          18488468                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011445                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           834      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       152796      0.83%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       487402      2.64%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       254411      1.38%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4536237     24.54%     29.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       545342      2.95%     32.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12298015     66.52%     98.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       213431      1.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    145889172                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1320247105                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    132672866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133055379                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1586095749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1615354826                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1347748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9188                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1014742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1033535243                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.562941                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.361899                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    621820790     60.16%     60.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     69758483      6.75%     66.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     68763076      6.65%     73.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     51000169      4.93%     78.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     57423655      5.56%     84.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     51047113      4.94%     89.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53960195      5.22%     94.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     31715767      3.07%     97.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     28045995      2.71%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1033535243                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.562941                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         101544101                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9718938                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4114497                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431419994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    114030910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     602182070                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1033535244                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     253210144                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1508028937                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32526880                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       96672582                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    226285687                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        99779                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3915275959                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1586248792                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509352018                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       216986833                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    212025222                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        30102                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    466635534                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1323030                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2192249863                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1143798856                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       160336401                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2504079025                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3172409605                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14278555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1812883                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28521106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1812883                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13354379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2309059                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     26708449                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2309059                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3406283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1473352                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3053860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1121793                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1121793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3406283                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     13583365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     13583365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13583365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    384091392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    384091392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               384091392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4528077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4528077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4528077                       # Request fanout histogram
system.membus.reqLayer2.occupancy         15981634000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24880941000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1745842679000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12077578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3670407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14350566                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           36004                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2164973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2164973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12077578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42799640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42799661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1052386048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1052386944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3778429                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94042816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18056984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16244101     89.96%     89.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1812883     10.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18056984                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16461548000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21381818000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       888481                       # number of demand (read+write) hits
system.l2.demand_hits::total                   888481                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       888481                       # number of overall hits
system.l2.overall_hits::total                  888481                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13354063                       # number of demand (read+write) misses
system.l2.demand_misses::total               13354070                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13354063                       # number of overall misses
system.l2.overall_misses::total              13354070                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 785479909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     785480640000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 785479909000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    785480640000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     14242544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14242551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     14242544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14242551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.937618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937618                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.937618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937618                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 58819.544958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58819.568866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 58819.544958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58819.568866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1469415                       # number of writebacks
system.l2.writebacks::total                   1469415                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13354063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13354070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13354063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13354070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 651939279000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 651939940000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 651939279000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 651939940000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.937618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.937618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937618                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94428.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48819.544958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48819.568866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94428.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48819.544958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48819.568866                       # average overall mshr miss latency
system.l2.replacements                        1469422                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2200988                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2200988                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2200988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2200988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11884637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11884637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        35684                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35684                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                320                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        36004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            36004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16565.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16565.625000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       695881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                695881                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1469092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1469092                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 132612626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132612626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2164973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2164973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.678573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90268.428390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90268.428390                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1469092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1469092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 117921706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117921706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.678573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80268.428390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80268.428390                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       192600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             192600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     11884971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11884978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 652867283000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 652868014000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     12077571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12077578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104428.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 54932.172994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 54932.202146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     11884971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11884978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 534017573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 534018234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94428.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 44932.172994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 44932.202146                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.673520                       # Cycle average of tags in use
system.l2.tags.total_refs                     3286611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2205064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.490483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.673520                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996502                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230369843                       # Number of tag accesses
system.l2.tags.data_accesses                230369843                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      8825994                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8825994                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      8825994                       # number of overall hits
system.l3.overall_hits::total                 8825994                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4528069                       # number of demand (read+write) misses
system.l3.demand_misses::total                4528076                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4528069                       # number of overall misses
system.l3.overall_misses::total               4528076                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       619000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 460226113500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     460226732500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       619000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 460226113500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    460226732500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13354063                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13354070                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13354063                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13354070                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.339078                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.339078                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.339078                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.339078                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88428.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 101638.493914                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 101638.473493                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88428.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 101638.493914                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 101638.473493                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1473352                       # number of writebacks
system.l3.writebacks::total                   1473352                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4528069                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4528076                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4528069                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4528076                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       549000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 414945423500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 414945972500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       549000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 414945423500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 414945972500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.339078                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.339078                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.339078                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.339078                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78428.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 91638.493914                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 91638.473493                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78428.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 91638.493914                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 91638.473493                       # average overall mshr miss latency
system.l3.replacements                        5598385                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1469415                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1469415                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1469415                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1469415                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      1237882                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1237882                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data          319                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  319                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          320                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              320                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.003125                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.003125                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.003125                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       347299                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                347299                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1121793                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1121793                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 104762759000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  104762759000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1469092                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1469092                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.763596                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.763596                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 93388.672420                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 93388.672420                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1121793                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1121793                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  93544829000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  93544829000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.763596                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.763596                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 83388.672420                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 83388.672420                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8478695                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8478695                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      3406276                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          3406283                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       619000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 355463354500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 355463973500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     11884971                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       11884978                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.286604                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.286604                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88428.571429                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 104355.417617                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 104355.384887                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3406276                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      3406283                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       549000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 321400594500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 321401143500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.286604                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.286604                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78428.571429                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 94355.417617                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 94355.384887                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    25885479                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5631153                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.596835                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     628.066181                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         1.668205                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   302.036030                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.009004                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31836.220580                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.019167                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.009217                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.971564                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4357                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21256                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6590                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 432933569                       # Number of tag accesses
system.l3.tags.data_accesses                432933569                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          11884978                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2942767                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        16009677                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             320                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            320                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1469092                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1469092                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      11884978                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40062839                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    948703040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5598385                       # Total snoops (count)
system.tol3bus.snoopTraffic                  94294528                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         18952775                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.121832                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.327092                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               16643716     87.82%     87.82% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2309059     12.18%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           18952775                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14823639500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20031265000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    289796416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          289796864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94294528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94294528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4528069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4528076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1473352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1473352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    560786712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560787579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182469884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182469884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182469884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    560786712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743257463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1473352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4527480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000213534250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9777999                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1387036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4528076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1473352                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4528076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1473352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    589                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            268554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            274829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            282306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            278443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            283278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            289510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            282216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            276936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            277983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            276565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           277669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           304735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           285977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           285017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           280936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            94846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91136                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 143230100250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22637435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            228120481500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31635.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50385.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1016525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  842813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4528076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1473352                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2546237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1285513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  528034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  167703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4141468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.733201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.303608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    70.701074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3192466     77.09%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       698832     16.87%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       182635      4.41%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45102      1.09%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15259      0.37%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5369      0.13%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1336      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          369      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4141468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.202950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.500981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.586406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             66      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         14361     16.24%     16.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         30366     34.34%     50.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         21905     24.77%     75.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         14332     16.21%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4530      5.12%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1851      2.09%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          575      0.65%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          236      0.27%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          110      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           40      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           22      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            62290     70.45%     70.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1182      1.34%     71.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18539     20.97%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5472      6.19%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              801      0.91%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88421                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              289759168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94292544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               289796864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94294528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  516781919000                       # Total gap between requests
system.mem_ctrls.avgGap                      86109.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    289758720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94292544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 866.927378401560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 560713766.737927675247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182466044.581994920969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4528069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1473352                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       258500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 228120223000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12537283917250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36928.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     50379.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8509360.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14889691740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7914055050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16360703100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3866866380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40793042160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     225916799340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8193041280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       317934199050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.236298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17682739000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17255940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 481828943250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14680404060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7802816010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15965554080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3823869240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40793042160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225698275590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8377061280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       317141022420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.701418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18185125500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17255940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 481326556750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380409335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101544090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1565607258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380409335                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101544090                       # number of overall hits
system.cpu.icache.overall_hits::total      1565607258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20990                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total         21001                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1152000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1152000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1152000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1152000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380430325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101544101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1565628259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380430325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101544101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1565628259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 104727.272727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    54.854531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 104727.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    54.854531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20485                       # number of writebacks
system.cpu.icache.writebacks::total             20485                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       742500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       742500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       742500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       742500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106071.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106071.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                  20485                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380409335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101544090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1565607258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21001                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380430325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101544101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1565628259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 104727.272727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    54.854531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       742500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       742500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1565628255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74564.378483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.919131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.067307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6262534033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6262534033                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391677616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    500892460                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918986336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391677616                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416260                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    500892460                       # number of overall hits
system.cpu.dcache.overall_hits::total       918986336                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     17185394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40237380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264611                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787375                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     17185394                       # number of overall misses
system.cpu.dcache.overall_misses::total      40237380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40240059000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 909992881033                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 950232940033                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40240059000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 909992881033                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 950232940033                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413942227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    518077854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959223716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413942227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    518077854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959223716                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.033171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041948                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.033171                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041948                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51106.599778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 52951.528550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23615.676270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51106.599778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 52951.528550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23615.676270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    203313280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4581592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.376121                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17726155                       # number of writebacks
system.cpu.dcache.writebacks::total          17726155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2906848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2906848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2906848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2906848                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     14278546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15065921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     14278546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15065921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39452684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 821769360533                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 861222044533                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39452684000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 821769360533                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 861222044533                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027561                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027561                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50106.599778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 57552.734048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57163.584260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50106.599778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 57552.734048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57163.584260                       # average overall mshr miss latency
system.cpu.dcache.replacements               37283628                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284826319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    389275868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       695000684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6895778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14984417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22511175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32761554000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 759572924500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 792334478500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291722097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    404260285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    717511859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.037066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51921.699578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 50690.856007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35197.384344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2906846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2906846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     12077571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12708551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32130574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 673550381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 705680955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50921.699578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 55768.695626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55528.042103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106851297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    111616592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223985652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2200977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17726205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7478505000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 150419956533                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 157898461533                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122220130                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    113817569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241711857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.019338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47818.056843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 68342.357295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8907.629215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2200975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2357370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7322110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 148218979533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 155541089533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46818.056843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 67342.418489                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65980.770746                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           956327951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37284140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.649725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   316.664074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.815811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   151.513954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.618485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.295926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3874179004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3874179004                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1745842679000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753440500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 667089238500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
