# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model lazy_fork
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] ins[17] ins_valid outs_ready[0] outs_ready[1]
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] outs[23] outs[24] outs[25] outs[26] outs[27] outs[28] outs[29] outs[30] outs[31] outs[32] outs[33] outs[34] outs[35] outs_valid[0] outs_valid[1]
.names $false
.names $true
1
.names $undef
.names ins_valid outs_ready[1] control.outs_valid[0]
11 1
.names ins_valid outs_ready[0] control.outs_valid[1]
11 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$90[0] $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$90[1] $flatten\control.\genericAnd.$auto$simplemap.cc:254:simplemap_eqne$94
1- 1
-1 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:254:simplemap_eqne$94 $flatten\control.\genericAnd.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:12$9_Y
0 1
.names $false $true $flatten\control.\genericAnd.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:12$9_Y control.genericAnd.outs
1-0 1
-11 1
.names outs_ready[0] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$90[0]
10 1
01 1
.names outs_ready[1] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$90[1]
10 1
01 1
.names rst control.rst
1 1
.names outs_ready[0] control.outs_ready[0]
1 1
.names outs_ready[1] control.outs_ready[1]
1 1
.names $false control.j[0]
1 1
.names $true control.j[1]
1 1
.names $false control.j[2]
1 1
.names $false control.j[3]
1 1
.names $false control.j[4]
1 1
.names $false control.j[5]
1 1
.names $false control.j[6]
1 1
.names $false control.j[7]
1 1
.names $false control.j[8]
1 1
.names $false control.j[9]
1 1
.names $false control.j[10]
1 1
.names $false control.j[11]
1 1
.names $false control.j[12]
1 1
.names $false control.j[13]
1 1
.names $false control.j[14]
1 1
.names $false control.j[15]
1 1
.names $false control.j[16]
1 1
.names $false control.j[17]
1 1
.names $false control.j[18]
1 1
.names $false control.j[19]
1 1
.names $false control.j[20]
1 1
.names $false control.j[21]
1 1
.names $false control.j[22]
1 1
.names $false control.j[23]
1 1
.names $false control.j[24]
1 1
.names $false control.j[25]
1 1
.names $false control.j[26]
1 1
.names $false control.j[27]
1 1
.names $false control.j[28]
1 1
.names $false control.j[29]
1 1
.names $false control.j[30]
1 1
.names $false control.j[31]
1 1
.names ins_valid control.ins_valid
1 1
.names control.genericAnd.outs control.ins_ready
1 1
.names $false control.i[0]
1 1
.names $true control.i[1]
1 1
.names $false control.i[2]
1 1
.names $false control.i[3]
1 1
.names $false control.i[4]
1 1
.names $false control.i[5]
1 1
.names $false control.i[6]
1 1
.names $false control.i[7]
1 1
.names $false control.i[8]
1 1
.names $false control.i[9]
1 1
.names $false control.i[10]
1 1
.names $false control.i[11]
1 1
.names $false control.i[12]
1 1
.names $false control.i[13]
1 1
.names $false control.i[14]
1 1
.names $false control.i[15]
1 1
.names $false control.i[16]
1 1
.names $false control.i[17]
1 1
.names $false control.i[18]
1 1
.names $false control.i[19]
1 1
.names $false control.i[20]
1 1
.names $false control.i[21]
1 1
.names $false control.i[22]
1 1
.names $false control.i[23]
1 1
.names $false control.i[24]
1 1
.names $false control.i[25]
1 1
.names $false control.i[26]
1 1
.names $false control.i[27]
1 1
.names $false control.i[28]
1 1
.names $false control.i[29]
1 1
.names $false control.i[30]
1 1
.names $false control.i[31]
1 1
.names clk control.clk
1 1
.names control.genericAnd.outs control.allnReady
1 1
.names outs_ready[1] control.tmp_ready[0]
1 1
.names outs_ready[0] control.tmp_ready[1]
1 1
.names $true control.genericAnd.all_ones[0]
1 1
.names $true control.genericAnd.all_ones[1]
1 1
.names outs_ready[0] control.genericAnd.ins[0]
1 1
.names outs_ready[1] control.genericAnd.ins[1]
1 1
.names control.genericAnd.outs ins_ready
1 1
.names ins[0] outs[0]
1 1
.names ins[1] outs[1]
1 1
.names ins[2] outs[2]
1 1
.names ins[3] outs[3]
1 1
.names ins[4] outs[4]
1 1
.names ins[5] outs[5]
1 1
.names ins[6] outs[6]
1 1
.names ins[7] outs[7]
1 1
.names ins[8] outs[8]
1 1
.names ins[9] outs[9]
1 1
.names ins[10] outs[10]
1 1
.names ins[11] outs[11]
1 1
.names ins[12] outs[12]
1 1
.names ins[13] outs[13]
1 1
.names ins[14] outs[14]
1 1
.names ins[15] outs[15]
1 1
.names ins[16] outs[16]
1 1
.names ins[17] outs[17]
1 1
.names ins[0] outs[18]
1 1
.names ins[1] outs[19]
1 1
.names ins[2] outs[20]
1 1
.names ins[3] outs[21]
1 1
.names ins[4] outs[22]
1 1
.names ins[5] outs[23]
1 1
.names ins[6] outs[24]
1 1
.names ins[7] outs[25]
1 1
.names ins[8] outs[26]
1 1
.names ins[9] outs[27]
1 1
.names ins[10] outs[28]
1 1
.names ins[11] outs[29]
1 1
.names ins[12] outs[30]
1 1
.names ins[13] outs[31]
1 1
.names ins[14] outs[32]
1 1
.names ins[15] outs[33]
1 1
.names ins[16] outs[34]
1 1
.names ins[17] outs[35]
1 1
.names control.outs_valid[0] outs_valid[0]
1 1
.names control.outs_valid[1] outs_valid[1]
1 1
.end
