

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'
================================================================
* Date:           Tue Oct 28 17:21:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      81|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      49|     364|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-----------------+---------+----+---+----+-----+
    |mux_17_5_32_1_1_U2161  |mux_17_5_32_1_1  |        0|   0|  0|  81|    0|
    +-----------------------+-----------------+---------+----+---+----+-----+
    |Total                  |                 |        0|   0|  0|  81|    0|
    +-----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln84_1_fu_380_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln84_fu_398_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln85_1_fu_527_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln85_fu_462_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln86_fu_521_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln87_1_fu_494_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln87_fu_438_p2         |         +|   0|  0|  18|          10|          10|
    |and_ln84_fu_456_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_374_p2        |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln85_fu_404_p2        |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln86_fu_450_p2        |      icmp|   0|  0|  12|           5|           5|
    |or_ln85_fu_468_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln84_1_fu_418_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln84_fu_410_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln85_1_fu_482_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln85_2_fu_533_p3    |    select|   0|  0|  10|           1|           1|
    |select_ln85_fu_474_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln84_fu_444_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 202|          99|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |conv2_to_conv3_blk_n      |   9|          2|    1|          2|
    |feat_fu_110               |   9|          2|    6|         12|
    |i_3_fu_102                |   9|          2|    5|         10|
    |indvar_flatten182_fu_106  |   9|          2|   10|         20|
    |indvar_flatten195_fu_114  |   9|          2|   14|         28|
    |j_fu_98                   |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|   44|         88|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |feat_fu_110               |   6|   0|    6|          0|
    |i_3_fu_102                |   5|   0|    5|          0|
    |indvar_flatten182_fu_106  |  10|   0|   10|          0|
    |indvar_flatten195_fu_114  |  14|   0|   14|          0|
    |j_fu_98                   |   5|   0|    5|          0|
    |select_ln85_reg_648       |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  49|   0|   49|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|conv2_to_conv3_din              |  out|   32|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_full_n           |   in|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_write            |  out|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_q0           |   in|   32|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_1_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_2_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_3_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_4_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_5_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_6_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_7_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_8_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_9_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_10_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_11_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_12_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_13_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_14_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_15_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_16|         array|
|layer2_output_tile_16_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_16|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten182 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten195"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten182"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc149"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i14 %indvar_flatten195" [src/conv2.cpp:84]   --->   Operation 17 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln84 = icmp_eq  i14 %indvar_flatten195_load, i14 9248" [src/conv2.cpp:84]   --->   Operation 19 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln84_1 = add i14 %indvar_flatten195_load, i14 1" [src/conv2.cpp:84]   --->   Operation 20 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc155, void %for.end157.exitStub" [src/conv2.cpp:84]   --->   Operation 21 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv2.cpp:86]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_3_load = load i5 %i_3" [src/conv2.cpp:84]   --->   Operation 23 'load' 'i_3_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten182_load = load i10 %indvar_flatten182" [src/conv2.cpp:85]   --->   Operation 24 'load' 'indvar_flatten182_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%feat_load = load i6 %feat" [src/conv2.cpp:84]   --->   Operation 25 'load' 'feat_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln84 = add i6 %feat_load, i6 1" [src/conv2.cpp:84]   --->   Operation 26 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_eq  i10 %indvar_flatten182_load, i10 289" [src/conv2.cpp:85]   --->   Operation 27 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i5 0, i5 %i_3_load" [src/conv2.cpp:84]   --->   Operation 28 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i6 %add_ln84, i6 %feat_load" [src/conv2.cpp:84]   --->   Operation 29 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i6 %select_ln84_1" [src/conv2.cpp:87]   --->   Operation 30 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln84_1, i4 0" [src/conv2.cpp:87]   --->   Operation 31 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i10 %tmp_34, i10 %zext_ln87" [src/conv2.cpp:87]   --->   Operation 32 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%xor_ln84 = xor i1 %icmp_ln85, i1 1" [src/conv2.cpp:84]   --->   Operation 33 'xor' 'xor_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln86 = icmp_eq  i5 %j_load, i5 17" [src/conv2.cpp:86]   --->   Operation 34 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln84 = and i1 %icmp_ln86, i1 %xor_ln84" [src/conv2.cpp:84]   --->   Operation 35 'and' 'and_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %select_ln84, i5 1" [src/conv2.cpp:85]   --->   Operation 36 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%or_ln85 = or i1 %and_ln84, i1 %icmp_ln85" [src/conv2.cpp:85]   --->   Operation 37 'or' 'or_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln85 = select i1 %or_ln85, i5 0, i5 %j_load" [src/conv2.cpp:85]   --->   Operation 38 'select' 'select_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.41ns)   --->   "%select_ln85_1 = select i1 %and_ln84, i5 %add_ln85, i5 %select_ln84" [src/conv2.cpp:85]   --->   Operation 39 'select' 'select_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %select_ln85_1" [src/conv2.cpp:87]   --->   Operation 40 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i10 %add_ln87, i10 %zext_ln87_1" [src/conv2.cpp:87]   --->   Operation 41 'add' 'add_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i10 %add_ln87_1" [src/conv2.cpp:87]   --->   Operation 42 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 43 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 44 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 45 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 46 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 47 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 48 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 49 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 50 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 51 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 52 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 53 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 54 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 55 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 56 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 57 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 58 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 59 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:87]   --->   Operation 60 'load' 'layer2_output_tile_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:87]   --->   Operation 61 'load' 'layer2_output_tile_1_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:87]   --->   Operation 62 'load' 'layer2_output_tile_2_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:87]   --->   Operation 63 'load' 'layer2_output_tile_3_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:87]   --->   Operation 64 'load' 'layer2_output_tile_4_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:87]   --->   Operation 65 'load' 'layer2_output_tile_5_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:87]   --->   Operation 66 'load' 'layer2_output_tile_6_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:87]   --->   Operation 67 'load' 'layer2_output_tile_7_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:87]   --->   Operation 68 'load' 'layer2_output_tile_8_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:87]   --->   Operation 69 'load' 'layer2_output_tile_9_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:87]   --->   Operation 70 'load' 'layer2_output_tile_10_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:87]   --->   Operation 71 'load' 'layer2_output_tile_11_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:87]   --->   Operation 72 'load' 'layer2_output_tile_12_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:87]   --->   Operation 73 'load' 'layer2_output_tile_13_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:87]   --->   Operation 74 'load' 'layer2_output_tile_14_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:87]   --->   Operation 75 'load' 'layer2_output_tile_15_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:87]   --->   Operation 76 'load' 'layer2_output_tile_16_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln86 = add i5 %select_ln85, i5 1" [src/conv2.cpp:86]   --->   Operation 77 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i10 %indvar_flatten182_load, i10 1" [src/conv2.cpp:85]   --->   Operation 78 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.40ns)   --->   "%select_ln85_2 = select i1 %icmp_ln85, i10 1, i10 %add_ln85_1" [src/conv2.cpp:85]   --->   Operation 79 'select' 'select_ln85_2' <Predicate = (!icmp_ln84)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln86 = store i14 %add_ln84_1, i14 %indvar_flatten195" [src/conv2.cpp:86]   --->   Operation 80 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln86 = store i6 %select_ln84_1, i6 %feat" [src/conv2.cpp:86]   --->   Operation 81 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln86 = store i10 %select_ln85_2, i10 %indvar_flatten182" [src/conv2.cpp:86]   --->   Operation 82 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln86 = store i5 %select_ln85_1, i5 %i_3" [src/conv2.cpp:86]   --->   Operation 83 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln86 = store i5 %add_ln86, i5 %j" [src/conv2.cpp:86]   --->   Operation 84 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.71>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv2.cpp:86]   --->   Operation 90 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:87]   --->   Operation 91 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 92 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:87]   --->   Operation 92 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:87]   --->   Operation 93 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 94 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:87]   --->   Operation 94 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:87]   --->   Operation 95 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:87]   --->   Operation 96 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:87]   --->   Operation 97 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:87]   --->   Operation 98 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:87]   --->   Operation 99 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:87]   --->   Operation 100 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:87]   --->   Operation 101 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 102 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:87]   --->   Operation 102 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:87]   --->   Operation 103 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 104 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:87]   --->   Operation 104 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:87]   --->   Operation 105 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:87]   --->   Operation 106 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:87]   --->   Operation 107 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln85" [src/conv2.cpp:87]   --->   Operation 108 'mux' 'tmp_s' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %tmp_s" [src/conv2.cpp:87]   --->   Operation 109 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.71ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3, i32 %bitcast_ln87" [src/conv2.cpp:87]   --->   Operation 110 'write' 'write_ln87' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc149" [src/conv2.cpp:86]   --->   Operation 111 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 0110]
i_3                        (alloca           ) [ 0110]
indvar_flatten182          (alloca           ) [ 0110]
feat                       (alloca           ) [ 0110]
indvar_flatten195          (alloca           ) [ 0110]
specinterface_ln0          (specinterface    ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
indvar_flatten195_load     (load             ) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
icmp_ln84                  (icmp             ) [ 0110]
add_ln84_1                 (add              ) [ 0000]
br_ln84                    (br               ) [ 0000]
j_load                     (load             ) [ 0000]
i_3_load                   (load             ) [ 0000]
indvar_flatten182_load     (load             ) [ 0000]
feat_load                  (load             ) [ 0000]
add_ln84                   (add              ) [ 0000]
icmp_ln85                  (icmp             ) [ 0000]
select_ln84                (select           ) [ 0000]
select_ln84_1              (select           ) [ 0000]
zext_ln87                  (zext             ) [ 0000]
tmp_34                     (bitconcatenate   ) [ 0000]
add_ln87                   (add              ) [ 0000]
xor_ln84                   (xor              ) [ 0000]
icmp_ln86                  (icmp             ) [ 0000]
and_ln84                   (and              ) [ 0000]
add_ln85                   (add              ) [ 0000]
or_ln85                    (or               ) [ 0000]
select_ln85                (select           ) [ 0101]
select_ln85_1              (select           ) [ 0000]
zext_ln87_1                (zext             ) [ 0000]
add_ln87_1                 (add              ) [ 0000]
zext_ln87_2                (zext             ) [ 0000]
layer2_output_tile_addr    (getelementptr    ) [ 0101]
layer2_output_tile_1_addr  (getelementptr    ) [ 0101]
layer2_output_tile_2_addr  (getelementptr    ) [ 0101]
layer2_output_tile_3_addr  (getelementptr    ) [ 0101]
layer2_output_tile_4_addr  (getelementptr    ) [ 0101]
layer2_output_tile_5_addr  (getelementptr    ) [ 0101]
layer2_output_tile_6_addr  (getelementptr    ) [ 0101]
layer2_output_tile_7_addr  (getelementptr    ) [ 0101]
layer2_output_tile_8_addr  (getelementptr    ) [ 0101]
layer2_output_tile_9_addr  (getelementptr    ) [ 0101]
layer2_output_tile_10_addr (getelementptr    ) [ 0101]
layer2_output_tile_11_addr (getelementptr    ) [ 0101]
layer2_output_tile_12_addr (getelementptr    ) [ 0101]
layer2_output_tile_13_addr (getelementptr    ) [ 0101]
layer2_output_tile_14_addr (getelementptr    ) [ 0101]
layer2_output_tile_15_addr (getelementptr    ) [ 0101]
layer2_output_tile_16_addr (getelementptr    ) [ 0101]
add_ln86                   (add              ) [ 0000]
add_ln85_1                 (add              ) [ 0000]
select_ln85_2              (select           ) [ 0000]
store_ln86                 (store            ) [ 0000]
store_ln86                 (store            ) [ 0000]
store_ln86                 (store            ) [ 0000]
store_ln86                 (store            ) [ 0000]
store_ln86                 (store            ) [ 0000]
specloopname_ln0           (specloopname     ) [ 0000]
speclooptripcount_ln0      (speclooptripcount) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
specloopname_ln0           (specloopname     ) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
specloopname_ln86          (specloopname     ) [ 0000]
layer2_output_tile_load    (load             ) [ 0000]
layer2_output_tile_1_load  (load             ) [ 0000]
layer2_output_tile_2_load  (load             ) [ 0000]
layer2_output_tile_3_load  (load             ) [ 0000]
layer2_output_tile_4_load  (load             ) [ 0000]
layer2_output_tile_5_load  (load             ) [ 0000]
layer2_output_tile_6_load  (load             ) [ 0000]
layer2_output_tile_7_load  (load             ) [ 0000]
layer2_output_tile_8_load  (load             ) [ 0000]
layer2_output_tile_9_load  (load             ) [ 0000]
layer2_output_tile_10_load (load             ) [ 0000]
layer2_output_tile_11_load (load             ) [ 0000]
layer2_output_tile_12_load (load             ) [ 0000]
layer2_output_tile_13_load (load             ) [ 0000]
layer2_output_tile_14_load (load             ) [ 0000]
layer2_output_tile_15_load (load             ) [ 0000]
layer2_output_tile_16_load (load             ) [ 0000]
tmp_s                      (mux              ) [ 0000]
bitcast_ln87               (bitcast          ) [ 0000]
write_ln87                 (write            ) [ 0000]
br_ln86                    (br               ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_tile_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_tile_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output_tile_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_output_tile_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_tile_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_tile_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_tile_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_tile_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_tile_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_tile_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_output_tile_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_output_tile_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_output_tile_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_output_tile_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_output_tile_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_output_tile_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.17f32.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten182_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten182/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="feat_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten195_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten195/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln87_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="layer2_output_tile_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer2_output_tile_1_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_1_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="layer2_output_tile_2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_2_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer2_output_tile_3_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_3_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="layer2_output_tile_4_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_4_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="layer2_output_tile_5_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_5_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="layer2_output_tile_6_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_6_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="layer2_output_tile_7_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_7_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="layer2_output_tile_8_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_8_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer2_output_tile_9_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_9_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="layer2_output_tile_10_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_10_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="layer2_output_tile_11_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_11_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="layer2_output_tile_12_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_12_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer2_output_tile_13_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_13_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="layer2_output_tile_14_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_14_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer2_output_tile_15_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_15_addr/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="layer2_output_tile_16_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_16_addr/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_1_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_2_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_3_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_4_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_5_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_6_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_7_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_8_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_9_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_10_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_11_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_12_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_13_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_14_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_15_load/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_16_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln0_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln0_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln0_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln0_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="indvar_flatten195_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten195_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln84_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln84_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="1"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_3_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="indvar_flatten182_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="1"/>
<pin id="394" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten182_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="feat_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_load/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln84_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln85_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln84_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln84_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln87_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_34_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln87_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln84_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln86_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln84_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln85_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln85_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln85_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln85_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln87_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln87_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln87_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln86_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln85_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln85_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="0" index="2" bw="10" slack="0"/>
<pin id="537" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_2/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln86_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="14" slack="1"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln86_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="1"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln86_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="1"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln86_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="1"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln86_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="1"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_s_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="0" index="3" bw="32" slack="0"/>
<pin id="571" dir="0" index="4" bw="32" slack="0"/>
<pin id="572" dir="0" index="5" bw="32" slack="0"/>
<pin id="573" dir="0" index="6" bw="32" slack="0"/>
<pin id="574" dir="0" index="7" bw="32" slack="0"/>
<pin id="575" dir="0" index="8" bw="32" slack="0"/>
<pin id="576" dir="0" index="9" bw="32" slack="0"/>
<pin id="577" dir="0" index="10" bw="32" slack="0"/>
<pin id="578" dir="0" index="11" bw="32" slack="0"/>
<pin id="579" dir="0" index="12" bw="32" slack="0"/>
<pin id="580" dir="0" index="13" bw="32" slack="0"/>
<pin id="581" dir="0" index="14" bw="32" slack="0"/>
<pin id="582" dir="0" index="15" bw="32" slack="0"/>
<pin id="583" dir="0" index="16" bw="32" slack="0"/>
<pin id="584" dir="0" index="17" bw="32" slack="0"/>
<pin id="585" dir="0" index="18" bw="5" slack="1"/>
<pin id="586" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="bitcast_ln87_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="617" class="1005" name="i_3_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten182_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten182 "/>
</bind>
</comp>

<comp id="631" class="1005" name="feat_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="638" class="1005" name="indvar_flatten195_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="14" slack="0"/>
<pin id="640" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten195 "/>
</bind>
</comp>

<comp id="648" class="1005" name="select_ln85_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="653" class="1005" name="layer2_output_tile_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="layer2_output_tile_1_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="1"/>
<pin id="660" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_1_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="layer2_output_tile_2_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_2_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="layer2_output_tile_3_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="1"/>
<pin id="670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_3_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="layer2_output_tile_4_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_4_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="layer2_output_tile_5_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_5_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="layer2_output_tile_6_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_6_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="layer2_output_tile_7_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_7_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="layer2_output_tile_8_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="1"/>
<pin id="695" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_8_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="layer2_output_tile_9_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="1"/>
<pin id="700" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_9_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="layer2_output_tile_10_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_10_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="layer2_output_tile_11_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="1"/>
<pin id="710" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_11_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="layer2_output_tile_12_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_12_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="layer2_output_tile_13_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="1"/>
<pin id="720" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_13_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="layer2_output_tile_14_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="1"/>
<pin id="725" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_14_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="layer2_output_tile_15_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="1"/>
<pin id="730" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_15_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="layer2_output_tile_16_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="1"/>
<pin id="735" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_16_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="78" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="125" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="132" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="139" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="146" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="153" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="160" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="167" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="174" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="181" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="188" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="195" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="202" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="209" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="216" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="223" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="230" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="237" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="371" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="392" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="389" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="404" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="398" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="395" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="418" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="426" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="404" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="386" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="410" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="456" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="404" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="386" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="456" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="462" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="410" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="438" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="513"><net_src comp="500" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="515"><net_src comp="500" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="516"><net_src comp="500" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="517"><net_src comp="500" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="518"><net_src comp="500" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="519"><net_src comp="500" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="520"><net_src comp="500" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="525"><net_src comp="474" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="392" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="404" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="380" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="418" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="533" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="482" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="521" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="588"><net_src comp="244" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="589"><net_src comp="250" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="590"><net_src comp="256" pin="3"/><net_sink comp="566" pin=3"/></net>

<net id="591"><net_src comp="262" pin="3"/><net_sink comp="566" pin=4"/></net>

<net id="592"><net_src comp="268" pin="3"/><net_sink comp="566" pin=5"/></net>

<net id="593"><net_src comp="274" pin="3"/><net_sink comp="566" pin=6"/></net>

<net id="594"><net_src comp="280" pin="3"/><net_sink comp="566" pin=7"/></net>

<net id="595"><net_src comp="286" pin="3"/><net_sink comp="566" pin=8"/></net>

<net id="596"><net_src comp="292" pin="3"/><net_sink comp="566" pin=9"/></net>

<net id="597"><net_src comp="298" pin="3"/><net_sink comp="566" pin=10"/></net>

<net id="598"><net_src comp="304" pin="3"/><net_sink comp="566" pin=11"/></net>

<net id="599"><net_src comp="310" pin="3"/><net_sink comp="566" pin=12"/></net>

<net id="600"><net_src comp="316" pin="3"/><net_sink comp="566" pin=13"/></net>

<net id="601"><net_src comp="322" pin="3"/><net_sink comp="566" pin=14"/></net>

<net id="602"><net_src comp="328" pin="3"/><net_sink comp="566" pin=15"/></net>

<net id="603"><net_src comp="334" pin="3"/><net_sink comp="566" pin=16"/></net>

<net id="604"><net_src comp="340" pin="3"/><net_sink comp="566" pin=17"/></net>

<net id="608"><net_src comp="566" pin="19"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="613"><net_src comp="98" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="620"><net_src comp="102" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="627"><net_src comp="106" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="634"><net_src comp="110" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="641"><net_src comp="114" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="651"><net_src comp="474" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="566" pin=18"/></net>

<net id="656"><net_src comp="125" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="661"><net_src comp="132" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="666"><net_src comp="139" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="671"><net_src comp="146" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="676"><net_src comp="153" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="681"><net_src comp="160" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="686"><net_src comp="167" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="691"><net_src comp="174" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="696"><net_src comp="181" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="701"><net_src comp="188" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="706"><net_src comp="195" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="711"><net_src comp="202" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="716"><net_src comp="209" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="721"><net_src comp="216" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="726"><net_src comp="223" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="731"><net_src comp="230" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="736"><net_src comp="237" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="340" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_to_conv3 | {3 }
 - Input state : 
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_1 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_2 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_3 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_4 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_5 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_6 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_7 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_8 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_9 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_10 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_11 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_12 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_13 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_14 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_15 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : layer2_output_tile_16 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 : conv2_to_conv3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln84 : 1
		add_ln84_1 : 1
		br_ln84 : 2
		add_ln84 : 1
		icmp_ln85 : 1
		select_ln84 : 2
		select_ln84_1 : 2
		zext_ln87 : 3
		tmp_34 : 3
		add_ln87 : 4
		xor_ln84 : 2
		icmp_ln86 : 1
		and_ln84 : 2
		add_ln85 : 3
		or_ln85 : 2
		select_ln85 : 2
		select_ln85_1 : 2
		zext_ln87_1 : 3
		add_ln87_1 : 4
		zext_ln87_2 : 5
		layer2_output_tile_addr : 6
		layer2_output_tile_1_addr : 6
		layer2_output_tile_2_addr : 6
		layer2_output_tile_3_addr : 6
		layer2_output_tile_4_addr : 6
		layer2_output_tile_5_addr : 6
		layer2_output_tile_6_addr : 6
		layer2_output_tile_7_addr : 6
		layer2_output_tile_8_addr : 6
		layer2_output_tile_9_addr : 6
		layer2_output_tile_10_addr : 6
		layer2_output_tile_11_addr : 6
		layer2_output_tile_12_addr : 6
		layer2_output_tile_13_addr : 6
		layer2_output_tile_14_addr : 6
		layer2_output_tile_15_addr : 6
		layer2_output_tile_16_addr : 6
		layer2_output_tile_load : 7
		layer2_output_tile_1_load : 7
		layer2_output_tile_2_load : 7
		layer2_output_tile_3_load : 7
		layer2_output_tile_4_load : 7
		layer2_output_tile_5_load : 7
		layer2_output_tile_6_load : 7
		layer2_output_tile_7_load : 7
		layer2_output_tile_8_load : 7
		layer2_output_tile_9_load : 7
		layer2_output_tile_10_load : 7
		layer2_output_tile_11_load : 7
		layer2_output_tile_12_load : 7
		layer2_output_tile_13_load : 7
		layer2_output_tile_14_load : 7
		layer2_output_tile_15_load : 7
		layer2_output_tile_16_load : 7
		add_ln86 : 3
		add_ln85_1 : 1
		select_ln85_2 : 2
		store_ln86 : 2
		store_ln86 : 3
		store_ln86 : 3
		store_ln86 : 3
		store_ln86 : 4
	State 3
		tmp_s : 1
		bitcast_ln87 : 2
		write_ln87 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln84_1_fu_380    |    0    |    21   |
|          |     add_ln84_fu_398     |    0    |    13   |
|          |     add_ln87_fu_438     |    0    |    18   |
|    add   |     add_ln85_fu_462     |    0    |    12   |
|          |    add_ln87_1_fu_494    |    0    |    18   |
|          |     add_ln86_fu_521     |    0    |    12   |
|          |    add_ln85_1_fu_527    |    0    |    17   |
|----------|-------------------------|---------|---------|
|    mux   |       tmp_s_fu_566      |    0    |    81   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln84_fu_374    |    0    |    21   |
|   icmp   |     icmp_ln85_fu_404    |    0    |    17   |
|          |     icmp_ln86_fu_450    |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    select_ln84_fu_410   |    0    |    5    |
|          |   select_ln84_1_fu_418  |    0    |    6    |
|  select  |    select_ln85_fu_474   |    0    |    5    |
|          |   select_ln85_1_fu_482  |    0    |    5    |
|          |   select_ln85_2_fu_533  |    0    |    10   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln84_fu_444     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln84_fu_456     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln85_fu_468     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  | write_ln87_write_fu_118 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln87_fu_426    |    0    |    0    |
|   zext   |    zext_ln87_1_fu_490   |    0    |    0    |
|          |    zext_ln87_2_fu_500   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      tmp_34_fu_430      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   279   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           feat_reg_631           |    6   |
|            i_3_reg_617           |    5   |
|     indvar_flatten182_reg_624    |   10   |
|     indvar_flatten195_reg_638    |   14   |
|             j_reg_610            |    5   |
|layer2_output_tile_10_addr_reg_703|   10   |
|layer2_output_tile_11_addr_reg_708|   10   |
|layer2_output_tile_12_addr_reg_713|   10   |
|layer2_output_tile_13_addr_reg_718|   10   |
|layer2_output_tile_14_addr_reg_723|   10   |
|layer2_output_tile_15_addr_reg_728|   10   |
|layer2_output_tile_16_addr_reg_733|   10   |
| layer2_output_tile_1_addr_reg_658|   10   |
| layer2_output_tile_2_addr_reg_663|   10   |
| layer2_output_tile_3_addr_reg_668|   10   |
| layer2_output_tile_4_addr_reg_673|   10   |
| layer2_output_tile_5_addr_reg_678|   10   |
| layer2_output_tile_6_addr_reg_683|   10   |
| layer2_output_tile_7_addr_reg_688|   10   |
| layer2_output_tile_8_addr_reg_693|   10   |
| layer2_output_tile_9_addr_reg_698|   10   |
|  layer2_output_tile_addr_reg_653 |   10   |
|        select_ln85_reg_648       |    5   |
+----------------------------------+--------+
|               Total              |   215  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_244 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_250 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_292 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_298 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_304 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_310 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_316 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_322 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_328 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_334 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_340 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  ||  7.259  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   279  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   153  |
|  Register |    -   |   215  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   215  |   432  |
+-----------+--------+--------+--------+
