<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Titillium Web">
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="script/aisoc.css" type="text/css" />
<title>Peter Plesznik (M.S. Student)</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">AI-SoC Lab<img src=images/logo.jpg width=20 ></div>
<div class="menu-item"><a href="index.html">Home</a></div>
<div class="menu-item"><a href="l_professor.html">Professor</a></div>
<div class="menu-item"><a href="l_members.html">Members</a></div>
<div class="menu-item"><a href="l_alumni.html">Alumni</a></div>
<div class="menu-item"><a href="l_research.html">Research</a></div>
<div class="menu-item"><a href="l_journals.html">Journals</a></div>
<div class="menu-item"><a href="l_conferences.html">Conferences</a></div>
<div class="menu-item"><a href="l_patents.html">Patents</a></div>
<div class="menu-item"><a href="l_courses.html">Courses</a></div>
<div class="menu-item"><a href="l_presentation.html">Presentations</a></div>
<div class="menu-item"><a href="l_photos.html">Photos</a></div>
<div class="menu-item"><a href="l_benefit.html">Benefit</a></div>
<div class="menu-category">Teaching</div>
<div class="menu-item"><a href="c_lpsoc.html">Low&nbsp;Power&nbsp;SoC</a></div>
<div class="menu-item"><a href="c_cprog.html">C&nbsp;Programming</a></div>
<div class="menu-item"><a href="c_dsp.html">DSP</a></div>
<div class="menu-category">For Candidates</div>
<div class="menu-item"><a href="s_courses.html">Preparation</a></div>
<div class="menu-item"><a href="s_contact.html">Contact</a></div>
<div class="menu-category">Useful Data</div>
<div class="menu-item"><a href="u_software.html">Software</a></div>
<div class="menu-item"><a href="l_mybooks.html">Books</a></div>
<div class="menu-category">Member Profile</div>
<div class="menu-item"><a href="m_dklee.html">Dongkyu&nbsp;Lee</a></div>
<div class="menu-item"><a href="m_jskwon.html">Jisu&nbsp;Kwon</a></div>
<div class="menu-item"><a href="m_mjkang.html">Myungjin&nbsp;Kang</a></div>
<div class="menu-item"><a href="m_peter.html" class="current">Peter&nbsp;Plesznikr</a></div>
<div class="menu-item"><a href="m_shcho.html">Seongho&nbsp;Cho</a></div>
<div class="menu-item"><a href="m_smlee.html">Seungmin&nbsp;Lee</a></div>
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Peter Plesznik (M.S. Student)</h1>
</div>
<table class="imgtable"><tr><td>
<img src="images/peter.jpg" alt="main" width="230px" />&nbsp;</td>
<td align="left"><p>M.S. Candidate.<br /> 
<a href="http://ai-soc.github.io">AI-Embedded System/Software on Chip (AI-SoC) Platform Lab</a><br />
<a href="http://see.knu.ac.kr">School of Electronics Engineering</a><br />
IT-1, no. 724, Kyungpook National University <br />
Daehak-ro 80, Buk-gu, Daegu, Republic of Korea <br /> 
Phone: +82 053 940 8648 <br />
E-mail: <i>pplesznik</i> [@] yahoo [DOT] co.uk <br />
[<a href="https://sites.google.com/view/pplesznik/home">Homepage</a>] [<a href="https://scholar.google.com/citations?user=oLLNBDUAAAAJ&amp;hl=en">Google Scholar</a>] [<a href="m_peter.html">About</a>]</p>
</td></tr></table>
<h2>Introduction</h2>
<h3>Full Bio Sketch </h3>
<p>Mr. Plesznik received his B.S. degree in Electrical Engineering at Budapest University of Technology and Economics, Budapest, Hungary in 2017. He is currently an M.S. student in School of Electronics Engineering at Kyungpook National University, Daegu, Republic of Korea. His research interests include the FPGA based signal processing. Currently, he is focusing on sliding DFT architecture development on FPGA. </p>
<h2>Research Topic</h2>
<p><img src=member/peter_topic1.jpg align=right width=300> Fourier transform is one of the most commonly used signal processing tools. For real time processing, the Recursive Discrete Fourier Transform (RDFT) is a possbile solution. The goal of the research is to create a high speed hardware for the observer based RDFT (oRDFT) structure implemented in FPGA. First theoretical simulation is done, imitating the operation of the FPGA, to be able to predict the accuracy and behaviour of the structure. Then, the structure is implemented in HDL, with the goal of maximal processing speed optimized for the given FPGA. Also, the combination of the two existing oRDFT structures for increased accuracy is investigated. The expected result is, that in the case of sliding window transformation, the RDFT will be able to produce results faster, than the optimized FFT structure.</p>
<h2>Publications</h2>
<h3>Journal Publications</h3>
<h3>Conference Publications</h3>
<ul>
<li><p>D. Lee, M. Kang, P. Plesznik, J. Cho, and D. Park. <b>Scrambling Technique of Instruction Power Consumption for Side-Channel Attack Protection</b> In 2020 International Conference on Electronics, Information, and Communication (ICEIC), pages 1-2, 2020. </p>
</li>
<li><p>P. Plesznik and D. Park. <b>ECC Protected Cache Memory</b> In The 35th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC), 2020, Under Review. </p>
</li>
</ul>
<h3>Participation in International Conference</h3>
<div id="footer">
<div id="footer-text">This page was generated by our compiler @ copyright reserved (AI-SoC Lab<img src=images/logo.jpg width=20 >)
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
