<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xaxipcie_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xaxipcie_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and basic driver functions for the <a class="el" href="struct_x_axi_pcie.html">XAxiPcie</a> device driver.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a rkv  03/03/11  Original code.
 2.00a nm   09/19/11  Root port related changes are done.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Registers</h2></td></tr>
<tr><td colspan="2">Register offsets for this device. Some of the registers are configurable at hardware build time such that may or may not exist in the hardware. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#7b3fba9cee02269f24c910beb596e018">XAXIPCIE_PCIE_CORE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab32c4a448c83ec7b58a1bef318b87e6">XAXIPCIE_VSECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#b9af5df05d867d883e8d03b7c66c5919">XAXIPCIE_VSECH_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#b03e3e99364ef9c1935dc8ddf42f0f7e">XAXIPCIE_BI_OFFSET</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#66941c44bdc6a1ad5e241889fc9c3340">XAXIPCIE_BSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a71d4643b39063488b6fbaeef485b85a">XAXIPCIE_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f2eb252e9df8efb8b48dc6b09cc42201">XAXIPCIE_IM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ef26d125421cf0d60a37d9072cb68b02">XAXIPCIE_BL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f5ed7484c2e8afb53c688ce660fe97a2">XAXIPCIE_PHYSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#472a07b3a8c47755078a4aa11c69d9e6">XAXIPCIE_RPSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d22d3b50e135b3af9aa8d2fe1fa19342">XAXIPCIE_RPMSIB_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#b262be7a7cfe05bcbd8fff4c36781847">XAXIPCIE_RPMSIB_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x150</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#7da5e93c31cfb573937b4d1fd3c38e7b">XAXIPCIE_RPEFR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x154</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e124b23fb74e555a7c1af4a4c3e27084">XAXIPCIE_RPIFR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x158</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a01d33e8ebd655324c445d6667c474a6">XAXIPCIE_RPIFR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#0e7a973e1863c0e94ee72d82495c49c7">XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aedcbc032cdc14076457010a8b71d7fa">XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#5213d5e045ab2b253d62501d0a24aba9">XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9c2be92e8fbd3f4d42b7930b180c2407">XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#92f397065c799b474c2dfdf638f80931">XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x218</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#56ffc70e8a8e70d8c56436952e03e4ac">XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#4bccbf00c4a1d539f8f58d6ad510c16d">XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x220</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#333afa4009e03dc9b4fc687a5bb0d20b">XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x224</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9e2ad63edbdf1c841c7747ec7c8bdb12">XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x228</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f10f2ca0837717b2d351d9387562eb6e">XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x22C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#98869bb45044b8da205799956109232a">XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x230</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#64c77f33eefd6b8a5f7668d3ab1a77bd">XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x234</td></tr>

<tr><td colspan="2"><br><h2>VSECC Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e4f224ae6fcc8873812169f637a3e2af">XAXIPCIE_VSECC_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#26ba0546dc3d42fe3bf7cf4fc049d070">XAXIPCIE_VSECC_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#413a18bdae8414a275812a90685cb553">XAXIPCIE_VSECC_NEXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9d1d420639744f267164f982aec774ff">XAXIPCIE_VSECC_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#8120619783711125bed122d13474cfbb">XAXIPCIE_VSECC_NEXT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>VSECH Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#693339049b33a9a37ba148ae52f9e26e">XAXIPCIE_VSECH_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#3f289203459ecd7d4bfc102b3271d82c">XAXIPCIE_VSECH_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#2052d1f567b006ab5dc55e873be071a5">XAXIPCIE_VSECH_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#bc2bd55e399d90d77420ad8440eacf1d">XAXIPCIE_VSECH_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a9440236f916738fcaafc147be70d7d6">XAXIPCIE_VSECH_LEN_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>Bridge Info Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#063b2770b11603b257aa4c6482cc6a5b">XAXIPCIE_BI_GEN2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#fbccdaae7c5af10715130d567e78f4d0">XAXIPCIE_BI_RP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9c6462e4365908fa49d9c2122d8cff04">XAXIPCIE_UP_CONFIG_CAPABLE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#adbab82d0598e2a78bcb0f8c1bb4d9bd">XAXIPCIE_BI_ECAM_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e7980ebe2c5ec338766f609df59e0781">XAXIPCIE_BI_RP_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#859ffbd2c56e6d348d6c4ae846776652">XAXIPCIE_BI_ECAM_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Bridge Status &amp; Control Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9b88d7588c1b7ec356e438955c968d3d">XAXIPCIE_BSC_ECAM_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a8dec00fba66b81dc8d1ff7e1222b9c8">XAXIPCIE_BSC_GI_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#6d4030cab390a25cc3ee874465174019">XAXIPCIE_BSC_RW1C_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#97a2d77ae401d49aab12ddf6dfe11d4d">XAXIPCIE_BSC_RO_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#019ee967465f2af68ddb1ecd22e46197">XAXIPCIE_BSC_GI_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d70e45690a52fdd6c1c768b880f5d851">XAXIPCIE_BSC_RW1C_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#c9ac8ea1d1017c972f4f7132ffe7272f">XAXIPCIE_BSC_RO_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Decode Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#3a3fa6a082316750e7cb31d2fb6974e0">XAXIPCIE_ID_LINK_DOWN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f51c282a7e475f1b51fc86e7803f60b6">XAXIPCIE_ID_ECRC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#fd12ae1a7277439f1f742f362a20be5f">XAXIPCIE_ID_STR_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ba18cabd0fcfe9a064b15fc0287c614c">XAXIPCIE_ID_HOT_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#beb3e6caea23d2ed890faa034ce2001c">XAXIPCIE_ID_CFG_COMPL_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f8d1daaffc9f86eb60650df69b424f1a">XAXIPCIE_ID_CFG_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#5542ffcf97cc3bbfb5d55b76e865c1b6">XAXIPCIE_ID_CORRECTABLE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#8aca973593b0e123ca6e1eed1a0eec3b">XAXIPCIE_ID_NONFATAL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#0b60b21da9aac00ec79349a72df8b0fb">XAXIPCIE_ID_FATAL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#c8d58b521fc847150403b3f973611e14">XAXIPCIE_ID_INTX_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#827ad8b5b8fac9f9d33c15837680e482">XAXIPCIE_ID_MSI_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#845e186b57561e333d8e7375d2cbfb25">XAXIPCIE_ID_UNSUPP_CMPL_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a66744277687f5d15432a9bdd3a3adc9">XAXIPCIE_ID_UNEXP_CMPL_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#45659dbf31555f5501a55ae9ce4e815f">XAXIPCIE_ID_CMPL_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#22940983998140f147285790b9de4364">XAXIPCIE_ID_SLV_EP_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#8ed3631de39d9e4207b537f047dee12f">XAXIPCIE_ID_CMPL_ABT_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ddac1766576ca85e4b310d5f4863208f">XAXIPCIE_ID_ILL_BURST_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#da2e9c3ef657184f832ae9dcccb7efcc">XAXIPCIE_ID_DECODE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#046ffb277204020f16f5cd33544cd473">XAXIPCIE_ID_SLAVE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#3186ead2ffe41c5a44389e6575c9f985">XAXIPCIE_ID_MASTER_EP_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#1b7b9e478539831020bf3d57ee5b94ad">XAXIPCIE_ID_CLEAR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Mask Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e74fd90d2bf5b366e5e8fd156b2dfd4f">XAXIPCIE_IM_ENABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#b657d458cc56b336f05648bd3f644f0c">XAXIPCIE_IM_DISABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td colspan="2"><br><h2>Bus Location Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#1f5e4e1bddedca497cdcd74daf864dc6">XAXIPCIE_BL_FUNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#05e4ce1749679a497de0c314781d960a">XAXIPCIE_BL_DEV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f358c9b6edf290a2345f7d6a39b1025a">XAXIPCIE_BL_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e79753cb3e65cabc31632495854f5497">XAXIPCIE_BL_PORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#903b95a32a0fd84d147e6cba8b26a27d">XAXIPCIE_BL_DEV_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ee135b9be95f9d472f238d3ba4a3b084">XAXIPCIE_BL_BUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#38455231e89ddc16e4c24726e4621d2e">XAXIPCIE_BL_PORT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>PHY Status &amp; Control Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#c5cb964fe7c6ad10c0c057d6a5e8ac82">XAXIPCIE_PHYSC_LINK_RATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#c1bf43fa4e246bef54a89c298dbc59d6">XAXIPCIE_PHYSC_LINK_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7f7c670ce9023dfb5460f96d314b2b6">XAXIPCIE_PHYSC_LTSSM_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000001F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#89d2941f316736bb45fc2cac7e5c8810">XAXIPCIE_PHYSC_LANE_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#531592b935ccfcc5f627f02f0c147500">XAXIPCIE_PHYSC_LINK_UP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#7780ce96d4db7fb5701a4dfbe5e92505">XAXIPCIE_PHYSC_DLW_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#59a409fbe99a0a41643eaf9cef82edec">XAXIPCIE_PHYSC_DLWS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#8d7203bc9f5001408517ccbeaf59678a">XAXIPCIE_PHYSC_DLA_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#22a1853f81ef8d43a3c00180c3df6989">XAXIPCIE_PHYSC_DLC_MASK</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#83ea50afd249a0ce8ce52adecee88d69">XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e2220fed46719043a5972d9aa23eca0a">XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#84e4a5414cd40c3127a3a7a344ed64de">XAXIPCIE_PHYSC_LANE_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#76cc56abfeb7cdcc934bc54eec89eabe">XAXIPCIE_PHYSC_LINK_UP_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d8957b6d7807da08e61dfe1a87b4ab38">XAXIPCIE_PHYSC_DLW_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f8adaaab43357895425c10558aa7b795">XAXIPCIE_PHYSC_DLWS_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d3c30e15dcd57d2ffb8f00fd50164ed0">XAXIPCIE_PHYSC_DLA_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#86da27083bac715a2114e252f0d3ae14">XAXIPCIE_PHYSC_DLC_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>Root Port Status/Control Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#eb7bf609d7a9abcde988e449478bdd39">XAXIPCIE_RPSC_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#be445f747ffdc2dc790b2d9e13b1fd21">XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#dadb710586386f337927be4986240344">XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#c9300aaf397a947d012189bda9b39fdc">XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d58aad91ec38fafcbb298f37322208a2">XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e015ec5a90efa801ac9eb9d6e608a78c">XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#3896c29e8fd82e5462c6cbf4269a48ab">XAXIPCIE_RPSC_COMP_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a80d8a6cf938feb9ce14066a5d28841a">XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f545f0e9b3d9d4116440549e3b67b8c2">XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9d22895d274161387ba82ee05d7f8fcc">XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f9fc0f795e37686090364f29c94273ad">XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#bd5495b4a6234d4a699d8b186b4008f6">XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>Root Port MSI Base Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#4cc94ea7e52fbd74e8c11497b7035101">XAXIPCIE_RPMSIB_UPPER_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#654430376760ca8cd446e121d8323506">XAXIPCIE_RPMSIB_LOWER_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td colspan="2"><br><h2>Root Port Error FIFO Read Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d7720b2743fbddd8b68b797a621882ea">XAXIPCIE_RPEFR_REQ_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#fadb17f49eecf4b9bdd4d73cafcbf0f8">XAXIPCIE_RPEFR_ERR_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#fa08de7d0c03a692d4a4a0d9d7123f36">XAXIPCIE_RPEFR_ERR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#1d024236323ffe0146a5595639eda05f">XAXIPCIE_RPEFR_ERR_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#451e04b2aec0f51841bc13621723ac1b">XAXIPCIE_RPEFR_ERR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td colspan="2"><br><h2>Root Port Interrupt FIFO Read 1 Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#76780fb3033dc58afefbb972a87a3e12">XAXIPCIE_RPIFR1_REQ_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#bd7cb80df342f4f5f9294cae9ae58393">XAXIPCIE_RPIFR1_MSI_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#f1ae1faeaa4fd398eb698059583a0115">XAXIPCIE_RPIFR1_INTR_LINE_MASK</a>&nbsp;&nbsp;&nbsp;0x18000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#07525d9a326305f8edc297490cccc622">XAXIPCIE_RPIFR1_INTR_ASSERT_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#6abbd10db462fbf50fe0d9954a9f2dfb">XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af41bb10039bcd7f6b21243b0b555f58">XAXIPCIE_RPIFR1_INTR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#1000329460188203d7620358ef07c392">XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#fa67bdbbacf46c18fd904157bd36a305">XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#83102a84911810ede7dddef26134500c">XAXIPCIE_RPIFR1_INTR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td colspan="2"><br><h2>Root Port Interrupt FIFO Read 2 Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#5a4df3a0e0267411e1f3d29f8ee6ab3d">XAXIPCIE_RPIFR2_MSG_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>ECAM Address Register bitmaps and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#2faa48f163083989b29372cf7ac3161f">XAXIPCIE_ECAM_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#71ed1e11bfa81879f82d0e45af54a540">XAXIPCIE_ECAM_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#511f40ee786a0e74005f82082098b4d7">XAXIPCIE_ECAM_DEV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#81272bb8de0a8989935e307ae4332b4e">XAXIPCIE_ECAM_FUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e8e550a43ee414305d7b03ee71bcabdd">XAXIPCIE_ECAM_REG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#9d98c37908deac1a4c568ecd22bc7398">XAXIPCIE_ECAM_BYT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#d3d8f77d3c03cf9db9e8f7647dd6534f">XAXIPCIE_ECAM_BUS_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#791a6aaa21d5644887b1731cfb046a37">XAXIPCIE_ECAM_DEV_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ff618fa4086150fd7c242caa4120729c">XAXIPCIE_ECAM_FUN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#e23a1102e4cb99252080f06e3dc45371">XAXIPCIE_ECAM_REG_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ccce26914e9ab7f9a2e34858e98c18dd">XAXIPCIE_ECAM_BYT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ff355ed46fb411dacae19f75e1c5e35d">XAxiPcie_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#67331c0d37843376c1ced3ab19b879f1">XAxiPcie_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="aedcbc032cdc14076457010a8b71d7fa"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET" ref="aedcbc032cdc14076457010a8b71d7fa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET&nbsp;&nbsp;&nbsp;0x20C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 0 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="0e7a973e1863c0e94ee72d82495c49c7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET" ref="0e7a973e1863c0e94ee72d82495c49c7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET&nbsp;&nbsp;&nbsp;0x208          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR 2 PCIBAR translation 0 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="9c2be92e8fbd3f4d42b7930b180c2407"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET" ref="9c2be92e8fbd3f4d42b7930b180c2407" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET&nbsp;&nbsp;&nbsp;0x214          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 1 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="5213d5e045ab2b253d62501d0a24aba9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET" ref="5213d5e045ab2b253d62501d0a24aba9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET&nbsp;&nbsp;&nbsp;0x210          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 1 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="56ffc70e8a8e70d8c56436952e03e4ac"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET" ref="56ffc70e8a8e70d8c56436952e03e4ac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET&nbsp;&nbsp;&nbsp;0x21C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 2 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="92f397065c799b474c2dfdf638f80931"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET" ref="92f397065c799b474c2dfdf638f80931" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET&nbsp;&nbsp;&nbsp;0x218          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 2 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="333afa4009e03dc9b4fc687a5bb0d20b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET" ref="333afa4009e03dc9b4fc687a5bb0d20b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET&nbsp;&nbsp;&nbsp;0x224          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 3 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="4bccbf00c4a1d539f8f58d6ad510c16d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET" ref="4bccbf00c4a1d539f8f58d6ad510c16d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET&nbsp;&nbsp;&nbsp;0x220          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 3 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="f10f2ca0837717b2d351d9387562eb6e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET" ref="f10f2ca0837717b2d351d9387562eb6e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET&nbsp;&nbsp;&nbsp;0x22C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 4 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="9e2ad63edbdf1c841c7747ec7c8bdb12"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET" ref="9e2ad63edbdf1c841c7747ec7c8bdb12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET&nbsp;&nbsp;&nbsp;0x228          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 4 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="64c77f33eefd6b8a5f7668d3ab1a77bd"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET" ref="64c77f33eefd6b8a5f7668d3ab1a77bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET&nbsp;&nbsp;&nbsp;0x234          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 5 lower 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="98869bb45044b8da205799956109232a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET" ref="98869bb45044b8da205799956109232a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET&nbsp;&nbsp;&nbsp;0x230          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXIBAR to PCIBAR translation 5 upper 32 bits     </td>
  </tr>
</table>
<a class="anchor" name="adbab82d0598e2a78bcb0f8c1bb4d9bd"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_ECAM_SIZE_MASK" ref="adbab82d0598e2a78bcb0f8c1bb4d9bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_ECAM_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00070000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECAM size     </td>
  </tr>
</table>
<a class="anchor" name="859ffbd2c56e6d348d6c4ae846776652"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_ECAM_SIZE_SHIFT" ref="859ffbd2c56e6d348d6c4ae846776652" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_ECAM_SIZE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIe ECAM Size Shift     </td>
  </tr>
</table>
<a class="anchor" name="063b2770b11603b257aa4c6482cc6a5b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_GEN2_MASK" ref="063b2770b11603b257aa4c6482cc6a5b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_GEN2_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIe Gen2 Speed Support Mask     </td>
  </tr>
</table>
<a class="anchor" name="b03e3e99364ef9c1935dc8ddf42f0f7e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_OFFSET" ref="b03e3e99364ef9c1935dc8ddf42f0f7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_OFFSET&nbsp;&nbsp;&nbsp;0x130          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bridge Info Register     </td>
  </tr>
</table>
<a class="anchor" name="fbccdaae7c5af10715130d567e78f4d0"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_RP_MASK" ref="fbccdaae7c5af10715130d567e78f4d0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_RP_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIe Root Port Support     </td>
  </tr>
</table>
<a class="anchor" name="e7980ebe2c5ec338766f609df59e0781"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_RP_SHIFT" ref="e7980ebe2c5ec338766f609df59e0781" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BI_RP_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIe Root Port Shift     </td>
  </tr>
</table>
<a class="anchor" name="f358c9b6edf290a2345f7d6a39b1025a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_BUS_MASK" ref="f358c9b6edf290a2345f7d6a39b1025a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_BUS_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Bus Number     </td>
  </tr>
</table>
<a class="anchor" name="ee135b9be95f9d472f238d3ba4a3b084"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_BUS_SHIFT" ref="ee135b9be95f9d472f238d3ba4a3b084" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_BUS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Bus Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="05e4ce1749679a497de0c314781d960a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_DEV_MASK" ref="05e4ce1749679a497de0c314781d960a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_DEV_MASK&nbsp;&nbsp;&nbsp;0x000000F8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Device Number     </td>
  </tr>
</table>
<a class="anchor" name="903b95a32a0fd84d147e6cba8b26a27d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_DEV_SHIFT" ref="903b95a32a0fd84d147e6cba8b26a27d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_DEV_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Device Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="1f5e4e1bddedca497cdcd74daf864dc6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_FUNC_MASK" ref="1f5e4e1bddedca497cdcd74daf864dc6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_FUNC_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Function Number     </td>
  </tr>
</table>
<a class="anchor" name="ef26d125421cf0d60a37d9072cb68b02"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_OFFSET" ref="ef26d125421cf0d60a37d9072cb68b02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_OFFSET&nbsp;&nbsp;&nbsp;0x140          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bus Location Register     </td>
  </tr>
</table>
<a class="anchor" name="e79753cb3e65cabc31632495854f5497"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_PORT_MASK" ref="e79753cb3e65cabc31632495854f5497" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_PORT_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Port Number     </td>
  </tr>
</table>
<a class="anchor" name="38455231e89ddc16e4c24726e4621d2e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_PORT_SHIFT" ref="38455231e89ddc16e4c24726e4621d2e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BL_PORT_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester ID Bus Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="9b88d7588c1b7ec356e438955c968d3d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_ECAM_BUSY_MASK" ref="9b88d7588c1b7ec356e438955c968d3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_ECAM_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECAM Busy Status     </td>
  </tr>
</table>
<a class="anchor" name="a8dec00fba66b81dc8d1ff7e1222b9c8"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_GI_MASK" ref="a8dec00fba66b81dc8d1ff7e1222b9c8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_GI_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global Interrupt Disable     </td>
  </tr>
</table>
<a class="anchor" name="019ee967465f2af68ddb1ecd22e46197"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_GI_SHIFT" ref="019ee967465f2af68ddb1ecd22e46197" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_GI_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global Interrupt Disable Shift     </td>
  </tr>
</table>
<a class="anchor" name="66941c44bdc6a1ad5e241889fc9c3340"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_OFFSET" ref="66941c44bdc6a1ad5e241889fc9c3340" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_OFFSET&nbsp;&nbsp;&nbsp;0x134          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bridge Status and Control Register     </td>
  </tr>
</table>
<a class="anchor" name="97a2d77ae401d49aab12ddf6dfe11d4d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RO_MASK" ref="97a2d77ae401d49aab12ddf6dfe11d4d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_RO_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RW Permissions to RO Registers     </td>
  </tr>
</table>
<a class="anchor" name="c9ac8ea1d1017c972f4f7132ffe7272f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RO_SHIFT" ref="c9ac8ea1d1017c972f4f7132ffe7272f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_RO_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RO as RW Shift     </td>
  </tr>
</table>
<a class="anchor" name="6d4030cab390a25cc3ee874465174019"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RW1C_MASK" ref="6d4030cab390a25cc3ee874465174019" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_RW1C_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RW Permissions to RW1C Registers     </td>
  </tr>
</table>
<a class="anchor" name="d70e45690a52fdd6c1c768b880f5d851"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RW1C_SHIFT" ref="d70e45690a52fdd6c1c768b880f5d851" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_BSC_RW1C_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RW1C Shift     </td>
  </tr>
</table>
<a class="anchor" name="71ed1e11bfa81879f82d0e45af54a540"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BUS_MASK" ref="71ed1e11bfa81879f82d0e45af54a540" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_BUS_MASK&nbsp;&nbsp;&nbsp;0x0FF00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bus Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="d3d8f77d3c03cf9db9e8f7647dd6534f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BUS_SHIFT" ref="d3d8f77d3c03cf9db9e8f7647dd6534f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_BUS_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bus Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="9d98c37908deac1a4c568ecd22bc7398"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BYT_MASK" ref="9d98c37908deac1a4c568ecd22bc7398" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_BYT_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte Address Mask     </td>
  </tr>
</table>
<a class="anchor" name="ccce26914e9ab7f9a2e34858e98c18dd"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BYT_SHIFT" ref="ccce26914e9ab7f9a2e34858e98c18dd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_BYT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte Offset Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="511f40ee786a0e74005f82082098b4d7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_DEV_MASK" ref="511f40ee786a0e74005f82082098b4d7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_DEV_MASK&nbsp;&nbsp;&nbsp;0x000F8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="791a6aaa21d5644887b1731cfb046a37"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_DEV_SHIFT" ref="791a6aaa21d5644887b1731cfb046a37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_DEV_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="81272bb8de0a8989935e307ae4332b4e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_FUN_MASK" ref="81272bb8de0a8989935e307ae4332b4e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_FUN_MASK&nbsp;&nbsp;&nbsp;0x00007000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Function Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="ff618fa4086150fd7c242caa4120729c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_FUN_SHIFT" ref="ff618fa4086150fd7c242caa4120729c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_FUN_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Function Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="2faa48f163083989b29372cf7ac3161f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_MASK" ref="2faa48f163083989b29372cf7ac3161f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_MASK&nbsp;&nbsp;&nbsp;0x0FFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of all valid bits     </td>
  </tr>
</table>
<a class="anchor" name="e8e550a43ee414305d7b03ee71bcabdd"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_REG_MASK" ref="e8e550a43ee414305d7b03ee71bcabdd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_REG_MASK&nbsp;&nbsp;&nbsp;0x00000FFC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="e23a1102e4cb99252080f06e3dc45371"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_REG_SHIFT" ref="e23a1102e4cb99252080f06e3dc45371" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ECAM_REG_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register Number Shift Value     </td>
  </tr>
</table>
<a class="anchor" name="beb3e6caea23d2ed890faa034ce2001c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CFG_COMPL_STATE_MASK" ref="beb3e6caea23d2ed890faa034ce2001c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CFG_COMPL_STATE_MASK&nbsp;&nbsp;&nbsp;0x000000E0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Cfg Completion Status Mask     </td>
  </tr>
</table>
<a class="anchor" name="f8d1daaffc9f86eb60650df69b424f1a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CFG_TIMEOUT_MASK" ref="f8d1daaffc9f86eb60650df69b424f1a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CFG_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Cfg timeout Mask     </td>
  </tr>
</table>
<a class="anchor" name="1b7b9e478539831020bf3d57ee5b94ad"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CLEAR_ALL_MASK" ref="1b7b9e478539831020bf3d57ee5b94ad" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CLEAR_ALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of all Interrupts     </td>
  </tr>
</table>
<a class="anchor" name="8ed3631de39d9e4207b537f047dee12f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CMPL_ABT_MASK" ref="8ed3631de39d9e4207b537f047dee12f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CMPL_ABT_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave completion Abort Mask     </td>
  </tr>
</table>
<a class="anchor" name="45659dbf31555f5501a55ae9ce4e815f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CMPL_TIMEOUT_MASK" ref="45659dbf31555f5501a55ae9ce4e815f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CMPL_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave completion Time Mask     </td>
  </tr>
</table>
<a class="anchor" name="5542ffcf97cc3bbfb5d55b76e865c1b6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CORRECTABLE_ERR_MASK" ref="5542ffcf97cc3bbfb5d55b76e865c1b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_CORRECTABLE_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Correctable Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="da2e9c3ef657184f832ae9dcccb7efcc"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_DECODE_ERR_MASK" ref="da2e9c3ef657184f832ae9dcccb7efcc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_DECODE_ERR_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Decode Error Interrupt Mask     </td>
  </tr>
</table>
<a class="anchor" name="f51c282a7e475f1b51fc86e7803f60b6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_ECRC_ERR_MASK" ref="f51c282a7e475f1b51fc86e7803f60b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_ECRC_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Packet CRC failed     </td>
  </tr>
</table>
<a class="anchor" name="0b60b21da9aac00ec79349a72df8b0fb"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_FATAL_ERR_MASK" ref="0b60b21da9aac00ec79349a72df8b0fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_FATAL_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fatal Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="ba18cabd0fcfe9a064b15fc0287c614c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_HOT_RST_MASK" ref="ba18cabd0fcfe9a064b15fc0287c614c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_HOT_RST_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Hot Reset Mask     </td>
  </tr>
</table>
<a class="anchor" name="ddac1766576ca85e4b310d5f4863208f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_ILL_BURST_MASK" ref="ddac1766576ca85e4b310d5f4863208f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_ILL_BURST_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Illegal Burst Mask     </td>
  </tr>
</table>
<a class="anchor" name="c8d58b521fc847150403b3f973611e14"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_INTX_INTERRUPT" ref="c8d58b521fc847150403b3f973611e14" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_INTX_INTERRUPT&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
INTX Interrupt     </td>
  </tr>
</table>
<a class="anchor" name="3a3fa6a082316750e7cb31d2fb6974e0"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_LINK_DOWN_MASK" ref="3a3fa6a082316750e7cb31d2fb6974e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_LINK_DOWN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Down Mask     </td>
  </tr>
</table>
<a class="anchor" name="3186ead2ffe41c5a44389e6575c9f985"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_MASTER_EP_MASK" ref="3186ead2ffe41c5a44389e6575c9f985" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_MASTER_EP_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Error Poison Mask     </td>
  </tr>
</table>
<a class="anchor" name="827ad8b5b8fac9f9d33c15837680e482"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_MSI_INTERRUPT" ref="827ad8b5b8fac9f9d33c15837680e482" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_MSI_INTERRUPT&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MSI Interrupt     </td>
  </tr>
</table>
<a class="anchor" name="8aca973593b0e123ca6e1eed1a0eec3b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_NONFATAL_ERR_MASK" ref="8aca973593b0e123ca6e1eed1a0eec3b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_NONFATAL_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Non-Fatal Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="a71d4643b39063488b6fbaeef485b85a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_OFFSET" ref="a71d4643b39063488b6fbaeef485b85a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_OFFSET&nbsp;&nbsp;&nbsp;0x138          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Decode Register     </td>
  </tr>
</table>
<a class="anchor" name="046ffb277204020f16f5cd33544cd473"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_SLAVE_ERR_MASK" ref="046ffb277204020f16f5cd33544cd473" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_SLAVE_ERR_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Slave Error Interrupt Mask     </td>
  </tr>
</table>
<a class="anchor" name="22940983998140f147285790b9de4364"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_SLV_EP_MASK" ref="22940983998140f147285790b9de4364" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_SLV_EP_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Error Poison Mask     </td>
  </tr>
</table>
<a class="anchor" name="fd12ae1a7277439f1f742f362a20be5f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_STR_ERR_MASK" ref="fd12ae1a7277439f1f742f362a20be5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_STR_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="a66744277687f5d15432a9bdd3a3adc9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_UNEXP_CMPL_MASK" ref="a66744277687f5d15432a9bdd3a3adc9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_UNEXP_CMPL_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Unexpected Completion Mask     </td>
  </tr>
</table>
<a class="anchor" name="845e186b57561e333d8e7375d2cbfb25"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_UNSUPP_CMPL_MASK" ref="845e186b57561e333d8e7375d2cbfb25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_ID_UNSUPP_CMPL_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Unsupported Request Mask     </td>
  </tr>
</table>
<a class="anchor" name="b657d458cc56b336f05648bd3f644f0c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_DISABLE_ALL_MASK" ref="b657d458cc56b336f05648bd3f644f0c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_IM_DISABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable All Interrupts     </td>
  </tr>
</table>
<a class="anchor" name="e74fd90d2bf5b366e5e8fd156b2dfd4f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_ENABLE_ALL_MASK" ref="e74fd90d2bf5b366e5e8fd156b2dfd4f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_IM_ENABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable All Interrupts     </td>
  </tr>
</table>
<a class="anchor" name="f2eb252e9df8efb8b48dc6b09cc42201"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_OFFSET" ref="f2eb252e9df8efb8b48dc6b09cc42201" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_IM_OFFSET&nbsp;&nbsp;&nbsp;0x13C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Mask Register     </td>
  </tr>
</table>
<a class="anchor" name="7b3fba9cee02269f24c910beb596e018"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PCIE_CORE_OFFSET" ref="7b3fba9cee02269f24c910beb596e018" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PCIE_CORE_OFFSET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCI Express hard core configuration register offset     </td>
  </tr>
</table>
<a class="anchor" name="8d7203bc9f5001408517ccbeaf59678a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLA_MASK" ref="8d7203bc9f5001408517ccbeaf59678a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLA_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link Change change to reliability or Autonomus Mask     </td>
  </tr>
</table>
<a class="anchor" name="d3c30e15dcd57d2ffb8f00fd50164ed0"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLA_SHIFT" ref="d3c30e15dcd57d2ffb8f00fd50164ed0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLA_SHIFT&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link change to reliability or Autonomus Shift     </td>
  </tr>
</table>
<a class="anchor" name="22a1853f81ef8d43a3c00180c3df6989"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLC_MASK" ref="22a1853f81ef8d43a3c00180c3df6989" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLC_MASK&nbsp;&nbsp;&nbsp;0x00300000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link change Mask     </td>
  </tr>
</table>
<a class="anchor" name="86da27083bac715a2114e252f0d3ae14"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLC_SHIFT" ref="86da27083bac715a2114e252f0d3ae14" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLC_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link change Shift     </td>
  </tr>
</table>
<a class="anchor" name="7780ce96d4db7fb5701a4dfbe5e92505"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLW_MASK" ref="7780ce96d4db7fb5701a4dfbe5e92505" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLW_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link Width to change Mask     </td>
  </tr>
</table>
<a class="anchor" name="d8957b6d7807da08e61dfe1a87b4ab38"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLW_SHIFT" ref="d8957b6d7807da08e61dfe1a87b4ab38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLW_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link Width to change Shift     </td>
  </tr>
</table>
<a class="anchor" name="59a409fbe99a0a41643eaf9cef82edec"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLWS_MASK" ref="59a409fbe99a0a41643eaf9cef82edec" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLWS_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link Width Speed to change Mask     </td>
  </tr>
</table>
<a class="anchor" name="f8adaaab43357895425c10558aa7b795"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLWS_SHIFT" ref="f8adaaab43357895425c10558aa7b795" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_DLWS_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Directed Link Width Speed to change Shift     </td>
  </tr>
</table>
<a class="anchor" name="89d2941f316736bb45fc2cac7e5c8810"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LANE_REV_MASK" ref="89d2941f316736bb45fc2cac7e5c8810" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LANE_REV_MASK&nbsp;&nbsp;&nbsp;0x00000600          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lane Reversal Mask     </td>
  </tr>
</table>
<a class="anchor" name="84e4a5414cd40c3127a3a7a344ed64de"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LANE_REV_SHIFT" ref="84e4a5414cd40c3127a3a7a344ed64de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LANE_REV_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lane Reversal Shift     </td>
  </tr>
</table>
<a class="anchor" name="c5cb964fe7c6ad10c0c057d6a5e8ac82"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_RATE_MASK" ref="c5cb964fe7c6ad10c0c057d6a5e8ac82" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LINK_RATE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Rate     </td>
  </tr>
</table>
<a class="anchor" name="531592b935ccfcc5f627f02f0c147500"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_UP_MASK" ref="531592b935ccfcc5f627f02f0c147500" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LINK_UP_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Up Status Mask     </td>
  </tr>
</table>
<a class="anchor" name="76cc56abfeb7cdcc934bc54eec89eabe"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_UP_SHIFT" ref="76cc56abfeb7cdcc934bc54eec89eabe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LINK_UP_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Up Status Shift     </td>
  </tr>
</table>
<a class="anchor" name="c1bf43fa4e246bef54a89c298dbc59d6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_WIDTH_MASK" ref="c1bf43fa4e246bef54a89c298dbc59d6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LINK_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Width Mask     </td>
  </tr>
</table>
<a class="anchor" name="83ea50afd249a0ce8ce52adecee88d69"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT" ref="83ea50afd249a0ce8ce52adecee88d69" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Link Status Shift     </td>
  </tr>
</table>
<a class="anchor" name="a7f7c670ce9023dfb5460f96d314b2b6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LTSSM_STATE_MASK" ref="a7f7c670ce9023dfb5460f96d314b2b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LTSSM_STATE_MASK&nbsp;&nbsp;&nbsp;0x000001F8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LTSSM State Mask     </td>
  </tr>
</table>
<a class="anchor" name="e2220fed46719043a5972d9aa23eca0a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT" ref="e2220fed46719043a5972d9aa23eca0a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LTSSM State Shift     </td>
  </tr>
</table>
<a class="anchor" name="f5ed7484c2e8afb53c688ce660fe97a2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_OFFSET" ref="f5ed7484c2e8afb53c688ce660fe97a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_PHYSC_OFFSET&nbsp;&nbsp;&nbsp;0x144          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Physical status and Control Register     </td>
  </tr>
</table>
<a class="anchor" name="ff355ed46fb411dacae19f75e1c5e35d"></a><!-- doxytag: member="xaxipcie_hw.h::XAxiPcie_ReadReg" ref="ff355ed46fb411dacae19f75e1c5e35d" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiPcie_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Macro to read register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the PCIe. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxipcie__hw_8h.html#ff355ed46fb411dacae19f75e1c5e35d">XAxiPcie_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="fadb17f49eecf4b9bdd4d73cafcbf0f8"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_TYPE_MASK" ref="fadb17f49eecf4b9bdd4d73cafcbf0f8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_ERR_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Type of Error     </td>
  </tr>
</table>
<a class="anchor" name="1d024236323ffe0146a5595639eda05f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_TYPE_SHIFT" ref="1d024236323ffe0146a5595639eda05f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_ERR_TYPE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Type of Error Shift     </td>
  </tr>
</table>
<a class="anchor" name="fa08de7d0c03a692d4a4a0d9d7123f36"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_VALID_MASK" ref="fa08de7d0c03a692d4a4a0d9d7123f36" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_ERR_VALID_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error Read Succeeded Status     </td>
  </tr>
</table>
<a class="anchor" name="451e04b2aec0f51841bc13621723ac1b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_VALID_SHIFT" ref="451e04b2aec0f51841bc13621723ac1b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_ERR_VALID_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error Read Succeeded Status Shift     </td>
  </tr>
</table>
<a class="anchor" name="7da5e93c31cfb573937b4d1fd3c38e7b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_OFFSET" ref="7da5e93c31cfb573937b4d1fd3c38e7b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_OFFSET&nbsp;&nbsp;&nbsp;0x154          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Error FIFO Read Register     </td>
  </tr>
</table>
<a class="anchor" name="d7720b2743fbddd8b68b797a621882ea"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_REQ_ID_MASK" ref="d7720b2743fbddd8b68b797a621882ea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPEFR_REQ_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester of Error Msg     </td>
  </tr>
</table>
<a class="anchor" name="07525d9a326305f8edc297490cccc622"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_ASSERT_MASK" ref="07525d9a326305f8edc297490cccc622" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_INTR_ASSERT_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether Interrupt INTx is asserted     </td>
  </tr>
</table>
<a class="anchor" name="f1ae1faeaa4fd398eb698059583a0115"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_LINE_MASK" ref="f1ae1faeaa4fd398eb698059583a0115" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_INTR_LINE_MASK&nbsp;&nbsp;&nbsp;0x18000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Line Mask     </td>
  </tr>
</table>
<a class="anchor" name="af41bb10039bcd7f6b21243b0b555f58"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_VALID_MASK" ref="af41bb10039bcd7f6b21243b0b555f58" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_INTR_VALID_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Read Succeeded Status     </td>
  </tr>
</table>
<a class="anchor" name="83102a84911810ede7dddef26134500c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_VALID_SHIFT" ref="83102a84911810ede7dddef26134500c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_INTR_VALID_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Read Valid Shift     </td>
  </tr>
</table>
<a class="anchor" name="bd7cb80df342f4f5f9294cae9ae58393"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSI_ADDR_MASK" ref="bd7cb80df342f4f5f9294cae9ae58393" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_MSI_ADDR_MASK&nbsp;&nbsp;&nbsp;0x07FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MSI Address     </td>
  </tr>
</table>
<a class="anchor" name="1000329460188203d7620358ef07c392"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT" ref="1000329460188203d7620358ef07c392" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MSI Address Shift     </td>
  </tr>
</table>
<a class="anchor" name="6abbd10db462fbf50fe0d9954a9f2dfb"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK" ref="6abbd10db462fbf50fe0d9954a9f2dfb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether Interrupt is MSI or INTx     </td>
  </tr>
</table>
<a class="anchor" name="fa67bdbbacf46c18fd904157bd36a305"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT" ref="fa67bdbbacf46c18fd904157bd36a305" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MSI/INTx Interrupt Shift     </td>
  </tr>
</table>
<a class="anchor" name="e124b23fb74e555a7c1af4a4c3e27084"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_OFFSET" ref="e124b23fb74e555a7c1af4a4c3e27084" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_OFFSET&nbsp;&nbsp;&nbsp;0x158          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Read1 Register     </td>
  </tr>
</table>
<a class="anchor" name="76780fb3033dc58afefbb972a87a3e12"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_REQ_ID_MASK" ref="76780fb3033dc58afefbb972a87a3e12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR1_REQ_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Requester Id of Interrupt Message     </td>
  </tr>
</table>
<a class="anchor" name="5a4df3a0e0267411e1f3d29f8ee6ab3d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR2_MSG_DATA_MASK" ref="5a4df3a0e0267411e1f3d29f8ee6ab3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR2_MSG_DATA_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pay Load for MSI Message     </td>
  </tr>
</table>
<a class="anchor" name="a01d33e8ebd655324c445d6667c474a6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR2_OFFSET" ref="a01d33e8ebd655324c445d6667c474a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPIFR2_OFFSET&nbsp;&nbsp;&nbsp;0x15C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Read2 Register     </td>
  </tr>
</table>
<a class="anchor" name="654430376760ca8cd446e121d8323506"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_LOWER_MASK" ref="654430376760ca8cd446e121d8323506" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPMSIB_LOWER_MASK&nbsp;&nbsp;&nbsp;0xFFFFF000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lower 32 bits of 64 bit MSI Base Address     </td>
  </tr>
</table>
<a class="anchor" name="b262be7a7cfe05bcbd8fff4c36781847"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_LOWER_OFFSET" ref="b262be7a7cfe05bcbd8fff4c36781847" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPMSIB_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x150          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port MSI Base 2 Register Lower 32 bits from 64 bit address are written     </td>
  </tr>
</table>
<a class="anchor" name="4cc94ea7e52fbd74e8c11497b7035101"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_UPPER_MASK" ref="4cc94ea7e52fbd74e8c11497b7035101" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPMSIB_UPPER_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Upper 32 bits of 64 bit MSI Base Address     </td>
  </tr>
</table>
<a class="anchor" name="d22d3b50e135b3af9aa8d2fe1fa19342"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_UPPER_OFFSET" ref="d22d3b50e135b3af9aa8d2fe1fa19342" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPMSIB_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x14C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port MSI Base 1 Register Upper 32 bits from 64 bit address are written     </td>
  </tr>
</table>
<a class="anchor" name="be445f747ffdc2dc790b2d9e13b1fd21"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK" ref="be445f747ffdc2dc790b2d9e13b1fd21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bridge Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="3896c29e8fd82e5462c6cbf4269a48ab"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_COMP_TIMEOUT_MASK" ref="3896c29e8fd82e5462c6cbf4269a48ab" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_COMP_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x0FF00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Completion Timeout     </td>
  </tr>
</table>
<a class="anchor" name="bd5495b4a6234d4a699d8b186b4008f6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT" ref="bd5495b4a6234d4a699d8b186b4008f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Completion Timeout Shift     </td>
  </tr>
</table>
<a class="anchor" name="dadb710586386f337927be4986240344"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK" ref="dadb710586386f337927be4986240344" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Error FIFO Not Empty     </td>
  </tr>
</table>
<a class="anchor" name="a80d8a6cf938feb9ce14066a5d28841a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT" ref="a80d8a6cf938feb9ce14066a5d28841a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Error FIFO Empty Shift     </td>
  </tr>
</table>
<a class="anchor" name="c9300aaf397a947d012189bda9b39fdc"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK" ref="c9300aaf397a947d012189bda9b39fdc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Error FIFO Overflow     </td>
  </tr>
</table>
<a class="anchor" name="f545f0e9b3d9d4116440549e3b67b8c2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT" ref="f545f0e9b3d9d4116440549e3b67b8c2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Error FIFO Overflow Shift     </td>
  </tr>
</table>
<a class="anchor" name="d58aad91ec38fafcbb298f37322208a2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK" ref="d58aad91ec38fafcbb298f37322208a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Not Empty     </td>
  </tr>
</table>
<a class="anchor" name="9d22895d274161387ba82ee05d7f8fcc"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT" ref="9d22895d274161387ba82ee05d7f8fcc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Empty Shift     </td>
  </tr>
</table>
<a class="anchor" name="e015ec5a90efa801ac9eb9d6e608a78c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK" ref="e015ec5a90efa801ac9eb9d6e608a78c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Overflow     </td>
  </tr>
</table>
<a class="anchor" name="f9fc0f795e37686090364f29c94273ad"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT" ref="f9fc0f795e37686090364f29c94273ad" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Interrupt FIFO Overflow Shift     </td>
  </tr>
</table>
<a class="anchor" name="eb7bf609d7a9abcde988e449478bdd39"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_MASK" ref="eb7bf609d7a9abcde988e449478bdd39" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_MASK&nbsp;&nbsp;&nbsp;0x0FFF0001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Register mask     </td>
  </tr>
</table>
<a class="anchor" name="472a07b3a8c47755078a4aa11c69d9e6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_OFFSET" ref="472a07b3a8c47755078a4aa11c69d9e6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_RPSC_OFFSET&nbsp;&nbsp;&nbsp;0x148          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Root Port Status &amp; Control Register     </td>
  </tr>
</table>
<a class="anchor" name="9c6462e4365908fa49d9c2122d8cff04"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_UP_CONFIG_CAPABLE" ref="9c6462e4365908fa49d9c2122d8cff04" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_UP_CONFIG_CAPABLE&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Up Config Capable     </td>
  </tr>
</table>
<a class="anchor" name="e4f224ae6fcc8873812169f637a3e2af"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_ID_MASK" ref="e4f224ae6fcc8873812169f637a3e2af" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vsec capability Id     </td>
  </tr>
</table>
<a class="anchor" name="413a18bdae8414a275812a90685cb553"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_NEXT_MASK" ref="413a18bdae8414a275812a90685cb553" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_NEXT_MASK&nbsp;&nbsp;&nbsp;0xFFF00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Offset to next capability     </td>
  </tr>
</table>
<a class="anchor" name="8120619783711125bed122d13474cfbb"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_NEXT_SHIFT" ref="8120619783711125bed122d13474cfbb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_NEXT_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Next capability offset shift     </td>
  </tr>
</table>
<a class="anchor" name="ab32c4a448c83ec7b58a1bef318b87e6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_OFFSET" ref="ab32c4a448c83ec7b58a1bef318b87e6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_OFFSET&nbsp;&nbsp;&nbsp;0x128          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
VSEC Capability Register     </td>
  </tr>
</table>
<a class="anchor" name="26ba0546dc3d42fe3bf7cf4fc049d070"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_VER_MASK" ref="26ba0546dc3d42fe3bf7cf4fc049d070" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_VER_MASK&nbsp;&nbsp;&nbsp;0x000F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version of capability Structure     </td>
  </tr>
</table>
<a class="anchor" name="9d1d420639744f267164f982aec774ff"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_VER_SHIFT" ref="9d1d420639744f267164f982aec774ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECC_VER_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
VSEC Version shift     </td>
  </tr>
</table>
<a class="anchor" name="693339049b33a9a37ba148ae52f9e26e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_ID_MASK" ref="693339049b33a9a37ba148ae52f9e26e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vsec structure Id     </td>
  </tr>
</table>
<a class="anchor" name="2052d1f567b006ab5dc55e873be071a5"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_LEN_MASK" ref="2052d1f567b006ab5dc55e873be071a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_LEN_MASK&nbsp;&nbsp;&nbsp;0xFFF00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Length of Vsec capability structure     </td>
  </tr>
</table>
<a class="anchor" name="a9440236f916738fcaafc147be70d7d6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_LEN_SHIFT" ref="a9440236f916738fcaafc147be70d7d6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_LEN_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vsec length shift     </td>
  </tr>
</table>
<a class="anchor" name="b9af5df05d867d883e8d03b7c66c5919"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_OFFSET" ref="b9af5df05d867d883e8d03b7c66c5919" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_OFFSET&nbsp;&nbsp;&nbsp;0x12C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
VSEC Header Register     </td>
  </tr>
</table>
<a class="anchor" name="3f289203459ecd7d4bfc102b3271d82c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_REV_MASK" ref="3f289203459ecd7d4bfc102b3271d82c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_REV_MASK&nbsp;&nbsp;&nbsp;0x000F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vsec header version     </td>
  </tr>
</table>
<a class="anchor" name="bc2bd55e399d90d77420ad8440eacf1d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_REV_SHIFT" ref="bc2bd55e399d90d77420ad8440eacf1d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIPCIE_VSECH_REV_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vsec version shift     </td>
  </tr>
</table>
<a class="anchor" name="67331c0d37843376c1ced3ab19b879f1"></a><!-- doxytag: member="xaxipcie_hw.h::XAxiPcie_WriteReg" ref="67331c0d37843376c1ced3ab19b879f1" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiPcie_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Macro to write register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the PCIe. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data to write.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XAxiPcie_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
