#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024fb9a834c0 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v0000024fb9abb600_0 .net "PC", 31 0, v0000024fb9ab2cd0_0;  1 drivers
v0000024fb9abb880_0 .var "clk", 0 0;
v0000024fb9abb740_0 .net "clkout", 0 0, L_0000024fb9ab1920;  1 drivers
v0000024fb9abb380_0 .net "cycles_consumed", 31 0, v0000024fb9ab7e40_0;  1 drivers
v0000024fb9aba200_0 .net "regs0", 31 0, L_0000024fb9ab22c0;  1 drivers
v0000024fb9abac00_0 .net "regs1", 31 0, L_0000024fb9ab1d80;  1 drivers
v0000024fb9aba020_0 .net "regs2", 31 0, L_0000024fb9ab2330;  1 drivers
v0000024fb9abb920_0 .net "regs3", 31 0, L_0000024fb9ab1df0;  1 drivers
v0000024fb9abaca0_0 .net "regs4", 31 0, L_0000024fb9ab1e60;  1 drivers
v0000024fb9abba60_0 .net "regs5", 31 0, L_0000024fb9ab1ed0;  1 drivers
v0000024fb9ab9ee0_0 .var "rst", 0 0;
S_0000024fb9a98890 .scope module, "cpu" "processor" 2 29, 3 4 0, S_0000024fb9a834c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000024fb9a98ff0 .param/l "RType" 0 4 9, C4<000000>;
P_0000024fb9a99028 .param/l "add" 0 4 11, C4<100000>;
P_0000024fb9a99060 .param/l "addi" 0 4 13, C4<001000>;
P_0000024fb9a99098 .param/l "addu" 0 4 11, C4<100001>;
P_0000024fb9a990d0 .param/l "and_" 0 4 11, C4<100100>;
P_0000024fb9a99108 .param/l "andi" 0 4 13, C4<001100>;
P_0000024fb9a99140 .param/l "beq" 0 4 13, C4<000100>;
P_0000024fb9a99178 .param/l "bne" 0 4 13, C4<000101>;
P_0000024fb9a991b0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000024fb9a991e8 .param/l "j" 0 4 14, C4<000010>;
P_0000024fb9a99220 .param/l "jal" 0 4 14, C4<000011>;
P_0000024fb9a99258 .param/l "jr" 0 4 12, C4<001000>;
P_0000024fb9a99290 .param/l "lw" 0 4 13, C4<100011>;
P_0000024fb9a992c8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000024fb9a99300 .param/l "or_" 0 4 11, C4<100101>;
P_0000024fb9a99338 .param/l "ori" 0 4 13, C4<001101>;
P_0000024fb9a99370 .param/l "sgt" 0 4 12, C4<101011>;
P_0000024fb9a993a8 .param/l "sll" 0 4 12, C4<000000>;
P_0000024fb9a993e0 .param/l "slt" 0 4 11, C4<101010>;
P_0000024fb9a99418 .param/l "slti" 0 4 13, C4<101010>;
P_0000024fb9a99450 .param/l "srl" 0 4 12, C4<000010>;
P_0000024fb9a99488 .param/l "sub" 0 4 11, C4<100010>;
P_0000024fb9a994c0 .param/l "subu" 0 4 11, C4<100011>;
P_0000024fb9a994f8 .param/l "sw" 0 4 13, C4<101011>;
P_0000024fb9a99530 .param/l "xor_" 0 4 11, C4<100110>;
P_0000024fb9a99568 .param/l "xori" 0 4 13, C4<001110>;
L_0000024fb9ab2100 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab2560 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab18b0 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab1a00 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab2020 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab16f0 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab1760 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab2170 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab1920 .functor OR 1, v0000024fb9abb880_0, v0000024fb9a8bad0_0, C4<0>, C4<0>;
L_0000024fb9ab1680 .functor OR 1, L_0000024fb9abb2e0, L_0000024fb9aba2a0, C4<0>, C4<0>;
L_0000024fb9ab1bc0 .functor AND 1, L_0000024fb9abb4c0, L_0000024fb9aba340, C4<1>, C4<1>;
L_0000024fb9ab2480 .functor OR 1, L_0000024fb9aba480, L_0000024fb9aba660, C4<0>, C4<0>;
L_0000024fb9ab1c30 .functor NOT 1, v0000024fb9ab9ee0_0, C4<0>, C4<0>, C4<0>;
L_0000024fb9ab17d0 .functor OR 1, L_0000024fb9b61b20, L_0000024fb9b62c00, C4<0>, C4<0>;
L_0000024fb9ab23a0 .functor OR 1, L_0000024fb9ab17d0, L_0000024fb9b62de0, C4<0>, C4<0>;
L_0000024fb9ab1840 .functor OR 1, L_0000024fb9b62a20, L_0000024fb9b61da0, C4<0>, C4<0>;
L_0000024fb9ab2410 .functor AND 1, L_0000024fb9b61620, L_0000024fb9ab1840, C4<1>, C4<1>;
L_0000024fb9ab1a70 .functor OR 1, L_0000024fb9b62ac0, L_0000024fb9b62840, C4<0>, C4<0>;
L_0000024fb9ab1ae0 .functor AND 1, L_0000024fb9b61ee0, L_0000024fb9ab1a70, C4<1>, C4<1>;
v0000024fb9ab3f90_0 .net "ALUOp", 3 0, v0000024fb9a8c890_0;  1 drivers
v0000024fb9ab2690_0 .net "ALUResult", 31 0, v0000024fb9aafcb0_0;  1 drivers
v0000024fb9ab4170_0 .net "ALUSrc", 0 0, v0000024fb9a8b7b0_0;  1 drivers
v0000024fb9ab2ff0_0 .net "ALUin2", 31 0, L_0000024fb9b625c0;  1 drivers
v0000024fb9ab42b0_0 .net "MemReadEn", 0 0, v0000024fb9a8c430_0;  1 drivers
v0000024fb9ab2eb0_0 .net "MemWriteEn", 0 0, v0000024fb9a8c6b0_0;  1 drivers
v0000024fb9ab4210_0 .net "MemtoReg", 0 0, v0000024fb9a8b170_0;  1 drivers
v0000024fb9ab39f0_0 .net "PC", 31 0, v0000024fb9ab2cd0_0;  alias, 1 drivers
v0000024fb9ab2d70_0 .net "PCPlus1", 31 0, L_0000024fb9aba3e0;  1 drivers
v0000024fb9ab3810_0 .net "PCsrc", 0 0, v0000024fb9ab1290_0;  1 drivers
v0000024fb9ab4530_0 .net "RegDst", 0 0, v0000024fb9a8c1b0_0;  1 drivers
v0000024fb9ab3770_0 .net "RegWriteEn", 0 0, v0000024fb9a8b210_0;  1 drivers
v0000024fb9ab3ef0_0 .net "WriteRegister", 4 0, L_0000024fb9b618a0;  1 drivers
v0000024fb9ab38b0_0 .net *"_ivl_0", 0 0, L_0000024fb9ab2100;  1 drivers
L_0000024fb9b04f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab3950_0 .net/2u *"_ivl_10", 4 0, L_0000024fb9b04f10;  1 drivers
L_0000024fb9b05300 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab3a90_0 .net *"_ivl_101", 25 0, L_0000024fb9b05300;  1 drivers
L_0000024fb9b05348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab2870_0 .net/2u *"_ivl_102", 31 0, L_0000024fb9b05348;  1 drivers
v0000024fb9ab36d0_0 .net *"_ivl_104", 0 0, L_0000024fb9abb4c0;  1 drivers
L_0000024fb9b05390 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab2730_0 .net/2u *"_ivl_106", 5 0, L_0000024fb9b05390;  1 drivers
v0000024fb9ab3bd0_0 .net *"_ivl_108", 0 0, L_0000024fb9aba340;  1 drivers
v0000024fb9ab3090_0 .net *"_ivl_111", 0 0, L_0000024fb9ab1bc0;  1 drivers
L_0000024fb9b053d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab29b0_0 .net/2u *"_ivl_112", 5 0, L_0000024fb9b053d8;  1 drivers
v0000024fb9ab2b90_0 .net *"_ivl_114", 0 0, L_0000024fb9aba480;  1 drivers
L_0000024fb9b05420 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab3b30_0 .net/2u *"_ivl_116", 5 0, L_0000024fb9b05420;  1 drivers
v0000024fb9ab3c70_0 .net *"_ivl_118", 0 0, L_0000024fb9aba660;  1 drivers
L_0000024fb9b04f58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab3590_0 .net/2u *"_ivl_12", 5 0, L_0000024fb9b04f58;  1 drivers
v0000024fb9ab4030_0 .net *"_ivl_121", 0 0, L_0000024fb9ab2480;  1 drivers
v0000024fb9ab4350_0 .net *"_ivl_123", 9 0, L_0000024fb9aba700;  1 drivers
v0000024fb9ab2c30_0 .net *"_ivl_124", 31 0, L_0000024fb9aba7a0;  1 drivers
L_0000024fb9b05468 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab27d0_0 .net *"_ivl_127", 21 0, L_0000024fb9b05468;  1 drivers
v0000024fb9ab3d10_0 .net *"_ivl_128", 31 0, L_0000024fb9aba840;  1 drivers
v0000024fb9ab3e50_0 .net *"_ivl_130", 31 0, L_0000024fb9aba8e0;  1 drivers
v0000024fb9ab4490_0 .net *"_ivl_132", 31 0, L_0000024fb9abaa20;  1 drivers
v0000024fb9ab2e10_0 .net *"_ivl_136", 0 0, L_0000024fb9ab1c30;  1 drivers
L_0000024fb9b054f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab2910_0 .net/2u *"_ivl_138", 31 0, L_0000024fb9b054f8;  1 drivers
v0000024fb9ab2a50_0 .net *"_ivl_14", 0 0, L_0000024fb9aba520;  1 drivers
L_0000024fb9b055d0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab2f50_0 .net/2u *"_ivl_142", 5 0, L_0000024fb9b055d0;  1 drivers
v0000024fb9ab3130_0 .net *"_ivl_144", 0 0, L_0000024fb9b61b20;  1 drivers
L_0000024fb9b05618 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab31d0_0 .net/2u *"_ivl_146", 5 0, L_0000024fb9b05618;  1 drivers
v0000024fb9ab3270_0 .net *"_ivl_148", 0 0, L_0000024fb9b62c00;  1 drivers
v0000024fb9ab3310_0 .net *"_ivl_151", 0 0, L_0000024fb9ab17d0;  1 drivers
L_0000024fb9b05660 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab3450_0 .net/2u *"_ivl_152", 5 0, L_0000024fb9b05660;  1 drivers
v0000024fb9ab34f0_0 .net *"_ivl_154", 0 0, L_0000024fb9b62de0;  1 drivers
v0000024fb9ab3630_0 .net *"_ivl_157", 0 0, L_0000024fb9ab23a0;  1 drivers
L_0000024fb9b056a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5e60_0 .net/2u *"_ivl_158", 15 0, L_0000024fb9b056a8;  1 drivers
L_0000024fb9b04fa0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5000_0 .net/2u *"_ivl_16", 4 0, L_0000024fb9b04fa0;  1 drivers
v0000024fb9ab6400_0 .net *"_ivl_160", 31 0, L_0000024fb9b61300;  1 drivers
v0000024fb9ab5be0_0 .net *"_ivl_163", 0 0, L_0000024fb9b62d40;  1 drivers
v0000024fb9ab5aa0_0 .net *"_ivl_164", 15 0, L_0000024fb9b61d00;  1 drivers
v0000024fb9ab4d80_0 .net *"_ivl_166", 31 0, L_0000024fb9b62660;  1 drivers
v0000024fb9ab5f00_0 .net *"_ivl_170", 31 0, L_0000024fb9b61bc0;  1 drivers
L_0000024fb9b056f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab64a0_0 .net *"_ivl_173", 25 0, L_0000024fb9b056f0;  1 drivers
L_0000024fb9b05738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5640_0 .net/2u *"_ivl_174", 31 0, L_0000024fb9b05738;  1 drivers
v0000024fb9ab4e20_0 .net *"_ivl_176", 0 0, L_0000024fb9b61620;  1 drivers
L_0000024fb9b05780 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5dc0_0 .net/2u *"_ivl_178", 5 0, L_0000024fb9b05780;  1 drivers
v0000024fb9ab62c0_0 .net *"_ivl_180", 0 0, L_0000024fb9b62a20;  1 drivers
L_0000024fb9b057c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5fa0_0 .net/2u *"_ivl_182", 5 0, L_0000024fb9b057c8;  1 drivers
v0000024fb9ab5c80_0 .net *"_ivl_184", 0 0, L_0000024fb9b61da0;  1 drivers
v0000024fb9ab5b40_0 .net *"_ivl_187", 0 0, L_0000024fb9ab1840;  1 drivers
v0000024fb9ab4ba0_0 .net *"_ivl_189", 0 0, L_0000024fb9ab2410;  1 drivers
v0000024fb9ab4b00_0 .net *"_ivl_19", 4 0, L_0000024fb9abb6a0;  1 drivers
L_0000024fb9b05810 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab53c0_0 .net/2u *"_ivl_190", 5 0, L_0000024fb9b05810;  1 drivers
v0000024fb9ab47e0_0 .net *"_ivl_192", 0 0, L_0000024fb9b611c0;  1 drivers
L_0000024fb9b05858 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5140_0 .net/2u *"_ivl_194", 31 0, L_0000024fb9b05858;  1 drivers
v0000024fb9ab46a0_0 .net *"_ivl_196", 31 0, L_0000024fb9b62700;  1 drivers
L_0000024fb9b04ec8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab4ec0_0 .net/2u *"_ivl_2", 5 0, L_0000024fb9b04ec8;  1 drivers
v0000024fb9ab5320_0 .net *"_ivl_20", 4 0, L_0000024fb9abbba0;  1 drivers
v0000024fb9ab5d20_0 .net *"_ivl_200", 31 0, L_0000024fb9b60f40;  1 drivers
L_0000024fb9b058a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab6040_0 .net *"_ivl_203", 25 0, L_0000024fb9b058a0;  1 drivers
L_0000024fb9b058e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab58c0_0 .net/2u *"_ivl_204", 31 0, L_0000024fb9b058e8;  1 drivers
v0000024fb9ab51e0_0 .net *"_ivl_206", 0 0, L_0000024fb9b61ee0;  1 drivers
L_0000024fb9b05930 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5500_0 .net/2u *"_ivl_208", 5 0, L_0000024fb9b05930;  1 drivers
v0000024fb9ab49c0_0 .net *"_ivl_210", 0 0, L_0000024fb9b62ac0;  1 drivers
L_0000024fb9b05978 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab60e0_0 .net/2u *"_ivl_212", 5 0, L_0000024fb9b05978;  1 drivers
v0000024fb9ab6180_0 .net *"_ivl_214", 0 0, L_0000024fb9b62840;  1 drivers
v0000024fb9ab4c40_0 .net *"_ivl_217", 0 0, L_0000024fb9ab1a70;  1 drivers
v0000024fb9ab4ce0_0 .net *"_ivl_219", 0 0, L_0000024fb9ab1ae0;  1 drivers
L_0000024fb9b059c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab6220_0 .net/2u *"_ivl_220", 5 0, L_0000024fb9b059c0;  1 drivers
v0000024fb9ab6360_0 .net *"_ivl_222", 0 0, L_0000024fb9b62b60;  1 drivers
v0000024fb9ab4880_0 .net *"_ivl_224", 31 0, L_0000024fb9b613a0;  1 drivers
v0000024fb9ab6540_0 .net *"_ivl_24", 0 0, L_0000024fb9ab18b0;  1 drivers
L_0000024fb9b04fe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab4740_0 .net/2u *"_ivl_26", 4 0, L_0000024fb9b04fe8;  1 drivers
v0000024fb9ab50a0_0 .net *"_ivl_29", 4 0, L_0000024fb9abbb00;  1 drivers
v0000024fb9ab4920_0 .net *"_ivl_32", 0 0, L_0000024fb9ab1a00;  1 drivers
L_0000024fb9b05030 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab4f60_0 .net/2u *"_ivl_34", 4 0, L_0000024fb9b05030;  1 drivers
v0000024fb9ab4a60_0 .net *"_ivl_37", 4 0, L_0000024fb9abb560;  1 drivers
v0000024fb9ab5280_0 .net *"_ivl_40", 0 0, L_0000024fb9ab2020;  1 drivers
L_0000024fb9b05078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5460_0 .net/2u *"_ivl_42", 15 0, L_0000024fb9b05078;  1 drivers
v0000024fb9ab55a0_0 .net *"_ivl_45", 15 0, L_0000024fb9abbc40;  1 drivers
v0000024fb9ab56e0_0 .net *"_ivl_48", 0 0, L_0000024fb9ab16f0;  1 drivers
v0000024fb9ab5780_0 .net *"_ivl_5", 5 0, L_0000024fb9abb100;  1 drivers
L_0000024fb9b050c0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5820_0 .net/2u *"_ivl_50", 36 0, L_0000024fb9b050c0;  1 drivers
L_0000024fb9b05108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab5960_0 .net/2u *"_ivl_52", 31 0, L_0000024fb9b05108;  1 drivers
v0000024fb9ab5a00_0 .net *"_ivl_55", 4 0, L_0000024fb9abbce0;  1 drivers
v0000024fb9ab7bc0_0 .net *"_ivl_56", 36 0, L_0000024fb9abbd80;  1 drivers
v0000024fb9ab8fc0_0 .net *"_ivl_58", 36 0, L_0000024fb9abb1a0;  1 drivers
v0000024fb9ab8de0_0 .net *"_ivl_62", 0 0, L_0000024fb9ab1760;  1 drivers
L_0000024fb9b05150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab8ac0_0 .net/2u *"_ivl_64", 5 0, L_0000024fb9b05150;  1 drivers
v0000024fb9ab9100_0 .net *"_ivl_67", 5 0, L_0000024fb9aba5c0;  1 drivers
v0000024fb9ab7f80_0 .net *"_ivl_70", 0 0, L_0000024fb9ab2170;  1 drivers
L_0000024fb9b05198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab8200_0 .net/2u *"_ivl_72", 57 0, L_0000024fb9b05198;  1 drivers
L_0000024fb9b051e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab8b60_0 .net/2u *"_ivl_74", 31 0, L_0000024fb9b051e0;  1 drivers
v0000024fb9ab8980_0 .net *"_ivl_77", 25 0, L_0000024fb9abafc0;  1 drivers
v0000024fb9ab7d00_0 .net *"_ivl_78", 57 0, L_0000024fb9abb060;  1 drivers
v0000024fb9ab8020_0 .net *"_ivl_8", 0 0, L_0000024fb9ab2560;  1 drivers
v0000024fb9ab94c0_0 .net *"_ivl_80", 57 0, L_0000024fb9aba0c0;  1 drivers
L_0000024fb9b05228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab8480_0 .net/2u *"_ivl_84", 31 0, L_0000024fb9b05228;  1 drivers
L_0000024fb9b05270 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab7ee0_0 .net/2u *"_ivl_88", 5 0, L_0000024fb9b05270;  1 drivers
v0000024fb9ab7da0_0 .net *"_ivl_90", 0 0, L_0000024fb9abb2e0;  1 drivers
L_0000024fb9b052b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024fb9ab7c60_0 .net/2u *"_ivl_92", 5 0, L_0000024fb9b052b8;  1 drivers
v0000024fb9ab9060_0 .net *"_ivl_94", 0 0, L_0000024fb9aba2a0;  1 drivers
v0000024fb9ab7800_0 .net *"_ivl_97", 0 0, L_0000024fb9ab1680;  1 drivers
v0000024fb9ab8c00_0 .net *"_ivl_98", 31 0, L_0000024fb9abb420;  1 drivers
v0000024fb9ab83e0_0 .net "adderResult", 31 0, L_0000024fb9abaac0;  1 drivers
v0000024fb9ab8e80_0 .net "address", 31 0, L_0000024fb9aba160;  1 drivers
v0000024fb9ab80c0_0 .net "clk", 0 0, L_0000024fb9ab1920;  alias, 1 drivers
v0000024fb9ab7e40_0 .var "cycles_consumed", 31 0;
v0000024fb9ab8f20_0 .net "extImm", 31 0, L_0000024fb9b628e0;  1 drivers
v0000024fb9ab88e0_0 .net "funct", 5 0, L_0000024fb9aba980;  1 drivers
v0000024fb9ab8660_0 .net "hlt", 0 0, v0000024fb9a8bad0_0;  1 drivers
v0000024fb9ab8520_0 .net "imm", 15 0, L_0000024fb9abb240;  1 drivers
v0000024fb9ab91a0_0 .net "immediate", 31 0, L_0000024fb9b62ca0;  1 drivers
v0000024fb9ab9240_0 .net "input_clk", 0 0, v0000024fb9abb880_0;  1 drivers
v0000024fb9ab7a80_0 .net "instruction", 31 0, L_0000024fb9b61c60;  1 drivers
v0000024fb9ab9560_0 .net "memoryReadData", 31 0, v0000024fb9ab0cf0_0;  1 drivers
v0000024fb9ab8700_0 .net "nextPC", 31 0, L_0000024fb9abab60;  1 drivers
v0000024fb9ab85c0_0 .net "opcode", 5 0, L_0000024fb9abaf20;  1 drivers
v0000024fb9ab92e0_0 .net "rd", 4 0, L_0000024fb9abad40;  1 drivers
v0000024fb9ab79e0_0 .net "readData1", 31 0, L_0000024fb9ab2090;  1 drivers
v0000024fb9ab8ca0_0 .net "readData1_w", 31 0, L_0000024fb9b61e40;  1 drivers
v0000024fb9ab87a0_0 .net "readData2", 31 0, L_0000024fb9ab2250;  1 drivers
v0000024fb9ab8840_0 .net "regs0", 31 0, L_0000024fb9ab22c0;  alias, 1 drivers
v0000024fb9ab9420_0 .net "regs1", 31 0, L_0000024fb9ab1d80;  alias, 1 drivers
v0000024fb9ab9380_0 .net "regs2", 31 0, L_0000024fb9ab2330;  alias, 1 drivers
v0000024fb9ab8a20_0 .net "regs3", 31 0, L_0000024fb9ab1df0;  alias, 1 drivers
v0000024fb9ab82a0_0 .net "regs4", 31 0, L_0000024fb9ab1e60;  alias, 1 drivers
v0000024fb9ab76c0_0 .net "regs5", 31 0, L_0000024fb9ab1ed0;  alias, 1 drivers
v0000024fb9ab7760_0 .net "rs", 4 0, L_0000024fb9abb7e0;  1 drivers
v0000024fb9ab8d40_0 .net "rst", 0 0, v0000024fb9ab9ee0_0;  1 drivers
v0000024fb9ab8340_0 .net "rt", 4 0, L_0000024fb9abb9c0;  1 drivers
v0000024fb9ab78a0_0 .net "shamt", 31 0, L_0000024fb9ab9f80;  1 drivers
v0000024fb9ab7940_0 .net "wire_instruction", 31 0, L_0000024fb9ab21e0;  1 drivers
v0000024fb9ab7b20_0 .net "writeData", 31 0, L_0000024fb9b61940;  1 drivers
v0000024fb9ab8160_0 .net "zero", 0 0, L_0000024fb9b627a0;  1 drivers
L_0000024fb9abb100 .part L_0000024fb9b61c60, 26, 6;
L_0000024fb9abaf20 .functor MUXZ 6, L_0000024fb9abb100, L_0000024fb9b04ec8, L_0000024fb9ab2100, C4<>;
L_0000024fb9aba520 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b04f58;
L_0000024fb9abb6a0 .part L_0000024fb9b61c60, 11, 5;
L_0000024fb9abbba0 .functor MUXZ 5, L_0000024fb9abb6a0, L_0000024fb9b04fa0, L_0000024fb9aba520, C4<>;
L_0000024fb9abad40 .functor MUXZ 5, L_0000024fb9abbba0, L_0000024fb9b04f10, L_0000024fb9ab2560, C4<>;
L_0000024fb9abbb00 .part L_0000024fb9b61c60, 21, 5;
L_0000024fb9abb7e0 .functor MUXZ 5, L_0000024fb9abbb00, L_0000024fb9b04fe8, L_0000024fb9ab18b0, C4<>;
L_0000024fb9abb560 .part L_0000024fb9b61c60, 16, 5;
L_0000024fb9abb9c0 .functor MUXZ 5, L_0000024fb9abb560, L_0000024fb9b05030, L_0000024fb9ab1a00, C4<>;
L_0000024fb9abbc40 .part L_0000024fb9b61c60, 0, 16;
L_0000024fb9abb240 .functor MUXZ 16, L_0000024fb9abbc40, L_0000024fb9b05078, L_0000024fb9ab2020, C4<>;
L_0000024fb9abbce0 .part L_0000024fb9b61c60, 6, 5;
L_0000024fb9abbd80 .concat [ 5 32 0 0], L_0000024fb9abbce0, L_0000024fb9b05108;
L_0000024fb9abb1a0 .functor MUXZ 37, L_0000024fb9abbd80, L_0000024fb9b050c0, L_0000024fb9ab16f0, C4<>;
L_0000024fb9ab9f80 .part L_0000024fb9abb1a0, 0, 32;
L_0000024fb9aba5c0 .part L_0000024fb9b61c60, 0, 6;
L_0000024fb9aba980 .functor MUXZ 6, L_0000024fb9aba5c0, L_0000024fb9b05150, L_0000024fb9ab1760, C4<>;
L_0000024fb9abafc0 .part L_0000024fb9b61c60, 0, 26;
L_0000024fb9abb060 .concat [ 26 32 0 0], L_0000024fb9abafc0, L_0000024fb9b051e0;
L_0000024fb9aba0c0 .functor MUXZ 58, L_0000024fb9abb060, L_0000024fb9b05198, L_0000024fb9ab2170, C4<>;
L_0000024fb9aba160 .part L_0000024fb9aba0c0, 0, 32;
L_0000024fb9aba3e0 .arith/sum 32, v0000024fb9ab2cd0_0, L_0000024fb9b05228;
L_0000024fb9abb2e0 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b05270;
L_0000024fb9aba2a0 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b052b8;
L_0000024fb9abb420 .concat [ 6 26 0 0], L_0000024fb9abaf20, L_0000024fb9b05300;
L_0000024fb9abb4c0 .cmp/eq 32, L_0000024fb9abb420, L_0000024fb9b05348;
L_0000024fb9aba340 .cmp/eq 6, L_0000024fb9aba980, L_0000024fb9b05390;
L_0000024fb9aba480 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b053d8;
L_0000024fb9aba660 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b05420;
L_0000024fb9aba700 .part L_0000024fb9abb240, 0, 10;
L_0000024fb9aba7a0 .concat [ 10 22 0 0], L_0000024fb9aba700, L_0000024fb9b05468;
L_0000024fb9aba840 .arith/sum 32, v0000024fb9ab2cd0_0, L_0000024fb9aba7a0;
L_0000024fb9aba8e0 .functor MUXZ 32, L_0000024fb9aba840, L_0000024fb9aba160, L_0000024fb9ab2480, C4<>;
L_0000024fb9abaa20 .functor MUXZ 32, L_0000024fb9aba8e0, L_0000024fb9ab2090, L_0000024fb9ab1bc0, C4<>;
L_0000024fb9abaac0 .functor MUXZ 32, L_0000024fb9abaa20, L_0000024fb9aba160, L_0000024fb9ab1680, C4<>;
L_0000024fb9b61c60 .functor MUXZ 32, L_0000024fb9ab21e0, L_0000024fb9b054f8, L_0000024fb9ab1c30, C4<>;
L_0000024fb9b61b20 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b055d0;
L_0000024fb9b62c00 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b05618;
L_0000024fb9b62de0 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b05660;
L_0000024fb9b61300 .concat [ 16 16 0 0], L_0000024fb9abb240, L_0000024fb9b056a8;
L_0000024fb9b62d40 .part L_0000024fb9abb240, 15, 1;
LS_0000024fb9b61d00_0_0 .concat [ 1 1 1 1], L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40;
LS_0000024fb9b61d00_0_4 .concat [ 1 1 1 1], L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40;
LS_0000024fb9b61d00_0_8 .concat [ 1 1 1 1], L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40;
LS_0000024fb9b61d00_0_12 .concat [ 1 1 1 1], L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40, L_0000024fb9b62d40;
L_0000024fb9b61d00 .concat [ 4 4 4 4], LS_0000024fb9b61d00_0_0, LS_0000024fb9b61d00_0_4, LS_0000024fb9b61d00_0_8, LS_0000024fb9b61d00_0_12;
L_0000024fb9b62660 .concat [ 16 16 0 0], L_0000024fb9abb240, L_0000024fb9b61d00;
L_0000024fb9b628e0 .functor MUXZ 32, L_0000024fb9b62660, L_0000024fb9b61300, L_0000024fb9ab23a0, C4<>;
L_0000024fb9b61bc0 .concat [ 6 26 0 0], L_0000024fb9abaf20, L_0000024fb9b056f0;
L_0000024fb9b61620 .cmp/eq 32, L_0000024fb9b61bc0, L_0000024fb9b05738;
L_0000024fb9b62a20 .cmp/eq 6, L_0000024fb9aba980, L_0000024fb9b05780;
L_0000024fb9b61da0 .cmp/eq 6, L_0000024fb9aba980, L_0000024fb9b057c8;
L_0000024fb9b611c0 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b05810;
L_0000024fb9b62700 .functor MUXZ 32, L_0000024fb9b628e0, L_0000024fb9b05858, L_0000024fb9b611c0, C4<>;
L_0000024fb9b62ca0 .functor MUXZ 32, L_0000024fb9b62700, L_0000024fb9ab9f80, L_0000024fb9ab2410, C4<>;
L_0000024fb9b60f40 .concat [ 6 26 0 0], L_0000024fb9abaf20, L_0000024fb9b058a0;
L_0000024fb9b61ee0 .cmp/eq 32, L_0000024fb9b60f40, L_0000024fb9b058e8;
L_0000024fb9b62ac0 .cmp/eq 6, L_0000024fb9aba980, L_0000024fb9b05930;
L_0000024fb9b62840 .cmp/eq 6, L_0000024fb9aba980, L_0000024fb9b05978;
L_0000024fb9b62b60 .cmp/eq 6, L_0000024fb9abaf20, L_0000024fb9b059c0;
L_0000024fb9b613a0 .functor MUXZ 32, L_0000024fb9ab2090, v0000024fb9ab2cd0_0, L_0000024fb9b62b60, C4<>;
L_0000024fb9b61e40 .functor MUXZ 32, L_0000024fb9b613a0, L_0000024fb9ab2250, L_0000024fb9ab1ae0, C4<>;
L_0000024fb9b61760 .part v0000024fb9aafcb0_0, 0, 8;
S_0000024fb9a98a20 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024fb9a78020 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024fb9ab1990 .functor NOT 1, v0000024fb9a8b7b0_0, C4<0>, C4<0>, C4<0>;
v0000024fb9a8cbb0_0 .net *"_ivl_0", 0 0, L_0000024fb9ab1990;  1 drivers
v0000024fb9a8b710_0 .net "in1", 31 0, L_0000024fb9ab2250;  alias, 1 drivers
v0000024fb9a8bfd0_0 .net "in2", 31 0, L_0000024fb9b62ca0;  alias, 1 drivers
v0000024fb9a8b030_0 .net "out", 31 0, L_0000024fb9b625c0;  alias, 1 drivers
v0000024fb9a8b0d0_0 .net "s", 0 0, v0000024fb9a8b7b0_0;  alias, 1 drivers
L_0000024fb9b625c0 .functor MUXZ 32, L_0000024fb9b62ca0, L_0000024fb9ab2250, L_0000024fb9ab1990, C4<>;
S_0000024fb9a52ef0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024fb9b02010 .param/l "RType" 0 4 9, C4<000000>;
P_0000024fb9b02048 .param/l "add" 0 4 11, C4<100000>;
P_0000024fb9b02080 .param/l "addi" 0 4 13, C4<001000>;
P_0000024fb9b020b8 .param/l "addu" 0 4 11, C4<100001>;
P_0000024fb9b020f0 .param/l "and_" 0 4 11, C4<100100>;
P_0000024fb9b02128 .param/l "andi" 0 4 13, C4<001100>;
P_0000024fb9b02160 .param/l "beq" 0 4 13, C4<000100>;
P_0000024fb9b02198 .param/l "bne" 0 4 13, C4<000101>;
P_0000024fb9b021d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000024fb9b02208 .param/l "j" 0 4 14, C4<000010>;
P_0000024fb9b02240 .param/l "jal" 0 4 14, C4<000011>;
P_0000024fb9b02278 .param/l "jr" 0 4 12, C4<001000>;
P_0000024fb9b022b0 .param/l "lw" 0 4 13, C4<100011>;
P_0000024fb9b022e8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000024fb9b02320 .param/l "or_" 0 4 11, C4<100101>;
P_0000024fb9b02358 .param/l "ori" 0 4 13, C4<001101>;
P_0000024fb9b02390 .param/l "sgt" 0 4 12, C4<101011>;
P_0000024fb9b023c8 .param/l "sll" 0 4 12, C4<000000>;
P_0000024fb9b02400 .param/l "slt" 0 4 11, C4<101010>;
P_0000024fb9b02438 .param/l "slti" 0 4 13, C4<101010>;
P_0000024fb9b02470 .param/l "srl" 0 4 12, C4<000010>;
P_0000024fb9b024a8 .param/l "sub" 0 4 11, C4<100010>;
P_0000024fb9b024e0 .param/l "subu" 0 4 11, C4<100011>;
P_0000024fb9b02518 .param/l "sw" 0 4 13, C4<101011>;
P_0000024fb9b02550 .param/l "xor_" 0 4 11, C4<100110>;
P_0000024fb9b02588 .param/l "xori" 0 4 13, C4<001110>;
v0000024fb9a8c890_0 .var "ALUOp", 3 0;
v0000024fb9a8b7b0_0 .var "ALUSrc", 0 0;
v0000024fb9a8c430_0 .var "MemReadEn", 0 0;
v0000024fb9a8c6b0_0 .var "MemWriteEn", 0 0;
v0000024fb9a8b170_0 .var "MemtoReg", 0 0;
v0000024fb9a8c1b0_0 .var "RegDst", 0 0;
v0000024fb9a8b210_0 .var "RegWriteEn", 0 0;
v0000024fb9a8cb10_0 .net "funct", 5 0, L_0000024fb9aba980;  alias, 1 drivers
v0000024fb9a8bad0_0 .var "hlt", 0 0;
v0000024fb9a8bcb0_0 .net "opcode", 5 0, L_0000024fb9abaf20;  alias, 1 drivers
v0000024fb9a8b990_0 .net "rst", 0 0, v0000024fb9ab9ee0_0;  alias, 1 drivers
E_0000024fb9a77c20 .event anyedge, v0000024fb9a8b990_0, v0000024fb9a8bcb0_0, v0000024fb9a8cb10_0;
S_0000024fb9a53080 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024fb9a781e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024fb9ab1b50 .functor NOT 1, v0000024fb9ab1290_0, C4<0>, C4<0>, C4<0>;
v0000024fb9a8bf30_0 .net *"_ivl_0", 0 0, L_0000024fb9ab1b50;  1 drivers
v0000024fb9a8b2b0_0 .net "in1", 31 0, L_0000024fb9aba3e0;  alias, 1 drivers
v0000024fb9a8b490_0 .net "in2", 31 0, L_0000024fb9abaac0;  alias, 1 drivers
v0000024fb9a8be90_0 .net "out", 31 0, L_0000024fb9abab60;  alias, 1 drivers
v0000024fb9a8c390_0 .net "s", 0 0, v0000024fb9ab1290_0;  alias, 1 drivers
L_0000024fb9abab60 .functor MUXZ 32, L_0000024fb9abaac0, L_0000024fb9aba3e0, L_0000024fb9ab1b50, C4<>;
S_0000024fb9a20be0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000024fb9ab2090 .functor BUFZ 32, L_0000024fb9b61120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024fb9ab2250 .functor BUFZ 32, L_0000024fb9b616c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_1 .array/port v0000024fb9ab0d90, 1;
L_0000024fb9ab22c0 .functor BUFZ 32, v0000024fb9ab0d90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_2 .array/port v0000024fb9ab0d90, 2;
L_0000024fb9ab1d80 .functor BUFZ 32, v0000024fb9ab0d90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_3 .array/port v0000024fb9ab0d90, 3;
L_0000024fb9ab2330 .functor BUFZ 32, v0000024fb9ab0d90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_4 .array/port v0000024fb9ab0d90, 4;
L_0000024fb9ab1df0 .functor BUFZ 32, v0000024fb9ab0d90_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_5 .array/port v0000024fb9ab0d90, 5;
L_0000024fb9ab1e60 .functor BUFZ 32, v0000024fb9ab0d90_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9ab0d90_6 .array/port v0000024fb9ab0d90, 6;
L_0000024fb9ab1ed0 .functor BUFZ 32, v0000024fb9ab0d90_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9a8c4d0_0 .net *"_ivl_0", 31 0, L_0000024fb9b61120;  1 drivers
v0000024fb9a8c570_0 .net *"_ivl_10", 6 0, L_0000024fb9b61800;  1 drivers
L_0000024fb9b05588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024fb9a8c930_0 .net *"_ivl_13", 1 0, L_0000024fb9b05588;  1 drivers
v0000024fb9a8b5d0_0 .net *"_ivl_2", 6 0, L_0000024fb9b62980;  1 drivers
L_0000024fb9b05540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024fb9a8b670_0 .net *"_ivl_5", 1 0, L_0000024fb9b05540;  1 drivers
v0000024fb9a8b850_0 .net *"_ivl_8", 31 0, L_0000024fb9b616c0;  1 drivers
v0000024fb9a67cd0_0 .net "clk", 0 0, L_0000024fb9ab1920;  alias, 1 drivers
v0000024fb9a693f0_0 .var/i "i", 31 0;
v0000024fb9aafd50_0 .net "readData1", 31 0, L_0000024fb9ab2090;  alias, 1 drivers
v0000024fb9aafdf0_0 .net "readData2", 31 0, L_0000024fb9ab2250;  alias, 1 drivers
v0000024fb9ab0f70_0 .net "readRegister1", 4 0, L_0000024fb9abb7e0;  alias, 1 drivers
v0000024fb9ab0c50_0 .net "readRegister2", 4 0, L_0000024fb9abb9c0;  alias, 1 drivers
v0000024fb9ab0d90 .array "registers", 31 0, 31 0;
v0000024fb9ab02f0_0 .net "regs0", 31 0, L_0000024fb9ab22c0;  alias, 1 drivers
v0000024fb9ab07f0_0 .net "regs1", 31 0, L_0000024fb9ab1d80;  alias, 1 drivers
v0000024fb9ab0610_0 .net "regs2", 31 0, L_0000024fb9ab2330;  alias, 1 drivers
v0000024fb9aafe90_0 .net "regs3", 31 0, L_0000024fb9ab1df0;  alias, 1 drivers
v0000024fb9ab0070_0 .net "regs4", 31 0, L_0000024fb9ab1e60;  alias, 1 drivers
v0000024fb9ab0890_0 .net "regs5", 31 0, L_0000024fb9ab1ed0;  alias, 1 drivers
v0000024fb9aaf710_0 .net "rst", 0 0, v0000024fb9ab9ee0_0;  alias, 1 drivers
v0000024fb9ab0570_0 .net "we", 0 0, v0000024fb9a8b210_0;  alias, 1 drivers
v0000024fb9ab0b10_0 .net "writeData", 31 0, L_0000024fb9b61940;  alias, 1 drivers
v0000024fb9aaff30_0 .net "writeRegister", 4 0, L_0000024fb9b618a0;  alias, 1 drivers
E_0000024fb9a77ae0/0 .event negedge, v0000024fb9a8b990_0;
E_0000024fb9a77ae0/1 .event posedge, v0000024fb9a67cd0_0;
E_0000024fb9a77ae0 .event/or E_0000024fb9a77ae0/0, E_0000024fb9a77ae0/1;
L_0000024fb9b61120 .array/port v0000024fb9ab0d90, L_0000024fb9b62980;
L_0000024fb9b62980 .concat [ 5 2 0 0], L_0000024fb9abb7e0, L_0000024fb9b05540;
L_0000024fb9b616c0 .array/port v0000024fb9ab0d90, L_0000024fb9b61800;
L_0000024fb9b61800 .concat [ 5 2 0 0], L_0000024fb9abb9c0, L_0000024fb9b05588;
S_0000024fb9a20d70 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_0000024fb9a20be0;
 .timescale 0 0;
v0000024fb9a8b530_0 .var/i "i", 31 0;
S_0000024fb9a3a830 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024fb9a777a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024fb9ab1d10 .functor NOT 1, v0000024fb9a8c1b0_0, C4<0>, C4<0>, C4<0>;
v0000024fb9ab0e30_0 .net *"_ivl_0", 0 0, L_0000024fb9ab1d10;  1 drivers
v0000024fb9aaffd0_0 .net "in1", 4 0, L_0000024fb9abb9c0;  alias, 1 drivers
v0000024fb9aafb70_0 .net "in2", 4 0, L_0000024fb9abad40;  alias, 1 drivers
v0000024fb9ab0ed0_0 .net "out", 4 0, L_0000024fb9b618a0;  alias, 1 drivers
v0000024fb9ab0110_0 .net "s", 0 0, v0000024fb9a8c1b0_0;  alias, 1 drivers
L_0000024fb9b618a0 .functor MUXZ 5, L_0000024fb9abad40, L_0000024fb9abb9c0, L_0000024fb9ab1d10, C4<>;
S_0000024fb9a3a9c0 .scope module, "WBMux" "mux2x1" 3 98, 5 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024fb9a77860 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024fb9ab1ca0 .functor NOT 1, v0000024fb9a8b170_0, C4<0>, C4<0>, C4<0>;
v0000024fb9ab0250_0 .net *"_ivl_0", 0 0, L_0000024fb9ab1ca0;  1 drivers
v0000024fb9ab01b0_0 .net "in1", 31 0, v0000024fb9aafcb0_0;  alias, 1 drivers
v0000024fb9ab1470_0 .net "in2", 31 0, v0000024fb9ab0cf0_0;  alias, 1 drivers
v0000024fb9ab1010_0 .net "out", 31 0, L_0000024fb9b61940;  alias, 1 drivers
v0000024fb9ab0750_0 .net "s", 0 0, v0000024fb9a8b170_0;  alias, 1 drivers
L_0000024fb9b61940 .functor MUXZ 32, v0000024fb9ab0cf0_0, v0000024fb9aafcb0_0, L_0000024fb9ab1ca0, C4<>;
S_0000024fb9a1f2a0 .scope module, "alu" "ALU" 3 88, 8 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024fb9a1f430 .param/l "ADD" 0 8 12, C4<0000>;
P_0000024fb9a1f468 .param/l "AND" 0 8 12, C4<0010>;
P_0000024fb9a1f4a0 .param/l "NOR" 0 8 12, C4<0101>;
P_0000024fb9a1f4d8 .param/l "OR" 0 8 12, C4<0011>;
P_0000024fb9a1f510 .param/l "SGT" 0 8 12, C4<0111>;
P_0000024fb9a1f548 .param/l "SLL" 0 8 12, C4<1000>;
P_0000024fb9a1f580 .param/l "SLT" 0 8 12, C4<0110>;
P_0000024fb9a1f5b8 .param/l "SRL" 0 8 12, C4<1001>;
P_0000024fb9a1f5f0 .param/l "SUB" 0 8 12, C4<0001>;
P_0000024fb9a1f628 .param/l "XOR" 0 8 12, C4<0100>;
P_0000024fb9a1f660 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_0000024fb9a1f698 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_0000024fb9b05a08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fb9aaf7b0_0 .net/2u *"_ivl_0", 31 0, L_0000024fb9b05a08;  1 drivers
v0000024fb9ab06b0_0 .net "opSel", 3 0, v0000024fb9a8c890_0;  alias, 1 drivers
v0000024fb9ab10b0_0 .net "operand1", 31 0, L_0000024fb9b61e40;  alias, 1 drivers
v0000024fb9aafad0_0 .net "operand2", 31 0, L_0000024fb9b625c0;  alias, 1 drivers
v0000024fb9aafcb0_0 .var "result", 31 0;
v0000024fb9ab1150_0 .net "zero", 0 0, L_0000024fb9b627a0;  alias, 1 drivers
E_0000024fb9a781a0 .event anyedge, v0000024fb9a8c890_0, v0000024fb9ab10b0_0, v0000024fb9a8b030_0;
L_0000024fb9b627a0 .cmp/eq 32, v0000024fb9aafcb0_0, L_0000024fb9b05a08;
S_0000024fb9a08fd0 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024fb9b045e0 .param/l "RType" 0 4 9, C4<000000>;
P_0000024fb9b04618 .param/l "add" 0 4 11, C4<100000>;
P_0000024fb9b04650 .param/l "addi" 0 4 13, C4<001000>;
P_0000024fb9b04688 .param/l "addu" 0 4 11, C4<100001>;
P_0000024fb9b046c0 .param/l "and_" 0 4 11, C4<100100>;
P_0000024fb9b046f8 .param/l "andi" 0 4 13, C4<001100>;
P_0000024fb9b04730 .param/l "beq" 0 4 13, C4<000100>;
P_0000024fb9b04768 .param/l "bne" 0 4 13, C4<000101>;
P_0000024fb9b047a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000024fb9b047d8 .param/l "j" 0 4 14, C4<000010>;
P_0000024fb9b04810 .param/l "jal" 0 4 14, C4<000011>;
P_0000024fb9b04848 .param/l "jr" 0 4 12, C4<001000>;
P_0000024fb9b04880 .param/l "lw" 0 4 13, C4<100011>;
P_0000024fb9b048b8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000024fb9b048f0 .param/l "or_" 0 4 11, C4<100101>;
P_0000024fb9b04928 .param/l "ori" 0 4 13, C4<001101>;
P_0000024fb9b04960 .param/l "sgt" 0 4 12, C4<101011>;
P_0000024fb9b04998 .param/l "sll" 0 4 12, C4<000000>;
P_0000024fb9b049d0 .param/l "slt" 0 4 11, C4<101010>;
P_0000024fb9b04a08 .param/l "slti" 0 4 13, C4<101010>;
P_0000024fb9b04a40 .param/l "srl" 0 4 12, C4<000010>;
P_0000024fb9b04a78 .param/l "sub" 0 4 11, C4<100010>;
P_0000024fb9b04ab0 .param/l "subu" 0 4 11, C4<100011>;
P_0000024fb9b04ae8 .param/l "sw" 0 4 13, C4<101011>;
P_0000024fb9b04b20 .param/l "xor_" 0 4 11, C4<100110>;
P_0000024fb9b04b58 .param/l "xori" 0 4 13, C4<001110>;
v0000024fb9ab1290_0 .var "PCsrc", 0 0;
v0000024fb9ab0930_0 .net "funct", 5 0, L_0000024fb9aba980;  alias, 1 drivers
v0000024fb9ab0390_0 .net "opcode", 5 0, L_0000024fb9abaf20;  alias, 1 drivers
v0000024fb9ab0a70_0 .net "operand1", 31 0, L_0000024fb9ab2090;  alias, 1 drivers
v0000024fb9ab09d0_0 .net "operand2", 31 0, L_0000024fb9b625c0;  alias, 1 drivers
v0000024fb9ab1330_0 .net "rst", 0 0, v0000024fb9ab9ee0_0;  alias, 1 drivers
E_0000024fb9a77a20/0 .event anyedge, v0000024fb9a8b990_0, v0000024fb9a8bcb0_0, v0000024fb9aafd50_0, v0000024fb9a8b030_0;
E_0000024fb9a77a20/1 .event anyedge, v0000024fb9a8cb10_0;
E_0000024fb9a77a20 .event/or E_0000024fb9a77a20/0, E_0000024fb9a77a20/1;
S_0000024fb9a09160 .scope module, "dataMemory" "DM" 3 93, 10 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024fb9ab11f0_0 .net "address", 7 0, L_0000024fb9b61760;  1 drivers
v0000024fb9ab0430_0 .net "clock", 0 0, L_0000024fb9ab1920;  alias, 1 drivers
v0000024fb9ab13d0_0 .net "data", 31 0, L_0000024fb9ab2250;  alias, 1 drivers
v0000024fb9ab04d0 .array "datamem", 0 1023, 31 0;
v0000024fb9ab0bb0_0 .var/i "i", 31 0;
v0000024fb9ab0cf0_0 .var "q", 31 0;
v0000024fb9ab1510_0 .net "rden", 0 0, v0000024fb9a8c430_0;  alias, 1 drivers
v0000024fb9aaf670_0 .net "wren", 0 0, v0000024fb9a8c6b0_0;  alias, 1 drivers
E_0000024fb9a77b20 .event negedge, v0000024fb9a67cd0_0;
S_0000024fb9b04ba0 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000024fb9ab21e0 .functor BUFZ 32, L_0000024fb9abade0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024fb9aaf850 .array "InstMem", 0 1023, 31 0;
v0000024fb9aaf8f0_0 .net *"_ivl_0", 31 0, L_0000024fb9abade0;  1 drivers
v0000024fb9aaf990_0 .net *"_ivl_3", 9 0, L_0000024fb9abae80;  1 drivers
v0000024fb9aafa30_0 .net *"_ivl_4", 11 0, L_0000024fb9b61580;  1 drivers
L_0000024fb9b054b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024fb9aafc10_0 .net *"_ivl_7", 1 0, L_0000024fb9b054b0;  1 drivers
v0000024fb9ab40d0_0 .net "address", 31 0, v0000024fb9ab2cd0_0;  alias, 1 drivers
v0000024fb9ab33b0_0 .net "q", 31 0, L_0000024fb9ab21e0;  alias, 1 drivers
L_0000024fb9abade0 .array/port v0000024fb9aaf850, L_0000024fb9b61580;
L_0000024fb9abae80 .part v0000024fb9ab2cd0_0, 0, 10;
L_0000024fb9b61580 .concat [ 10 2 0 0], L_0000024fb9abae80, L_0000024fb9b054b0;
S_0000024fb9b04d30 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_0000024fb9a98890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024fb9a779e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024fb9ab43f0_0 .net "PCin", 31 0, L_0000024fb9abab60;  alias, 1 drivers
v0000024fb9ab2cd0_0 .var "PCout", 31 0;
v0000024fb9ab3db0_0 .net "clk", 0 0, L_0000024fb9ab1920;  alias, 1 drivers
v0000024fb9ab2af0_0 .net "rst", 0 0, v0000024fb9ab9ee0_0;  alias, 1 drivers
    .scope S_0000024fb9a08fd0;
T_0 ;
    %wait E_0000024fb9a77a20;
    %load/vec4 v0000024fb9ab1330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fb9ab1290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024fb9ab0390_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000024fb9ab0a70_0;
    %load/vec4 v0000024fb9ab09d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024fb9ab0390_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000024fb9ab0a70_0;
    %load/vec4 v0000024fb9ab09d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024fb9ab0390_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000024fb9ab0390_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000024fb9ab0390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024fb9ab0930_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9ab1290_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fb9ab1290_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024fb9b04d30;
T_1 ;
    %wait E_0000024fb9a77ae0;
    %load/vec4 v0000024fb9ab2af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024fb9ab2cd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024fb9ab43f0_0;
    %assign/vec4 v0000024fb9ab2cd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024fb9b04ba0;
T_2 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 537133055, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2820931586, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2820997150, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2821062666, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2823290878, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2823356415, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2823356416, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2823421962, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2825650174, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2825715711, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2825715712, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 2825781258, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9aaf850, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024fb9a52ef0;
T_3 ;
    %wait E_0000024fb9a77c20;
    %load/vec4 v0000024fb9a8b990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8bad0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8c6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8b170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024fb9a8c430_0, 0;
    %assign/vec4 v0000024fb9a8c1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8bad0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024fb9a8c890_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8b7b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8b210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8c6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8b170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024fb9a8c430_0, 0, 1;
    %store/vec4 v0000024fb9a8c1b0_0, 0, 1;
    %load/vec4 v0000024fb9a8bcb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8bad0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %load/vec4 v0000024fb9a8cb10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fb9a8c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b170_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8c6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fb9a8b7b0_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024fb9a8c890_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024fb9a20be0;
T_4 ;
    %wait E_0000024fb9a77ae0;
    %fork t_1, S_0000024fb9a20d70;
    %jmp t_0;
    .scope S_0000024fb9a20d70;
t_1 ;
    %load/vec4 v0000024fb9aaf710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fb9a8b530_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024fb9a8b530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024fb9a8b530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9ab0d90, 0, 4;
    %load/vec4 v0000024fb9a8b530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fb9a8b530_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024fb9ab0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024fb9ab0b10_0;
    %load/vec4 v0000024fb9aaff30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9ab0d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9ab0d90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024fb9a20be0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024fb9a20be0;
T_5 ;
    %delay 2002, 0;
    %vpi_call 7 61 "$display", "Reading Register File : " {0 0 0};
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000024fb9a693f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024fb9a693f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000024fb9a693f0_0;
    %load/vec4a v0000024fb9ab0d90, 4;
    %ix/getv/s 4, v0000024fb9a693f0_0;
    %load/vec4a v0000024fb9ab0d90, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000024fb9a693f0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000024fb9a693f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024fb9a693f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024fb9a1f2a0;
T_6 ;
    %wait E_0000024fb9a781a0;
    %load/vec4 v0000024fb9ab06b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %add;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %sub;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %and;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %or;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %xor;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %or;
    %inv;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %load/vec4 v0000024fb9aafad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024fb9aafad0_0;
    %load/vec4 v0000024fb9ab10b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %ix/getv 4, v0000024fb9aafad0_0;
    %shiftl 4;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024fb9ab10b0_0;
    %ix/getv 4, v0000024fb9aafad0_0;
    %shiftr 4;
    %assign/vec4 v0000024fb9aafcb0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024fb9a09160;
T_7 ;
    %wait E_0000024fb9a77b20;
    %load/vec4 v0000024fb9ab1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024fb9ab11f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fb9ab04d0, 4;
    %assign/vec4 v0000024fb9ab0cf0_0, 0;
T_7.0 ;
    %load/vec4 v0000024fb9aaf670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024fb9ab13d0_0;
    %load/vec4 v0000024fb9ab11f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fb9ab04d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024fb9a09160;
T_8 ;
    %delay 2002, 0;
    %vpi_call 10 24 "$display", "Reading Data Memory Content : " {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000024fb9ab0bb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024fb9ab0bb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000024fb9ab0bb0_0;
    %load/vec4a v0000024fb9ab04d0, 4;
    %vpi_call 10 26 "$display", "Mem[%d] = %d", &PV<v0000024fb9ab0bb0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024fb9ab0bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024fb9ab0bb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000024fb9a98890;
T_9 ;
    %wait E_0000024fb9a77ae0;
    %load/vec4 v0000024fb9ab8d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024fb9ab7e40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024fb9ab7e40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024fb9ab7e40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024fb9a834c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fb9abb880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fb9ab9ee0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000024fb9a834c0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000024fb9abb880_0;
    %inv;
    %assign/vec4 v0000024fb9abb880_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024fb9a834c0;
T_12 ;
    %vpi_call 2 35 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fb9ab9ee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fb9ab9ee0_0, 0, 1;
    %delay 2002, 0;
    %vpi_call 2 42 "$display", "Number of cycles consumed: %d", v0000024fb9abb380_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./processor.v";
    "./opcodes.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./registerFile.v";
    "./ALU.v";
    "./BranchController.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
