<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k70t-fbg484-1</Part>
        <TopModelName>lucas_kanade_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>45725</Best-caseLatency>
            <Average-caseLatency>45725</Average-caseLatency>
            <Worst-caseLatency>45725</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.457 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.457 ms</Worst-caseRealTimeLatency>
            <Interval-min>45726</Interval-min>
            <Interval-max>45726</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>188</BRAM_18K>
            <DSP>51</DSP>
            <FF>13928</FF>
            <LUT>28357</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>82000</FF>
            <LUT>41000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>lucas_kanade_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_830</InstName>
                    <ModuleName>lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>830</ID>
                    <BindInstances>icmp_ln27_fu_3103_p2 add_ln27_8_fu_3109_p2 icmp_ln28_fu_3124_p2 select_ln27_fu_3130_p3 select_ln27_1_fu_3138_p3 select_ln27_2_fu_3370_p3 add_ln34_fu_3146_p2 select_ln27_3_fu_3152_p3 add_ln27_2_fu_3389_p2 add_ln27_3_fu_3394_p2 add_ln27_4_fu_3404_p2 add_ln27_5_fu_3409_p2 add_ln27_6_fu_3414_p2 add_ln31_fu_3478_p2 add_ln31_1_fu_3493_p2 add_ln31_2_fu_3505_p2 sub_ln31_fu_3612_p2 add_ln34_1_fu_3517_p2 add_ln34_2_fu_3529_p2 sub_ln34_fu_3854_p2 add_ln34_3_fu_3541_p2 add_ln34_5_fu_3553_p2 sub_ln36_fu_3683_p2 add_ln28_4_fu_3565_p2 add_ln27_7_fu_3570_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_1214</InstName>
                    <ModuleName>lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1214</ID>
                    <BindInstances>icmp_ln43_fu_6817_p2 add_ln43_fu_6823_p2 icmp_ln44_fu_6835_p2 select_ln43_fu_15093_p3 select_ln43_1_fu_7273_p3 add_ln58_2_fu_6841_p2 add_ln58_3_fu_6847_p2 select_ln43_2_fu_6853_p3 add_ln58_5_fu_6861_p2 select_ln43_3_fu_6867_p3 select_ln43_4_fu_7065_p3 add_ln58_fu_15111_p2 add_ln58_1_fu_15116_p2 sparsemux_121_6_16_1_1_U192 sparsemux_121_6_16_1_1_U193 sparsemux_121_6_16_1_1_U194 mul_16s_16s_28_1_1_U210 mul_16s_16s_28_1_1_U211 mul_16s_16s_28_1_1_U212 mul_16s_16s_28_1_1_U213 mul_16s_16s_28_1_1_U223 sparsemux_121_6_16_1_1_U195 sparsemux_121_6_16_1_1_U196 sparsemux_121_6_16_1_1_U197 mac_muladd_16s_16s_28s_28_4_1_U229 mac_muladd_16s_16s_28s_28_4_1_U229 mac_muladd_16s_16s_28s_28_4_1_U230 mac_muladd_16s_16s_28s_28_4_1_U230 mac_muladd_16s_16s_28s_28_4_1_U231 mac_muladd_16s_16s_28s_28_4_1_U231 mac_muladd_16s_16s_28s_28_4_1_U232 mac_muladd_16s_16s_28s_28_4_1_U232 mac_muladd_16s_16s_28s_28_4_1_U233 mac_muladd_16s_16s_28s_28_4_1_U233 add_ln58_4_fu_8968_p2 sparsemux_121_6_16_1_1_U198 sparsemux_121_6_16_1_1_U199 sparsemux_121_6_16_1_1_U200 mac_muladd_16s_16s_28s_28_4_1_U234 mac_muladd_16s_16s_28s_28_4_1_U234 mac_muladd_16s_16s_28s_28_4_1_U235 mac_muladd_16s_16s_28s_28_4_1_U235 mac_muladd_16s_16s_28s_28_4_1_U236 mac_muladd_16s_16s_28s_28_4_1_U236 mac_muladd_16s_16s_28s_28_4_1_U237 mac_muladd_16s_16s_28s_28_4_1_U237 mac_muladd_16s_16s_28s_28_4_1_U238 mac_muladd_16s_16s_28s_28_4_1_U238 sparsemux_121_6_16_1_1_U201 sparsemux_121_6_16_1_1_U202 sparsemux_121_6_16_1_1_U203 mac_muladd_16s_16s_28s_28_4_1_U239 mac_muladd_16s_16s_28s_28_4_1_U239 mac_muladd_16s_16s_28s_28_4_1_U240 mac_muladd_16s_16s_28s_28_4_1_U240 mac_muladd_16s_16s_28s_28_4_1_U241 mac_muladd_16s_16s_28s_28_4_1_U241 mac_muladd_16s_16s_28s_28_4_1_U242 mac_muladd_16s_16s_28s_28_4_1_U242 mac_muladd_16s_16s_28s_28_4_1_U243 mac_muladd_16s_16s_28s_28_4_1_U243 sparsemux_121_6_16_1_1_U204 sparsemux_121_6_16_1_1_U205 sparsemux_121_6_16_1_1_U206 mac_muladd_16s_16s_28s_28_4_1_U244 mac_muladd_16s_16s_28s_28_4_1_U244 mac_muladd_16s_16s_28s_28_4_1_U245 mac_muladd_16s_16s_28s_28_4_1_U245 mac_muladd_16s_16s_28s_28_4_1_U246 mac_muladd_16s_16s_28s_28_4_1_U246 mac_muladd_16s_16s_28s_28_4_1_U247 mac_muladd_16s_16s_28s_28_4_1_U247 mac_muladd_16s_16s_28s_28_4_1_U248 mac_muladd_16s_16s_28s_28_4_1_U248 sparsemux_121_6_16_1_1_U207 sparsemux_121_6_16_1_1_U208 sparsemux_121_6_16_1_1_U209 mac_muladd_16s_16s_28s_28_4_1_U249 mac_muladd_16s_16s_28s_28_4_1_U249 mac_muladd_16s_16s_28s_28_4_1_U250 mac_muladd_16s_16s_28s_28_4_1_U250 mac_muladd_16s_16s_28s_28_4_1_U251 mac_muladd_16s_16s_28s_28_4_1_U251 mac_muladd_16s_16s_28s_28_4_1_U252 mac_muladd_16s_16s_28s_28_4_1_U252 mac_muladd_16s_16s_28s_28_4_1_U253 mac_muladd_16s_16s_28s_28_4_1_U253 sparsemux_121_6_16_1_1_U214 sparsemux_121_6_16_1_1_U215 sparsemux_121_6_16_1_1_U216 mac_muladd_16s_16s_28s_28_4_1_U254 mac_muladd_16s_16s_28s_28_4_1_U254 mac_muladd_16s_16s_28s_28_4_1_U255 mac_muladd_16s_16s_28s_28_4_1_U255 mac_muladd_16s_16s_28s_28_4_1_U256 mac_muladd_16s_16s_28s_28_4_1_U256 mac_muladd_16s_16s_28s_28_4_1_U257 mac_muladd_16s_16s_28s_28_4_1_U257 mac_muladd_16s_16s_28s_28_4_1_U258 mac_muladd_16s_16s_28s_28_4_1_U258 sparsemux_121_6_16_1_1_U217 sparsemux_121_6_16_1_1_U218 sparsemux_121_6_16_1_1_U219 mac_muladd_16s_16s_28s_28_4_1_U259 mac_muladd_16s_16s_28s_28_4_1_U259 mac_muladd_16s_16s_28s_28_4_1_U260 mac_muladd_16s_16s_28s_28_4_1_U260 mac_muladd_16s_16s_28s_28_4_1_U261 mac_muladd_16s_16s_28s_28_4_1_U261 mac_muladd_16s_16s_28s_28_4_1_U262 mac_muladd_16s_16s_28s_28_4_1_U262 mac_muladd_16s_16s_28s_28_4_1_U263 mac_muladd_16s_16s_28s_28_4_1_U263 sparsemux_121_6_16_1_1_U220 sparsemux_121_6_16_1_1_U221 sparsemux_121_6_16_1_1_U222 mac_muladd_16s_16s_28s_28_4_1_U264 mac_muladd_16s_16s_28s_28_4_1_U264 mac_muladd_16s_16s_28s_28_4_1_U265 mac_muladd_16s_16s_28s_28_4_1_U265 mac_muladd_16s_16s_28s_28_4_1_U266 mac_muladd_16s_16s_28s_28_4_1_U266 mac_muladd_16s_16s_28s_28_4_1_U267 mac_muladd_16s_16s_28s_28_4_1_U267 mac_muladd_16s_16s_28s_28_4_1_U268 mac_muladd_16s_16s_28s_28_4_1_U268 mul_16s_16s_28_1_1_U224 mac_mulsub_16s_16s_28s_28_4_1_U269 mac_mulsub_16s_16s_28s_28_4_1_U269 icmp_ln73_fu_15037_p2 mac_mulsub_16s_16s_32s_32_4_1_U270 mul_16s_16s_32_1_1_U225 mac_mulsub_16s_16s_32s_32_4_1_U270 sdiv_44ns_16s_44_48_1_U227 mac_mulsub_16s_16s_32s_32_4_1_U271 mul_16s_16s_32_1_1_U226 mac_mulsub_16s_16s_32s_32_4_1_U271 sdiv_44ns_16s_44_48_1_U228 empty_fu_15153_p2 empty_24_fu_15165_p2 add_ln44_fu_15177_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Ix_buf_U Ix_buf_1_U Ix_buf_2_U Ix_buf_3_U Ix_buf_4_U Ix_buf_5_U Ix_buf_6_U Ix_buf_7_U Ix_buf_8_U Ix_buf_9_U Ix_buf_10_U Ix_buf_11_U Ix_buf_12_U Ix_buf_13_U Ix_buf_14_U Ix_buf_15_U Ix_buf_16_U Ix_buf_17_U Ix_buf_18_U Ix_buf_19_U Ix_buf_20_U Ix_buf_21_U Ix_buf_22_U Ix_buf_23_U Ix_buf_24_U Ix_buf_25_U Ix_buf_26_U Ix_buf_27_U Ix_buf_28_U Ix_buf_29_U Ix_buf_30_U Ix_buf_31_U Ix_buf_32_U Ix_buf_33_U Ix_buf_34_U Ix_buf_35_U Ix_buf_36_U Ix_buf_37_U Ix_buf_38_U Ix_buf_39_U Ix_buf_40_U Ix_buf_41_U Ix_buf_42_U Ix_buf_43_U Ix_buf_44_U Ix_buf_45_U Ix_buf_46_U Ix_buf_47_U Ix_buf_48_U Ix_buf_49_U Ix_buf_50_U Ix_buf_51_U Ix_buf_52_U Ix_buf_53_U Ix_buf_54_U Ix_buf_55_U Ix_buf_56_U Ix_buf_57_U Ix_buf_58_U Ix_buf_59_U Ix_buf_60_U Ix_buf_61_U Iy_buf_U Iy_buf_1_U Iy_buf_2_U Iy_buf_3_U Iy_buf_4_U Iy_buf_5_U Iy_buf_6_U Iy_buf_7_U Iy_buf_8_U Iy_buf_9_U Iy_buf_10_U Iy_buf_11_U Iy_buf_12_U Iy_buf_13_U Iy_buf_14_U Iy_buf_15_U Iy_buf_16_U Iy_buf_17_U Iy_buf_18_U Iy_buf_19_U Iy_buf_20_U Iy_buf_21_U Iy_buf_22_U Iy_buf_23_U Iy_buf_24_U Iy_buf_25_U Iy_buf_26_U Iy_buf_27_U Iy_buf_28_U Iy_buf_29_U Iy_buf_30_U Iy_buf_31_U Iy_buf_32_U Iy_buf_33_U Iy_buf_34_U Iy_buf_35_U Iy_buf_36_U Iy_buf_37_U Iy_buf_38_U Iy_buf_39_U Iy_buf_40_U Iy_buf_41_U Iy_buf_42_U Iy_buf_43_U Iy_buf_44_U Iy_buf_45_U Iy_buf_46_U Iy_buf_47_U Iy_buf_48_U Iy_buf_49_U Iy_buf_50_U Iy_buf_51_U Iy_buf_52_U Iy_buf_53_U Iy_buf_54_U Iy_buf_55_U Iy_buf_56_U Iy_buf_57_U Iy_buf_58_U Iy_buf_59_U Iy_buf_60_U Iy_buf_61_U It_buf_U It_buf_1_U It_buf_2_U It_buf_3_U It_buf_4_U It_buf_5_U It_buf_6_U It_buf_7_U It_buf_8_U It_buf_9_U It_buf_10_U It_buf_11_U It_buf_12_U It_buf_13_U It_buf_14_U It_buf_15_U It_buf_16_U It_buf_17_U It_buf_18_U It_buf_19_U It_buf_20_U It_buf_21_U It_buf_22_U It_buf_23_U It_buf_24_U It_buf_25_U It_buf_26_U It_buf_27_U It_buf_28_U It_buf_29_U It_buf_30_U It_buf_31_U It_buf_32_U It_buf_33_U It_buf_34_U It_buf_35_U It_buf_36_U It_buf_37_U It_buf_38_U It_buf_39_U It_buf_40_U It_buf_41_U It_buf_42_U It_buf_43_U It_buf_44_U It_buf_45_U It_buf_46_U It_buf_47_U It_buf_48_U It_buf_49_U It_buf_50_U It_buf_51_U It_buf_52_U It_buf_53_U It_buf_54_U It_buf_55_U It_buf_56_U It_buf_57_U It_buf_58_U It_buf_59_U It_buf_60_U It_buf_61_U add_ln27_fu_1408_p2 add_ln27_1_fu_1415_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2</Name>
            <Loops>
                <VITIS_LOOP_27_1_VITIS_LOOP_28_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38451</Best-caseLatency>
                    <Average-caseLatency>38451</Average-caseLatency>
                    <Worst-caseLatency>38451</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.385 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.385 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.385 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38450</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1_VITIS_LOOP_28_2>
                        <Name>VITIS_LOOP_27_1_VITIS_LOOP_28_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3844</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>38449</Latency>
                        <AbsoluteTimeLatency>0.384 ms</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_1_VITIS_LOOP_28_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_1_VITIS_LOOP_28_2>
                            <Name>VITIS_LOOP_27_1_VITIS_LOOP_28_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:27</SourceLocation>
                        </VITIS_LOOP_27_1_VITIS_LOOP_28_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>905</FF>
                    <AVAIL_FF>82000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1650</LUT>
                    <AVAIL_LUT>41000</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_3103_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_8_fu_3109_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_3124_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_3130_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_3138_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_3370_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_3146_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_3152_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_3389_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_3394_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_3404_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_5_fu_3409_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_6_fu_3414_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_3478_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_3493_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_3505_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_3612_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_3517_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_3529_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_3854_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_3_fu_3541_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_5_fu_3553_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_3683_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_4_fu_3565_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_7_fu_3570_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
            <Loops>
                <VITIS_LOOP_43_3_VITIS_LOOP_44_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7271</Best-caseLatency>
                    <Average-caseLatency>7271</Average-caseLatency>
                    <Worst-caseLatency>7271</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7202</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                        <Name>VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3600</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>7269</Latency>
                        <AbsoluteTimeLatency>72.690 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                            <Name>VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>51</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>11492</FF>
                    <AVAIL_FF>82000</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>16918</LUT>
                    <AVAIL_LUT>41000</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_6817_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_6823_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_6835_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_15093_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_1_fu_7273_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_6841_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_6847_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_2_fu_6853_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_6861_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_3_fu_6867_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_4_fu_7065_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_15111_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_15116_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U192" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U193" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U194" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U210" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U211" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U212" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U213" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U223" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U195" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U196" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U197" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U229" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U229" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U230" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U230" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U231" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U231" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U232" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U232" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U233" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U233" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_8968_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U198" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U199" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U200" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U234" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U234" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U235" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U235" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U236" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U236" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U237" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U237" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U238" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U238" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U201" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U202" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U203" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U239" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U239" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U240" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U240" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U241" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U241" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U242" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U242" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U243" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U243" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U204" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U205" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U206" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U244" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U244" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U245" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U245" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U246" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U246" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U247" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U247" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U248" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U248" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U207" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U208" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U209" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U249" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U249" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U250" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U250" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U251" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U251" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U252" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U252" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U253" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U253" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U214" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U215" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U216" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U254" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U254" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U255" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U255" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U256" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U256" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U257" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U257" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U258" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U258" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U217" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U218" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U219" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U259" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U259" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U260" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U260" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U261" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U261" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U262" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U262" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U263" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U263" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U220" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U221" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_121_6_16_1_1_U222" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="it_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U264" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U264" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U265" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U265" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U266" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U266" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U267" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U267" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U268" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U268" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U224" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U269" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U269" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_15037_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U270" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U225" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U270" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="47" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_44ns_16s_44_48_1_U227" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U271" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U226" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U271" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="47" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_44ns_16s_44_48_1_U228" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_15153_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_15165_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_15177_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lucas_kanade_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45725</Best-caseLatency>
                    <Average-caseLatency>45725</Average-caseLatency>
                    <Worst-caseLatency>45725</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.457 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.457 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45726</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>188</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>69</UTIL_BRAM>
                    <DSP>51</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>13928</FF>
                    <AVAIL_FF>82000</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>28375</LUT>
                    <AVAIL_LUT>41000</AVAIL_LUT>
                    <UTIL_LUT>69</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_1_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_2_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_3_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_4_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_5_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_6_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_7_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_8_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_9_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_10_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_11_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_12_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_13_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_14_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_15_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_16_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_17_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_18_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_19_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_20_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_21_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_22_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_23_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_24_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_25_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_26_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_27_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_28_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_29_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_30_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_31_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_32_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_33_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_34_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_35_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_36_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_37_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_38_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_39_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_40_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_41_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_42_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_43_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_44_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_45_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_46_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_47_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_48_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_49_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_50_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_51_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_52_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_53_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_54_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_55_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_56_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_57_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_58_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_59_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_60_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Ix_buf_61_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:16" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Ix_buf_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_1_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_2_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_3_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_4_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_5_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_6_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_7_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_8_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_9_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_10_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_11_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_12_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_13_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_14_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_15_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_16_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_17_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_18_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_19_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_20_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_21_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_22_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_23_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_24_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_25_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_26_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_27_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_28_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_29_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_30_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_31_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_32_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_33_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_34_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_35_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_36_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_37_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_38_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_39_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_40_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_41_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_42_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_43_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_44_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_45_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_46_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_47_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_48_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_49_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_50_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_51_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_52_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_53_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_54_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_55_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_56_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_57_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_58_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_59_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_60_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Iy_buf_61_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:17" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Iy_buf_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_1_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_2_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_3_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_4_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_5_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_6_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_7_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_8_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_9_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_10_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_11_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_12_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_13_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_14_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_15_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_16_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_17_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_18_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_19_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_20_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_21_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_22_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_23_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_24_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_25_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_26_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_27_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_28_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_29_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_30_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_31_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_32_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_33_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_34_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_35_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_36_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_37_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_38_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_39_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_40_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_41_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_42_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_43_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_44_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_45_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_46_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_47_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_48_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_49_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_50_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_51_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_52_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_53_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_54_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_55_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_56_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_57_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_58_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_59_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_60_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="It_buf_61_U" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="It_buf_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1408_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_1415_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim setup="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="I1" index="0" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="I1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="I1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="I2" index="1" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="I2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="I2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u" index="2" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="u_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="u_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="3" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="v_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="v_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="I1_1" access="W" description="Data signal of I1" range="32">
                    <fields>
                        <field offset="0" width="32" name="I1" access="W" description="Bit 31 to 0 of I1"/>
                    </fields>
                </register>
                <register offset="0x14" name="I1_2" access="W" description="Data signal of I1" range="32">
                    <fields>
                        <field offset="0" width="32" name="I1" access="W" description="Bit 63 to 32 of I1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="I2_1" access="W" description="Data signal of I2" range="32">
                    <fields>
                        <field offset="0" width="32" name="I2" access="W" description="Bit 31 to 0 of I2"/>
                    </fields>
                </register>
                <register offset="0x20" name="I2_2" access="W" description="Data signal of I2" range="32">
                    <fields>
                        <field offset="0" width="32" name="I2" access="W" description="Bit 63 to 32 of I2"/>
                    </fields>
                </register>
                <register offset="0x28" name="u_1" access="W" description="Data signal of u" range="32">
                    <fields>
                        <field offset="0" width="32" name="u" access="W" description="Bit 31 to 0 of u"/>
                    </fields>
                </register>
                <register offset="0x2c" name="u_2" access="W" description="Data signal of u" range="32">
                    <fields>
                        <field offset="0" width="32" name="u" access="W" description="Bit 63 to 32 of u"/>
                    </fields>
                </register>
                <register offset="0x34" name="v_1" access="W" description="Data signal of v" range="32">
                    <fields>
                        <field offset="0" width="32" name="v" access="W" description="Bit 31 to 0 of v"/>
                    </fields>
                </register>
                <register offset="0x38" name="v_2" access="W" description="Data signal of v" range="32">
                    <fields>
                        <field offset="0" width="32" name="v" access="W" description="Bit 63 to 32 of v"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="I1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="I2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="I1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="I1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="I2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="I2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="u"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="v"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="v"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 4, , </column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control_r">I1_1, 0x10, 32, W, Data signal of I1, </column>
                    <column name="s_axi_control_r">I1_2, 0x14, 32, W, Data signal of I1, </column>
                    <column name="s_axi_control_r">I2_1, 0x1c, 32, W, Data signal of I2, </column>
                    <column name="s_axi_control_r">I2_2, 0x20, 32, W, Data signal of I2, </column>
                    <column name="s_axi_control_r">u_1, 0x28, 32, W, Data signal of u, </column>
                    <column name="s_axi_control_r">u_2, 0x2c, 32, W, Data signal of u, </column>
                    <column name="s_axi_control_r">v_1, 0x34, 32, W, Data signal of v, </column>
                    <column name="s_axi_control_r">v_2, 0x38, 32, W, Data signal of v, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="I1">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="I2">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="u">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="v">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="I1">m_axi_gmem, interface, , channel=0</column>
                    <column name="I1">s_axi_control_r, register, offset, name=I1_1 offset=0x10 range=32</column>
                    <column name="I1">s_axi_control_r, register, offset, name=I1_2 offset=0x14 range=32</column>
                    <column name="I2">m_axi_gmem, interface, , channel=0</column>
                    <column name="I2">s_axi_control_r, register, offset, name=I2_1 offset=0x1c range=32</column>
                    <column name="I2">s_axi_control_r, register, offset, name=I2_2 offset=0x20 range=32</column>
                    <column name="u">m_axi_gmem, interface, , channel=0</column>
                    <column name="u">s_axi_control_r, register, offset, name=u_1 offset=0x28 range=32</column>
                    <column name="u">s_axi_control_r, register, offset, name=u_2 offset=0x2c range=32</column>
                    <column name="v">m_axi_gmem, interface, , channel=0</column>
                    <column name="v">s_axi_control_r, register, offset, name=v_1 offset=0x34 range=32</column>
                    <column name="v">s_axi_control_r, register, offset, name=v_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">read, 3, 16</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:55, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:42, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:31:29, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:55, read, Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:42, read, Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:31:29, read, Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:55, read, Inferred, 3, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:31:42, read, Inferred, 3, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:31:29, read, Inferred, 3, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:55, read, Widen Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:42, read, Widen Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:34:29, read, Widen Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:55, read, Inferred, 62, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:42, read, Inferred, 62, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:34:29, read, Inferred, 62, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Fail, , VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Inferred, 3, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:36:37, read, Inferred, 3, VITIS_LOOP_28_2, ../LK_hls/src/lucas_kanade_hls.cpp:28:26, , </column>
                    <column name="m_axi_gmem">, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Fail, , , , 214-224, Could not burst due to multiple potential writes to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Widen Fail, , VITIS_LOOP_44_4, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Widen Fail, , VITIS_LOOP_44_4, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Fail, , VITIS_LOOP_43_3, ../LK_hls/src/lucas_kanade_hls.cpp:43:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Fail, , VITIS_LOOP_43_3, ../LK_hls/src/lucas_kanade_hls.cpp:43:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Inferred, 60, VITIS_LOOP_44_4, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, , </column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, write, Inferred, 60, VITIS_LOOP_44_4, ../LK_hls/src/lucas_kanade_hls.cpp:44:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:9" status="valid" parentFunction="lucas_kanade_hls" variable="I1" isDirective="0" options="m_axi port=I1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:10" status="valid" parentFunction="lucas_kanade_hls" variable="I2" isDirective="0" options="m_axi port=I2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:11" status="valid" parentFunction="lucas_kanade_hls" variable="u" isDirective="0" options="m_axi port=u offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:12" status="valid" parentFunction="lucas_kanade_hls" variable="v" isDirective="0" options="m_axi port=v offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:13" status="valid" parentFunction="lucas_kanade_hls" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="../LK_hls/src/lucas_kanade_hls.cpp:20" status="valid" parentFunction="lucas_kanade_hls" variable="Ix_buf" isDirective="0" options="variable=Ix_buf complete dim=2"/>
        <Pragma type="array_partition" location="../LK_hls/src/lucas_kanade_hls.cpp:21" status="valid" parentFunction="lucas_kanade_hls" variable="Iy_buf" isDirective="0" options="variable=Iy_buf complete dim=2"/>
        <Pragma type="array_partition" location="../LK_hls/src/lucas_kanade_hls.cpp:22" status="valid" parentFunction="lucas_kanade_hls" variable="It_buf" isDirective="0" options="variable=It_buf complete dim=2"/>
        <Pragma type="pipeline" location="../LK_hls/src/lucas_kanade_hls.cpp:29" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../LK_hls/src/lucas_kanade_hls.cpp:45" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../LK_hls/src/lucas_kanade_hls.cpp:55" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../LK_hls/src/lucas_kanade_hls.cpp:57" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../LK_hls/src/lucas_kanade_hls.cpp:43" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../LK_hls/src/lucas_kanade_hls.cpp:43" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="lucas_kanade_hls" options=" " pragmaLocId="../LK_hls/src/lucas_kanade_hls.cpp:27:0" pragmaLocOpt="lucas_kanade_hls/VITIS_LOOP_27_1" srcPragmaType="pipeline" srcPragmaLoc="../LK_hls/src/lucas_kanade_hls.cpp:29" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../LK_hls/src/lucas_kanade_hls.cpp:29" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=lucas_kanade_hls/VITIS_LOOP_27_1  " loopName="VITIS_LOOP_27_1" loopLoc="../LK_hls/src/lucas_kanade_hls.cpp:27:22"/>
        <AutoPragma type="loop_flatten" parentFunction="lucas_kanade_hls" options=" " pragmaLocId="../LK_hls/src/lucas_kanade_hls.cpp:43:0" pragmaLocOpt="lucas_kanade_hls/VITIS_LOOP_43_3" srcPragmaType="pipeline" srcPragmaLoc="../LK_hls/src/lucas_kanade_hls.cpp:45" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../LK_hls/src/lucas_kanade_hls.cpp:45" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=lucas_kanade_hls/VITIS_LOOP_43_3  " loopName="VITIS_LOOP_43_3" loopLoc="../LK_hls/src/lucas_kanade_hls.cpp:43:22"/>
    </AutoPragmaReport>
</profile>
