
                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Tue Oct 14 17:35:39 2025

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers: 2396 out of  5280 (45%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3220 out of  5280 (61%)
      Number of logic LUT4s:             846
      Number of inserted feedthru LUT4s: 2143
      Number of replicated LUT4s:         51
      Number of ripple logic:             90 (180 LUT4s)
   Number of IO sites used:   30 out of 39 (77%)
      Number of IO sites used for general PIO: 27
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 27 out of 36 (75%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 30 out of 39 (77%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port i_clk)
      Net pll_clk_int: 2392 loads, 2392 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  65
      Net VCC_net: 2 loads, 0 SLICEs
      Net Controller_inst.n7414: 16 loads, 16 SLICEs
      Net Controller_inst.n7428: 16 loads, 16 SLICEs
      Net Controller_inst.n7396: 16 loads, 16 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net Controller_inst.n7406: 16 loads, 16 SLICEs
      Net Controller_inst.n7444: 16 loads, 16 SLICEs
      Net Controller_inst.n7464: 16 loads, 16 SLICEs
      Net Controller_inst.n7480: 16 loads, 16 SLICEs
      Net Controller_inst.n7350: 16 loads, 16 SLICEs
      Net Controller_inst.n7356: 16 loads, 16 SLICEs
      Net Controller_inst.n7364: 16 loads, 16 SLICEs
      Net Controller_inst.n7370: 16 loads, 16 SLICEs
      Net Controller_inst.n7374: 16 loads, 16 SLICEs
      Net Controller_inst.n7416: 16 loads, 16 SLICEs
      Net Controller_inst.n7424: 16 loads, 16 SLICEs
      Net Controller_inst.n7432: 16 loads, 16 SLICEs
      Net Controller_inst.n7438: 16 loads, 16 SLICEs
      Net Controller_inst.n7448: 16 loads, 16 SLICEs
      Net Controller_inst.n7454: 16 loads, 16 SLICEs
      Net Controller_inst.n7456: 16 loads, 16 SLICEs
      Net Controller_inst.n7460: 16 loads, 16 SLICEs
      Net Controller_inst.n7470: 16 loads, 16 SLICEs
      Net Controller_inst.n7474: 16 loads, 16 SLICEs
      Net Controller_inst.n7476: 16 loads, 16 SLICEs
      Net Controller_inst.n7478: 16 loads, 16 SLICEs
      Net Controller_inst.n7380: 16 loads, 16 SLICEs
      Net Controller_inst.n7382: 16 loads, 16 SLICEs
      Net Controller_inst.n7388: 16 loads, 16 SLICEs
      Net Controller_inst.n7394: 16 loads, 16 SLICEs
      Net Controller_inst.n7400: 16 loads, 16 SLICEs
      Net Controller_inst.n7402: 16 loads, 16 SLICEs
      Net Controller_inst.n7404: 512 loads, 512 SLICEs
      Net Controller_inst.n10119: 512 loads, 512 SLICEs
      Net Controller_inst.n10121: 4 loads, 4 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 5 loads, 5 SLICEs
      Net Controller_inst.n18658: 1 loads, 1 SLICEs
      Net Controller_inst.n2: 32 loads, 32 SLICEs
      Net Controller_inst.n2_adj_2497: 32 loads, 32 SLICEs
      Net Controller_inst.n1: 1 loads, 1 SLICEs
      Net Controller_inst.n7386: 16 loads, 16 SLICEs
      Net Controller_inst.n14_adj_2504: 1 loads, 1 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 512 loads, 512 SLICEs
      Net Controller_inst.n7390: 16 loads, 16 SLICEs
      Net Controller_inst.n7398: 4 loads, 4 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n10128: 2 loads, 2 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n10130: 10 loads, 10 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2450: 1
     loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n10158: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10797: 11 loads,
     11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15337: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10153: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10176: 8 loads, 8
     SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.n10134: 16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10178: 2 loads,
     2 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10151: 1 loads,

                                    Page 2





Design Summary (cont)
---------------------
     1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10131: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.int_RHD_TX_Ready
     _N_2447: 1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10814:
     6 loads, 6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10147:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10203:
     4 loads, 4 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10207:
     3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_addr_nxt_w_0__N_2290: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_addr_nxt_w_0__N_2282: 8 loads, 8 SLICEs
   Number of LSRs:  4
      Net n12109: 2 loads, 2 SLICEs
      Net maxfan_replicated_net_1413: 407 loads, 407 SLICEs
      Net o_reset_c: 991 loads, 991 SLICEs
      Net maxfan_replicated_net_999: 979 loads, 979 SLICEs
   Top 10 highest fanout non-clock nets:
      Net maxfan_replicated_net_999: 1000 loads
      Net o_reset_c: 1000 loads
      Net Controller_inst.int_STM32_TX_DV: 535 loads
      Net Controller_inst.n10119: 512 loads
      Net Controller_inst.n7404: 512 loads
      Net maxfan_replicated_net_1413: 411 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1]:
     245 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]:
     138 loads
      Net VCC_net: 81 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3]:
     56 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.
INFO <52291017> - map: Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not

                                    Page 3





Design Errors/Warnings (cont)
-----------------------------
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_MOSI      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_STM32_SPI_MISO    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_Clk       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_CS_n      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED1_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED2_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED3_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED4_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[3]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[2]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[1]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[0]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[7]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[6]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[5]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[4]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[3]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
| o_reset_Counter[2]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[1]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[0]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_RHD_SPI_MISO      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CTRL0_IN            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB0_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB1_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB2_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      i_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     pll_clk_int
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             55
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0





                                    Page 5





ASIC Components
---------------

Instance Name: pll_inst/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0
     /_FABRIC.u_fifo/waddr_r_0__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 17
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 112 MB
Checksum -- map: b4c1d989c99a1ca5222399aa86b134828b1347f






































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
