$date
	Sat Aug  9 10:13:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module serAdder_tb $end
$var wire 1 ! S $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % load $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ clk $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var wire 1 ' t2 $end
$var wire 1 ( t1 $end
$var wire 1 ) S1 $end
$var wire 1 ! S $end
$var wire 1 * C2 $end
$var wire 1 + C1 $end
$scope module FA1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 * Cout $end
$var wire 1 ) sum $end
$var wire 1 + Cin $end
$upscope $end
$scope module FF1 $end
$var wire 1 * D $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var reg 1 + Q $end
$upscope $end
$scope module RA $end
$var wire 1 $ clk $end
$var wire 1 . load $end
$var wire 1 & rst $end
$var wire 1 " sIn $end
$var wire 1 / t3 $end
$var wire 1 0 t2 $end
$var wire 1 1 t1 $end
$var wire 1 ( sOut $end
$var wire 1 2 in4 $end
$var wire 1 3 in3 $end
$var wire 1 4 in2 $end
$var wire 1 5 in1 $end
$scope module D1 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 5 D $end
$var reg 1 1 Q $end
$upscope $end
$scope module D2 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 4 D $end
$var reg 1 0 Q $end
$upscope $end
$scope module D3 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 3 D $end
$var reg 1 / Q $end
$upscope $end
$scope module D4 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 2 D $end
$var reg 1 ( Q $end
$upscope $end
$scope module M1 $end
$var wire 1 1 A $end
$var wire 1 " B $end
$var wire 1 . S $end
$var wire 1 5 Y $end
$upscope $end
$scope module M2 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 . S $end
$var wire 1 4 Y $end
$upscope $end
$scope module M3 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 . S $end
$var wire 1 3 Y $end
$upscope $end
$scope module M4 $end
$var wire 1 ( A $end
$var wire 1 / B $end
$var wire 1 . S $end
$var wire 1 2 Y $end
$upscope $end
$upscope $end
$scope module RB $end
$var wire 1 $ clk $end
$var wire 1 6 load $end
$var wire 1 & rst $end
$var wire 1 # sIn $end
$var wire 1 7 t3 $end
$var wire 1 8 t2 $end
$var wire 1 9 t1 $end
$var wire 1 ' sOut $end
$var wire 1 : in4 $end
$var wire 1 ; in3 $end
$var wire 1 < in2 $end
$var wire 1 = in1 $end
$scope module D1 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 = D $end
$var reg 1 9 Q $end
$upscope $end
$scope module D2 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 < D $end
$var reg 1 8 Q $end
$upscope $end
$scope module D3 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 ; D $end
$var reg 1 7 Q $end
$upscope $end
$scope module D4 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 : D $end
$var reg 1 ' Q $end
$upscope $end
$scope module M1 $end
$var wire 1 9 A $end
$var wire 1 # B $end
$var wire 1 6 S $end
$var wire 1 = Y $end
$upscope $end
$scope module M2 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 6 S $end
$var wire 1 < Y $end
$upscope $end
$scope module M3 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 6 S $end
$var wire 1 ; Y $end
$upscope $end
$scope module M4 $end
$var wire 1 ' A $end
$var wire 1 7 B $end
$var wire 1 6 S $end
$var wire 1 : Y $end
$upscope $end
$upscope $end
$scope module RC $end
$var wire 1 $ clk $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var wire 1 ) sIn $end
$var wire 1 > t3 $end
$var wire 1 ? t2 $end
$var wire 1 @ t1 $end
$var wire 1 ! sOut $end
$var wire 1 A in4 $end
$var wire 1 B in3 $end
$var wire 1 C in2 $end
$var wire 1 D in1 $end
$scope module D1 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 D D $end
$var reg 1 @ Q $end
$upscope $end
$scope module D2 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 C D $end
$var reg 1 ? Q $end
$upscope $end
$scope module D3 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 B D $end
$var reg 1 > Q $end
$upscope $end
$scope module D4 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 A D $end
$var reg 1 ! Q $end
$upscope $end
$scope module M1 $end
$var wire 1 @ A $end
$var wire 1 ) B $end
$var wire 1 % S $end
$var wire 1 D Y $end
$upscope $end
$scope module M2 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 % S $end
$var wire 1 C Y $end
$upscope $end
$scope module M3 $end
$var wire 1 > A $end
$var wire 1 ? B $end
$var wire 1 % S $end
$var wire 1 B Y $end
$upscope $end
$scope module M4 $end
$var wire 1 ! A $end
$var wire 1 > B $end
$var wire 1 % S $end
$var wire 1 A Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
16
05
04
03
02
01
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1&
1$
#10
0$
#15
1=
1$
1#
#20
0$
#25
1<
19
15
1$
1"
#30
0$
#35
14
1;
11
18
05
1$
0"
#40
0$
#45
1:
13
04
17
10
01
0=
15
1$
0#
1"
#48
1%
#50
0$
#55
1D
1)
14
03
12
0<
1-
11
00
1/
09
1'
1$
#60
0$
#65
0D
1*
0)
1C
0;
02
13
1,
1@
08
1(
0/
10
1$
#70
0$
#75
0D
12
0:
0C
1B
0,
0)
1/
0(
07
1+
0@
1?
1$
#80
0$
#85
1A
0B
0-
1,
1>
0?
0'
1(
1$
#90
0$
#95
0A
0>
1!
1$
#98
1)
0*
1A
0,
0%
#100
0$
