
../repos/coreutils/gnulib-tests/bench-sha256:     file format elf32-littlearm


Disassembly of section .init:

0001049c <.init>:
   1049c:	push	{r3, lr}
   104a0:	bl	10594 <abort@plt+0x48>
   104a4:	pop	{r3, pc}

Disassembly of section .plt:

000104a8 <printf@plt-0x14>:
   104a8:	push	{lr}		; (str lr, [sp, #-4]!)
   104ac:	ldr	lr, [pc, #4]	; 104b8 <printf@plt-0x4>
   104b0:	add	lr, pc, lr
   104b4:	ldr	pc, [lr, #8]!
   104b8:	andeq	r7, r1, r8, asr #22

000104bc <printf@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #94208	; 0x17000
   104c4:	ldr	pc, [ip, #2888]!	; 0xb48

000104c8 <memcpy@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #94208	; 0x17000
   104d0:	ldr	pc, [ip, #2880]!	; 0xb40

000104d4 <gettimeofday@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #94208	; 0x17000
   104dc:	ldr	pc, [ip, #2872]!	; 0xb38

000104e0 <malloc@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #94208	; 0x17000
   104e8:	ldr	pc, [ip, #2864]!	; 0xb30

000104ec <__libc_start_main@plt>:
   104ec:	add	ip, pc, #0, 12
   104f0:	add	ip, ip, #94208	; 0x17000
   104f4:	ldr	pc, [ip, #2856]!	; 0xb28

000104f8 <__gmon_start__@plt>:
   104f8:	add	ip, pc, #0, 12
   104fc:	add	ip, ip, #94208	; 0x17000
   10500:	ldr	pc, [ip, #2848]!	; 0xb20

00010504 <exit@plt>:
   10504:	add	ip, pc, #0, 12
   10508:	add	ip, ip, #94208	; 0x17000
   1050c:	ldr	pc, [ip, #2840]!	; 0xb18

00010510 <atol@plt>:
   10510:	add	ip, pc, #0, 12
   10514:	add	ip, ip, #94208	; 0x17000
   10518:	ldr	pc, [ip, #2832]!	; 0xb10

0001051c <fprintf@plt>:
   1051c:	add	ip, pc, #0, 12
   10520:	add	ip, ip, #94208	; 0x17000
   10524:	ldr	pc, [ip, #2824]!	; 0xb08

00010528 <__errno_location@plt>:
   10528:	add	ip, pc, #0, 12
   1052c:	add	ip, ip, #94208	; 0x17000
   10530:	ldr	pc, [ip, #2816]!	; 0xb00

00010534 <atoi@plt>:
   10534:	add	ip, pc, #0, 12
   10538:	add	ip, ip, #94208	; 0x17000
   1053c:	ldr	pc, [ip, #2808]!	; 0xaf8

00010540 <getrusage@plt>:
   10540:	add	ip, pc, #0, 12
   10544:	add	ip, ip, #94208	; 0x17000
   10548:	ldr	pc, [ip, #2800]!	; 0xaf0

0001054c <abort@plt>:
   1054c:	add	ip, pc, #0, 12
   10550:	add	ip, ip, #94208	; 0x17000
   10554:	ldr	pc, [ip, #2792]!	; 0xae8

Disassembly of section .text:

00010558 <.text>:
   10558:	mov	fp, #0
   1055c:	mov	lr, #0
   10560:	pop	{r1}		; (ldr r1, [sp], #4)
   10564:	mov	r2, sp
   10568:	push	{r2}		; (str r2, [sp, #-4]!)
   1056c:	push	{r0}		; (str r0, [sp, #-4]!)
   10570:	ldr	ip, [pc, #16]	; 10588 <abort@plt+0x3c>
   10574:	push	{ip}		; (str ip, [sp, #-4]!)
   10578:	ldr	r0, [pc, #12]	; 1058c <abort@plt+0x40>
   1057c:	ldr	r3, [pc, #12]	; 10590 <abort@plt+0x44>
   10580:	bl	104ec <__libc_start_main@plt>
   10584:	bl	1054c <abort@plt>
   10588:	andeq	r7, r1, r0, lsr #11
   1058c:	andeq	r0, r1, r8, asr #12
   10590:	andeq	r7, r1, r0, asr #10
   10594:	ldr	r3, [pc, #20]	; 105b0 <abort@plt+0x64>
   10598:	ldr	r2, [pc, #20]	; 105b4 <abort@plt+0x68>
   1059c:	add	r3, pc, r3
   105a0:	ldr	r2, [r3, r2]
   105a4:	cmp	r2, #0
   105a8:	bxeq	lr
   105ac:	b	104f8 <__gmon_start__@plt>
   105b0:	andeq	r7, r1, ip, asr sl
   105b4:	andeq	r0, r0, r0, asr #32
   105b8:	ldr	r0, [pc, #24]	; 105d8 <abort@plt+0x8c>
   105bc:	ldr	r3, [pc, #24]	; 105dc <abort@plt+0x90>
   105c0:	cmp	r3, r0
   105c4:	bxeq	lr
   105c8:	ldr	r3, [pc, #16]	; 105e0 <abort@plt+0x94>
   105cc:	cmp	r3, #0
   105d0:	bxeq	lr
   105d4:	bx	r3
   105d8:	andeq	r8, r2, ip, asr #32
   105dc:	andeq	r8, r2, ip, asr #32
   105e0:	andeq	r0, r0, r0
   105e4:	ldr	r0, [pc, #36]	; 10610 <abort@plt+0xc4>
   105e8:	ldr	r1, [pc, #36]	; 10614 <abort@plt+0xc8>
   105ec:	sub	r1, r1, r0
   105f0:	asr	r1, r1, #2
   105f4:	add	r1, r1, r1, lsr #31
   105f8:	asrs	r1, r1, #1
   105fc:	bxeq	lr
   10600:	ldr	r3, [pc, #16]	; 10618 <abort@plt+0xcc>
   10604:	cmp	r3, #0
   10608:	bxeq	lr
   1060c:	bx	r3
   10610:	andeq	r8, r2, ip, asr #32
   10614:	andeq	r8, r2, ip, asr #32
   10618:	andeq	r0, r0, r0
   1061c:	push	{r4, lr}
   10620:	ldr	r4, [pc, #24]	; 10640 <abort@plt+0xf4>
   10624:	ldrb	r3, [r4]
   10628:	cmp	r3, #0
   1062c:	popne	{r4, pc}
   10630:	bl	105b8 <abort@plt+0x6c>
   10634:	mov	r3, #1
   10638:	strb	r3, [r4]
   1063c:	pop	{r4, pc}
   10640:	andeq	r8, r2, r4, asr r0
   10644:	b	105e4 <abort@plt+0x98>
   10648:	push	{fp, lr}
   1064c:	mov	fp, sp
   10650:	sub	sp, sp, #136	; 0x88
   10654:	movw	r2, #0
   10658:	str	r2, [fp, #-4]
   1065c:	str	r0, [fp, #-8]
   10660:	str	r1, [fp, #-12]
   10664:	ldr	r0, [fp, #-8]
   10668:	cmp	r0, #3
   1066c:	beq	106a0 <abort@plt+0x154>
   10670:	movw	r0, #32848	; 0x8050
   10674:	movt	r0, #2
   10678:	ldr	r0, [r0]
   1067c:	ldr	r1, [fp, #-12]
   10680:	ldr	r2, [r1]
   10684:	movw	r1, #30128	; 0x75b0
   10688:	movt	r1, #1
   1068c:	bl	1051c <fprintf@plt>
   10690:	movw	r1, #1
   10694:	str	r0, [sp]
   10698:	mov	r0, r1
   1069c:	bl	10504 <exit@plt>
   106a0:	ldr	r0, [fp, #-12]
   106a4:	ldr	r0, [r0, #4]
   106a8:	bl	10510 <atol@plt>
   106ac:	str	r0, [fp, #-16]
   106b0:	ldr	r0, [fp, #-12]
   106b4:	ldr	r0, [r0, #8]
   106b8:	bl	10534 <atoi@plt>
   106bc:	str	r0, [fp, #-20]	; 0xffffffec
   106c0:	ldr	r0, [fp, #-16]
   106c4:	bl	174d0 <abort@plt+0x6f84>
   106c8:	str	r0, [fp, #-24]	; 0xffffffe8
   106cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   106d0:	movw	r1, #0
   106d4:	cmp	r0, r1
   106d8:	bne	10708 <abort@plt+0x1bc>
   106dc:	movw	r0, #32848	; 0x8050
   106e0:	movt	r0, #2
   106e4:	ldr	r0, [r0]
   106e8:	ldr	r1, [fp, #-12]
   106ec:	ldr	r2, [r1]
   106f0:	movw	r1, #30156	; 0x75cc
   106f4:	movt	r1, #1
   106f8:	bl	1051c <fprintf@plt>
   106fc:	movw	r1, #1
   10700:	str	r1, [fp, #-4]
   10704:	b	107ec <abort@plt+0x2a0>
   10708:	movw	r0, #0
   1070c:	str	r0, [fp, #-28]	; 0xffffffe4
   10710:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10714:	ldr	r1, [fp, #-16]
   10718:	cmp	r0, r1
   1071c:	bcs	10794 <abort@plt+0x248>
   10720:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10724:	sub	r1, r0, #1
   10728:	mul	r1, r0, r1
   1072c:	sub	r2, r0, #5
   10730:	mul	r1, r1, r2
   10734:	movw	r2, #27449	; 0x6b39
   10738:	movt	r2, #8405	; 0x20d5
   1073c:	umull	r2, r3, r0, r2
   10740:	lsr	r3, r3, #6
   10744:	movw	ip, #499	; 0x1f3
   10748:	mls	r3, r3, ip, r0
   1074c:	add	r1, r3, r1, lsr #6
   10750:	movw	r3, #34391	; 0x8657
   10754:	movt	r3, #17519	; 0x446f
   10758:	umull	r3, ip, r0, r3
   1075c:	sub	lr, r0, ip
   10760:	add	ip, ip, lr, lsr #1
   10764:	lsr	ip, ip, #6
   10768:	mov	lr, #101	; 0x65
   1076c:	mls	r0, ip, lr, r0
   10770:	add	r0, r1, r0
   10774:	ldr	r1, [fp, #-24]	; 0xffffffe8
   10778:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1077c:	add	r1, r1, ip
   10780:	strb	r0, [r1]
   10784:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10788:	add	r0, r0, #1
   1078c:	str	r0, [fp, #-28]	; 0xffffffe4
   10790:	b	10710 <abort@plt+0x1c4>
   10794:	sub	r0, fp, #64	; 0x40
   10798:	bl	107f8 <abort@plt+0x2ac>
   1079c:	movw	r0, #0
   107a0:	str	r0, [sp, #68]	; 0x44
   107a4:	ldr	r0, [sp, #68]	; 0x44
   107a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   107ac:	cmp	r0, r1
   107b0:	bge	107d4 <abort@plt+0x288>
   107b4:	add	r2, sp, #4
   107b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   107bc:	ldr	r1, [fp, #-16]
   107c0:	bl	10e60 <abort@plt+0x914>
   107c4:	ldr	r0, [sp, #68]	; 0x44
   107c8:	add	r0, r0, #1
   107cc:	str	r0, [sp, #68]	; 0x44
   107d0:	b	107a4 <abort@plt+0x258>
   107d4:	sub	r0, fp, #64	; 0x40
   107d8:	bl	10858 <abort@plt+0x30c>
   107dc:	sub	r0, fp, #64	; 0x40
   107e0:	bl	10928 <abort@plt+0x3dc>
   107e4:	movw	r0, #0
   107e8:	str	r0, [fp, #-4]
   107ec:	ldr	r0, [fp, #-4]
   107f0:	mov	sp, fp
   107f4:	pop	{fp, pc}
   107f8:	push	{fp, lr}
   107fc:	mov	fp, sp
   10800:	sub	sp, sp, #80	; 0x50
   10804:	str	r0, [fp, #-4]
   10808:	movw	r0, #0
   1080c:	add	r1, sp, #4
   10810:	bl	10540 <getrusage@plt>
   10814:	ldr	r1, [fp, #-4]
   10818:	ldr	r2, [sp, #4]
   1081c:	str	r2, [r1, #8]
   10820:	ldr	r2, [sp, #8]
   10824:	str	r2, [r1, #12]
   10828:	ldr	r1, [fp, #-4]
   1082c:	ldr	r2, [sp, #12]
   10830:	str	r2, [r1, #16]
   10834:	ldr	r2, [sp, #16]
   10838:	str	r2, [r1, #20]
   1083c:	ldr	r1, [fp, #-4]
   10840:	str	r0, [sp]
   10844:	mov	r0, r1
   10848:	movw	r1, #0
   1084c:	bl	104d4 <gettimeofday@plt>
   10850:	mov	sp, fp
   10854:	pop	{fp, pc}
   10858:	push	{fp, lr}
   1085c:	mov	fp, sp
   10860:	sub	sp, sp, #88	; 0x58
   10864:	str	r0, [fp, #-4]
   10868:	sub	r0, fp, #12
   1086c:	movw	r1, #0
   10870:	bl	104d4 <gettimeofday@plt>
   10874:	movw	r1, #0
   10878:	str	r0, [sp]
   1087c:	mov	r0, r1
   10880:	add	r1, sp, #4
   10884:	bl	10540 <getrusage@plt>
   10888:	ldr	r1, [pc, #148]	; 10924 <abort@plt+0x3d8>
   1088c:	ldr	r2, [fp, #-12]
   10890:	ldr	r3, [fp, #-4]
   10894:	ldr	r3, [r3]
   10898:	sub	r2, r2, r3
   1089c:	mul	r2, r2, r1
   108a0:	ldr	r3, [fp, #-8]
   108a4:	add	r2, r2, r3
   108a8:	ldr	r3, [fp, #-4]
   108ac:	ldr	r3, [r3, #4]
   108b0:	sub	r2, r2, r3
   108b4:	ldr	r3, [fp, #-4]
   108b8:	str	r2, [r3, #24]
   108bc:	ldr	r2, [sp, #4]
   108c0:	ldr	r3, [fp, #-4]
   108c4:	ldr	r3, [r3, #8]
   108c8:	sub	r2, r2, r3
   108cc:	mul	r2, r2, r1
   108d0:	ldr	r3, [sp, #8]
   108d4:	add	r2, r2, r3
   108d8:	ldr	r3, [fp, #-4]
   108dc:	ldr	r3, [r3, #12]
   108e0:	sub	r2, r2, r3
   108e4:	ldr	r3, [fp, #-4]
   108e8:	str	r2, [r3, #28]
   108ec:	ldr	r2, [sp, #12]
   108f0:	ldr	r3, [fp, #-4]
   108f4:	ldr	r3, [r3, #16]
   108f8:	sub	r2, r2, r3
   108fc:	mul	r1, r2, r1
   10900:	ldr	r2, [sp, #16]
   10904:	add	r1, r1, r2
   10908:	ldr	r2, [fp, #-4]
   1090c:	ldr	r2, [r2, #20]
   10910:	sub	r1, r1, r2
   10914:	ldr	r2, [fp, #-4]
   10918:	str	r1, [r2, #32]
   1091c:	mov	sp, fp
   10920:	pop	{fp, pc}
   10924:	andeq	r4, pc, r0, asr #4
   10928:	push	{fp, lr}
   1092c:	mov	fp, sp
   10930:	sub	sp, sp, #16
   10934:	vldr	d16, [pc, #140]	; 109c8 <abort@plt+0x47c>
   10938:	str	r0, [fp, #-4]
   1093c:	ldr	r0, [fp, #-4]
   10940:	ldr	r0, [r0, #24]
   10944:	vmov	s0, r0
   10948:	vcvt.f64.s32	d17, s0
   1094c:	vdiv.f64	d16, d17, d16
   10950:	movw	r0, #30178	; 0x75e2
   10954:	movt	r0, #1
   10958:	vmov	r2, r3, d16
   1095c:	bl	104bc <printf@plt>
   10960:	vldr	d16, [pc, #96]	; 109c8 <abort@plt+0x47c>
   10964:	ldr	r1, [fp, #-4]
   10968:	ldr	r1, [r1, #28]
   1096c:	vmov	s0, r1
   10970:	vcvt.f64.s32	d17, s0
   10974:	vdiv.f64	d16, d17, d16
   10978:	movw	r1, #30191	; 0x75ef
   1097c:	movt	r1, #1
   10980:	str	r0, [sp, #8]
   10984:	mov	r0, r1
   10988:	vmov	r2, r3, d16
   1098c:	bl	104bc <printf@plt>
   10990:	vldr	d16, [pc, #48]	; 109c8 <abort@plt+0x47c>
   10994:	ldr	r1, [fp, #-4]
   10998:	ldr	r1, [r1, #32]
   1099c:	vmov	s0, r1
   109a0:	vcvt.f64.s32	d17, s0
   109a4:	vdiv.f64	d16, d17, d16
   109a8:	movw	r1, #30203	; 0x75fb
   109ac:	movt	r1, #1
   109b0:	str	r0, [sp, #4]
   109b4:	mov	r0, r1
   109b8:	vmov	r2, r3, d16
   109bc:	bl	104bc <printf@plt>
   109c0:	mov	sp, fp
   109c4:	pop	{fp, pc}
   109c8:	andeq	r0, r0, r0
   109cc:	smlawbmi	lr, r0, r4, r8
   109d0:	push	{r4, r5, r6, sl, fp, lr}
   109d4:	add	fp, sp, #16
   109d8:	sub	sp, sp, #4
   109dc:	ldr	r1, [pc, #128]	; 10a64 <abort@plt+0x518>
   109e0:	ldr	r2, [pc, #128]	; 10a68 <abort@plt+0x51c>
   109e4:	ldr	r3, [pc, #128]	; 10a6c <abort@plt+0x520>
   109e8:	ldr	ip, [pc, #128]	; 10a70 <abort@plt+0x524>
   109ec:	ldr	lr, [pc, #128]	; 10a74 <abort@plt+0x528>
   109f0:	ldr	r4, [pc, #128]	; 10a78 <abort@plt+0x52c>
   109f4:	ldr	r5, [pc, #128]	; 10a7c <abort@plt+0x530>
   109f8:	ldr	r6, [pc, #128]	; 10a80 <abort@plt+0x534>
   109fc:	str	r0, [sp]
   10a00:	ldr	r0, [sp]
   10a04:	str	r6, [r0]
   10a08:	ldr	r0, [sp]
   10a0c:	str	r5, [r0, #4]
   10a10:	ldr	r0, [sp]
   10a14:	str	r4, [r0, #8]
   10a18:	ldr	r0, [sp]
   10a1c:	str	lr, [r0, #12]
   10a20:	ldr	r0, [sp]
   10a24:	str	ip, [r0, #16]
   10a28:	ldr	r0, [sp]
   10a2c:	str	r3, [r0, #20]
   10a30:	ldr	r0, [sp]
   10a34:	str	r2, [r0, #24]
   10a38:	ldr	r0, [sp]
   10a3c:	str	r1, [r0, #28]
   10a40:	ldr	r0, [sp]
   10a44:	movw	r1, #0
   10a48:	str	r1, [r0, #36]	; 0x24
   10a4c:	ldr	r0, [sp]
   10a50:	str	r1, [r0, #32]
   10a54:	ldr	r0, [sp]
   10a58:	str	r1, [r0, #40]	; 0x28
   10a5c:	sub	sp, fp, #16
   10a60:	pop	{r4, r5, r6, sl, fp, pc}
   10a64:	blpl	ff843ed0 <stderr@@GLIBC_2.4+0xff81be80>
   10a68:	svcne	0x0083d9ab
   10a6c:	blls	16aca4 <stderr@@GLIBC_2.4+0x142c54>
   10a70:	tstpl	lr, pc, ror r2
   10a74:	strbge	pc, [pc, #-1338]	; 10542 <getrusage@plt+0x2>	; <UNPREDICTABLE>
   10a78:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   10a7c:	bllt	19fc498 <stderr@@GLIBC_2.4+0x19d4448>
   10a80:	bvs	28a424 <stderr@@GLIBC_2.4+0x2623d4>
   10a84:	push	{r4, r5, r6, sl, fp, lr}
   10a88:	add	fp, sp, #16
   10a8c:	sub	sp, sp, #4
   10a90:	ldr	r1, [pc, #128]	; 10b18 <abort@plt+0x5cc>
   10a94:	ldr	r2, [pc, #128]	; 10b1c <abort@plt+0x5d0>
   10a98:	ldr	r3, [pc, #128]	; 10b20 <abort@plt+0x5d4>
   10a9c:	ldr	ip, [pc, #128]	; 10b24 <abort@plt+0x5d8>
   10aa0:	ldr	lr, [pc, #128]	; 10b28 <abort@plt+0x5dc>
   10aa4:	ldr	r4, [pc, #128]	; 10b2c <abort@plt+0x5e0>
   10aa8:	ldr	r5, [pc, #128]	; 10b30 <abort@plt+0x5e4>
   10aac:	ldr	r6, [pc, #128]	; 10b34 <abort@plt+0x5e8>
   10ab0:	str	r0, [sp]
   10ab4:	ldr	r0, [sp]
   10ab8:	str	r6, [r0]
   10abc:	ldr	r0, [sp]
   10ac0:	str	r5, [r0, #4]
   10ac4:	ldr	r0, [sp]
   10ac8:	str	r4, [r0, #8]
   10acc:	ldr	r0, [sp]
   10ad0:	str	lr, [r0, #12]
   10ad4:	ldr	r0, [sp]
   10ad8:	str	ip, [r0, #16]
   10adc:	ldr	r0, [sp]
   10ae0:	str	r3, [r0, #20]
   10ae4:	ldr	r0, [sp]
   10ae8:	str	r2, [r0, #24]
   10aec:	ldr	r0, [sp]
   10af0:	str	r1, [r0, #28]
   10af4:	ldr	r0, [sp]
   10af8:	movw	r1, #0
   10afc:	str	r1, [r0, #36]	; 0x24
   10b00:	ldr	r0, [sp]
   10b04:	str	r1, [r0, #32]
   10b08:	ldr	r0, [sp]
   10b0c:	str	r1, [r0, #40]	; 0x28
   10b10:	sub	sp, fp, #16
   10b14:	pop	{r4, r5, r6, sl, fp, pc}
   10b18:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10b1c:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10b20:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   10b24:			; <UNDEFINED> instruction: 0xffc00b31
   10b28:			; <UNDEFINED> instruction: 0xf70e5939
   10b2c:	rsbscc	sp, r0, r7, lsl sp
   10b30:	ldrbtcc	sp, [ip], -r7, lsl #10
   10b34:	ldrdgt	r9, [r5, -r8]
   10b38:	push	{fp, lr}
   10b3c:	mov	fp, sp
   10b40:	sub	sp, sp, #24
   10b44:	str	r0, [fp, #-4]
   10b48:	str	r1, [fp, #-8]
   10b4c:	ldr	r0, [fp, #-8]
   10b50:	str	r0, [sp, #8]
   10b54:	movw	r0, #0
   10b58:	str	r0, [sp, #12]
   10b5c:	ldr	r0, [sp, #12]
   10b60:	cmp	r0, #8
   10b64:	bge	10bb0 <abort@plt+0x664>
   10b68:	ldr	r0, [sp, #8]
   10b6c:	ldr	r1, [sp, #12]
   10b70:	add	r0, r0, r1, lsl #2
   10b74:	ldr	r2, [fp, #-4]
   10b78:	add	r1, r2, r1, lsl #2
   10b7c:	ldr	r1, [r1]
   10b80:	str	r0, [sp, #4]
   10b84:	mov	r0, r1
   10b88:	bl	10bf4 <abort@plt+0x6a8>
   10b8c:	ldr	r1, [sp, #4]
   10b90:	str	r0, [sp]
   10b94:	mov	r0, r1
   10b98:	ldr	r1, [sp]
   10b9c:	bl	10bbc <abort@plt+0x670>
   10ba0:	ldr	r0, [sp, #12]
   10ba4:	add	r0, r0, #1
   10ba8:	str	r0, [sp, #12]
   10bac:	b	10b5c <abort@plt+0x610>
   10bb0:	ldr	r0, [fp, #-8]
   10bb4:	mov	sp, fp
   10bb8:	pop	{fp, pc}
   10bbc:	sub	sp, sp, #8
   10bc0:	str	r0, [sp, #4]
   10bc4:	str	r1, [sp]
   10bc8:	ldr	r0, [sp, #4]
   10bcc:	ldrb	r1, [sp]
   10bd0:	strb	r1, [r0]
   10bd4:	ldrb	r1, [sp, #1]
   10bd8:	strb	r1, [r0, #1]
   10bdc:	ldrb	r1, [sp, #2]
   10be0:	strb	r1, [r0, #2]
   10be4:	ldrb	r1, [sp, #3]
   10be8:	strb	r1, [r0, #3]
   10bec:	add	sp, sp, #8
   10bf0:	bx	lr
   10bf4:	sub	sp, sp, #4
   10bf8:	str	r0, [sp]
   10bfc:	ldr	r0, [sp]
   10c00:	and	r0, r0, #-16777216	; 0xff000000
   10c04:	lsr	r0, r0, #24
   10c08:	ldr	r1, [sp]
   10c0c:	and	r1, r1, #16711680	; 0xff0000
   10c10:	lsr	r1, r1, #8
   10c14:	orr	r0, r0, r1
   10c18:	ldr	r1, [sp]
   10c1c:	and	r1, r1, #65280	; 0xff00
   10c20:	lsl	r1, r1, #8
   10c24:	orr	r0, r0, r1
   10c28:	ldr	r1, [sp]
   10c2c:	and	r1, r1, #255	; 0xff
   10c30:	lsl	r1, r1, #24
   10c34:	orr	r0, r0, r1
   10c38:	add	sp, sp, #4
   10c3c:	bx	lr
   10c40:	push	{fp, lr}
   10c44:	mov	fp, sp
   10c48:	sub	sp, sp, #24
   10c4c:	str	r0, [fp, #-4]
   10c50:	str	r1, [fp, #-8]
   10c54:	ldr	r0, [fp, #-8]
   10c58:	str	r0, [sp, #8]
   10c5c:	movw	r0, #0
   10c60:	str	r0, [sp, #12]
   10c64:	ldr	r0, [sp, #12]
   10c68:	cmp	r0, #7
   10c6c:	bge	10cb8 <abort@plt+0x76c>
   10c70:	ldr	r0, [sp, #8]
   10c74:	ldr	r1, [sp, #12]
   10c78:	add	r0, r0, r1, lsl #2
   10c7c:	ldr	r2, [fp, #-4]
   10c80:	add	r1, r2, r1, lsl #2
   10c84:	ldr	r1, [r1]
   10c88:	str	r0, [sp, #4]
   10c8c:	mov	r0, r1
   10c90:	bl	10bf4 <abort@plt+0x6a8>
   10c94:	ldr	r1, [sp, #4]
   10c98:	str	r0, [sp]
   10c9c:	mov	r0, r1
   10ca0:	ldr	r1, [sp]
   10ca4:	bl	10bbc <abort@plt+0x670>
   10ca8:	ldr	r0, [sp, #12]
   10cac:	add	r0, r0, #1
   10cb0:	str	r0, [sp, #12]
   10cb4:	b	10c64 <abort@plt+0x718>
   10cb8:	ldr	r0, [fp, #-8]
   10cbc:	mov	sp, fp
   10cc0:	pop	{fp, pc}
   10cc4:	push	{fp, lr}
   10cc8:	mov	fp, sp
   10ccc:	sub	sp, sp, #8
   10cd0:	str	r0, [sp, #4]
   10cd4:	str	r1, [sp]
   10cd8:	ldr	r0, [sp, #4]
   10cdc:	bl	10cf4 <abort@plt+0x7a8>
   10ce0:	ldr	r0, [sp, #4]
   10ce4:	ldr	r1, [sp]
   10ce8:	bl	10b38 <abort@plt+0x5ec>
   10cec:	mov	sp, fp
   10cf0:	pop	{fp, pc}
   10cf4:	push	{fp, lr}
   10cf8:	mov	fp, sp
   10cfc:	sub	sp, sp, #32
   10d00:	str	r0, [fp, #-4]
   10d04:	ldr	r0, [fp, #-4]
   10d08:	ldr	r0, [r0, #40]	; 0x28
   10d0c:	str	r0, [fp, #-8]
   10d10:	ldr	r0, [fp, #-8]
   10d14:	cmp	r0, #56	; 0x38
   10d18:	movw	r0, #0
   10d1c:	movcc	r0, #1
   10d20:	tst	r0, #1
   10d24:	movw	r0, #16
   10d28:	moveq	r0, #32
   10d2c:	str	r0, [fp, #-12]
   10d30:	ldr	r0, [fp, #-8]
   10d34:	ldr	r1, [fp, #-4]
   10d38:	ldr	r2, [r1, #32]
   10d3c:	add	r0, r2, r0
   10d40:	str	r0, [r1, #32]
   10d44:	ldr	r0, [fp, #-4]
   10d48:	ldr	r0, [r0, #32]
   10d4c:	ldr	r1, [fp, #-8]
   10d50:	cmp	r0, r1
   10d54:	bcs	10d68 <abort@plt+0x81c>
   10d58:	ldr	r0, [fp, #-4]
   10d5c:	ldr	r1, [r0, #36]	; 0x24
   10d60:	add	r1, r1, #1
   10d64:	str	r1, [r0, #36]	; 0x24
   10d68:	ldr	r0, [fp, #-4]
   10d6c:	ldr	r1, [fp, #-12]
   10d70:	add	r1, r0, r1, lsl #2
   10d74:	add	r1, r1, #36	; 0x24
   10d78:	ldr	r2, [r0, #32]
   10d7c:	ldr	r0, [r0, #36]	; 0x24
   10d80:	lsl	r0, r0, #3
   10d84:	orr	r0, r0, r2, lsr #29
   10d88:	str	r1, [sp, #16]
   10d8c:	bl	10bf4 <abort@plt+0x6a8>
   10d90:	ldr	r1, [sp, #16]
   10d94:	str	r0, [sp, #12]
   10d98:	mov	r0, r1
   10d9c:	ldr	r1, [sp, #12]
   10da0:	bl	10bbc <abort@plt+0x670>
   10da4:	ldr	r0, [fp, #-4]
   10da8:	ldr	r1, [fp, #-12]
   10dac:	add	r1, r0, r1, lsl #2
   10db0:	add	r1, r1, #40	; 0x28
   10db4:	ldr	r0, [r0, #32]
   10db8:	lsl	r0, r0, #3
   10dbc:	str	r1, [sp, #8]
   10dc0:	bl	10bf4 <abort@plt+0x6a8>
   10dc4:	ldr	r1, [sp, #8]
   10dc8:	str	r0, [sp, #4]
   10dcc:	mov	r0, r1
   10dd0:	ldr	r1, [sp, #4]
   10dd4:	bl	10bbc <abort@plt+0x670>
   10dd8:	ldr	r0, [fp, #-4]
   10ddc:	ldr	r1, [fp, #-8]
   10de0:	add	r0, r0, r1
   10de4:	add	r0, r0, #44	; 0x2c
   10de8:	ldr	r2, [fp, #-12]
   10dec:	rsb	r1, r1, r2, lsl #2
   10df0:	sub	r2, r1, #8
   10df4:	movw	r1, #30472	; 0x7708
   10df8:	movt	r1, #1
   10dfc:	bl	104c8 <memcpy@plt>
   10e00:	ldr	r1, [fp, #-4]
   10e04:	add	r1, r1, #44	; 0x2c
   10e08:	ldr	r2, [fp, #-12]
   10e0c:	lsl	r2, r2, #2
   10e10:	ldr	r3, [fp, #-4]
   10e14:	str	r0, [sp]
   10e18:	mov	r0, r1
   10e1c:	mov	r1, r2
   10e20:	mov	r2, r3
   10e24:	bl	11174 <abort@plt+0xc28>
   10e28:	mov	sp, fp
   10e2c:	pop	{fp, pc}
   10e30:	push	{fp, lr}
   10e34:	mov	fp, sp
   10e38:	sub	sp, sp, #8
   10e3c:	str	r0, [sp, #4]
   10e40:	str	r1, [sp]
   10e44:	ldr	r0, [sp, #4]
   10e48:	bl	10cf4 <abort@plt+0x7a8>
   10e4c:	ldr	r0, [sp, #4]
   10e50:	ldr	r1, [sp]
   10e54:	bl	10c40 <abort@plt+0x6f4>
   10e58:	mov	sp, fp
   10e5c:	pop	{fp, pc}
   10e60:	push	{fp, lr}
   10e64:	mov	fp, sp
   10e68:	sub	sp, sp, #184	; 0xb8
   10e6c:	str	r0, [fp, #-4]
   10e70:	str	r1, [fp, #-8]
   10e74:	str	r2, [fp, #-12]
   10e78:	mov	r0, sp
   10e7c:	bl	109d0 <abort@plt+0x484>
   10e80:	ldr	r0, [fp, #-4]
   10e84:	ldr	r1, [fp, #-8]
   10e88:	mov	r2, sp
   10e8c:	bl	10ea4 <abort@plt+0x958>
   10e90:	ldr	r1, [fp, #-12]
   10e94:	mov	r0, sp
   10e98:	bl	10cc4 <abort@plt+0x778>
   10e9c:	mov	sp, fp
   10ea0:	pop	{fp, pc}
   10ea4:	push	{fp, lr}
   10ea8:	mov	fp, sp
   10eac:	sub	sp, sp, #40	; 0x28
   10eb0:	str	r0, [fp, #-4]
   10eb4:	str	r1, [fp, #-8]
   10eb8:	str	r2, [fp, #-12]
   10ebc:	ldr	r0, [fp, #-12]
   10ec0:	ldr	r0, [r0, #40]	; 0x28
   10ec4:	cmp	r0, #0
   10ec8:	beq	10fd8 <abort@plt+0xa8c>
   10ecc:	ldr	r0, [fp, #-12]
   10ed0:	ldr	r0, [r0, #40]	; 0x28
   10ed4:	str	r0, [fp, #-16]
   10ed8:	ldr	r0, [fp, #-16]
   10edc:	movw	r1, #128	; 0x80
   10ee0:	sub	r0, r1, r0
   10ee4:	ldr	r1, [fp, #-8]
   10ee8:	cmp	r0, r1
   10eec:	bls	10efc <abort@plt+0x9b0>
   10ef0:	ldr	r0, [fp, #-8]
   10ef4:	str	r0, [sp, #12]
   10ef8:	b	10f0c <abort@plt+0x9c0>
   10efc:	ldr	r0, [fp, #-16]
   10f00:	movw	r1, #128	; 0x80
   10f04:	sub	r0, r1, r0
   10f08:	str	r0, [sp, #12]
   10f0c:	ldr	r0, [sp, #12]
   10f10:	str	r0, [sp, #20]
   10f14:	ldr	r0, [fp, #-12]
   10f18:	add	r0, r0, #44	; 0x2c
   10f1c:	ldr	r1, [fp, #-16]
   10f20:	add	r0, r0, r1
   10f24:	ldr	r1, [fp, #-4]
   10f28:	ldr	r2, [sp, #20]
   10f2c:	bl	104c8 <memcpy@plt>
   10f30:	ldr	r0, [sp, #20]
   10f34:	ldr	r1, [fp, #-12]
   10f38:	ldr	r2, [r1, #40]	; 0x28
   10f3c:	add	r0, r2, r0
   10f40:	str	r0, [r1, #40]	; 0x28
   10f44:	ldr	r0, [fp, #-12]
   10f48:	ldr	r0, [r0, #40]	; 0x28
   10f4c:	cmp	r0, #64	; 0x40
   10f50:	bls	10fb8 <abort@plt+0xa6c>
   10f54:	ldr	r0, [fp, #-12]
   10f58:	add	r0, r0, #44	; 0x2c
   10f5c:	ldr	r1, [fp, #-12]
   10f60:	ldr	r1, [r1, #40]	; 0x28
   10f64:	mvn	r2, #63	; 0x3f
   10f68:	and	r1, r1, r2
   10f6c:	ldr	r2, [fp, #-12]
   10f70:	bl	11174 <abort@plt+0xc28>
   10f74:	ldr	r0, [fp, #-12]
   10f78:	ldr	r1, [r0, #40]	; 0x28
   10f7c:	and	r1, r1, #63	; 0x3f
   10f80:	str	r1, [r0, #40]	; 0x28
   10f84:	ldr	r0, [fp, #-12]
   10f88:	add	r0, r0, #44	; 0x2c
   10f8c:	ldr	r1, [fp, #-12]
   10f90:	add	r1, r1, #44	; 0x2c
   10f94:	ldr	r2, [fp, #-16]
   10f98:	ldr	r3, [sp, #20]
   10f9c:	add	r2, r2, r3
   10fa0:	mvn	r3, #63	; 0x3f
   10fa4:	and	r2, r2, r3
   10fa8:	add	r1, r1, r2
   10fac:	ldr	r2, [fp, #-12]
   10fb0:	ldr	r2, [r2, #40]	; 0x28
   10fb4:	bl	104c8 <memcpy@plt>
   10fb8:	ldr	r0, [fp, #-4]
   10fbc:	ldr	r1, [sp, #20]
   10fc0:	add	r0, r0, r1
   10fc4:	str	r0, [fp, #-4]
   10fc8:	ldr	r0, [sp, #20]
   10fcc:	ldr	r1, [fp, #-8]
   10fd0:	sub	r0, r1, r0
   10fd4:	str	r0, [fp, #-8]
   10fd8:	ldr	r0, [fp, #-8]
   10fdc:	cmp	r0, #64	; 0x40
   10fe0:	bcc	11090 <abort@plt+0xb44>
   10fe4:	ldr	r0, [fp, #-4]
   10fe8:	and	r0, r0, #3
   10fec:	cmp	r0, #0
   10ff0:	beq	11050 <abort@plt+0xb04>
   10ff4:	b	10ff8 <abort@plt+0xaac>
   10ff8:	ldr	r0, [fp, #-8]
   10ffc:	cmp	r0, #64	; 0x40
   11000:	bls	1104c <abort@plt+0xb00>
   11004:	ldr	r0, [fp, #-12]
   11008:	add	r0, r0, #44	; 0x2c
   1100c:	ldr	r1, [fp, #-4]
   11010:	str	r0, [sp, #8]
   11014:	movw	r2, #64	; 0x40
   11018:	str	r2, [sp, #4]
   1101c:	bl	104c8 <memcpy@plt>
   11020:	ldr	r2, [fp, #-12]
   11024:	ldr	r0, [sp, #8]
   11028:	ldr	r1, [sp, #4]
   1102c:	bl	11174 <abort@plt+0xc28>
   11030:	ldr	r0, [fp, #-4]
   11034:	add	r0, r0, #64	; 0x40
   11038:	str	r0, [fp, #-4]
   1103c:	ldr	r0, [fp, #-8]
   11040:	sub	r0, r0, #64	; 0x40
   11044:	str	r0, [fp, #-8]
   11048:	b	10ff8 <abort@plt+0xaac>
   1104c:	b	1108c <abort@plt+0xb40>
   11050:	ldr	r0, [fp, #-4]
   11054:	ldr	r1, [fp, #-8]
   11058:	mvn	r2, #63	; 0x3f
   1105c:	and	r1, r1, r2
   11060:	ldr	r2, [fp, #-12]
   11064:	bl	11174 <abort@plt+0xc28>
   11068:	ldr	r0, [fp, #-4]
   1106c:	ldr	r1, [fp, #-8]
   11070:	mvn	r2, #63	; 0x3f
   11074:	and	r1, r1, r2
   11078:	add	r0, r0, r1
   1107c:	str	r0, [fp, #-4]
   11080:	ldr	r0, [fp, #-8]
   11084:	and	r0, r0, #63	; 0x3f
   11088:	str	r0, [fp, #-8]
   1108c:	b	11090 <abort@plt+0xb44>
   11090:	ldr	r0, [fp, #-8]
   11094:	cmp	r0, #0
   11098:	bls	11128 <abort@plt+0xbdc>
   1109c:	ldr	r0, [fp, #-12]
   110a0:	ldr	r0, [r0, #40]	; 0x28
   110a4:	str	r0, [sp, #16]
   110a8:	ldr	r0, [fp, #-12]
   110ac:	add	r0, r0, #44	; 0x2c
   110b0:	ldr	r1, [sp, #16]
   110b4:	add	r0, r0, r1
   110b8:	ldr	r1, [fp, #-4]
   110bc:	ldr	r2, [fp, #-8]
   110c0:	bl	104c8 <memcpy@plt>
   110c4:	ldr	r0, [fp, #-8]
   110c8:	ldr	r1, [sp, #16]
   110cc:	add	r0, r1, r0
   110d0:	str	r0, [sp, #16]
   110d4:	ldr	r0, [sp, #16]
   110d8:	cmp	r0, #64	; 0x40
   110dc:	bcc	1111c <abort@plt+0xbd0>
   110e0:	ldr	r0, [fp, #-12]
   110e4:	add	r0, r0, #44	; 0x2c
   110e8:	ldr	r2, [fp, #-12]
   110ec:	movw	r1, #64	; 0x40
   110f0:	bl	11174 <abort@plt+0xc28>
   110f4:	ldr	r0, [sp, #16]
   110f8:	sub	r0, r0, #64	; 0x40
   110fc:	str	r0, [sp, #16]
   11100:	ldr	r0, [fp, #-12]
   11104:	add	r0, r0, #44	; 0x2c
   11108:	ldr	r1, [fp, #-12]
   1110c:	add	r1, r1, #44	; 0x2c
   11110:	add	r1, r1, #64	; 0x40
   11114:	ldr	r2, [sp, #16]
   11118:	bl	104c8 <memcpy@plt>
   1111c:	ldr	r0, [sp, #16]
   11120:	ldr	r1, [fp, #-12]
   11124:	str	r0, [r1, #40]	; 0x28
   11128:	mov	sp, fp
   1112c:	pop	{fp, pc}
   11130:	push	{fp, lr}
   11134:	mov	fp, sp
   11138:	sub	sp, sp, #184	; 0xb8
   1113c:	str	r0, [fp, #-4]
   11140:	str	r1, [fp, #-8]
   11144:	str	r2, [fp, #-12]
   11148:	mov	r0, sp
   1114c:	bl	10a84 <abort@plt+0x538>
   11150:	ldr	r0, [fp, #-4]
   11154:	ldr	r1, [fp, #-8]
   11158:	mov	r2, sp
   1115c:	bl	10ea4 <abort@plt+0x958>
   11160:	ldr	r1, [fp, #-12]
   11164:	mov	r0, sp
   11168:	bl	10e30 <abort@plt+0x8e4>
   1116c:	mov	sp, fp
   11170:	pop	{fp, pc}
   11174:	push	{fp, lr}
   11178:	mov	fp, sp
   1117c:	sub	sp, sp, #144	; 0x90
   11180:	str	r0, [fp, #-4]
   11184:	str	r1, [fp, #-8]
   11188:	str	r2, [fp, #-12]
   1118c:	ldr	r0, [fp, #-4]
   11190:	str	r0, [fp, #-16]
   11194:	ldr	r0, [fp, #-8]
   11198:	lsr	r0, r0, #2
   1119c:	str	r0, [fp, #-20]	; 0xffffffec
   111a0:	ldr	r0, [fp, #-16]
   111a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   111a8:	add	r0, r0, r1, lsl #2
   111ac:	str	r0, [fp, #-24]	; 0xffffffe8
   111b0:	ldr	r0, [fp, #-12]
   111b4:	ldr	r0, [r0]
   111b8:	str	r0, [sp, #52]	; 0x34
   111bc:	ldr	r0, [fp, #-12]
   111c0:	ldr	r0, [r0, #4]
   111c4:	str	r0, [sp, #48]	; 0x30
   111c8:	ldr	r0, [fp, #-12]
   111cc:	ldr	r0, [r0, #8]
   111d0:	str	r0, [sp, #44]	; 0x2c
   111d4:	ldr	r0, [fp, #-12]
   111d8:	ldr	r0, [r0, #12]
   111dc:	str	r0, [sp, #40]	; 0x28
   111e0:	ldr	r0, [fp, #-12]
   111e4:	ldr	r0, [r0, #16]
   111e8:	str	r0, [sp, #36]	; 0x24
   111ec:	ldr	r0, [fp, #-12]
   111f0:	ldr	r0, [r0, #20]
   111f4:	str	r0, [sp, #32]
   111f8:	ldr	r0, [fp, #-12]
   111fc:	ldr	r0, [r0, #24]
   11200:	str	r0, [sp, #28]
   11204:	ldr	r0, [fp, #-12]
   11208:	ldr	r0, [r0, #28]
   1120c:	str	r0, [sp, #24]
   11210:	ldr	r0, [fp, #-8]
   11214:	str	r0, [sp, #20]
   11218:	ldr	r0, [sp, #20]
   1121c:	ldr	r1, [fp, #-12]
   11220:	ldr	r2, [r1, #32]
   11224:	add	r0, r2, r0
   11228:	str	r0, [r1, #32]
   1122c:	ldr	r0, [fp, #-8]
   11230:	lsr	r0, r0, #31
   11234:	lsr	r0, r0, #1
   11238:	ldr	r1, [fp, #-12]
   1123c:	ldr	r1, [r1, #32]
   11240:	ldr	r2, [sp, #20]
   11244:	cmp	r1, r2
   11248:	movw	r1, #0
   1124c:	movcc	r1, #1
   11250:	and	r1, r1, #1
   11254:	add	r0, r0, r1
   11258:	ldr	r1, [fp, #-12]
   1125c:	ldr	r2, [r1, #36]	; 0x24
   11260:	add	r0, r2, r0
   11264:	str	r0, [r1, #36]	; 0x24
   11268:	ldr	r0, [fp, #-16]
   1126c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11270:	cmp	r0, r1
   11274:	bcs	174c8 <abort@plt+0x6f7c>
   11278:	movw	r0, #0
   1127c:	str	r0, [sp, #4]
   11280:	ldr	r0, [sp, #4]
   11284:	cmp	r0, #16
   11288:	bge	112c4 <abort@plt+0xd78>
   1128c:	ldr	r0, [fp, #-16]
   11290:	ldr	r0, [r0]
   11294:	bl	10bf4 <abort@plt+0x6a8>
   11298:	ldr	r1, [sp, #4]
   1129c:	add	r2, sp, #56	; 0x38
   112a0:	add	r1, r2, r1, lsl #2
   112a4:	str	r0, [r1]
   112a8:	ldr	r0, [fp, #-16]
   112ac:	add	r0, r0, #4
   112b0:	str	r0, [fp, #-16]
   112b4:	ldr	r0, [sp, #4]
   112b8:	add	r0, r0, #1
   112bc:	str	r0, [sp, #4]
   112c0:	b	11280 <abort@plt+0xd34>
   112c4:	b	112c8 <abort@plt+0xd7c>
   112c8:	ldr	r0, [sp, #52]	; 0x34
   112cc:	lsl	r0, r0, #30
   112d0:	ldr	r1, [sp, #52]	; 0x34
   112d4:	lsr	r1, r1, #2
   112d8:	orr	r0, r0, r1
   112dc:	ldr	r1, [sp, #52]	; 0x34
   112e0:	lsl	r1, r1, #19
   112e4:	ldr	r2, [sp, #52]	; 0x34
   112e8:	lsr	r2, r2, #13
   112ec:	orr	r1, r1, r2
   112f0:	eor	r0, r0, r1
   112f4:	ldr	r1, [sp, #52]	; 0x34
   112f8:	lsl	r1, r1, #10
   112fc:	ldr	r2, [sp, #52]	; 0x34
   11300:	lsr	r2, r2, #22
   11304:	orr	r1, r1, r2
   11308:	eor	r0, r0, r1
   1130c:	ldr	r1, [sp, #52]	; 0x34
   11310:	ldr	r2, [sp, #48]	; 0x30
   11314:	and	r1, r1, r2
   11318:	ldr	r2, [sp, #44]	; 0x2c
   1131c:	ldr	r3, [sp, #52]	; 0x34
   11320:	ldr	ip, [sp, #48]	; 0x30
   11324:	orr	r3, r3, ip
   11328:	and	r2, r2, r3
   1132c:	orr	r1, r1, r2
   11330:	add	r0, r0, r1
   11334:	str	r0, [sp, #12]
   11338:	ldr	r0, [sp, #24]
   1133c:	ldr	r1, [sp, #36]	; 0x24
   11340:	lsl	r1, r1, #26
   11344:	ldr	r2, [sp, #36]	; 0x24
   11348:	lsr	r2, r2, #6
   1134c:	orr	r1, r1, r2
   11350:	ldr	r2, [sp, #36]	; 0x24
   11354:	lsl	r2, r2, #21
   11358:	ldr	r3, [sp, #36]	; 0x24
   1135c:	lsr	r3, r3, #11
   11360:	orr	r2, r2, r3
   11364:	eor	r1, r1, r2
   11368:	ldr	r2, [sp, #36]	; 0x24
   1136c:	lsl	r2, r2, #7
   11370:	ldr	r3, [sp, #36]	; 0x24
   11374:	lsr	r3, r3, #25
   11378:	orr	r2, r2, r3
   1137c:	eor	r1, r1, r2
   11380:	add	r0, r0, r1
   11384:	ldr	r1, [sp, #28]
   11388:	ldr	r2, [sp, #36]	; 0x24
   1138c:	ldr	r3, [sp, #32]
   11390:	ldr	ip, [sp, #28]
   11394:	eor	r3, r3, ip
   11398:	and	r2, r2, r3
   1139c:	eor	r1, r1, r2
   113a0:	add	r0, r0, r1
   113a4:	movw	r1, #30216	; 0x7608
   113a8:	movt	r1, #1
   113ac:	ldr	r1, [r1]
   113b0:	add	r0, r0, r1
   113b4:	ldr	r1, [sp, #56]	; 0x38
   113b8:	add	r0, r0, r1
   113bc:	str	r0, [sp, #8]
   113c0:	ldr	r0, [sp, #8]
   113c4:	ldr	r1, [sp, #40]	; 0x28
   113c8:	add	r0, r1, r0
   113cc:	str	r0, [sp, #40]	; 0x28
   113d0:	ldr	r0, [sp, #12]
   113d4:	ldr	r1, [sp, #8]
   113d8:	add	r0, r0, r1
   113dc:	str	r0, [sp, #24]
   113e0:	b	113e4 <abort@plt+0xe98>
   113e4:	ldr	r0, [sp, #24]
   113e8:	lsl	r0, r0, #30
   113ec:	ldr	r1, [sp, #24]
   113f0:	lsr	r1, r1, #2
   113f4:	orr	r0, r0, r1
   113f8:	ldr	r1, [sp, #24]
   113fc:	lsl	r1, r1, #19
   11400:	ldr	r2, [sp, #24]
   11404:	lsr	r2, r2, #13
   11408:	orr	r1, r1, r2
   1140c:	eor	r0, r0, r1
   11410:	ldr	r1, [sp, #24]
   11414:	lsl	r1, r1, #10
   11418:	ldr	r2, [sp, #24]
   1141c:	lsr	r2, r2, #22
   11420:	orr	r1, r1, r2
   11424:	eor	r0, r0, r1
   11428:	ldr	r1, [sp, #24]
   1142c:	ldr	r2, [sp, #52]	; 0x34
   11430:	and	r1, r1, r2
   11434:	ldr	r2, [sp, #48]	; 0x30
   11438:	ldr	r3, [sp, #24]
   1143c:	ldr	ip, [sp, #52]	; 0x34
   11440:	orr	r3, r3, ip
   11444:	and	r2, r2, r3
   11448:	orr	r1, r1, r2
   1144c:	add	r0, r0, r1
   11450:	str	r0, [sp, #12]
   11454:	ldr	r0, [sp, #28]
   11458:	ldr	r1, [sp, #40]	; 0x28
   1145c:	lsl	r1, r1, #26
   11460:	ldr	r2, [sp, #40]	; 0x28
   11464:	lsr	r2, r2, #6
   11468:	orr	r1, r1, r2
   1146c:	ldr	r2, [sp, #40]	; 0x28
   11470:	lsl	r2, r2, #21
   11474:	ldr	r3, [sp, #40]	; 0x28
   11478:	lsr	r3, r3, #11
   1147c:	orr	r2, r2, r3
   11480:	eor	r1, r1, r2
   11484:	ldr	r2, [sp, #40]	; 0x28
   11488:	lsl	r2, r2, #7
   1148c:	ldr	r3, [sp, #40]	; 0x28
   11490:	lsr	r3, r3, #25
   11494:	orr	r2, r2, r3
   11498:	eor	r1, r1, r2
   1149c:	add	r0, r0, r1
   114a0:	ldr	r1, [sp, #32]
   114a4:	ldr	r2, [sp, #40]	; 0x28
   114a8:	ldr	r3, [sp, #36]	; 0x24
   114ac:	ldr	ip, [sp, #32]
   114b0:	eor	r3, r3, ip
   114b4:	and	r2, r2, r3
   114b8:	eor	r1, r1, r2
   114bc:	add	r0, r0, r1
   114c0:	movw	r1, #30216	; 0x7608
   114c4:	movt	r1, #1
   114c8:	ldr	r1, [r1, #4]
   114cc:	add	r0, r0, r1
   114d0:	ldr	r1, [sp, #60]	; 0x3c
   114d4:	add	r0, r0, r1
   114d8:	str	r0, [sp, #8]
   114dc:	ldr	r0, [sp, #8]
   114e0:	ldr	r1, [sp, #44]	; 0x2c
   114e4:	add	r0, r1, r0
   114e8:	str	r0, [sp, #44]	; 0x2c
   114ec:	ldr	r0, [sp, #12]
   114f0:	ldr	r1, [sp, #8]
   114f4:	add	r0, r0, r1
   114f8:	str	r0, [sp, #28]
   114fc:	b	11500 <abort@plt+0xfb4>
   11500:	ldr	r0, [sp, #28]
   11504:	lsl	r0, r0, #30
   11508:	ldr	r1, [sp, #28]
   1150c:	lsr	r1, r1, #2
   11510:	orr	r0, r0, r1
   11514:	ldr	r1, [sp, #28]
   11518:	lsl	r1, r1, #19
   1151c:	ldr	r2, [sp, #28]
   11520:	lsr	r2, r2, #13
   11524:	orr	r1, r1, r2
   11528:	eor	r0, r0, r1
   1152c:	ldr	r1, [sp, #28]
   11530:	lsl	r1, r1, #10
   11534:	ldr	r2, [sp, #28]
   11538:	lsr	r2, r2, #22
   1153c:	orr	r1, r1, r2
   11540:	eor	r0, r0, r1
   11544:	ldr	r1, [sp, #28]
   11548:	ldr	r2, [sp, #24]
   1154c:	and	r1, r1, r2
   11550:	ldr	r2, [sp, #52]	; 0x34
   11554:	ldr	r3, [sp, #28]
   11558:	ldr	ip, [sp, #24]
   1155c:	orr	r3, r3, ip
   11560:	and	r2, r2, r3
   11564:	orr	r1, r1, r2
   11568:	add	r0, r0, r1
   1156c:	str	r0, [sp, #12]
   11570:	ldr	r0, [sp, #32]
   11574:	ldr	r1, [sp, #44]	; 0x2c
   11578:	lsl	r1, r1, #26
   1157c:	ldr	r2, [sp, #44]	; 0x2c
   11580:	lsr	r2, r2, #6
   11584:	orr	r1, r1, r2
   11588:	ldr	r2, [sp, #44]	; 0x2c
   1158c:	lsl	r2, r2, #21
   11590:	ldr	r3, [sp, #44]	; 0x2c
   11594:	lsr	r3, r3, #11
   11598:	orr	r2, r2, r3
   1159c:	eor	r1, r1, r2
   115a0:	ldr	r2, [sp, #44]	; 0x2c
   115a4:	lsl	r2, r2, #7
   115a8:	ldr	r3, [sp, #44]	; 0x2c
   115ac:	lsr	r3, r3, #25
   115b0:	orr	r2, r2, r3
   115b4:	eor	r1, r1, r2
   115b8:	add	r0, r0, r1
   115bc:	ldr	r1, [sp, #36]	; 0x24
   115c0:	ldr	r2, [sp, #44]	; 0x2c
   115c4:	ldr	r3, [sp, #40]	; 0x28
   115c8:	ldr	ip, [sp, #36]	; 0x24
   115cc:	eor	r3, r3, ip
   115d0:	and	r2, r2, r3
   115d4:	eor	r1, r1, r2
   115d8:	add	r0, r0, r1
   115dc:	movw	r1, #30216	; 0x7608
   115e0:	movt	r1, #1
   115e4:	ldr	r1, [r1, #8]
   115e8:	add	r0, r0, r1
   115ec:	ldr	r1, [sp, #64]	; 0x40
   115f0:	add	r0, r0, r1
   115f4:	str	r0, [sp, #8]
   115f8:	ldr	r0, [sp, #8]
   115fc:	ldr	r1, [sp, #48]	; 0x30
   11600:	add	r0, r1, r0
   11604:	str	r0, [sp, #48]	; 0x30
   11608:	ldr	r0, [sp, #12]
   1160c:	ldr	r1, [sp, #8]
   11610:	add	r0, r0, r1
   11614:	str	r0, [sp, #32]
   11618:	b	1161c <abort@plt+0x10d0>
   1161c:	ldr	r0, [sp, #32]
   11620:	lsl	r0, r0, #30
   11624:	ldr	r1, [sp, #32]
   11628:	lsr	r1, r1, #2
   1162c:	orr	r0, r0, r1
   11630:	ldr	r1, [sp, #32]
   11634:	lsl	r1, r1, #19
   11638:	ldr	r2, [sp, #32]
   1163c:	lsr	r2, r2, #13
   11640:	orr	r1, r1, r2
   11644:	eor	r0, r0, r1
   11648:	ldr	r1, [sp, #32]
   1164c:	lsl	r1, r1, #10
   11650:	ldr	r2, [sp, #32]
   11654:	lsr	r2, r2, #22
   11658:	orr	r1, r1, r2
   1165c:	eor	r0, r0, r1
   11660:	ldr	r1, [sp, #32]
   11664:	ldr	r2, [sp, #28]
   11668:	and	r1, r1, r2
   1166c:	ldr	r2, [sp, #24]
   11670:	ldr	r3, [sp, #32]
   11674:	ldr	ip, [sp, #28]
   11678:	orr	r3, r3, ip
   1167c:	and	r2, r2, r3
   11680:	orr	r1, r1, r2
   11684:	add	r0, r0, r1
   11688:	str	r0, [sp, #12]
   1168c:	ldr	r0, [sp, #36]	; 0x24
   11690:	ldr	r1, [sp, #48]	; 0x30
   11694:	lsl	r1, r1, #26
   11698:	ldr	r2, [sp, #48]	; 0x30
   1169c:	lsr	r2, r2, #6
   116a0:	orr	r1, r1, r2
   116a4:	ldr	r2, [sp, #48]	; 0x30
   116a8:	lsl	r2, r2, #21
   116ac:	ldr	r3, [sp, #48]	; 0x30
   116b0:	lsr	r3, r3, #11
   116b4:	orr	r2, r2, r3
   116b8:	eor	r1, r1, r2
   116bc:	ldr	r2, [sp, #48]	; 0x30
   116c0:	lsl	r2, r2, #7
   116c4:	ldr	r3, [sp, #48]	; 0x30
   116c8:	lsr	r3, r3, #25
   116cc:	orr	r2, r2, r3
   116d0:	eor	r1, r1, r2
   116d4:	add	r0, r0, r1
   116d8:	ldr	r1, [sp, #40]	; 0x28
   116dc:	ldr	r2, [sp, #48]	; 0x30
   116e0:	ldr	r3, [sp, #44]	; 0x2c
   116e4:	ldr	ip, [sp, #40]	; 0x28
   116e8:	eor	r3, r3, ip
   116ec:	and	r2, r2, r3
   116f0:	eor	r1, r1, r2
   116f4:	add	r0, r0, r1
   116f8:	movw	r1, #30216	; 0x7608
   116fc:	movt	r1, #1
   11700:	ldr	r1, [r1, #12]
   11704:	add	r0, r0, r1
   11708:	ldr	r1, [sp, #68]	; 0x44
   1170c:	add	r0, r0, r1
   11710:	str	r0, [sp, #8]
   11714:	ldr	r0, [sp, #8]
   11718:	ldr	r1, [sp, #52]	; 0x34
   1171c:	add	r0, r1, r0
   11720:	str	r0, [sp, #52]	; 0x34
   11724:	ldr	r0, [sp, #12]
   11728:	ldr	r1, [sp, #8]
   1172c:	add	r0, r0, r1
   11730:	str	r0, [sp, #36]	; 0x24
   11734:	b	11738 <abort@plt+0x11ec>
   11738:	ldr	r0, [sp, #36]	; 0x24
   1173c:	lsl	r0, r0, #30
   11740:	ldr	r1, [sp, #36]	; 0x24
   11744:	lsr	r1, r1, #2
   11748:	orr	r0, r0, r1
   1174c:	ldr	r1, [sp, #36]	; 0x24
   11750:	lsl	r1, r1, #19
   11754:	ldr	r2, [sp, #36]	; 0x24
   11758:	lsr	r2, r2, #13
   1175c:	orr	r1, r1, r2
   11760:	eor	r0, r0, r1
   11764:	ldr	r1, [sp, #36]	; 0x24
   11768:	lsl	r1, r1, #10
   1176c:	ldr	r2, [sp, #36]	; 0x24
   11770:	lsr	r2, r2, #22
   11774:	orr	r1, r1, r2
   11778:	eor	r0, r0, r1
   1177c:	ldr	r1, [sp, #36]	; 0x24
   11780:	ldr	r2, [sp, #32]
   11784:	and	r1, r1, r2
   11788:	ldr	r2, [sp, #28]
   1178c:	ldr	r3, [sp, #36]	; 0x24
   11790:	ldr	ip, [sp, #32]
   11794:	orr	r3, r3, ip
   11798:	and	r2, r2, r3
   1179c:	orr	r1, r1, r2
   117a0:	add	r0, r0, r1
   117a4:	str	r0, [sp, #12]
   117a8:	ldr	r0, [sp, #40]	; 0x28
   117ac:	ldr	r1, [sp, #52]	; 0x34
   117b0:	lsl	r1, r1, #26
   117b4:	ldr	r2, [sp, #52]	; 0x34
   117b8:	lsr	r2, r2, #6
   117bc:	orr	r1, r1, r2
   117c0:	ldr	r2, [sp, #52]	; 0x34
   117c4:	lsl	r2, r2, #21
   117c8:	ldr	r3, [sp, #52]	; 0x34
   117cc:	lsr	r3, r3, #11
   117d0:	orr	r2, r2, r3
   117d4:	eor	r1, r1, r2
   117d8:	ldr	r2, [sp, #52]	; 0x34
   117dc:	lsl	r2, r2, #7
   117e0:	ldr	r3, [sp, #52]	; 0x34
   117e4:	lsr	r3, r3, #25
   117e8:	orr	r2, r2, r3
   117ec:	eor	r1, r1, r2
   117f0:	add	r0, r0, r1
   117f4:	ldr	r1, [sp, #44]	; 0x2c
   117f8:	ldr	r2, [sp, #52]	; 0x34
   117fc:	ldr	r3, [sp, #48]	; 0x30
   11800:	ldr	ip, [sp, #44]	; 0x2c
   11804:	eor	r3, r3, ip
   11808:	and	r2, r2, r3
   1180c:	eor	r1, r1, r2
   11810:	add	r0, r0, r1
   11814:	movw	r1, #30216	; 0x7608
   11818:	movt	r1, #1
   1181c:	ldr	r1, [r1, #16]
   11820:	add	r0, r0, r1
   11824:	ldr	r1, [sp, #72]	; 0x48
   11828:	add	r0, r0, r1
   1182c:	str	r0, [sp, #8]
   11830:	ldr	r0, [sp, #8]
   11834:	ldr	r1, [sp, #24]
   11838:	add	r0, r1, r0
   1183c:	str	r0, [sp, #24]
   11840:	ldr	r0, [sp, #12]
   11844:	ldr	r1, [sp, #8]
   11848:	add	r0, r0, r1
   1184c:	str	r0, [sp, #40]	; 0x28
   11850:	b	11854 <abort@plt+0x1308>
   11854:	ldr	r0, [sp, #40]	; 0x28
   11858:	lsl	r0, r0, #30
   1185c:	ldr	r1, [sp, #40]	; 0x28
   11860:	lsr	r1, r1, #2
   11864:	orr	r0, r0, r1
   11868:	ldr	r1, [sp, #40]	; 0x28
   1186c:	lsl	r1, r1, #19
   11870:	ldr	r2, [sp, #40]	; 0x28
   11874:	lsr	r2, r2, #13
   11878:	orr	r1, r1, r2
   1187c:	eor	r0, r0, r1
   11880:	ldr	r1, [sp, #40]	; 0x28
   11884:	lsl	r1, r1, #10
   11888:	ldr	r2, [sp, #40]	; 0x28
   1188c:	lsr	r2, r2, #22
   11890:	orr	r1, r1, r2
   11894:	eor	r0, r0, r1
   11898:	ldr	r1, [sp, #40]	; 0x28
   1189c:	ldr	r2, [sp, #36]	; 0x24
   118a0:	and	r1, r1, r2
   118a4:	ldr	r2, [sp, #32]
   118a8:	ldr	r3, [sp, #40]	; 0x28
   118ac:	ldr	ip, [sp, #36]	; 0x24
   118b0:	orr	r3, r3, ip
   118b4:	and	r2, r2, r3
   118b8:	orr	r1, r1, r2
   118bc:	add	r0, r0, r1
   118c0:	str	r0, [sp, #12]
   118c4:	ldr	r0, [sp, #44]	; 0x2c
   118c8:	ldr	r1, [sp, #24]
   118cc:	lsl	r1, r1, #26
   118d0:	ldr	r2, [sp, #24]
   118d4:	lsr	r2, r2, #6
   118d8:	orr	r1, r1, r2
   118dc:	ldr	r2, [sp, #24]
   118e0:	lsl	r2, r2, #21
   118e4:	ldr	r3, [sp, #24]
   118e8:	lsr	r3, r3, #11
   118ec:	orr	r2, r2, r3
   118f0:	eor	r1, r1, r2
   118f4:	ldr	r2, [sp, #24]
   118f8:	lsl	r2, r2, #7
   118fc:	ldr	r3, [sp, #24]
   11900:	lsr	r3, r3, #25
   11904:	orr	r2, r2, r3
   11908:	eor	r1, r1, r2
   1190c:	add	r0, r0, r1
   11910:	ldr	r1, [sp, #48]	; 0x30
   11914:	ldr	r2, [sp, #24]
   11918:	ldr	r3, [sp, #52]	; 0x34
   1191c:	ldr	ip, [sp, #48]	; 0x30
   11920:	eor	r3, r3, ip
   11924:	and	r2, r2, r3
   11928:	eor	r1, r1, r2
   1192c:	add	r0, r0, r1
   11930:	movw	r1, #30216	; 0x7608
   11934:	movt	r1, #1
   11938:	ldr	r1, [r1, #20]
   1193c:	add	r0, r0, r1
   11940:	ldr	r1, [sp, #76]	; 0x4c
   11944:	add	r0, r0, r1
   11948:	str	r0, [sp, #8]
   1194c:	ldr	r0, [sp, #8]
   11950:	ldr	r1, [sp, #28]
   11954:	add	r0, r1, r0
   11958:	str	r0, [sp, #28]
   1195c:	ldr	r0, [sp, #12]
   11960:	ldr	r1, [sp, #8]
   11964:	add	r0, r0, r1
   11968:	str	r0, [sp, #44]	; 0x2c
   1196c:	b	11970 <abort@plt+0x1424>
   11970:	ldr	r0, [sp, #44]	; 0x2c
   11974:	lsl	r0, r0, #30
   11978:	ldr	r1, [sp, #44]	; 0x2c
   1197c:	lsr	r1, r1, #2
   11980:	orr	r0, r0, r1
   11984:	ldr	r1, [sp, #44]	; 0x2c
   11988:	lsl	r1, r1, #19
   1198c:	ldr	r2, [sp, #44]	; 0x2c
   11990:	lsr	r2, r2, #13
   11994:	orr	r1, r1, r2
   11998:	eor	r0, r0, r1
   1199c:	ldr	r1, [sp, #44]	; 0x2c
   119a0:	lsl	r1, r1, #10
   119a4:	ldr	r2, [sp, #44]	; 0x2c
   119a8:	lsr	r2, r2, #22
   119ac:	orr	r1, r1, r2
   119b0:	eor	r0, r0, r1
   119b4:	ldr	r1, [sp, #44]	; 0x2c
   119b8:	ldr	r2, [sp, #40]	; 0x28
   119bc:	and	r1, r1, r2
   119c0:	ldr	r2, [sp, #36]	; 0x24
   119c4:	ldr	r3, [sp, #44]	; 0x2c
   119c8:	ldr	ip, [sp, #40]	; 0x28
   119cc:	orr	r3, r3, ip
   119d0:	and	r2, r2, r3
   119d4:	orr	r1, r1, r2
   119d8:	add	r0, r0, r1
   119dc:	str	r0, [sp, #12]
   119e0:	ldr	r0, [sp, #48]	; 0x30
   119e4:	ldr	r1, [sp, #28]
   119e8:	lsl	r1, r1, #26
   119ec:	ldr	r2, [sp, #28]
   119f0:	lsr	r2, r2, #6
   119f4:	orr	r1, r1, r2
   119f8:	ldr	r2, [sp, #28]
   119fc:	lsl	r2, r2, #21
   11a00:	ldr	r3, [sp, #28]
   11a04:	lsr	r3, r3, #11
   11a08:	orr	r2, r2, r3
   11a0c:	eor	r1, r1, r2
   11a10:	ldr	r2, [sp, #28]
   11a14:	lsl	r2, r2, #7
   11a18:	ldr	r3, [sp, #28]
   11a1c:	lsr	r3, r3, #25
   11a20:	orr	r2, r2, r3
   11a24:	eor	r1, r1, r2
   11a28:	add	r0, r0, r1
   11a2c:	ldr	r1, [sp, #52]	; 0x34
   11a30:	ldr	r2, [sp, #28]
   11a34:	ldr	r3, [sp, #24]
   11a38:	ldr	ip, [sp, #52]	; 0x34
   11a3c:	eor	r3, r3, ip
   11a40:	and	r2, r2, r3
   11a44:	eor	r1, r1, r2
   11a48:	add	r0, r0, r1
   11a4c:	movw	r1, #30216	; 0x7608
   11a50:	movt	r1, #1
   11a54:	ldr	r1, [r1, #24]
   11a58:	add	r0, r0, r1
   11a5c:	ldr	r1, [sp, #80]	; 0x50
   11a60:	add	r0, r0, r1
   11a64:	str	r0, [sp, #8]
   11a68:	ldr	r0, [sp, #8]
   11a6c:	ldr	r1, [sp, #32]
   11a70:	add	r0, r1, r0
   11a74:	str	r0, [sp, #32]
   11a78:	ldr	r0, [sp, #12]
   11a7c:	ldr	r1, [sp, #8]
   11a80:	add	r0, r0, r1
   11a84:	str	r0, [sp, #48]	; 0x30
   11a88:	b	11a8c <abort@plt+0x1540>
   11a8c:	ldr	r0, [sp, #48]	; 0x30
   11a90:	lsl	r0, r0, #30
   11a94:	ldr	r1, [sp, #48]	; 0x30
   11a98:	lsr	r1, r1, #2
   11a9c:	orr	r0, r0, r1
   11aa0:	ldr	r1, [sp, #48]	; 0x30
   11aa4:	lsl	r1, r1, #19
   11aa8:	ldr	r2, [sp, #48]	; 0x30
   11aac:	lsr	r2, r2, #13
   11ab0:	orr	r1, r1, r2
   11ab4:	eor	r0, r0, r1
   11ab8:	ldr	r1, [sp, #48]	; 0x30
   11abc:	lsl	r1, r1, #10
   11ac0:	ldr	r2, [sp, #48]	; 0x30
   11ac4:	lsr	r2, r2, #22
   11ac8:	orr	r1, r1, r2
   11acc:	eor	r0, r0, r1
   11ad0:	ldr	r1, [sp, #48]	; 0x30
   11ad4:	ldr	r2, [sp, #44]	; 0x2c
   11ad8:	and	r1, r1, r2
   11adc:	ldr	r2, [sp, #40]	; 0x28
   11ae0:	ldr	r3, [sp, #48]	; 0x30
   11ae4:	ldr	ip, [sp, #44]	; 0x2c
   11ae8:	orr	r3, r3, ip
   11aec:	and	r2, r2, r3
   11af0:	orr	r1, r1, r2
   11af4:	add	r0, r0, r1
   11af8:	str	r0, [sp, #12]
   11afc:	ldr	r0, [sp, #52]	; 0x34
   11b00:	ldr	r1, [sp, #32]
   11b04:	lsl	r1, r1, #26
   11b08:	ldr	r2, [sp, #32]
   11b0c:	lsr	r2, r2, #6
   11b10:	orr	r1, r1, r2
   11b14:	ldr	r2, [sp, #32]
   11b18:	lsl	r2, r2, #21
   11b1c:	ldr	r3, [sp, #32]
   11b20:	lsr	r3, r3, #11
   11b24:	orr	r2, r2, r3
   11b28:	eor	r1, r1, r2
   11b2c:	ldr	r2, [sp, #32]
   11b30:	lsl	r2, r2, #7
   11b34:	ldr	r3, [sp, #32]
   11b38:	lsr	r3, r3, #25
   11b3c:	orr	r2, r2, r3
   11b40:	eor	r1, r1, r2
   11b44:	add	r0, r0, r1
   11b48:	ldr	r1, [sp, #24]
   11b4c:	ldr	r2, [sp, #32]
   11b50:	ldr	r3, [sp, #28]
   11b54:	ldr	ip, [sp, #24]
   11b58:	eor	r3, r3, ip
   11b5c:	and	r2, r2, r3
   11b60:	eor	r1, r1, r2
   11b64:	add	r0, r0, r1
   11b68:	movw	r1, #30216	; 0x7608
   11b6c:	movt	r1, #1
   11b70:	ldr	r1, [r1, #28]
   11b74:	add	r0, r0, r1
   11b78:	ldr	r1, [sp, #84]	; 0x54
   11b7c:	add	r0, r0, r1
   11b80:	str	r0, [sp, #8]
   11b84:	ldr	r0, [sp, #8]
   11b88:	ldr	r1, [sp, #36]	; 0x24
   11b8c:	add	r0, r1, r0
   11b90:	str	r0, [sp, #36]	; 0x24
   11b94:	ldr	r0, [sp, #12]
   11b98:	ldr	r1, [sp, #8]
   11b9c:	add	r0, r0, r1
   11ba0:	str	r0, [sp, #52]	; 0x34
   11ba4:	b	11ba8 <abort@plt+0x165c>
   11ba8:	ldr	r0, [sp, #52]	; 0x34
   11bac:	lsl	r0, r0, #30
   11bb0:	ldr	r1, [sp, #52]	; 0x34
   11bb4:	lsr	r1, r1, #2
   11bb8:	orr	r0, r0, r1
   11bbc:	ldr	r1, [sp, #52]	; 0x34
   11bc0:	lsl	r1, r1, #19
   11bc4:	ldr	r2, [sp, #52]	; 0x34
   11bc8:	lsr	r2, r2, #13
   11bcc:	orr	r1, r1, r2
   11bd0:	eor	r0, r0, r1
   11bd4:	ldr	r1, [sp, #52]	; 0x34
   11bd8:	lsl	r1, r1, #10
   11bdc:	ldr	r2, [sp, #52]	; 0x34
   11be0:	lsr	r2, r2, #22
   11be4:	orr	r1, r1, r2
   11be8:	eor	r0, r0, r1
   11bec:	ldr	r1, [sp, #52]	; 0x34
   11bf0:	ldr	r2, [sp, #48]	; 0x30
   11bf4:	and	r1, r1, r2
   11bf8:	ldr	r2, [sp, #44]	; 0x2c
   11bfc:	ldr	r3, [sp, #52]	; 0x34
   11c00:	ldr	ip, [sp, #48]	; 0x30
   11c04:	orr	r3, r3, ip
   11c08:	and	r2, r2, r3
   11c0c:	orr	r1, r1, r2
   11c10:	add	r0, r0, r1
   11c14:	str	r0, [sp, #12]
   11c18:	ldr	r0, [sp, #24]
   11c1c:	ldr	r1, [sp, #36]	; 0x24
   11c20:	lsl	r1, r1, #26
   11c24:	ldr	r2, [sp, #36]	; 0x24
   11c28:	lsr	r2, r2, #6
   11c2c:	orr	r1, r1, r2
   11c30:	ldr	r2, [sp, #36]	; 0x24
   11c34:	lsl	r2, r2, #21
   11c38:	ldr	r3, [sp, #36]	; 0x24
   11c3c:	lsr	r3, r3, #11
   11c40:	orr	r2, r2, r3
   11c44:	eor	r1, r1, r2
   11c48:	ldr	r2, [sp, #36]	; 0x24
   11c4c:	lsl	r2, r2, #7
   11c50:	ldr	r3, [sp, #36]	; 0x24
   11c54:	lsr	r3, r3, #25
   11c58:	orr	r2, r2, r3
   11c5c:	eor	r1, r1, r2
   11c60:	add	r0, r0, r1
   11c64:	ldr	r1, [sp, #28]
   11c68:	ldr	r2, [sp, #36]	; 0x24
   11c6c:	ldr	r3, [sp, #32]
   11c70:	ldr	ip, [sp, #28]
   11c74:	eor	r3, r3, ip
   11c78:	and	r2, r2, r3
   11c7c:	eor	r1, r1, r2
   11c80:	add	r0, r0, r1
   11c84:	movw	r1, #30216	; 0x7608
   11c88:	movt	r1, #1
   11c8c:	ldr	r1, [r1, #32]
   11c90:	add	r0, r0, r1
   11c94:	ldr	r1, [sp, #88]	; 0x58
   11c98:	add	r0, r0, r1
   11c9c:	str	r0, [sp, #8]
   11ca0:	ldr	r0, [sp, #8]
   11ca4:	ldr	r1, [sp, #40]	; 0x28
   11ca8:	add	r0, r1, r0
   11cac:	str	r0, [sp, #40]	; 0x28
   11cb0:	ldr	r0, [sp, #12]
   11cb4:	ldr	r1, [sp, #8]
   11cb8:	add	r0, r0, r1
   11cbc:	str	r0, [sp, #24]
   11cc0:	b	11cc4 <abort@plt+0x1778>
   11cc4:	ldr	r0, [sp, #24]
   11cc8:	lsl	r0, r0, #30
   11ccc:	ldr	r1, [sp, #24]
   11cd0:	lsr	r1, r1, #2
   11cd4:	orr	r0, r0, r1
   11cd8:	ldr	r1, [sp, #24]
   11cdc:	lsl	r1, r1, #19
   11ce0:	ldr	r2, [sp, #24]
   11ce4:	lsr	r2, r2, #13
   11ce8:	orr	r1, r1, r2
   11cec:	eor	r0, r0, r1
   11cf0:	ldr	r1, [sp, #24]
   11cf4:	lsl	r1, r1, #10
   11cf8:	ldr	r2, [sp, #24]
   11cfc:	lsr	r2, r2, #22
   11d00:	orr	r1, r1, r2
   11d04:	eor	r0, r0, r1
   11d08:	ldr	r1, [sp, #24]
   11d0c:	ldr	r2, [sp, #52]	; 0x34
   11d10:	and	r1, r1, r2
   11d14:	ldr	r2, [sp, #48]	; 0x30
   11d18:	ldr	r3, [sp, #24]
   11d1c:	ldr	ip, [sp, #52]	; 0x34
   11d20:	orr	r3, r3, ip
   11d24:	and	r2, r2, r3
   11d28:	orr	r1, r1, r2
   11d2c:	add	r0, r0, r1
   11d30:	str	r0, [sp, #12]
   11d34:	ldr	r0, [sp, #28]
   11d38:	ldr	r1, [sp, #40]	; 0x28
   11d3c:	lsl	r1, r1, #26
   11d40:	ldr	r2, [sp, #40]	; 0x28
   11d44:	lsr	r2, r2, #6
   11d48:	orr	r1, r1, r2
   11d4c:	ldr	r2, [sp, #40]	; 0x28
   11d50:	lsl	r2, r2, #21
   11d54:	ldr	r3, [sp, #40]	; 0x28
   11d58:	lsr	r3, r3, #11
   11d5c:	orr	r2, r2, r3
   11d60:	eor	r1, r1, r2
   11d64:	ldr	r2, [sp, #40]	; 0x28
   11d68:	lsl	r2, r2, #7
   11d6c:	ldr	r3, [sp, #40]	; 0x28
   11d70:	lsr	r3, r3, #25
   11d74:	orr	r2, r2, r3
   11d78:	eor	r1, r1, r2
   11d7c:	add	r0, r0, r1
   11d80:	ldr	r1, [sp, #32]
   11d84:	ldr	r2, [sp, #40]	; 0x28
   11d88:	ldr	r3, [sp, #36]	; 0x24
   11d8c:	ldr	ip, [sp, #32]
   11d90:	eor	r3, r3, ip
   11d94:	and	r2, r2, r3
   11d98:	eor	r1, r1, r2
   11d9c:	add	r0, r0, r1
   11da0:	movw	r1, #30216	; 0x7608
   11da4:	movt	r1, #1
   11da8:	ldr	r1, [r1, #36]	; 0x24
   11dac:	add	r0, r0, r1
   11db0:	ldr	r1, [sp, #92]	; 0x5c
   11db4:	add	r0, r0, r1
   11db8:	str	r0, [sp, #8]
   11dbc:	ldr	r0, [sp, #8]
   11dc0:	ldr	r1, [sp, #44]	; 0x2c
   11dc4:	add	r0, r1, r0
   11dc8:	str	r0, [sp, #44]	; 0x2c
   11dcc:	ldr	r0, [sp, #12]
   11dd0:	ldr	r1, [sp, #8]
   11dd4:	add	r0, r0, r1
   11dd8:	str	r0, [sp, #28]
   11ddc:	b	11de0 <abort@plt+0x1894>
   11de0:	ldr	r0, [sp, #28]
   11de4:	lsl	r0, r0, #30
   11de8:	ldr	r1, [sp, #28]
   11dec:	lsr	r1, r1, #2
   11df0:	orr	r0, r0, r1
   11df4:	ldr	r1, [sp, #28]
   11df8:	lsl	r1, r1, #19
   11dfc:	ldr	r2, [sp, #28]
   11e00:	lsr	r2, r2, #13
   11e04:	orr	r1, r1, r2
   11e08:	eor	r0, r0, r1
   11e0c:	ldr	r1, [sp, #28]
   11e10:	lsl	r1, r1, #10
   11e14:	ldr	r2, [sp, #28]
   11e18:	lsr	r2, r2, #22
   11e1c:	orr	r1, r1, r2
   11e20:	eor	r0, r0, r1
   11e24:	ldr	r1, [sp, #28]
   11e28:	ldr	r2, [sp, #24]
   11e2c:	and	r1, r1, r2
   11e30:	ldr	r2, [sp, #52]	; 0x34
   11e34:	ldr	r3, [sp, #28]
   11e38:	ldr	ip, [sp, #24]
   11e3c:	orr	r3, r3, ip
   11e40:	and	r2, r2, r3
   11e44:	orr	r1, r1, r2
   11e48:	add	r0, r0, r1
   11e4c:	str	r0, [sp, #12]
   11e50:	ldr	r0, [sp, #32]
   11e54:	ldr	r1, [sp, #44]	; 0x2c
   11e58:	lsl	r1, r1, #26
   11e5c:	ldr	r2, [sp, #44]	; 0x2c
   11e60:	lsr	r2, r2, #6
   11e64:	orr	r1, r1, r2
   11e68:	ldr	r2, [sp, #44]	; 0x2c
   11e6c:	lsl	r2, r2, #21
   11e70:	ldr	r3, [sp, #44]	; 0x2c
   11e74:	lsr	r3, r3, #11
   11e78:	orr	r2, r2, r3
   11e7c:	eor	r1, r1, r2
   11e80:	ldr	r2, [sp, #44]	; 0x2c
   11e84:	lsl	r2, r2, #7
   11e88:	ldr	r3, [sp, #44]	; 0x2c
   11e8c:	lsr	r3, r3, #25
   11e90:	orr	r2, r2, r3
   11e94:	eor	r1, r1, r2
   11e98:	add	r0, r0, r1
   11e9c:	ldr	r1, [sp, #36]	; 0x24
   11ea0:	ldr	r2, [sp, #44]	; 0x2c
   11ea4:	ldr	r3, [sp, #40]	; 0x28
   11ea8:	ldr	ip, [sp, #36]	; 0x24
   11eac:	eor	r3, r3, ip
   11eb0:	and	r2, r2, r3
   11eb4:	eor	r1, r1, r2
   11eb8:	add	r0, r0, r1
   11ebc:	movw	r1, #30216	; 0x7608
   11ec0:	movt	r1, #1
   11ec4:	ldr	r1, [r1, #40]	; 0x28
   11ec8:	add	r0, r0, r1
   11ecc:	ldr	r1, [sp, #96]	; 0x60
   11ed0:	add	r0, r0, r1
   11ed4:	str	r0, [sp, #8]
   11ed8:	ldr	r0, [sp, #8]
   11edc:	ldr	r1, [sp, #48]	; 0x30
   11ee0:	add	r0, r1, r0
   11ee4:	str	r0, [sp, #48]	; 0x30
   11ee8:	ldr	r0, [sp, #12]
   11eec:	ldr	r1, [sp, #8]
   11ef0:	add	r0, r0, r1
   11ef4:	str	r0, [sp, #32]
   11ef8:	b	11efc <abort@plt+0x19b0>
   11efc:	ldr	r0, [sp, #32]
   11f00:	lsl	r0, r0, #30
   11f04:	ldr	r1, [sp, #32]
   11f08:	lsr	r1, r1, #2
   11f0c:	orr	r0, r0, r1
   11f10:	ldr	r1, [sp, #32]
   11f14:	lsl	r1, r1, #19
   11f18:	ldr	r2, [sp, #32]
   11f1c:	lsr	r2, r2, #13
   11f20:	orr	r1, r1, r2
   11f24:	eor	r0, r0, r1
   11f28:	ldr	r1, [sp, #32]
   11f2c:	lsl	r1, r1, #10
   11f30:	ldr	r2, [sp, #32]
   11f34:	lsr	r2, r2, #22
   11f38:	orr	r1, r1, r2
   11f3c:	eor	r0, r0, r1
   11f40:	ldr	r1, [sp, #32]
   11f44:	ldr	r2, [sp, #28]
   11f48:	and	r1, r1, r2
   11f4c:	ldr	r2, [sp, #24]
   11f50:	ldr	r3, [sp, #32]
   11f54:	ldr	ip, [sp, #28]
   11f58:	orr	r3, r3, ip
   11f5c:	and	r2, r2, r3
   11f60:	orr	r1, r1, r2
   11f64:	add	r0, r0, r1
   11f68:	str	r0, [sp, #12]
   11f6c:	ldr	r0, [sp, #36]	; 0x24
   11f70:	ldr	r1, [sp, #48]	; 0x30
   11f74:	lsl	r1, r1, #26
   11f78:	ldr	r2, [sp, #48]	; 0x30
   11f7c:	lsr	r2, r2, #6
   11f80:	orr	r1, r1, r2
   11f84:	ldr	r2, [sp, #48]	; 0x30
   11f88:	lsl	r2, r2, #21
   11f8c:	ldr	r3, [sp, #48]	; 0x30
   11f90:	lsr	r3, r3, #11
   11f94:	orr	r2, r2, r3
   11f98:	eor	r1, r1, r2
   11f9c:	ldr	r2, [sp, #48]	; 0x30
   11fa0:	lsl	r2, r2, #7
   11fa4:	ldr	r3, [sp, #48]	; 0x30
   11fa8:	lsr	r3, r3, #25
   11fac:	orr	r2, r2, r3
   11fb0:	eor	r1, r1, r2
   11fb4:	add	r0, r0, r1
   11fb8:	ldr	r1, [sp, #40]	; 0x28
   11fbc:	ldr	r2, [sp, #48]	; 0x30
   11fc0:	ldr	r3, [sp, #44]	; 0x2c
   11fc4:	ldr	ip, [sp, #40]	; 0x28
   11fc8:	eor	r3, r3, ip
   11fcc:	and	r2, r2, r3
   11fd0:	eor	r1, r1, r2
   11fd4:	add	r0, r0, r1
   11fd8:	movw	r1, #30216	; 0x7608
   11fdc:	movt	r1, #1
   11fe0:	ldr	r1, [r1, #44]	; 0x2c
   11fe4:	add	r0, r0, r1
   11fe8:	ldr	r1, [sp, #100]	; 0x64
   11fec:	add	r0, r0, r1
   11ff0:	str	r0, [sp, #8]
   11ff4:	ldr	r0, [sp, #8]
   11ff8:	ldr	r1, [sp, #52]	; 0x34
   11ffc:	add	r0, r1, r0
   12000:	str	r0, [sp, #52]	; 0x34
   12004:	ldr	r0, [sp, #12]
   12008:	ldr	r1, [sp, #8]
   1200c:	add	r0, r0, r1
   12010:	str	r0, [sp, #36]	; 0x24
   12014:	b	12018 <abort@plt+0x1acc>
   12018:	ldr	r0, [sp, #36]	; 0x24
   1201c:	lsl	r0, r0, #30
   12020:	ldr	r1, [sp, #36]	; 0x24
   12024:	lsr	r1, r1, #2
   12028:	orr	r0, r0, r1
   1202c:	ldr	r1, [sp, #36]	; 0x24
   12030:	lsl	r1, r1, #19
   12034:	ldr	r2, [sp, #36]	; 0x24
   12038:	lsr	r2, r2, #13
   1203c:	orr	r1, r1, r2
   12040:	eor	r0, r0, r1
   12044:	ldr	r1, [sp, #36]	; 0x24
   12048:	lsl	r1, r1, #10
   1204c:	ldr	r2, [sp, #36]	; 0x24
   12050:	lsr	r2, r2, #22
   12054:	orr	r1, r1, r2
   12058:	eor	r0, r0, r1
   1205c:	ldr	r1, [sp, #36]	; 0x24
   12060:	ldr	r2, [sp, #32]
   12064:	and	r1, r1, r2
   12068:	ldr	r2, [sp, #28]
   1206c:	ldr	r3, [sp, #36]	; 0x24
   12070:	ldr	ip, [sp, #32]
   12074:	orr	r3, r3, ip
   12078:	and	r2, r2, r3
   1207c:	orr	r1, r1, r2
   12080:	add	r0, r0, r1
   12084:	str	r0, [sp, #12]
   12088:	ldr	r0, [sp, #40]	; 0x28
   1208c:	ldr	r1, [sp, #52]	; 0x34
   12090:	lsl	r1, r1, #26
   12094:	ldr	r2, [sp, #52]	; 0x34
   12098:	lsr	r2, r2, #6
   1209c:	orr	r1, r1, r2
   120a0:	ldr	r2, [sp, #52]	; 0x34
   120a4:	lsl	r2, r2, #21
   120a8:	ldr	r3, [sp, #52]	; 0x34
   120ac:	lsr	r3, r3, #11
   120b0:	orr	r2, r2, r3
   120b4:	eor	r1, r1, r2
   120b8:	ldr	r2, [sp, #52]	; 0x34
   120bc:	lsl	r2, r2, #7
   120c0:	ldr	r3, [sp, #52]	; 0x34
   120c4:	lsr	r3, r3, #25
   120c8:	orr	r2, r2, r3
   120cc:	eor	r1, r1, r2
   120d0:	add	r0, r0, r1
   120d4:	ldr	r1, [sp, #44]	; 0x2c
   120d8:	ldr	r2, [sp, #52]	; 0x34
   120dc:	ldr	r3, [sp, #48]	; 0x30
   120e0:	ldr	ip, [sp, #44]	; 0x2c
   120e4:	eor	r3, r3, ip
   120e8:	and	r2, r2, r3
   120ec:	eor	r1, r1, r2
   120f0:	add	r0, r0, r1
   120f4:	movw	r1, #30216	; 0x7608
   120f8:	movt	r1, #1
   120fc:	ldr	r1, [r1, #48]	; 0x30
   12100:	add	r0, r0, r1
   12104:	ldr	r1, [sp, #104]	; 0x68
   12108:	add	r0, r0, r1
   1210c:	str	r0, [sp, #8]
   12110:	ldr	r0, [sp, #8]
   12114:	ldr	r1, [sp, #24]
   12118:	add	r0, r1, r0
   1211c:	str	r0, [sp, #24]
   12120:	ldr	r0, [sp, #12]
   12124:	ldr	r1, [sp, #8]
   12128:	add	r0, r0, r1
   1212c:	str	r0, [sp, #40]	; 0x28
   12130:	b	12134 <abort@plt+0x1be8>
   12134:	ldr	r0, [sp, #40]	; 0x28
   12138:	lsl	r0, r0, #30
   1213c:	ldr	r1, [sp, #40]	; 0x28
   12140:	lsr	r1, r1, #2
   12144:	orr	r0, r0, r1
   12148:	ldr	r1, [sp, #40]	; 0x28
   1214c:	lsl	r1, r1, #19
   12150:	ldr	r2, [sp, #40]	; 0x28
   12154:	lsr	r2, r2, #13
   12158:	orr	r1, r1, r2
   1215c:	eor	r0, r0, r1
   12160:	ldr	r1, [sp, #40]	; 0x28
   12164:	lsl	r1, r1, #10
   12168:	ldr	r2, [sp, #40]	; 0x28
   1216c:	lsr	r2, r2, #22
   12170:	orr	r1, r1, r2
   12174:	eor	r0, r0, r1
   12178:	ldr	r1, [sp, #40]	; 0x28
   1217c:	ldr	r2, [sp, #36]	; 0x24
   12180:	and	r1, r1, r2
   12184:	ldr	r2, [sp, #32]
   12188:	ldr	r3, [sp, #40]	; 0x28
   1218c:	ldr	ip, [sp, #36]	; 0x24
   12190:	orr	r3, r3, ip
   12194:	and	r2, r2, r3
   12198:	orr	r1, r1, r2
   1219c:	add	r0, r0, r1
   121a0:	str	r0, [sp, #12]
   121a4:	ldr	r0, [sp, #44]	; 0x2c
   121a8:	ldr	r1, [sp, #24]
   121ac:	lsl	r1, r1, #26
   121b0:	ldr	r2, [sp, #24]
   121b4:	lsr	r2, r2, #6
   121b8:	orr	r1, r1, r2
   121bc:	ldr	r2, [sp, #24]
   121c0:	lsl	r2, r2, #21
   121c4:	ldr	r3, [sp, #24]
   121c8:	lsr	r3, r3, #11
   121cc:	orr	r2, r2, r3
   121d0:	eor	r1, r1, r2
   121d4:	ldr	r2, [sp, #24]
   121d8:	lsl	r2, r2, #7
   121dc:	ldr	r3, [sp, #24]
   121e0:	lsr	r3, r3, #25
   121e4:	orr	r2, r2, r3
   121e8:	eor	r1, r1, r2
   121ec:	add	r0, r0, r1
   121f0:	ldr	r1, [sp, #48]	; 0x30
   121f4:	ldr	r2, [sp, #24]
   121f8:	ldr	r3, [sp, #52]	; 0x34
   121fc:	ldr	ip, [sp, #48]	; 0x30
   12200:	eor	r3, r3, ip
   12204:	and	r2, r2, r3
   12208:	eor	r1, r1, r2
   1220c:	add	r0, r0, r1
   12210:	movw	r1, #30216	; 0x7608
   12214:	movt	r1, #1
   12218:	ldr	r1, [r1, #52]	; 0x34
   1221c:	add	r0, r0, r1
   12220:	ldr	r1, [sp, #108]	; 0x6c
   12224:	add	r0, r0, r1
   12228:	str	r0, [sp, #8]
   1222c:	ldr	r0, [sp, #8]
   12230:	ldr	r1, [sp, #28]
   12234:	add	r0, r1, r0
   12238:	str	r0, [sp, #28]
   1223c:	ldr	r0, [sp, #12]
   12240:	ldr	r1, [sp, #8]
   12244:	add	r0, r0, r1
   12248:	str	r0, [sp, #44]	; 0x2c
   1224c:	b	12250 <abort@plt+0x1d04>
   12250:	ldr	r0, [sp, #44]	; 0x2c
   12254:	lsl	r0, r0, #30
   12258:	ldr	r1, [sp, #44]	; 0x2c
   1225c:	lsr	r1, r1, #2
   12260:	orr	r0, r0, r1
   12264:	ldr	r1, [sp, #44]	; 0x2c
   12268:	lsl	r1, r1, #19
   1226c:	ldr	r2, [sp, #44]	; 0x2c
   12270:	lsr	r2, r2, #13
   12274:	orr	r1, r1, r2
   12278:	eor	r0, r0, r1
   1227c:	ldr	r1, [sp, #44]	; 0x2c
   12280:	lsl	r1, r1, #10
   12284:	ldr	r2, [sp, #44]	; 0x2c
   12288:	lsr	r2, r2, #22
   1228c:	orr	r1, r1, r2
   12290:	eor	r0, r0, r1
   12294:	ldr	r1, [sp, #44]	; 0x2c
   12298:	ldr	r2, [sp, #40]	; 0x28
   1229c:	and	r1, r1, r2
   122a0:	ldr	r2, [sp, #36]	; 0x24
   122a4:	ldr	r3, [sp, #44]	; 0x2c
   122a8:	ldr	ip, [sp, #40]	; 0x28
   122ac:	orr	r3, r3, ip
   122b0:	and	r2, r2, r3
   122b4:	orr	r1, r1, r2
   122b8:	add	r0, r0, r1
   122bc:	str	r0, [sp, #12]
   122c0:	ldr	r0, [sp, #48]	; 0x30
   122c4:	ldr	r1, [sp, #28]
   122c8:	lsl	r1, r1, #26
   122cc:	ldr	r2, [sp, #28]
   122d0:	lsr	r2, r2, #6
   122d4:	orr	r1, r1, r2
   122d8:	ldr	r2, [sp, #28]
   122dc:	lsl	r2, r2, #21
   122e0:	ldr	r3, [sp, #28]
   122e4:	lsr	r3, r3, #11
   122e8:	orr	r2, r2, r3
   122ec:	eor	r1, r1, r2
   122f0:	ldr	r2, [sp, #28]
   122f4:	lsl	r2, r2, #7
   122f8:	ldr	r3, [sp, #28]
   122fc:	lsr	r3, r3, #25
   12300:	orr	r2, r2, r3
   12304:	eor	r1, r1, r2
   12308:	add	r0, r0, r1
   1230c:	ldr	r1, [sp, #52]	; 0x34
   12310:	ldr	r2, [sp, #28]
   12314:	ldr	r3, [sp, #24]
   12318:	ldr	ip, [sp, #52]	; 0x34
   1231c:	eor	r3, r3, ip
   12320:	and	r2, r2, r3
   12324:	eor	r1, r1, r2
   12328:	add	r0, r0, r1
   1232c:	movw	r1, #30216	; 0x7608
   12330:	movt	r1, #1
   12334:	ldr	r1, [r1, #56]	; 0x38
   12338:	add	r0, r0, r1
   1233c:	ldr	r1, [sp, #112]	; 0x70
   12340:	add	r0, r0, r1
   12344:	str	r0, [sp, #8]
   12348:	ldr	r0, [sp, #8]
   1234c:	ldr	r1, [sp, #32]
   12350:	add	r0, r1, r0
   12354:	str	r0, [sp, #32]
   12358:	ldr	r0, [sp, #12]
   1235c:	ldr	r1, [sp, #8]
   12360:	add	r0, r0, r1
   12364:	str	r0, [sp, #48]	; 0x30
   12368:	b	1236c <abort@plt+0x1e20>
   1236c:	ldr	r0, [sp, #48]	; 0x30
   12370:	lsl	r0, r0, #30
   12374:	ldr	r1, [sp, #48]	; 0x30
   12378:	lsr	r1, r1, #2
   1237c:	orr	r0, r0, r1
   12380:	ldr	r1, [sp, #48]	; 0x30
   12384:	lsl	r1, r1, #19
   12388:	ldr	r2, [sp, #48]	; 0x30
   1238c:	lsr	r2, r2, #13
   12390:	orr	r1, r1, r2
   12394:	eor	r0, r0, r1
   12398:	ldr	r1, [sp, #48]	; 0x30
   1239c:	lsl	r1, r1, #10
   123a0:	ldr	r2, [sp, #48]	; 0x30
   123a4:	lsr	r2, r2, #22
   123a8:	orr	r1, r1, r2
   123ac:	eor	r0, r0, r1
   123b0:	ldr	r1, [sp, #48]	; 0x30
   123b4:	ldr	r2, [sp, #44]	; 0x2c
   123b8:	and	r1, r1, r2
   123bc:	ldr	r2, [sp, #40]	; 0x28
   123c0:	ldr	r3, [sp, #48]	; 0x30
   123c4:	ldr	ip, [sp, #44]	; 0x2c
   123c8:	orr	r3, r3, ip
   123cc:	and	r2, r2, r3
   123d0:	orr	r1, r1, r2
   123d4:	add	r0, r0, r1
   123d8:	str	r0, [sp, #12]
   123dc:	ldr	r0, [sp, #52]	; 0x34
   123e0:	ldr	r1, [sp, #32]
   123e4:	lsl	r1, r1, #26
   123e8:	ldr	r2, [sp, #32]
   123ec:	lsr	r2, r2, #6
   123f0:	orr	r1, r1, r2
   123f4:	ldr	r2, [sp, #32]
   123f8:	lsl	r2, r2, #21
   123fc:	ldr	r3, [sp, #32]
   12400:	lsr	r3, r3, #11
   12404:	orr	r2, r2, r3
   12408:	eor	r1, r1, r2
   1240c:	ldr	r2, [sp, #32]
   12410:	lsl	r2, r2, #7
   12414:	ldr	r3, [sp, #32]
   12418:	lsr	r3, r3, #25
   1241c:	orr	r2, r2, r3
   12420:	eor	r1, r1, r2
   12424:	add	r0, r0, r1
   12428:	ldr	r1, [sp, #24]
   1242c:	ldr	r2, [sp, #32]
   12430:	ldr	r3, [sp, #28]
   12434:	ldr	ip, [sp, #24]
   12438:	eor	r3, r3, ip
   1243c:	and	r2, r2, r3
   12440:	eor	r1, r1, r2
   12444:	add	r0, r0, r1
   12448:	movw	r1, #30216	; 0x7608
   1244c:	movt	r1, #1
   12450:	ldr	r1, [r1, #60]	; 0x3c
   12454:	add	r0, r0, r1
   12458:	ldr	r1, [sp, #116]	; 0x74
   1245c:	add	r0, r0, r1
   12460:	str	r0, [sp, #8]
   12464:	ldr	r0, [sp, #8]
   12468:	ldr	r1, [sp, #36]	; 0x24
   1246c:	add	r0, r1, r0
   12470:	str	r0, [sp, #36]	; 0x24
   12474:	ldr	r0, [sp, #12]
   12478:	ldr	r1, [sp, #8]
   1247c:	add	r0, r0, r1
   12480:	str	r0, [sp, #52]	; 0x34
   12484:	b	12488 <abort@plt+0x1f3c>
   12488:	ldr	r0, [sp, #52]	; 0x34
   1248c:	lsl	r0, r0, #30
   12490:	ldr	r1, [sp, #52]	; 0x34
   12494:	lsr	r1, r1, #2
   12498:	orr	r0, r0, r1
   1249c:	ldr	r1, [sp, #52]	; 0x34
   124a0:	lsl	r1, r1, #19
   124a4:	ldr	r2, [sp, #52]	; 0x34
   124a8:	lsr	r2, r2, #13
   124ac:	orr	r1, r1, r2
   124b0:	eor	r0, r0, r1
   124b4:	ldr	r1, [sp, #52]	; 0x34
   124b8:	lsl	r1, r1, #10
   124bc:	ldr	r2, [sp, #52]	; 0x34
   124c0:	lsr	r2, r2, #22
   124c4:	orr	r1, r1, r2
   124c8:	eor	r0, r0, r1
   124cc:	ldr	r1, [sp, #52]	; 0x34
   124d0:	ldr	r2, [sp, #48]	; 0x30
   124d4:	and	r1, r1, r2
   124d8:	ldr	r2, [sp, #44]	; 0x2c
   124dc:	ldr	r3, [sp, #52]	; 0x34
   124e0:	ldr	ip, [sp, #48]	; 0x30
   124e4:	orr	r3, r3, ip
   124e8:	and	r2, r2, r3
   124ec:	orr	r1, r1, r2
   124f0:	add	r0, r0, r1
   124f4:	str	r0, [sp, #12]
   124f8:	ldr	r0, [sp, #24]
   124fc:	ldr	r1, [sp, #36]	; 0x24
   12500:	lsl	r1, r1, #26
   12504:	ldr	r2, [sp, #36]	; 0x24
   12508:	lsr	r2, r2, #6
   1250c:	orr	r1, r1, r2
   12510:	ldr	r2, [sp, #36]	; 0x24
   12514:	lsl	r2, r2, #21
   12518:	ldr	r3, [sp, #36]	; 0x24
   1251c:	lsr	r3, r3, #11
   12520:	orr	r2, r2, r3
   12524:	eor	r1, r1, r2
   12528:	ldr	r2, [sp, #36]	; 0x24
   1252c:	lsl	r2, r2, #7
   12530:	ldr	r3, [sp, #36]	; 0x24
   12534:	lsr	r3, r3, #25
   12538:	orr	r2, r2, r3
   1253c:	eor	r1, r1, r2
   12540:	add	r0, r0, r1
   12544:	ldr	r1, [sp, #28]
   12548:	ldr	r2, [sp, #36]	; 0x24
   1254c:	ldr	r3, [sp, #32]
   12550:	ldr	ip, [sp, #28]
   12554:	eor	r3, r3, ip
   12558:	and	r2, r2, r3
   1255c:	eor	r1, r1, r2
   12560:	add	r0, r0, r1
   12564:	movw	r1, #30216	; 0x7608
   12568:	movt	r1, #1
   1256c:	ldr	r1, [r1, #64]	; 0x40
   12570:	add	r0, r0, r1
   12574:	ldr	r1, [sp, #112]	; 0x70
   12578:	lsl	r1, r1, #15
   1257c:	ldr	r2, [sp, #112]	; 0x70
   12580:	lsr	r2, r2, #17
   12584:	orr	r1, r1, r2
   12588:	ldr	r2, [sp, #112]	; 0x70
   1258c:	lsl	r2, r2, #13
   12590:	ldr	r3, [sp, #112]	; 0x70
   12594:	lsr	r3, r3, #19
   12598:	orr	r2, r2, r3
   1259c:	eor	r1, r1, r2
   125a0:	ldr	r2, [sp, #112]	; 0x70
   125a4:	lsr	r2, r2, #10
   125a8:	eor	r1, r1, r2
   125ac:	ldr	r2, [sp, #92]	; 0x5c
   125b0:	add	r1, r1, r2
   125b4:	ldr	r2, [sp, #60]	; 0x3c
   125b8:	lsl	r2, r2, #25
   125bc:	ldr	r3, [sp, #60]	; 0x3c
   125c0:	lsr	r3, r3, #7
   125c4:	orr	r2, r2, r3
   125c8:	ldr	r3, [sp, #60]	; 0x3c
   125cc:	lsl	r3, r3, #14
   125d0:	ldr	ip, [sp, #60]	; 0x3c
   125d4:	lsr	ip, ip, #18
   125d8:	orr	r3, r3, ip
   125dc:	eor	r2, r2, r3
   125e0:	ldr	r3, [sp, #60]	; 0x3c
   125e4:	lsr	r3, r3, #3
   125e8:	eor	r2, r2, r3
   125ec:	add	r1, r1, r2
   125f0:	ldr	r2, [sp, #56]	; 0x38
   125f4:	add	r1, r1, r2
   125f8:	str	r1, [sp, #16]
   125fc:	ldr	r1, [sp, #16]
   12600:	str	r1, [sp, #56]	; 0x38
   12604:	add	r0, r0, r1
   12608:	str	r0, [sp, #8]
   1260c:	ldr	r0, [sp, #8]
   12610:	ldr	r1, [sp, #40]	; 0x28
   12614:	add	r0, r1, r0
   12618:	str	r0, [sp, #40]	; 0x28
   1261c:	ldr	r0, [sp, #12]
   12620:	ldr	r1, [sp, #8]
   12624:	add	r0, r0, r1
   12628:	str	r0, [sp, #24]
   1262c:	b	12630 <abort@plt+0x20e4>
   12630:	ldr	r0, [sp, #24]
   12634:	lsl	r0, r0, #30
   12638:	ldr	r1, [sp, #24]
   1263c:	lsr	r1, r1, #2
   12640:	orr	r0, r0, r1
   12644:	ldr	r1, [sp, #24]
   12648:	lsl	r1, r1, #19
   1264c:	ldr	r2, [sp, #24]
   12650:	lsr	r2, r2, #13
   12654:	orr	r1, r1, r2
   12658:	eor	r0, r0, r1
   1265c:	ldr	r1, [sp, #24]
   12660:	lsl	r1, r1, #10
   12664:	ldr	r2, [sp, #24]
   12668:	lsr	r2, r2, #22
   1266c:	orr	r1, r1, r2
   12670:	eor	r0, r0, r1
   12674:	ldr	r1, [sp, #24]
   12678:	ldr	r2, [sp, #52]	; 0x34
   1267c:	and	r1, r1, r2
   12680:	ldr	r2, [sp, #48]	; 0x30
   12684:	ldr	r3, [sp, #24]
   12688:	ldr	ip, [sp, #52]	; 0x34
   1268c:	orr	r3, r3, ip
   12690:	and	r2, r2, r3
   12694:	orr	r1, r1, r2
   12698:	add	r0, r0, r1
   1269c:	str	r0, [sp, #12]
   126a0:	ldr	r0, [sp, #28]
   126a4:	ldr	r1, [sp, #40]	; 0x28
   126a8:	lsl	r1, r1, #26
   126ac:	ldr	r2, [sp, #40]	; 0x28
   126b0:	lsr	r2, r2, #6
   126b4:	orr	r1, r1, r2
   126b8:	ldr	r2, [sp, #40]	; 0x28
   126bc:	lsl	r2, r2, #21
   126c0:	ldr	r3, [sp, #40]	; 0x28
   126c4:	lsr	r3, r3, #11
   126c8:	orr	r2, r2, r3
   126cc:	eor	r1, r1, r2
   126d0:	ldr	r2, [sp, #40]	; 0x28
   126d4:	lsl	r2, r2, #7
   126d8:	ldr	r3, [sp, #40]	; 0x28
   126dc:	lsr	r3, r3, #25
   126e0:	orr	r2, r2, r3
   126e4:	eor	r1, r1, r2
   126e8:	add	r0, r0, r1
   126ec:	ldr	r1, [sp, #32]
   126f0:	ldr	r2, [sp, #40]	; 0x28
   126f4:	ldr	r3, [sp, #36]	; 0x24
   126f8:	ldr	ip, [sp, #32]
   126fc:	eor	r3, r3, ip
   12700:	and	r2, r2, r3
   12704:	eor	r1, r1, r2
   12708:	add	r0, r0, r1
   1270c:	movw	r1, #30216	; 0x7608
   12710:	movt	r1, #1
   12714:	ldr	r1, [r1, #68]	; 0x44
   12718:	add	r0, r0, r1
   1271c:	ldr	r1, [sp, #116]	; 0x74
   12720:	lsl	r1, r1, #15
   12724:	ldr	r2, [sp, #116]	; 0x74
   12728:	lsr	r2, r2, #17
   1272c:	orr	r1, r1, r2
   12730:	ldr	r2, [sp, #116]	; 0x74
   12734:	lsl	r2, r2, #13
   12738:	ldr	r3, [sp, #116]	; 0x74
   1273c:	lsr	r3, r3, #19
   12740:	orr	r2, r2, r3
   12744:	eor	r1, r1, r2
   12748:	ldr	r2, [sp, #116]	; 0x74
   1274c:	lsr	r2, r2, #10
   12750:	eor	r1, r1, r2
   12754:	ldr	r2, [sp, #96]	; 0x60
   12758:	add	r1, r1, r2
   1275c:	ldr	r2, [sp, #64]	; 0x40
   12760:	lsl	r2, r2, #25
   12764:	ldr	r3, [sp, #64]	; 0x40
   12768:	lsr	r3, r3, #7
   1276c:	orr	r2, r2, r3
   12770:	ldr	r3, [sp, #64]	; 0x40
   12774:	lsl	r3, r3, #14
   12778:	ldr	ip, [sp, #64]	; 0x40
   1277c:	lsr	ip, ip, #18
   12780:	orr	r3, r3, ip
   12784:	eor	r2, r2, r3
   12788:	ldr	r3, [sp, #64]	; 0x40
   1278c:	lsr	r3, r3, #3
   12790:	eor	r2, r2, r3
   12794:	add	r1, r1, r2
   12798:	ldr	r2, [sp, #60]	; 0x3c
   1279c:	add	r1, r1, r2
   127a0:	str	r1, [sp, #16]
   127a4:	ldr	r1, [sp, #16]
   127a8:	str	r1, [sp, #60]	; 0x3c
   127ac:	add	r0, r0, r1
   127b0:	str	r0, [sp, #8]
   127b4:	ldr	r0, [sp, #8]
   127b8:	ldr	r1, [sp, #44]	; 0x2c
   127bc:	add	r0, r1, r0
   127c0:	str	r0, [sp, #44]	; 0x2c
   127c4:	ldr	r0, [sp, #12]
   127c8:	ldr	r1, [sp, #8]
   127cc:	add	r0, r0, r1
   127d0:	str	r0, [sp, #28]
   127d4:	b	127d8 <abort@plt+0x228c>
   127d8:	ldr	r0, [sp, #28]
   127dc:	lsl	r0, r0, #30
   127e0:	ldr	r1, [sp, #28]
   127e4:	lsr	r1, r1, #2
   127e8:	orr	r0, r0, r1
   127ec:	ldr	r1, [sp, #28]
   127f0:	lsl	r1, r1, #19
   127f4:	ldr	r2, [sp, #28]
   127f8:	lsr	r2, r2, #13
   127fc:	orr	r1, r1, r2
   12800:	eor	r0, r0, r1
   12804:	ldr	r1, [sp, #28]
   12808:	lsl	r1, r1, #10
   1280c:	ldr	r2, [sp, #28]
   12810:	lsr	r2, r2, #22
   12814:	orr	r1, r1, r2
   12818:	eor	r0, r0, r1
   1281c:	ldr	r1, [sp, #28]
   12820:	ldr	r2, [sp, #24]
   12824:	and	r1, r1, r2
   12828:	ldr	r2, [sp, #52]	; 0x34
   1282c:	ldr	r3, [sp, #28]
   12830:	ldr	ip, [sp, #24]
   12834:	orr	r3, r3, ip
   12838:	and	r2, r2, r3
   1283c:	orr	r1, r1, r2
   12840:	add	r0, r0, r1
   12844:	str	r0, [sp, #12]
   12848:	ldr	r0, [sp, #32]
   1284c:	ldr	r1, [sp, #44]	; 0x2c
   12850:	lsl	r1, r1, #26
   12854:	ldr	r2, [sp, #44]	; 0x2c
   12858:	lsr	r2, r2, #6
   1285c:	orr	r1, r1, r2
   12860:	ldr	r2, [sp, #44]	; 0x2c
   12864:	lsl	r2, r2, #21
   12868:	ldr	r3, [sp, #44]	; 0x2c
   1286c:	lsr	r3, r3, #11
   12870:	orr	r2, r2, r3
   12874:	eor	r1, r1, r2
   12878:	ldr	r2, [sp, #44]	; 0x2c
   1287c:	lsl	r2, r2, #7
   12880:	ldr	r3, [sp, #44]	; 0x2c
   12884:	lsr	r3, r3, #25
   12888:	orr	r2, r2, r3
   1288c:	eor	r1, r1, r2
   12890:	add	r0, r0, r1
   12894:	ldr	r1, [sp, #36]	; 0x24
   12898:	ldr	r2, [sp, #44]	; 0x2c
   1289c:	ldr	r3, [sp, #40]	; 0x28
   128a0:	ldr	ip, [sp, #36]	; 0x24
   128a4:	eor	r3, r3, ip
   128a8:	and	r2, r2, r3
   128ac:	eor	r1, r1, r2
   128b0:	add	r0, r0, r1
   128b4:	movw	r1, #30216	; 0x7608
   128b8:	movt	r1, #1
   128bc:	ldr	r1, [r1, #72]	; 0x48
   128c0:	add	r0, r0, r1
   128c4:	ldr	r1, [sp, #56]	; 0x38
   128c8:	lsl	r1, r1, #15
   128cc:	ldr	r2, [sp, #56]	; 0x38
   128d0:	lsr	r2, r2, #17
   128d4:	orr	r1, r1, r2
   128d8:	ldr	r2, [sp, #56]	; 0x38
   128dc:	lsl	r2, r2, #13
   128e0:	ldr	r3, [sp, #56]	; 0x38
   128e4:	lsr	r3, r3, #19
   128e8:	orr	r2, r2, r3
   128ec:	eor	r1, r1, r2
   128f0:	ldr	r2, [sp, #56]	; 0x38
   128f4:	lsr	r2, r2, #10
   128f8:	eor	r1, r1, r2
   128fc:	ldr	r2, [sp, #100]	; 0x64
   12900:	add	r1, r1, r2
   12904:	ldr	r2, [sp, #68]	; 0x44
   12908:	lsl	r2, r2, #25
   1290c:	ldr	r3, [sp, #68]	; 0x44
   12910:	lsr	r3, r3, #7
   12914:	orr	r2, r2, r3
   12918:	ldr	r3, [sp, #68]	; 0x44
   1291c:	lsl	r3, r3, #14
   12920:	ldr	ip, [sp, #68]	; 0x44
   12924:	lsr	ip, ip, #18
   12928:	orr	r3, r3, ip
   1292c:	eor	r2, r2, r3
   12930:	ldr	r3, [sp, #68]	; 0x44
   12934:	lsr	r3, r3, #3
   12938:	eor	r2, r2, r3
   1293c:	add	r1, r1, r2
   12940:	ldr	r2, [sp, #64]	; 0x40
   12944:	add	r1, r1, r2
   12948:	str	r1, [sp, #16]
   1294c:	ldr	r1, [sp, #16]
   12950:	str	r1, [sp, #64]	; 0x40
   12954:	add	r0, r0, r1
   12958:	str	r0, [sp, #8]
   1295c:	ldr	r0, [sp, #8]
   12960:	ldr	r1, [sp, #48]	; 0x30
   12964:	add	r0, r1, r0
   12968:	str	r0, [sp, #48]	; 0x30
   1296c:	ldr	r0, [sp, #12]
   12970:	ldr	r1, [sp, #8]
   12974:	add	r0, r0, r1
   12978:	str	r0, [sp, #32]
   1297c:	b	12980 <abort@plt+0x2434>
   12980:	ldr	r0, [sp, #32]
   12984:	lsl	r0, r0, #30
   12988:	ldr	r1, [sp, #32]
   1298c:	lsr	r1, r1, #2
   12990:	orr	r0, r0, r1
   12994:	ldr	r1, [sp, #32]
   12998:	lsl	r1, r1, #19
   1299c:	ldr	r2, [sp, #32]
   129a0:	lsr	r2, r2, #13
   129a4:	orr	r1, r1, r2
   129a8:	eor	r0, r0, r1
   129ac:	ldr	r1, [sp, #32]
   129b0:	lsl	r1, r1, #10
   129b4:	ldr	r2, [sp, #32]
   129b8:	lsr	r2, r2, #22
   129bc:	orr	r1, r1, r2
   129c0:	eor	r0, r0, r1
   129c4:	ldr	r1, [sp, #32]
   129c8:	ldr	r2, [sp, #28]
   129cc:	and	r1, r1, r2
   129d0:	ldr	r2, [sp, #24]
   129d4:	ldr	r3, [sp, #32]
   129d8:	ldr	ip, [sp, #28]
   129dc:	orr	r3, r3, ip
   129e0:	and	r2, r2, r3
   129e4:	orr	r1, r1, r2
   129e8:	add	r0, r0, r1
   129ec:	str	r0, [sp, #12]
   129f0:	ldr	r0, [sp, #36]	; 0x24
   129f4:	ldr	r1, [sp, #48]	; 0x30
   129f8:	lsl	r1, r1, #26
   129fc:	ldr	r2, [sp, #48]	; 0x30
   12a00:	lsr	r2, r2, #6
   12a04:	orr	r1, r1, r2
   12a08:	ldr	r2, [sp, #48]	; 0x30
   12a0c:	lsl	r2, r2, #21
   12a10:	ldr	r3, [sp, #48]	; 0x30
   12a14:	lsr	r3, r3, #11
   12a18:	orr	r2, r2, r3
   12a1c:	eor	r1, r1, r2
   12a20:	ldr	r2, [sp, #48]	; 0x30
   12a24:	lsl	r2, r2, #7
   12a28:	ldr	r3, [sp, #48]	; 0x30
   12a2c:	lsr	r3, r3, #25
   12a30:	orr	r2, r2, r3
   12a34:	eor	r1, r1, r2
   12a38:	add	r0, r0, r1
   12a3c:	ldr	r1, [sp, #40]	; 0x28
   12a40:	ldr	r2, [sp, #48]	; 0x30
   12a44:	ldr	r3, [sp, #44]	; 0x2c
   12a48:	ldr	ip, [sp, #40]	; 0x28
   12a4c:	eor	r3, r3, ip
   12a50:	and	r2, r2, r3
   12a54:	eor	r1, r1, r2
   12a58:	add	r0, r0, r1
   12a5c:	movw	r1, #30216	; 0x7608
   12a60:	movt	r1, #1
   12a64:	ldr	r1, [r1, #76]	; 0x4c
   12a68:	add	r0, r0, r1
   12a6c:	ldr	r1, [sp, #60]	; 0x3c
   12a70:	lsl	r1, r1, #15
   12a74:	ldr	r2, [sp, #60]	; 0x3c
   12a78:	lsr	r2, r2, #17
   12a7c:	orr	r1, r1, r2
   12a80:	ldr	r2, [sp, #60]	; 0x3c
   12a84:	lsl	r2, r2, #13
   12a88:	ldr	r3, [sp, #60]	; 0x3c
   12a8c:	lsr	r3, r3, #19
   12a90:	orr	r2, r2, r3
   12a94:	eor	r1, r1, r2
   12a98:	ldr	r2, [sp, #60]	; 0x3c
   12a9c:	lsr	r2, r2, #10
   12aa0:	eor	r1, r1, r2
   12aa4:	ldr	r2, [sp, #104]	; 0x68
   12aa8:	add	r1, r1, r2
   12aac:	ldr	r2, [sp, #72]	; 0x48
   12ab0:	lsl	r2, r2, #25
   12ab4:	ldr	r3, [sp, #72]	; 0x48
   12ab8:	lsr	r3, r3, #7
   12abc:	orr	r2, r2, r3
   12ac0:	ldr	r3, [sp, #72]	; 0x48
   12ac4:	lsl	r3, r3, #14
   12ac8:	ldr	ip, [sp, #72]	; 0x48
   12acc:	lsr	ip, ip, #18
   12ad0:	orr	r3, r3, ip
   12ad4:	eor	r2, r2, r3
   12ad8:	ldr	r3, [sp, #72]	; 0x48
   12adc:	lsr	r3, r3, #3
   12ae0:	eor	r2, r2, r3
   12ae4:	add	r1, r1, r2
   12ae8:	ldr	r2, [sp, #68]	; 0x44
   12aec:	add	r1, r1, r2
   12af0:	str	r1, [sp, #16]
   12af4:	ldr	r1, [sp, #16]
   12af8:	str	r1, [sp, #68]	; 0x44
   12afc:	add	r0, r0, r1
   12b00:	str	r0, [sp, #8]
   12b04:	ldr	r0, [sp, #8]
   12b08:	ldr	r1, [sp, #52]	; 0x34
   12b0c:	add	r0, r1, r0
   12b10:	str	r0, [sp, #52]	; 0x34
   12b14:	ldr	r0, [sp, #12]
   12b18:	ldr	r1, [sp, #8]
   12b1c:	add	r0, r0, r1
   12b20:	str	r0, [sp, #36]	; 0x24
   12b24:	b	12b28 <abort@plt+0x25dc>
   12b28:	ldr	r0, [sp, #36]	; 0x24
   12b2c:	lsl	r0, r0, #30
   12b30:	ldr	r1, [sp, #36]	; 0x24
   12b34:	lsr	r1, r1, #2
   12b38:	orr	r0, r0, r1
   12b3c:	ldr	r1, [sp, #36]	; 0x24
   12b40:	lsl	r1, r1, #19
   12b44:	ldr	r2, [sp, #36]	; 0x24
   12b48:	lsr	r2, r2, #13
   12b4c:	orr	r1, r1, r2
   12b50:	eor	r0, r0, r1
   12b54:	ldr	r1, [sp, #36]	; 0x24
   12b58:	lsl	r1, r1, #10
   12b5c:	ldr	r2, [sp, #36]	; 0x24
   12b60:	lsr	r2, r2, #22
   12b64:	orr	r1, r1, r2
   12b68:	eor	r0, r0, r1
   12b6c:	ldr	r1, [sp, #36]	; 0x24
   12b70:	ldr	r2, [sp, #32]
   12b74:	and	r1, r1, r2
   12b78:	ldr	r2, [sp, #28]
   12b7c:	ldr	r3, [sp, #36]	; 0x24
   12b80:	ldr	ip, [sp, #32]
   12b84:	orr	r3, r3, ip
   12b88:	and	r2, r2, r3
   12b8c:	orr	r1, r1, r2
   12b90:	add	r0, r0, r1
   12b94:	str	r0, [sp, #12]
   12b98:	ldr	r0, [sp, #40]	; 0x28
   12b9c:	ldr	r1, [sp, #52]	; 0x34
   12ba0:	lsl	r1, r1, #26
   12ba4:	ldr	r2, [sp, #52]	; 0x34
   12ba8:	lsr	r2, r2, #6
   12bac:	orr	r1, r1, r2
   12bb0:	ldr	r2, [sp, #52]	; 0x34
   12bb4:	lsl	r2, r2, #21
   12bb8:	ldr	r3, [sp, #52]	; 0x34
   12bbc:	lsr	r3, r3, #11
   12bc0:	orr	r2, r2, r3
   12bc4:	eor	r1, r1, r2
   12bc8:	ldr	r2, [sp, #52]	; 0x34
   12bcc:	lsl	r2, r2, #7
   12bd0:	ldr	r3, [sp, #52]	; 0x34
   12bd4:	lsr	r3, r3, #25
   12bd8:	orr	r2, r2, r3
   12bdc:	eor	r1, r1, r2
   12be0:	add	r0, r0, r1
   12be4:	ldr	r1, [sp, #44]	; 0x2c
   12be8:	ldr	r2, [sp, #52]	; 0x34
   12bec:	ldr	r3, [sp, #48]	; 0x30
   12bf0:	ldr	ip, [sp, #44]	; 0x2c
   12bf4:	eor	r3, r3, ip
   12bf8:	and	r2, r2, r3
   12bfc:	eor	r1, r1, r2
   12c00:	add	r0, r0, r1
   12c04:	movw	r1, #30216	; 0x7608
   12c08:	movt	r1, #1
   12c0c:	ldr	r1, [r1, #80]	; 0x50
   12c10:	add	r0, r0, r1
   12c14:	ldr	r1, [sp, #64]	; 0x40
   12c18:	lsl	r1, r1, #15
   12c1c:	ldr	r2, [sp, #64]	; 0x40
   12c20:	lsr	r2, r2, #17
   12c24:	orr	r1, r1, r2
   12c28:	ldr	r2, [sp, #64]	; 0x40
   12c2c:	lsl	r2, r2, #13
   12c30:	ldr	r3, [sp, #64]	; 0x40
   12c34:	lsr	r3, r3, #19
   12c38:	orr	r2, r2, r3
   12c3c:	eor	r1, r1, r2
   12c40:	ldr	r2, [sp, #64]	; 0x40
   12c44:	lsr	r2, r2, #10
   12c48:	eor	r1, r1, r2
   12c4c:	ldr	r2, [sp, #108]	; 0x6c
   12c50:	add	r1, r1, r2
   12c54:	ldr	r2, [sp, #76]	; 0x4c
   12c58:	lsl	r2, r2, #25
   12c5c:	ldr	r3, [sp, #76]	; 0x4c
   12c60:	lsr	r3, r3, #7
   12c64:	orr	r2, r2, r3
   12c68:	ldr	r3, [sp, #76]	; 0x4c
   12c6c:	lsl	r3, r3, #14
   12c70:	ldr	ip, [sp, #76]	; 0x4c
   12c74:	lsr	ip, ip, #18
   12c78:	orr	r3, r3, ip
   12c7c:	eor	r2, r2, r3
   12c80:	ldr	r3, [sp, #76]	; 0x4c
   12c84:	lsr	r3, r3, #3
   12c88:	eor	r2, r2, r3
   12c8c:	add	r1, r1, r2
   12c90:	ldr	r2, [sp, #72]	; 0x48
   12c94:	add	r1, r1, r2
   12c98:	str	r1, [sp, #16]
   12c9c:	ldr	r1, [sp, #16]
   12ca0:	str	r1, [sp, #72]	; 0x48
   12ca4:	add	r0, r0, r1
   12ca8:	str	r0, [sp, #8]
   12cac:	ldr	r0, [sp, #8]
   12cb0:	ldr	r1, [sp, #24]
   12cb4:	add	r0, r1, r0
   12cb8:	str	r0, [sp, #24]
   12cbc:	ldr	r0, [sp, #12]
   12cc0:	ldr	r1, [sp, #8]
   12cc4:	add	r0, r0, r1
   12cc8:	str	r0, [sp, #40]	; 0x28
   12ccc:	b	12cd0 <abort@plt+0x2784>
   12cd0:	ldr	r0, [sp, #40]	; 0x28
   12cd4:	lsl	r0, r0, #30
   12cd8:	ldr	r1, [sp, #40]	; 0x28
   12cdc:	lsr	r1, r1, #2
   12ce0:	orr	r0, r0, r1
   12ce4:	ldr	r1, [sp, #40]	; 0x28
   12ce8:	lsl	r1, r1, #19
   12cec:	ldr	r2, [sp, #40]	; 0x28
   12cf0:	lsr	r2, r2, #13
   12cf4:	orr	r1, r1, r2
   12cf8:	eor	r0, r0, r1
   12cfc:	ldr	r1, [sp, #40]	; 0x28
   12d00:	lsl	r1, r1, #10
   12d04:	ldr	r2, [sp, #40]	; 0x28
   12d08:	lsr	r2, r2, #22
   12d0c:	orr	r1, r1, r2
   12d10:	eor	r0, r0, r1
   12d14:	ldr	r1, [sp, #40]	; 0x28
   12d18:	ldr	r2, [sp, #36]	; 0x24
   12d1c:	and	r1, r1, r2
   12d20:	ldr	r2, [sp, #32]
   12d24:	ldr	r3, [sp, #40]	; 0x28
   12d28:	ldr	ip, [sp, #36]	; 0x24
   12d2c:	orr	r3, r3, ip
   12d30:	and	r2, r2, r3
   12d34:	orr	r1, r1, r2
   12d38:	add	r0, r0, r1
   12d3c:	str	r0, [sp, #12]
   12d40:	ldr	r0, [sp, #44]	; 0x2c
   12d44:	ldr	r1, [sp, #24]
   12d48:	lsl	r1, r1, #26
   12d4c:	ldr	r2, [sp, #24]
   12d50:	lsr	r2, r2, #6
   12d54:	orr	r1, r1, r2
   12d58:	ldr	r2, [sp, #24]
   12d5c:	lsl	r2, r2, #21
   12d60:	ldr	r3, [sp, #24]
   12d64:	lsr	r3, r3, #11
   12d68:	orr	r2, r2, r3
   12d6c:	eor	r1, r1, r2
   12d70:	ldr	r2, [sp, #24]
   12d74:	lsl	r2, r2, #7
   12d78:	ldr	r3, [sp, #24]
   12d7c:	lsr	r3, r3, #25
   12d80:	orr	r2, r2, r3
   12d84:	eor	r1, r1, r2
   12d88:	add	r0, r0, r1
   12d8c:	ldr	r1, [sp, #48]	; 0x30
   12d90:	ldr	r2, [sp, #24]
   12d94:	ldr	r3, [sp, #52]	; 0x34
   12d98:	ldr	ip, [sp, #48]	; 0x30
   12d9c:	eor	r3, r3, ip
   12da0:	and	r2, r2, r3
   12da4:	eor	r1, r1, r2
   12da8:	add	r0, r0, r1
   12dac:	movw	r1, #30216	; 0x7608
   12db0:	movt	r1, #1
   12db4:	ldr	r1, [r1, #84]	; 0x54
   12db8:	add	r0, r0, r1
   12dbc:	ldr	r1, [sp, #68]	; 0x44
   12dc0:	lsl	r1, r1, #15
   12dc4:	ldr	r2, [sp, #68]	; 0x44
   12dc8:	lsr	r2, r2, #17
   12dcc:	orr	r1, r1, r2
   12dd0:	ldr	r2, [sp, #68]	; 0x44
   12dd4:	lsl	r2, r2, #13
   12dd8:	ldr	r3, [sp, #68]	; 0x44
   12ddc:	lsr	r3, r3, #19
   12de0:	orr	r2, r2, r3
   12de4:	eor	r1, r1, r2
   12de8:	ldr	r2, [sp, #68]	; 0x44
   12dec:	lsr	r2, r2, #10
   12df0:	eor	r1, r1, r2
   12df4:	ldr	r2, [sp, #112]	; 0x70
   12df8:	add	r1, r1, r2
   12dfc:	ldr	r2, [sp, #80]	; 0x50
   12e00:	lsl	r2, r2, #25
   12e04:	ldr	r3, [sp, #80]	; 0x50
   12e08:	lsr	r3, r3, #7
   12e0c:	orr	r2, r2, r3
   12e10:	ldr	r3, [sp, #80]	; 0x50
   12e14:	lsl	r3, r3, #14
   12e18:	ldr	ip, [sp, #80]	; 0x50
   12e1c:	lsr	ip, ip, #18
   12e20:	orr	r3, r3, ip
   12e24:	eor	r2, r2, r3
   12e28:	ldr	r3, [sp, #80]	; 0x50
   12e2c:	lsr	r3, r3, #3
   12e30:	eor	r2, r2, r3
   12e34:	add	r1, r1, r2
   12e38:	ldr	r2, [sp, #76]	; 0x4c
   12e3c:	add	r1, r1, r2
   12e40:	str	r1, [sp, #16]
   12e44:	ldr	r1, [sp, #16]
   12e48:	str	r1, [sp, #76]	; 0x4c
   12e4c:	add	r0, r0, r1
   12e50:	str	r0, [sp, #8]
   12e54:	ldr	r0, [sp, #8]
   12e58:	ldr	r1, [sp, #28]
   12e5c:	add	r0, r1, r0
   12e60:	str	r0, [sp, #28]
   12e64:	ldr	r0, [sp, #12]
   12e68:	ldr	r1, [sp, #8]
   12e6c:	add	r0, r0, r1
   12e70:	str	r0, [sp, #44]	; 0x2c
   12e74:	b	12e78 <abort@plt+0x292c>
   12e78:	ldr	r0, [sp, #44]	; 0x2c
   12e7c:	lsl	r0, r0, #30
   12e80:	ldr	r1, [sp, #44]	; 0x2c
   12e84:	lsr	r1, r1, #2
   12e88:	orr	r0, r0, r1
   12e8c:	ldr	r1, [sp, #44]	; 0x2c
   12e90:	lsl	r1, r1, #19
   12e94:	ldr	r2, [sp, #44]	; 0x2c
   12e98:	lsr	r2, r2, #13
   12e9c:	orr	r1, r1, r2
   12ea0:	eor	r0, r0, r1
   12ea4:	ldr	r1, [sp, #44]	; 0x2c
   12ea8:	lsl	r1, r1, #10
   12eac:	ldr	r2, [sp, #44]	; 0x2c
   12eb0:	lsr	r2, r2, #22
   12eb4:	orr	r1, r1, r2
   12eb8:	eor	r0, r0, r1
   12ebc:	ldr	r1, [sp, #44]	; 0x2c
   12ec0:	ldr	r2, [sp, #40]	; 0x28
   12ec4:	and	r1, r1, r2
   12ec8:	ldr	r2, [sp, #36]	; 0x24
   12ecc:	ldr	r3, [sp, #44]	; 0x2c
   12ed0:	ldr	ip, [sp, #40]	; 0x28
   12ed4:	orr	r3, r3, ip
   12ed8:	and	r2, r2, r3
   12edc:	orr	r1, r1, r2
   12ee0:	add	r0, r0, r1
   12ee4:	str	r0, [sp, #12]
   12ee8:	ldr	r0, [sp, #48]	; 0x30
   12eec:	ldr	r1, [sp, #28]
   12ef0:	lsl	r1, r1, #26
   12ef4:	ldr	r2, [sp, #28]
   12ef8:	lsr	r2, r2, #6
   12efc:	orr	r1, r1, r2
   12f00:	ldr	r2, [sp, #28]
   12f04:	lsl	r2, r2, #21
   12f08:	ldr	r3, [sp, #28]
   12f0c:	lsr	r3, r3, #11
   12f10:	orr	r2, r2, r3
   12f14:	eor	r1, r1, r2
   12f18:	ldr	r2, [sp, #28]
   12f1c:	lsl	r2, r2, #7
   12f20:	ldr	r3, [sp, #28]
   12f24:	lsr	r3, r3, #25
   12f28:	orr	r2, r2, r3
   12f2c:	eor	r1, r1, r2
   12f30:	add	r0, r0, r1
   12f34:	ldr	r1, [sp, #52]	; 0x34
   12f38:	ldr	r2, [sp, #28]
   12f3c:	ldr	r3, [sp, #24]
   12f40:	ldr	ip, [sp, #52]	; 0x34
   12f44:	eor	r3, r3, ip
   12f48:	and	r2, r2, r3
   12f4c:	eor	r1, r1, r2
   12f50:	add	r0, r0, r1
   12f54:	movw	r1, #30216	; 0x7608
   12f58:	movt	r1, #1
   12f5c:	ldr	r1, [r1, #88]	; 0x58
   12f60:	add	r0, r0, r1
   12f64:	ldr	r1, [sp, #72]	; 0x48
   12f68:	lsl	r1, r1, #15
   12f6c:	ldr	r2, [sp, #72]	; 0x48
   12f70:	lsr	r2, r2, #17
   12f74:	orr	r1, r1, r2
   12f78:	ldr	r2, [sp, #72]	; 0x48
   12f7c:	lsl	r2, r2, #13
   12f80:	ldr	r3, [sp, #72]	; 0x48
   12f84:	lsr	r3, r3, #19
   12f88:	orr	r2, r2, r3
   12f8c:	eor	r1, r1, r2
   12f90:	ldr	r2, [sp, #72]	; 0x48
   12f94:	lsr	r2, r2, #10
   12f98:	eor	r1, r1, r2
   12f9c:	ldr	r2, [sp, #116]	; 0x74
   12fa0:	add	r1, r1, r2
   12fa4:	ldr	r2, [sp, #84]	; 0x54
   12fa8:	lsl	r2, r2, #25
   12fac:	ldr	r3, [sp, #84]	; 0x54
   12fb0:	lsr	r3, r3, #7
   12fb4:	orr	r2, r2, r3
   12fb8:	ldr	r3, [sp, #84]	; 0x54
   12fbc:	lsl	r3, r3, #14
   12fc0:	ldr	ip, [sp, #84]	; 0x54
   12fc4:	lsr	ip, ip, #18
   12fc8:	orr	r3, r3, ip
   12fcc:	eor	r2, r2, r3
   12fd0:	ldr	r3, [sp, #84]	; 0x54
   12fd4:	lsr	r3, r3, #3
   12fd8:	eor	r2, r2, r3
   12fdc:	add	r1, r1, r2
   12fe0:	ldr	r2, [sp, #80]	; 0x50
   12fe4:	add	r1, r1, r2
   12fe8:	str	r1, [sp, #16]
   12fec:	ldr	r1, [sp, #16]
   12ff0:	str	r1, [sp, #80]	; 0x50
   12ff4:	add	r0, r0, r1
   12ff8:	str	r0, [sp, #8]
   12ffc:	ldr	r0, [sp, #8]
   13000:	ldr	r1, [sp, #32]
   13004:	add	r0, r1, r0
   13008:	str	r0, [sp, #32]
   1300c:	ldr	r0, [sp, #12]
   13010:	ldr	r1, [sp, #8]
   13014:	add	r0, r0, r1
   13018:	str	r0, [sp, #48]	; 0x30
   1301c:	b	13020 <abort@plt+0x2ad4>
   13020:	ldr	r0, [sp, #48]	; 0x30
   13024:	lsl	r0, r0, #30
   13028:	ldr	r1, [sp, #48]	; 0x30
   1302c:	lsr	r1, r1, #2
   13030:	orr	r0, r0, r1
   13034:	ldr	r1, [sp, #48]	; 0x30
   13038:	lsl	r1, r1, #19
   1303c:	ldr	r2, [sp, #48]	; 0x30
   13040:	lsr	r2, r2, #13
   13044:	orr	r1, r1, r2
   13048:	eor	r0, r0, r1
   1304c:	ldr	r1, [sp, #48]	; 0x30
   13050:	lsl	r1, r1, #10
   13054:	ldr	r2, [sp, #48]	; 0x30
   13058:	lsr	r2, r2, #22
   1305c:	orr	r1, r1, r2
   13060:	eor	r0, r0, r1
   13064:	ldr	r1, [sp, #48]	; 0x30
   13068:	ldr	r2, [sp, #44]	; 0x2c
   1306c:	and	r1, r1, r2
   13070:	ldr	r2, [sp, #40]	; 0x28
   13074:	ldr	r3, [sp, #48]	; 0x30
   13078:	ldr	ip, [sp, #44]	; 0x2c
   1307c:	orr	r3, r3, ip
   13080:	and	r2, r2, r3
   13084:	orr	r1, r1, r2
   13088:	add	r0, r0, r1
   1308c:	str	r0, [sp, #12]
   13090:	ldr	r0, [sp, #52]	; 0x34
   13094:	ldr	r1, [sp, #32]
   13098:	lsl	r1, r1, #26
   1309c:	ldr	r2, [sp, #32]
   130a0:	lsr	r2, r2, #6
   130a4:	orr	r1, r1, r2
   130a8:	ldr	r2, [sp, #32]
   130ac:	lsl	r2, r2, #21
   130b0:	ldr	r3, [sp, #32]
   130b4:	lsr	r3, r3, #11
   130b8:	orr	r2, r2, r3
   130bc:	eor	r1, r1, r2
   130c0:	ldr	r2, [sp, #32]
   130c4:	lsl	r2, r2, #7
   130c8:	ldr	r3, [sp, #32]
   130cc:	lsr	r3, r3, #25
   130d0:	orr	r2, r2, r3
   130d4:	eor	r1, r1, r2
   130d8:	add	r0, r0, r1
   130dc:	ldr	r1, [sp, #24]
   130e0:	ldr	r2, [sp, #32]
   130e4:	ldr	r3, [sp, #28]
   130e8:	ldr	ip, [sp, #24]
   130ec:	eor	r3, r3, ip
   130f0:	and	r2, r2, r3
   130f4:	eor	r1, r1, r2
   130f8:	add	r0, r0, r1
   130fc:	movw	r1, #30216	; 0x7608
   13100:	movt	r1, #1
   13104:	ldr	r1, [r1, #92]	; 0x5c
   13108:	add	r0, r0, r1
   1310c:	ldr	r1, [sp, #76]	; 0x4c
   13110:	lsl	r1, r1, #15
   13114:	ldr	r2, [sp, #76]	; 0x4c
   13118:	lsr	r2, r2, #17
   1311c:	orr	r1, r1, r2
   13120:	ldr	r2, [sp, #76]	; 0x4c
   13124:	lsl	r2, r2, #13
   13128:	ldr	r3, [sp, #76]	; 0x4c
   1312c:	lsr	r3, r3, #19
   13130:	orr	r2, r2, r3
   13134:	eor	r1, r1, r2
   13138:	ldr	r2, [sp, #76]	; 0x4c
   1313c:	lsr	r2, r2, #10
   13140:	eor	r1, r1, r2
   13144:	ldr	r2, [sp, #56]	; 0x38
   13148:	add	r1, r1, r2
   1314c:	ldr	r2, [sp, #88]	; 0x58
   13150:	lsl	r2, r2, #25
   13154:	ldr	r3, [sp, #88]	; 0x58
   13158:	lsr	r3, r3, #7
   1315c:	orr	r2, r2, r3
   13160:	ldr	r3, [sp, #88]	; 0x58
   13164:	lsl	r3, r3, #14
   13168:	ldr	ip, [sp, #88]	; 0x58
   1316c:	lsr	ip, ip, #18
   13170:	orr	r3, r3, ip
   13174:	eor	r2, r2, r3
   13178:	ldr	r3, [sp, #88]	; 0x58
   1317c:	lsr	r3, r3, #3
   13180:	eor	r2, r2, r3
   13184:	add	r1, r1, r2
   13188:	ldr	r2, [sp, #84]	; 0x54
   1318c:	add	r1, r1, r2
   13190:	str	r1, [sp, #16]
   13194:	ldr	r1, [sp, #16]
   13198:	str	r1, [sp, #84]	; 0x54
   1319c:	add	r0, r0, r1
   131a0:	str	r0, [sp, #8]
   131a4:	ldr	r0, [sp, #8]
   131a8:	ldr	r1, [sp, #36]	; 0x24
   131ac:	add	r0, r1, r0
   131b0:	str	r0, [sp, #36]	; 0x24
   131b4:	ldr	r0, [sp, #12]
   131b8:	ldr	r1, [sp, #8]
   131bc:	add	r0, r0, r1
   131c0:	str	r0, [sp, #52]	; 0x34
   131c4:	b	131c8 <abort@plt+0x2c7c>
   131c8:	ldr	r0, [sp, #52]	; 0x34
   131cc:	lsl	r0, r0, #30
   131d0:	ldr	r1, [sp, #52]	; 0x34
   131d4:	lsr	r1, r1, #2
   131d8:	orr	r0, r0, r1
   131dc:	ldr	r1, [sp, #52]	; 0x34
   131e0:	lsl	r1, r1, #19
   131e4:	ldr	r2, [sp, #52]	; 0x34
   131e8:	lsr	r2, r2, #13
   131ec:	orr	r1, r1, r2
   131f0:	eor	r0, r0, r1
   131f4:	ldr	r1, [sp, #52]	; 0x34
   131f8:	lsl	r1, r1, #10
   131fc:	ldr	r2, [sp, #52]	; 0x34
   13200:	lsr	r2, r2, #22
   13204:	orr	r1, r1, r2
   13208:	eor	r0, r0, r1
   1320c:	ldr	r1, [sp, #52]	; 0x34
   13210:	ldr	r2, [sp, #48]	; 0x30
   13214:	and	r1, r1, r2
   13218:	ldr	r2, [sp, #44]	; 0x2c
   1321c:	ldr	r3, [sp, #52]	; 0x34
   13220:	ldr	ip, [sp, #48]	; 0x30
   13224:	orr	r3, r3, ip
   13228:	and	r2, r2, r3
   1322c:	orr	r1, r1, r2
   13230:	add	r0, r0, r1
   13234:	str	r0, [sp, #12]
   13238:	ldr	r0, [sp, #24]
   1323c:	ldr	r1, [sp, #36]	; 0x24
   13240:	lsl	r1, r1, #26
   13244:	ldr	r2, [sp, #36]	; 0x24
   13248:	lsr	r2, r2, #6
   1324c:	orr	r1, r1, r2
   13250:	ldr	r2, [sp, #36]	; 0x24
   13254:	lsl	r2, r2, #21
   13258:	ldr	r3, [sp, #36]	; 0x24
   1325c:	lsr	r3, r3, #11
   13260:	orr	r2, r2, r3
   13264:	eor	r1, r1, r2
   13268:	ldr	r2, [sp, #36]	; 0x24
   1326c:	lsl	r2, r2, #7
   13270:	ldr	r3, [sp, #36]	; 0x24
   13274:	lsr	r3, r3, #25
   13278:	orr	r2, r2, r3
   1327c:	eor	r1, r1, r2
   13280:	add	r0, r0, r1
   13284:	ldr	r1, [sp, #28]
   13288:	ldr	r2, [sp, #36]	; 0x24
   1328c:	ldr	r3, [sp, #32]
   13290:	ldr	ip, [sp, #28]
   13294:	eor	r3, r3, ip
   13298:	and	r2, r2, r3
   1329c:	eor	r1, r1, r2
   132a0:	add	r0, r0, r1
   132a4:	movw	r1, #30216	; 0x7608
   132a8:	movt	r1, #1
   132ac:	ldr	r1, [r1, #96]	; 0x60
   132b0:	add	r0, r0, r1
   132b4:	ldr	r1, [sp, #80]	; 0x50
   132b8:	lsl	r1, r1, #15
   132bc:	ldr	r2, [sp, #80]	; 0x50
   132c0:	lsr	r2, r2, #17
   132c4:	orr	r1, r1, r2
   132c8:	ldr	r2, [sp, #80]	; 0x50
   132cc:	lsl	r2, r2, #13
   132d0:	ldr	r3, [sp, #80]	; 0x50
   132d4:	lsr	r3, r3, #19
   132d8:	orr	r2, r2, r3
   132dc:	eor	r1, r1, r2
   132e0:	ldr	r2, [sp, #80]	; 0x50
   132e4:	lsr	r2, r2, #10
   132e8:	eor	r1, r1, r2
   132ec:	ldr	r2, [sp, #60]	; 0x3c
   132f0:	add	r1, r1, r2
   132f4:	ldr	r2, [sp, #92]	; 0x5c
   132f8:	lsl	r2, r2, #25
   132fc:	ldr	r3, [sp, #92]	; 0x5c
   13300:	lsr	r3, r3, #7
   13304:	orr	r2, r2, r3
   13308:	ldr	r3, [sp, #92]	; 0x5c
   1330c:	lsl	r3, r3, #14
   13310:	ldr	ip, [sp, #92]	; 0x5c
   13314:	lsr	ip, ip, #18
   13318:	orr	r3, r3, ip
   1331c:	eor	r2, r2, r3
   13320:	ldr	r3, [sp, #92]	; 0x5c
   13324:	lsr	r3, r3, #3
   13328:	eor	r2, r2, r3
   1332c:	add	r1, r1, r2
   13330:	ldr	r2, [sp, #88]	; 0x58
   13334:	add	r1, r1, r2
   13338:	str	r1, [sp, #16]
   1333c:	ldr	r1, [sp, #16]
   13340:	str	r1, [sp, #88]	; 0x58
   13344:	add	r0, r0, r1
   13348:	str	r0, [sp, #8]
   1334c:	ldr	r0, [sp, #8]
   13350:	ldr	r1, [sp, #40]	; 0x28
   13354:	add	r0, r1, r0
   13358:	str	r0, [sp, #40]	; 0x28
   1335c:	ldr	r0, [sp, #12]
   13360:	ldr	r1, [sp, #8]
   13364:	add	r0, r0, r1
   13368:	str	r0, [sp, #24]
   1336c:	b	13370 <abort@plt+0x2e24>
   13370:	ldr	r0, [sp, #24]
   13374:	lsl	r0, r0, #30
   13378:	ldr	r1, [sp, #24]
   1337c:	lsr	r1, r1, #2
   13380:	orr	r0, r0, r1
   13384:	ldr	r1, [sp, #24]
   13388:	lsl	r1, r1, #19
   1338c:	ldr	r2, [sp, #24]
   13390:	lsr	r2, r2, #13
   13394:	orr	r1, r1, r2
   13398:	eor	r0, r0, r1
   1339c:	ldr	r1, [sp, #24]
   133a0:	lsl	r1, r1, #10
   133a4:	ldr	r2, [sp, #24]
   133a8:	lsr	r2, r2, #22
   133ac:	orr	r1, r1, r2
   133b0:	eor	r0, r0, r1
   133b4:	ldr	r1, [sp, #24]
   133b8:	ldr	r2, [sp, #52]	; 0x34
   133bc:	and	r1, r1, r2
   133c0:	ldr	r2, [sp, #48]	; 0x30
   133c4:	ldr	r3, [sp, #24]
   133c8:	ldr	ip, [sp, #52]	; 0x34
   133cc:	orr	r3, r3, ip
   133d0:	and	r2, r2, r3
   133d4:	orr	r1, r1, r2
   133d8:	add	r0, r0, r1
   133dc:	str	r0, [sp, #12]
   133e0:	ldr	r0, [sp, #28]
   133e4:	ldr	r1, [sp, #40]	; 0x28
   133e8:	lsl	r1, r1, #26
   133ec:	ldr	r2, [sp, #40]	; 0x28
   133f0:	lsr	r2, r2, #6
   133f4:	orr	r1, r1, r2
   133f8:	ldr	r2, [sp, #40]	; 0x28
   133fc:	lsl	r2, r2, #21
   13400:	ldr	r3, [sp, #40]	; 0x28
   13404:	lsr	r3, r3, #11
   13408:	orr	r2, r2, r3
   1340c:	eor	r1, r1, r2
   13410:	ldr	r2, [sp, #40]	; 0x28
   13414:	lsl	r2, r2, #7
   13418:	ldr	r3, [sp, #40]	; 0x28
   1341c:	lsr	r3, r3, #25
   13420:	orr	r2, r2, r3
   13424:	eor	r1, r1, r2
   13428:	add	r0, r0, r1
   1342c:	ldr	r1, [sp, #32]
   13430:	ldr	r2, [sp, #40]	; 0x28
   13434:	ldr	r3, [sp, #36]	; 0x24
   13438:	ldr	ip, [sp, #32]
   1343c:	eor	r3, r3, ip
   13440:	and	r2, r2, r3
   13444:	eor	r1, r1, r2
   13448:	add	r0, r0, r1
   1344c:	movw	r1, #30216	; 0x7608
   13450:	movt	r1, #1
   13454:	ldr	r1, [r1, #100]	; 0x64
   13458:	add	r0, r0, r1
   1345c:	ldr	r1, [sp, #84]	; 0x54
   13460:	lsl	r1, r1, #15
   13464:	ldr	r2, [sp, #84]	; 0x54
   13468:	lsr	r2, r2, #17
   1346c:	orr	r1, r1, r2
   13470:	ldr	r2, [sp, #84]	; 0x54
   13474:	lsl	r2, r2, #13
   13478:	ldr	r3, [sp, #84]	; 0x54
   1347c:	lsr	r3, r3, #19
   13480:	orr	r2, r2, r3
   13484:	eor	r1, r1, r2
   13488:	ldr	r2, [sp, #84]	; 0x54
   1348c:	lsr	r2, r2, #10
   13490:	eor	r1, r1, r2
   13494:	ldr	r2, [sp, #64]	; 0x40
   13498:	add	r1, r1, r2
   1349c:	ldr	r2, [sp, #96]	; 0x60
   134a0:	lsl	r2, r2, #25
   134a4:	ldr	r3, [sp, #96]	; 0x60
   134a8:	lsr	r3, r3, #7
   134ac:	orr	r2, r2, r3
   134b0:	ldr	r3, [sp, #96]	; 0x60
   134b4:	lsl	r3, r3, #14
   134b8:	ldr	ip, [sp, #96]	; 0x60
   134bc:	lsr	ip, ip, #18
   134c0:	orr	r3, r3, ip
   134c4:	eor	r2, r2, r3
   134c8:	ldr	r3, [sp, #96]	; 0x60
   134cc:	lsr	r3, r3, #3
   134d0:	eor	r2, r2, r3
   134d4:	add	r1, r1, r2
   134d8:	ldr	r2, [sp, #92]	; 0x5c
   134dc:	add	r1, r1, r2
   134e0:	str	r1, [sp, #16]
   134e4:	ldr	r1, [sp, #16]
   134e8:	str	r1, [sp, #92]	; 0x5c
   134ec:	add	r0, r0, r1
   134f0:	str	r0, [sp, #8]
   134f4:	ldr	r0, [sp, #8]
   134f8:	ldr	r1, [sp, #44]	; 0x2c
   134fc:	add	r0, r1, r0
   13500:	str	r0, [sp, #44]	; 0x2c
   13504:	ldr	r0, [sp, #12]
   13508:	ldr	r1, [sp, #8]
   1350c:	add	r0, r0, r1
   13510:	str	r0, [sp, #28]
   13514:	b	13518 <abort@plt+0x2fcc>
   13518:	ldr	r0, [sp, #28]
   1351c:	lsl	r0, r0, #30
   13520:	ldr	r1, [sp, #28]
   13524:	lsr	r1, r1, #2
   13528:	orr	r0, r0, r1
   1352c:	ldr	r1, [sp, #28]
   13530:	lsl	r1, r1, #19
   13534:	ldr	r2, [sp, #28]
   13538:	lsr	r2, r2, #13
   1353c:	orr	r1, r1, r2
   13540:	eor	r0, r0, r1
   13544:	ldr	r1, [sp, #28]
   13548:	lsl	r1, r1, #10
   1354c:	ldr	r2, [sp, #28]
   13550:	lsr	r2, r2, #22
   13554:	orr	r1, r1, r2
   13558:	eor	r0, r0, r1
   1355c:	ldr	r1, [sp, #28]
   13560:	ldr	r2, [sp, #24]
   13564:	and	r1, r1, r2
   13568:	ldr	r2, [sp, #52]	; 0x34
   1356c:	ldr	r3, [sp, #28]
   13570:	ldr	ip, [sp, #24]
   13574:	orr	r3, r3, ip
   13578:	and	r2, r2, r3
   1357c:	orr	r1, r1, r2
   13580:	add	r0, r0, r1
   13584:	str	r0, [sp, #12]
   13588:	ldr	r0, [sp, #32]
   1358c:	ldr	r1, [sp, #44]	; 0x2c
   13590:	lsl	r1, r1, #26
   13594:	ldr	r2, [sp, #44]	; 0x2c
   13598:	lsr	r2, r2, #6
   1359c:	orr	r1, r1, r2
   135a0:	ldr	r2, [sp, #44]	; 0x2c
   135a4:	lsl	r2, r2, #21
   135a8:	ldr	r3, [sp, #44]	; 0x2c
   135ac:	lsr	r3, r3, #11
   135b0:	orr	r2, r2, r3
   135b4:	eor	r1, r1, r2
   135b8:	ldr	r2, [sp, #44]	; 0x2c
   135bc:	lsl	r2, r2, #7
   135c0:	ldr	r3, [sp, #44]	; 0x2c
   135c4:	lsr	r3, r3, #25
   135c8:	orr	r2, r2, r3
   135cc:	eor	r1, r1, r2
   135d0:	add	r0, r0, r1
   135d4:	ldr	r1, [sp, #36]	; 0x24
   135d8:	ldr	r2, [sp, #44]	; 0x2c
   135dc:	ldr	r3, [sp, #40]	; 0x28
   135e0:	ldr	ip, [sp, #36]	; 0x24
   135e4:	eor	r3, r3, ip
   135e8:	and	r2, r2, r3
   135ec:	eor	r1, r1, r2
   135f0:	add	r0, r0, r1
   135f4:	movw	r1, #30216	; 0x7608
   135f8:	movt	r1, #1
   135fc:	ldr	r1, [r1, #104]	; 0x68
   13600:	add	r0, r0, r1
   13604:	ldr	r1, [sp, #88]	; 0x58
   13608:	lsl	r1, r1, #15
   1360c:	ldr	r2, [sp, #88]	; 0x58
   13610:	lsr	r2, r2, #17
   13614:	orr	r1, r1, r2
   13618:	ldr	r2, [sp, #88]	; 0x58
   1361c:	lsl	r2, r2, #13
   13620:	ldr	r3, [sp, #88]	; 0x58
   13624:	lsr	r3, r3, #19
   13628:	orr	r2, r2, r3
   1362c:	eor	r1, r1, r2
   13630:	ldr	r2, [sp, #88]	; 0x58
   13634:	lsr	r2, r2, #10
   13638:	eor	r1, r1, r2
   1363c:	ldr	r2, [sp, #68]	; 0x44
   13640:	add	r1, r1, r2
   13644:	ldr	r2, [sp, #100]	; 0x64
   13648:	lsl	r2, r2, #25
   1364c:	ldr	r3, [sp, #100]	; 0x64
   13650:	lsr	r3, r3, #7
   13654:	orr	r2, r2, r3
   13658:	ldr	r3, [sp, #100]	; 0x64
   1365c:	lsl	r3, r3, #14
   13660:	ldr	ip, [sp, #100]	; 0x64
   13664:	lsr	ip, ip, #18
   13668:	orr	r3, r3, ip
   1366c:	eor	r2, r2, r3
   13670:	ldr	r3, [sp, #100]	; 0x64
   13674:	lsr	r3, r3, #3
   13678:	eor	r2, r2, r3
   1367c:	add	r1, r1, r2
   13680:	ldr	r2, [sp, #96]	; 0x60
   13684:	add	r1, r1, r2
   13688:	str	r1, [sp, #16]
   1368c:	ldr	r1, [sp, #16]
   13690:	str	r1, [sp, #96]	; 0x60
   13694:	add	r0, r0, r1
   13698:	str	r0, [sp, #8]
   1369c:	ldr	r0, [sp, #8]
   136a0:	ldr	r1, [sp, #48]	; 0x30
   136a4:	add	r0, r1, r0
   136a8:	str	r0, [sp, #48]	; 0x30
   136ac:	ldr	r0, [sp, #12]
   136b0:	ldr	r1, [sp, #8]
   136b4:	add	r0, r0, r1
   136b8:	str	r0, [sp, #32]
   136bc:	b	136c0 <abort@plt+0x3174>
   136c0:	ldr	r0, [sp, #32]
   136c4:	lsl	r0, r0, #30
   136c8:	ldr	r1, [sp, #32]
   136cc:	lsr	r1, r1, #2
   136d0:	orr	r0, r0, r1
   136d4:	ldr	r1, [sp, #32]
   136d8:	lsl	r1, r1, #19
   136dc:	ldr	r2, [sp, #32]
   136e0:	lsr	r2, r2, #13
   136e4:	orr	r1, r1, r2
   136e8:	eor	r0, r0, r1
   136ec:	ldr	r1, [sp, #32]
   136f0:	lsl	r1, r1, #10
   136f4:	ldr	r2, [sp, #32]
   136f8:	lsr	r2, r2, #22
   136fc:	orr	r1, r1, r2
   13700:	eor	r0, r0, r1
   13704:	ldr	r1, [sp, #32]
   13708:	ldr	r2, [sp, #28]
   1370c:	and	r1, r1, r2
   13710:	ldr	r2, [sp, #24]
   13714:	ldr	r3, [sp, #32]
   13718:	ldr	ip, [sp, #28]
   1371c:	orr	r3, r3, ip
   13720:	and	r2, r2, r3
   13724:	orr	r1, r1, r2
   13728:	add	r0, r0, r1
   1372c:	str	r0, [sp, #12]
   13730:	ldr	r0, [sp, #36]	; 0x24
   13734:	ldr	r1, [sp, #48]	; 0x30
   13738:	lsl	r1, r1, #26
   1373c:	ldr	r2, [sp, #48]	; 0x30
   13740:	lsr	r2, r2, #6
   13744:	orr	r1, r1, r2
   13748:	ldr	r2, [sp, #48]	; 0x30
   1374c:	lsl	r2, r2, #21
   13750:	ldr	r3, [sp, #48]	; 0x30
   13754:	lsr	r3, r3, #11
   13758:	orr	r2, r2, r3
   1375c:	eor	r1, r1, r2
   13760:	ldr	r2, [sp, #48]	; 0x30
   13764:	lsl	r2, r2, #7
   13768:	ldr	r3, [sp, #48]	; 0x30
   1376c:	lsr	r3, r3, #25
   13770:	orr	r2, r2, r3
   13774:	eor	r1, r1, r2
   13778:	add	r0, r0, r1
   1377c:	ldr	r1, [sp, #40]	; 0x28
   13780:	ldr	r2, [sp, #48]	; 0x30
   13784:	ldr	r3, [sp, #44]	; 0x2c
   13788:	ldr	ip, [sp, #40]	; 0x28
   1378c:	eor	r3, r3, ip
   13790:	and	r2, r2, r3
   13794:	eor	r1, r1, r2
   13798:	add	r0, r0, r1
   1379c:	movw	r1, #30216	; 0x7608
   137a0:	movt	r1, #1
   137a4:	ldr	r1, [r1, #108]	; 0x6c
   137a8:	add	r0, r0, r1
   137ac:	ldr	r1, [sp, #92]	; 0x5c
   137b0:	lsl	r1, r1, #15
   137b4:	ldr	r2, [sp, #92]	; 0x5c
   137b8:	lsr	r2, r2, #17
   137bc:	orr	r1, r1, r2
   137c0:	ldr	r2, [sp, #92]	; 0x5c
   137c4:	lsl	r2, r2, #13
   137c8:	ldr	r3, [sp, #92]	; 0x5c
   137cc:	lsr	r3, r3, #19
   137d0:	orr	r2, r2, r3
   137d4:	eor	r1, r1, r2
   137d8:	ldr	r2, [sp, #92]	; 0x5c
   137dc:	lsr	r2, r2, #10
   137e0:	eor	r1, r1, r2
   137e4:	ldr	r2, [sp, #72]	; 0x48
   137e8:	add	r1, r1, r2
   137ec:	ldr	r2, [sp, #104]	; 0x68
   137f0:	lsl	r2, r2, #25
   137f4:	ldr	r3, [sp, #104]	; 0x68
   137f8:	lsr	r3, r3, #7
   137fc:	orr	r2, r2, r3
   13800:	ldr	r3, [sp, #104]	; 0x68
   13804:	lsl	r3, r3, #14
   13808:	ldr	ip, [sp, #104]	; 0x68
   1380c:	lsr	ip, ip, #18
   13810:	orr	r3, r3, ip
   13814:	eor	r2, r2, r3
   13818:	ldr	r3, [sp, #104]	; 0x68
   1381c:	lsr	r3, r3, #3
   13820:	eor	r2, r2, r3
   13824:	add	r1, r1, r2
   13828:	ldr	r2, [sp, #100]	; 0x64
   1382c:	add	r1, r1, r2
   13830:	str	r1, [sp, #16]
   13834:	ldr	r1, [sp, #16]
   13838:	str	r1, [sp, #100]	; 0x64
   1383c:	add	r0, r0, r1
   13840:	str	r0, [sp, #8]
   13844:	ldr	r0, [sp, #8]
   13848:	ldr	r1, [sp, #52]	; 0x34
   1384c:	add	r0, r1, r0
   13850:	str	r0, [sp, #52]	; 0x34
   13854:	ldr	r0, [sp, #12]
   13858:	ldr	r1, [sp, #8]
   1385c:	add	r0, r0, r1
   13860:	str	r0, [sp, #36]	; 0x24
   13864:	b	13868 <abort@plt+0x331c>
   13868:	ldr	r0, [sp, #36]	; 0x24
   1386c:	lsl	r0, r0, #30
   13870:	ldr	r1, [sp, #36]	; 0x24
   13874:	lsr	r1, r1, #2
   13878:	orr	r0, r0, r1
   1387c:	ldr	r1, [sp, #36]	; 0x24
   13880:	lsl	r1, r1, #19
   13884:	ldr	r2, [sp, #36]	; 0x24
   13888:	lsr	r2, r2, #13
   1388c:	orr	r1, r1, r2
   13890:	eor	r0, r0, r1
   13894:	ldr	r1, [sp, #36]	; 0x24
   13898:	lsl	r1, r1, #10
   1389c:	ldr	r2, [sp, #36]	; 0x24
   138a0:	lsr	r2, r2, #22
   138a4:	orr	r1, r1, r2
   138a8:	eor	r0, r0, r1
   138ac:	ldr	r1, [sp, #36]	; 0x24
   138b0:	ldr	r2, [sp, #32]
   138b4:	and	r1, r1, r2
   138b8:	ldr	r2, [sp, #28]
   138bc:	ldr	r3, [sp, #36]	; 0x24
   138c0:	ldr	ip, [sp, #32]
   138c4:	orr	r3, r3, ip
   138c8:	and	r2, r2, r3
   138cc:	orr	r1, r1, r2
   138d0:	add	r0, r0, r1
   138d4:	str	r0, [sp, #12]
   138d8:	ldr	r0, [sp, #40]	; 0x28
   138dc:	ldr	r1, [sp, #52]	; 0x34
   138e0:	lsl	r1, r1, #26
   138e4:	ldr	r2, [sp, #52]	; 0x34
   138e8:	lsr	r2, r2, #6
   138ec:	orr	r1, r1, r2
   138f0:	ldr	r2, [sp, #52]	; 0x34
   138f4:	lsl	r2, r2, #21
   138f8:	ldr	r3, [sp, #52]	; 0x34
   138fc:	lsr	r3, r3, #11
   13900:	orr	r2, r2, r3
   13904:	eor	r1, r1, r2
   13908:	ldr	r2, [sp, #52]	; 0x34
   1390c:	lsl	r2, r2, #7
   13910:	ldr	r3, [sp, #52]	; 0x34
   13914:	lsr	r3, r3, #25
   13918:	orr	r2, r2, r3
   1391c:	eor	r1, r1, r2
   13920:	add	r0, r0, r1
   13924:	ldr	r1, [sp, #44]	; 0x2c
   13928:	ldr	r2, [sp, #52]	; 0x34
   1392c:	ldr	r3, [sp, #48]	; 0x30
   13930:	ldr	ip, [sp, #44]	; 0x2c
   13934:	eor	r3, r3, ip
   13938:	and	r2, r2, r3
   1393c:	eor	r1, r1, r2
   13940:	add	r0, r0, r1
   13944:	movw	r1, #30216	; 0x7608
   13948:	movt	r1, #1
   1394c:	ldr	r1, [r1, #112]	; 0x70
   13950:	add	r0, r0, r1
   13954:	ldr	r1, [sp, #96]	; 0x60
   13958:	lsl	r1, r1, #15
   1395c:	ldr	r2, [sp, #96]	; 0x60
   13960:	lsr	r2, r2, #17
   13964:	orr	r1, r1, r2
   13968:	ldr	r2, [sp, #96]	; 0x60
   1396c:	lsl	r2, r2, #13
   13970:	ldr	r3, [sp, #96]	; 0x60
   13974:	lsr	r3, r3, #19
   13978:	orr	r2, r2, r3
   1397c:	eor	r1, r1, r2
   13980:	ldr	r2, [sp, #96]	; 0x60
   13984:	lsr	r2, r2, #10
   13988:	eor	r1, r1, r2
   1398c:	ldr	r2, [sp, #76]	; 0x4c
   13990:	add	r1, r1, r2
   13994:	ldr	r2, [sp, #108]	; 0x6c
   13998:	lsl	r2, r2, #25
   1399c:	ldr	r3, [sp, #108]	; 0x6c
   139a0:	lsr	r3, r3, #7
   139a4:	orr	r2, r2, r3
   139a8:	ldr	r3, [sp, #108]	; 0x6c
   139ac:	lsl	r3, r3, #14
   139b0:	ldr	ip, [sp, #108]	; 0x6c
   139b4:	lsr	ip, ip, #18
   139b8:	orr	r3, r3, ip
   139bc:	eor	r2, r2, r3
   139c0:	ldr	r3, [sp, #108]	; 0x6c
   139c4:	lsr	r3, r3, #3
   139c8:	eor	r2, r2, r3
   139cc:	add	r1, r1, r2
   139d0:	ldr	r2, [sp, #104]	; 0x68
   139d4:	add	r1, r1, r2
   139d8:	str	r1, [sp, #16]
   139dc:	ldr	r1, [sp, #16]
   139e0:	str	r1, [sp, #104]	; 0x68
   139e4:	add	r0, r0, r1
   139e8:	str	r0, [sp, #8]
   139ec:	ldr	r0, [sp, #8]
   139f0:	ldr	r1, [sp, #24]
   139f4:	add	r0, r1, r0
   139f8:	str	r0, [sp, #24]
   139fc:	ldr	r0, [sp, #12]
   13a00:	ldr	r1, [sp, #8]
   13a04:	add	r0, r0, r1
   13a08:	str	r0, [sp, #40]	; 0x28
   13a0c:	b	13a10 <abort@plt+0x34c4>
   13a10:	ldr	r0, [sp, #40]	; 0x28
   13a14:	lsl	r0, r0, #30
   13a18:	ldr	r1, [sp, #40]	; 0x28
   13a1c:	lsr	r1, r1, #2
   13a20:	orr	r0, r0, r1
   13a24:	ldr	r1, [sp, #40]	; 0x28
   13a28:	lsl	r1, r1, #19
   13a2c:	ldr	r2, [sp, #40]	; 0x28
   13a30:	lsr	r2, r2, #13
   13a34:	orr	r1, r1, r2
   13a38:	eor	r0, r0, r1
   13a3c:	ldr	r1, [sp, #40]	; 0x28
   13a40:	lsl	r1, r1, #10
   13a44:	ldr	r2, [sp, #40]	; 0x28
   13a48:	lsr	r2, r2, #22
   13a4c:	orr	r1, r1, r2
   13a50:	eor	r0, r0, r1
   13a54:	ldr	r1, [sp, #40]	; 0x28
   13a58:	ldr	r2, [sp, #36]	; 0x24
   13a5c:	and	r1, r1, r2
   13a60:	ldr	r2, [sp, #32]
   13a64:	ldr	r3, [sp, #40]	; 0x28
   13a68:	ldr	ip, [sp, #36]	; 0x24
   13a6c:	orr	r3, r3, ip
   13a70:	and	r2, r2, r3
   13a74:	orr	r1, r1, r2
   13a78:	add	r0, r0, r1
   13a7c:	str	r0, [sp, #12]
   13a80:	ldr	r0, [sp, #44]	; 0x2c
   13a84:	ldr	r1, [sp, #24]
   13a88:	lsl	r1, r1, #26
   13a8c:	ldr	r2, [sp, #24]
   13a90:	lsr	r2, r2, #6
   13a94:	orr	r1, r1, r2
   13a98:	ldr	r2, [sp, #24]
   13a9c:	lsl	r2, r2, #21
   13aa0:	ldr	r3, [sp, #24]
   13aa4:	lsr	r3, r3, #11
   13aa8:	orr	r2, r2, r3
   13aac:	eor	r1, r1, r2
   13ab0:	ldr	r2, [sp, #24]
   13ab4:	lsl	r2, r2, #7
   13ab8:	ldr	r3, [sp, #24]
   13abc:	lsr	r3, r3, #25
   13ac0:	orr	r2, r2, r3
   13ac4:	eor	r1, r1, r2
   13ac8:	add	r0, r0, r1
   13acc:	ldr	r1, [sp, #48]	; 0x30
   13ad0:	ldr	r2, [sp, #24]
   13ad4:	ldr	r3, [sp, #52]	; 0x34
   13ad8:	ldr	ip, [sp, #48]	; 0x30
   13adc:	eor	r3, r3, ip
   13ae0:	and	r2, r2, r3
   13ae4:	eor	r1, r1, r2
   13ae8:	add	r0, r0, r1
   13aec:	movw	r1, #30216	; 0x7608
   13af0:	movt	r1, #1
   13af4:	ldr	r1, [r1, #116]	; 0x74
   13af8:	add	r0, r0, r1
   13afc:	ldr	r1, [sp, #100]	; 0x64
   13b00:	lsl	r1, r1, #15
   13b04:	ldr	r2, [sp, #100]	; 0x64
   13b08:	lsr	r2, r2, #17
   13b0c:	orr	r1, r1, r2
   13b10:	ldr	r2, [sp, #100]	; 0x64
   13b14:	lsl	r2, r2, #13
   13b18:	ldr	r3, [sp, #100]	; 0x64
   13b1c:	lsr	r3, r3, #19
   13b20:	orr	r2, r2, r3
   13b24:	eor	r1, r1, r2
   13b28:	ldr	r2, [sp, #100]	; 0x64
   13b2c:	lsr	r2, r2, #10
   13b30:	eor	r1, r1, r2
   13b34:	ldr	r2, [sp, #80]	; 0x50
   13b38:	add	r1, r1, r2
   13b3c:	ldr	r2, [sp, #112]	; 0x70
   13b40:	lsl	r2, r2, #25
   13b44:	ldr	r3, [sp, #112]	; 0x70
   13b48:	lsr	r3, r3, #7
   13b4c:	orr	r2, r2, r3
   13b50:	ldr	r3, [sp, #112]	; 0x70
   13b54:	lsl	r3, r3, #14
   13b58:	ldr	ip, [sp, #112]	; 0x70
   13b5c:	lsr	ip, ip, #18
   13b60:	orr	r3, r3, ip
   13b64:	eor	r2, r2, r3
   13b68:	ldr	r3, [sp, #112]	; 0x70
   13b6c:	lsr	r3, r3, #3
   13b70:	eor	r2, r2, r3
   13b74:	add	r1, r1, r2
   13b78:	ldr	r2, [sp, #108]	; 0x6c
   13b7c:	add	r1, r1, r2
   13b80:	str	r1, [sp, #16]
   13b84:	ldr	r1, [sp, #16]
   13b88:	str	r1, [sp, #108]	; 0x6c
   13b8c:	add	r0, r0, r1
   13b90:	str	r0, [sp, #8]
   13b94:	ldr	r0, [sp, #8]
   13b98:	ldr	r1, [sp, #28]
   13b9c:	add	r0, r1, r0
   13ba0:	str	r0, [sp, #28]
   13ba4:	ldr	r0, [sp, #12]
   13ba8:	ldr	r1, [sp, #8]
   13bac:	add	r0, r0, r1
   13bb0:	str	r0, [sp, #44]	; 0x2c
   13bb4:	b	13bb8 <abort@plt+0x366c>
   13bb8:	ldr	r0, [sp, #44]	; 0x2c
   13bbc:	lsl	r0, r0, #30
   13bc0:	ldr	r1, [sp, #44]	; 0x2c
   13bc4:	lsr	r1, r1, #2
   13bc8:	orr	r0, r0, r1
   13bcc:	ldr	r1, [sp, #44]	; 0x2c
   13bd0:	lsl	r1, r1, #19
   13bd4:	ldr	r2, [sp, #44]	; 0x2c
   13bd8:	lsr	r2, r2, #13
   13bdc:	orr	r1, r1, r2
   13be0:	eor	r0, r0, r1
   13be4:	ldr	r1, [sp, #44]	; 0x2c
   13be8:	lsl	r1, r1, #10
   13bec:	ldr	r2, [sp, #44]	; 0x2c
   13bf0:	lsr	r2, r2, #22
   13bf4:	orr	r1, r1, r2
   13bf8:	eor	r0, r0, r1
   13bfc:	ldr	r1, [sp, #44]	; 0x2c
   13c00:	ldr	r2, [sp, #40]	; 0x28
   13c04:	and	r1, r1, r2
   13c08:	ldr	r2, [sp, #36]	; 0x24
   13c0c:	ldr	r3, [sp, #44]	; 0x2c
   13c10:	ldr	ip, [sp, #40]	; 0x28
   13c14:	orr	r3, r3, ip
   13c18:	and	r2, r2, r3
   13c1c:	orr	r1, r1, r2
   13c20:	add	r0, r0, r1
   13c24:	str	r0, [sp, #12]
   13c28:	ldr	r0, [sp, #48]	; 0x30
   13c2c:	ldr	r1, [sp, #28]
   13c30:	lsl	r1, r1, #26
   13c34:	ldr	r2, [sp, #28]
   13c38:	lsr	r2, r2, #6
   13c3c:	orr	r1, r1, r2
   13c40:	ldr	r2, [sp, #28]
   13c44:	lsl	r2, r2, #21
   13c48:	ldr	r3, [sp, #28]
   13c4c:	lsr	r3, r3, #11
   13c50:	orr	r2, r2, r3
   13c54:	eor	r1, r1, r2
   13c58:	ldr	r2, [sp, #28]
   13c5c:	lsl	r2, r2, #7
   13c60:	ldr	r3, [sp, #28]
   13c64:	lsr	r3, r3, #25
   13c68:	orr	r2, r2, r3
   13c6c:	eor	r1, r1, r2
   13c70:	add	r0, r0, r1
   13c74:	ldr	r1, [sp, #52]	; 0x34
   13c78:	ldr	r2, [sp, #28]
   13c7c:	ldr	r3, [sp, #24]
   13c80:	ldr	ip, [sp, #52]	; 0x34
   13c84:	eor	r3, r3, ip
   13c88:	and	r2, r2, r3
   13c8c:	eor	r1, r1, r2
   13c90:	add	r0, r0, r1
   13c94:	movw	r1, #30216	; 0x7608
   13c98:	movt	r1, #1
   13c9c:	ldr	r1, [r1, #120]	; 0x78
   13ca0:	add	r0, r0, r1
   13ca4:	ldr	r1, [sp, #104]	; 0x68
   13ca8:	lsl	r1, r1, #15
   13cac:	ldr	r2, [sp, #104]	; 0x68
   13cb0:	lsr	r2, r2, #17
   13cb4:	orr	r1, r1, r2
   13cb8:	ldr	r2, [sp, #104]	; 0x68
   13cbc:	lsl	r2, r2, #13
   13cc0:	ldr	r3, [sp, #104]	; 0x68
   13cc4:	lsr	r3, r3, #19
   13cc8:	orr	r2, r2, r3
   13ccc:	eor	r1, r1, r2
   13cd0:	ldr	r2, [sp, #104]	; 0x68
   13cd4:	lsr	r2, r2, #10
   13cd8:	eor	r1, r1, r2
   13cdc:	ldr	r2, [sp, #84]	; 0x54
   13ce0:	add	r1, r1, r2
   13ce4:	ldr	r2, [sp, #116]	; 0x74
   13ce8:	lsl	r2, r2, #25
   13cec:	ldr	r3, [sp, #116]	; 0x74
   13cf0:	lsr	r3, r3, #7
   13cf4:	orr	r2, r2, r3
   13cf8:	ldr	r3, [sp, #116]	; 0x74
   13cfc:	lsl	r3, r3, #14
   13d00:	ldr	ip, [sp, #116]	; 0x74
   13d04:	lsr	ip, ip, #18
   13d08:	orr	r3, r3, ip
   13d0c:	eor	r2, r2, r3
   13d10:	ldr	r3, [sp, #116]	; 0x74
   13d14:	lsr	r3, r3, #3
   13d18:	eor	r2, r2, r3
   13d1c:	add	r1, r1, r2
   13d20:	ldr	r2, [sp, #112]	; 0x70
   13d24:	add	r1, r1, r2
   13d28:	str	r1, [sp, #16]
   13d2c:	ldr	r1, [sp, #16]
   13d30:	str	r1, [sp, #112]	; 0x70
   13d34:	add	r0, r0, r1
   13d38:	str	r0, [sp, #8]
   13d3c:	ldr	r0, [sp, #8]
   13d40:	ldr	r1, [sp, #32]
   13d44:	add	r0, r1, r0
   13d48:	str	r0, [sp, #32]
   13d4c:	ldr	r0, [sp, #12]
   13d50:	ldr	r1, [sp, #8]
   13d54:	add	r0, r0, r1
   13d58:	str	r0, [sp, #48]	; 0x30
   13d5c:	b	13d60 <abort@plt+0x3814>
   13d60:	ldr	r0, [sp, #48]	; 0x30
   13d64:	lsl	r0, r0, #30
   13d68:	ldr	r1, [sp, #48]	; 0x30
   13d6c:	lsr	r1, r1, #2
   13d70:	orr	r0, r0, r1
   13d74:	ldr	r1, [sp, #48]	; 0x30
   13d78:	lsl	r1, r1, #19
   13d7c:	ldr	r2, [sp, #48]	; 0x30
   13d80:	lsr	r2, r2, #13
   13d84:	orr	r1, r1, r2
   13d88:	eor	r0, r0, r1
   13d8c:	ldr	r1, [sp, #48]	; 0x30
   13d90:	lsl	r1, r1, #10
   13d94:	ldr	r2, [sp, #48]	; 0x30
   13d98:	lsr	r2, r2, #22
   13d9c:	orr	r1, r1, r2
   13da0:	eor	r0, r0, r1
   13da4:	ldr	r1, [sp, #48]	; 0x30
   13da8:	ldr	r2, [sp, #44]	; 0x2c
   13dac:	and	r1, r1, r2
   13db0:	ldr	r2, [sp, #40]	; 0x28
   13db4:	ldr	r3, [sp, #48]	; 0x30
   13db8:	ldr	ip, [sp, #44]	; 0x2c
   13dbc:	orr	r3, r3, ip
   13dc0:	and	r2, r2, r3
   13dc4:	orr	r1, r1, r2
   13dc8:	add	r0, r0, r1
   13dcc:	str	r0, [sp, #12]
   13dd0:	ldr	r0, [sp, #52]	; 0x34
   13dd4:	ldr	r1, [sp, #32]
   13dd8:	lsl	r1, r1, #26
   13ddc:	ldr	r2, [sp, #32]
   13de0:	lsr	r2, r2, #6
   13de4:	orr	r1, r1, r2
   13de8:	ldr	r2, [sp, #32]
   13dec:	lsl	r2, r2, #21
   13df0:	ldr	r3, [sp, #32]
   13df4:	lsr	r3, r3, #11
   13df8:	orr	r2, r2, r3
   13dfc:	eor	r1, r1, r2
   13e00:	ldr	r2, [sp, #32]
   13e04:	lsl	r2, r2, #7
   13e08:	ldr	r3, [sp, #32]
   13e0c:	lsr	r3, r3, #25
   13e10:	orr	r2, r2, r3
   13e14:	eor	r1, r1, r2
   13e18:	add	r0, r0, r1
   13e1c:	ldr	r1, [sp, #24]
   13e20:	ldr	r2, [sp, #32]
   13e24:	ldr	r3, [sp, #28]
   13e28:	ldr	ip, [sp, #24]
   13e2c:	eor	r3, r3, ip
   13e30:	and	r2, r2, r3
   13e34:	eor	r1, r1, r2
   13e38:	add	r0, r0, r1
   13e3c:	movw	r1, #30216	; 0x7608
   13e40:	movt	r1, #1
   13e44:	ldr	r1, [r1, #124]	; 0x7c
   13e48:	add	r0, r0, r1
   13e4c:	ldr	r1, [sp, #108]	; 0x6c
   13e50:	lsl	r1, r1, #15
   13e54:	ldr	r2, [sp, #108]	; 0x6c
   13e58:	lsr	r2, r2, #17
   13e5c:	orr	r1, r1, r2
   13e60:	ldr	r2, [sp, #108]	; 0x6c
   13e64:	lsl	r2, r2, #13
   13e68:	ldr	r3, [sp, #108]	; 0x6c
   13e6c:	lsr	r3, r3, #19
   13e70:	orr	r2, r2, r3
   13e74:	eor	r1, r1, r2
   13e78:	ldr	r2, [sp, #108]	; 0x6c
   13e7c:	lsr	r2, r2, #10
   13e80:	eor	r1, r1, r2
   13e84:	ldr	r2, [sp, #88]	; 0x58
   13e88:	add	r1, r1, r2
   13e8c:	ldr	r2, [sp, #56]	; 0x38
   13e90:	lsl	r2, r2, #25
   13e94:	ldr	r3, [sp, #56]	; 0x38
   13e98:	lsr	r3, r3, #7
   13e9c:	orr	r2, r2, r3
   13ea0:	ldr	r3, [sp, #56]	; 0x38
   13ea4:	lsl	r3, r3, #14
   13ea8:	ldr	ip, [sp, #56]	; 0x38
   13eac:	lsr	ip, ip, #18
   13eb0:	orr	r3, r3, ip
   13eb4:	eor	r2, r2, r3
   13eb8:	ldr	r3, [sp, #56]	; 0x38
   13ebc:	lsr	r3, r3, #3
   13ec0:	eor	r2, r2, r3
   13ec4:	add	r1, r1, r2
   13ec8:	ldr	r2, [sp, #116]	; 0x74
   13ecc:	add	r1, r1, r2
   13ed0:	str	r1, [sp, #16]
   13ed4:	ldr	r1, [sp, #16]
   13ed8:	str	r1, [sp, #116]	; 0x74
   13edc:	add	r0, r0, r1
   13ee0:	str	r0, [sp, #8]
   13ee4:	ldr	r0, [sp, #8]
   13ee8:	ldr	r1, [sp, #36]	; 0x24
   13eec:	add	r0, r1, r0
   13ef0:	str	r0, [sp, #36]	; 0x24
   13ef4:	ldr	r0, [sp, #12]
   13ef8:	ldr	r1, [sp, #8]
   13efc:	add	r0, r0, r1
   13f00:	str	r0, [sp, #52]	; 0x34
   13f04:	b	13f08 <abort@plt+0x39bc>
   13f08:	ldr	r0, [sp, #52]	; 0x34
   13f0c:	lsl	r0, r0, #30
   13f10:	ldr	r1, [sp, #52]	; 0x34
   13f14:	lsr	r1, r1, #2
   13f18:	orr	r0, r0, r1
   13f1c:	ldr	r1, [sp, #52]	; 0x34
   13f20:	lsl	r1, r1, #19
   13f24:	ldr	r2, [sp, #52]	; 0x34
   13f28:	lsr	r2, r2, #13
   13f2c:	orr	r1, r1, r2
   13f30:	eor	r0, r0, r1
   13f34:	ldr	r1, [sp, #52]	; 0x34
   13f38:	lsl	r1, r1, #10
   13f3c:	ldr	r2, [sp, #52]	; 0x34
   13f40:	lsr	r2, r2, #22
   13f44:	orr	r1, r1, r2
   13f48:	eor	r0, r0, r1
   13f4c:	ldr	r1, [sp, #52]	; 0x34
   13f50:	ldr	r2, [sp, #48]	; 0x30
   13f54:	and	r1, r1, r2
   13f58:	ldr	r2, [sp, #44]	; 0x2c
   13f5c:	ldr	r3, [sp, #52]	; 0x34
   13f60:	ldr	ip, [sp, #48]	; 0x30
   13f64:	orr	r3, r3, ip
   13f68:	and	r2, r2, r3
   13f6c:	orr	r1, r1, r2
   13f70:	add	r0, r0, r1
   13f74:	str	r0, [sp, #12]
   13f78:	ldr	r0, [sp, #24]
   13f7c:	ldr	r1, [sp, #36]	; 0x24
   13f80:	lsl	r1, r1, #26
   13f84:	ldr	r2, [sp, #36]	; 0x24
   13f88:	lsr	r2, r2, #6
   13f8c:	orr	r1, r1, r2
   13f90:	ldr	r2, [sp, #36]	; 0x24
   13f94:	lsl	r2, r2, #21
   13f98:	ldr	r3, [sp, #36]	; 0x24
   13f9c:	lsr	r3, r3, #11
   13fa0:	orr	r2, r2, r3
   13fa4:	eor	r1, r1, r2
   13fa8:	ldr	r2, [sp, #36]	; 0x24
   13fac:	lsl	r2, r2, #7
   13fb0:	ldr	r3, [sp, #36]	; 0x24
   13fb4:	lsr	r3, r3, #25
   13fb8:	orr	r2, r2, r3
   13fbc:	eor	r1, r1, r2
   13fc0:	add	r0, r0, r1
   13fc4:	ldr	r1, [sp, #28]
   13fc8:	ldr	r2, [sp, #36]	; 0x24
   13fcc:	ldr	r3, [sp, #32]
   13fd0:	ldr	ip, [sp, #28]
   13fd4:	eor	r3, r3, ip
   13fd8:	and	r2, r2, r3
   13fdc:	eor	r1, r1, r2
   13fe0:	add	r0, r0, r1
   13fe4:	movw	r1, #30216	; 0x7608
   13fe8:	movt	r1, #1
   13fec:	ldr	r1, [r1, #128]	; 0x80
   13ff0:	add	r0, r0, r1
   13ff4:	ldr	r1, [sp, #112]	; 0x70
   13ff8:	lsl	r1, r1, #15
   13ffc:	ldr	r2, [sp, #112]	; 0x70
   14000:	lsr	r2, r2, #17
   14004:	orr	r1, r1, r2
   14008:	ldr	r2, [sp, #112]	; 0x70
   1400c:	lsl	r2, r2, #13
   14010:	ldr	r3, [sp, #112]	; 0x70
   14014:	lsr	r3, r3, #19
   14018:	orr	r2, r2, r3
   1401c:	eor	r1, r1, r2
   14020:	ldr	r2, [sp, #112]	; 0x70
   14024:	lsr	r2, r2, #10
   14028:	eor	r1, r1, r2
   1402c:	ldr	r2, [sp, #92]	; 0x5c
   14030:	add	r1, r1, r2
   14034:	ldr	r2, [sp, #60]	; 0x3c
   14038:	lsl	r2, r2, #25
   1403c:	ldr	r3, [sp, #60]	; 0x3c
   14040:	lsr	r3, r3, #7
   14044:	orr	r2, r2, r3
   14048:	ldr	r3, [sp, #60]	; 0x3c
   1404c:	lsl	r3, r3, #14
   14050:	ldr	ip, [sp, #60]	; 0x3c
   14054:	lsr	ip, ip, #18
   14058:	orr	r3, r3, ip
   1405c:	eor	r2, r2, r3
   14060:	ldr	r3, [sp, #60]	; 0x3c
   14064:	lsr	r3, r3, #3
   14068:	eor	r2, r2, r3
   1406c:	add	r1, r1, r2
   14070:	ldr	r2, [sp, #56]	; 0x38
   14074:	add	r1, r1, r2
   14078:	str	r1, [sp, #16]
   1407c:	ldr	r1, [sp, #16]
   14080:	str	r1, [sp, #56]	; 0x38
   14084:	add	r0, r0, r1
   14088:	str	r0, [sp, #8]
   1408c:	ldr	r0, [sp, #8]
   14090:	ldr	r1, [sp, #40]	; 0x28
   14094:	add	r0, r1, r0
   14098:	str	r0, [sp, #40]	; 0x28
   1409c:	ldr	r0, [sp, #12]
   140a0:	ldr	r1, [sp, #8]
   140a4:	add	r0, r0, r1
   140a8:	str	r0, [sp, #24]
   140ac:	b	140b0 <abort@plt+0x3b64>
   140b0:	ldr	r0, [sp, #24]
   140b4:	lsl	r0, r0, #30
   140b8:	ldr	r1, [sp, #24]
   140bc:	lsr	r1, r1, #2
   140c0:	orr	r0, r0, r1
   140c4:	ldr	r1, [sp, #24]
   140c8:	lsl	r1, r1, #19
   140cc:	ldr	r2, [sp, #24]
   140d0:	lsr	r2, r2, #13
   140d4:	orr	r1, r1, r2
   140d8:	eor	r0, r0, r1
   140dc:	ldr	r1, [sp, #24]
   140e0:	lsl	r1, r1, #10
   140e4:	ldr	r2, [sp, #24]
   140e8:	lsr	r2, r2, #22
   140ec:	orr	r1, r1, r2
   140f0:	eor	r0, r0, r1
   140f4:	ldr	r1, [sp, #24]
   140f8:	ldr	r2, [sp, #52]	; 0x34
   140fc:	and	r1, r1, r2
   14100:	ldr	r2, [sp, #48]	; 0x30
   14104:	ldr	r3, [sp, #24]
   14108:	ldr	ip, [sp, #52]	; 0x34
   1410c:	orr	r3, r3, ip
   14110:	and	r2, r2, r3
   14114:	orr	r1, r1, r2
   14118:	add	r0, r0, r1
   1411c:	str	r0, [sp, #12]
   14120:	ldr	r0, [sp, #28]
   14124:	ldr	r1, [sp, #40]	; 0x28
   14128:	lsl	r1, r1, #26
   1412c:	ldr	r2, [sp, #40]	; 0x28
   14130:	lsr	r2, r2, #6
   14134:	orr	r1, r1, r2
   14138:	ldr	r2, [sp, #40]	; 0x28
   1413c:	lsl	r2, r2, #21
   14140:	ldr	r3, [sp, #40]	; 0x28
   14144:	lsr	r3, r3, #11
   14148:	orr	r2, r2, r3
   1414c:	eor	r1, r1, r2
   14150:	ldr	r2, [sp, #40]	; 0x28
   14154:	lsl	r2, r2, #7
   14158:	ldr	r3, [sp, #40]	; 0x28
   1415c:	lsr	r3, r3, #25
   14160:	orr	r2, r2, r3
   14164:	eor	r1, r1, r2
   14168:	add	r0, r0, r1
   1416c:	ldr	r1, [sp, #32]
   14170:	ldr	r2, [sp, #40]	; 0x28
   14174:	ldr	r3, [sp, #36]	; 0x24
   14178:	ldr	ip, [sp, #32]
   1417c:	eor	r3, r3, ip
   14180:	and	r2, r2, r3
   14184:	eor	r1, r1, r2
   14188:	add	r0, r0, r1
   1418c:	movw	r1, #30216	; 0x7608
   14190:	movt	r1, #1
   14194:	ldr	r1, [r1, #132]	; 0x84
   14198:	add	r0, r0, r1
   1419c:	ldr	r1, [sp, #116]	; 0x74
   141a0:	lsl	r1, r1, #15
   141a4:	ldr	r2, [sp, #116]	; 0x74
   141a8:	lsr	r2, r2, #17
   141ac:	orr	r1, r1, r2
   141b0:	ldr	r2, [sp, #116]	; 0x74
   141b4:	lsl	r2, r2, #13
   141b8:	ldr	r3, [sp, #116]	; 0x74
   141bc:	lsr	r3, r3, #19
   141c0:	orr	r2, r2, r3
   141c4:	eor	r1, r1, r2
   141c8:	ldr	r2, [sp, #116]	; 0x74
   141cc:	lsr	r2, r2, #10
   141d0:	eor	r1, r1, r2
   141d4:	ldr	r2, [sp, #96]	; 0x60
   141d8:	add	r1, r1, r2
   141dc:	ldr	r2, [sp, #64]	; 0x40
   141e0:	lsl	r2, r2, #25
   141e4:	ldr	r3, [sp, #64]	; 0x40
   141e8:	lsr	r3, r3, #7
   141ec:	orr	r2, r2, r3
   141f0:	ldr	r3, [sp, #64]	; 0x40
   141f4:	lsl	r3, r3, #14
   141f8:	ldr	ip, [sp, #64]	; 0x40
   141fc:	lsr	ip, ip, #18
   14200:	orr	r3, r3, ip
   14204:	eor	r2, r2, r3
   14208:	ldr	r3, [sp, #64]	; 0x40
   1420c:	lsr	r3, r3, #3
   14210:	eor	r2, r2, r3
   14214:	add	r1, r1, r2
   14218:	ldr	r2, [sp, #60]	; 0x3c
   1421c:	add	r1, r1, r2
   14220:	str	r1, [sp, #16]
   14224:	ldr	r1, [sp, #16]
   14228:	str	r1, [sp, #60]	; 0x3c
   1422c:	add	r0, r0, r1
   14230:	str	r0, [sp, #8]
   14234:	ldr	r0, [sp, #8]
   14238:	ldr	r1, [sp, #44]	; 0x2c
   1423c:	add	r0, r1, r0
   14240:	str	r0, [sp, #44]	; 0x2c
   14244:	ldr	r0, [sp, #12]
   14248:	ldr	r1, [sp, #8]
   1424c:	add	r0, r0, r1
   14250:	str	r0, [sp, #28]
   14254:	b	14258 <abort@plt+0x3d0c>
   14258:	ldr	r0, [sp, #28]
   1425c:	lsl	r0, r0, #30
   14260:	ldr	r1, [sp, #28]
   14264:	lsr	r1, r1, #2
   14268:	orr	r0, r0, r1
   1426c:	ldr	r1, [sp, #28]
   14270:	lsl	r1, r1, #19
   14274:	ldr	r2, [sp, #28]
   14278:	lsr	r2, r2, #13
   1427c:	orr	r1, r1, r2
   14280:	eor	r0, r0, r1
   14284:	ldr	r1, [sp, #28]
   14288:	lsl	r1, r1, #10
   1428c:	ldr	r2, [sp, #28]
   14290:	lsr	r2, r2, #22
   14294:	orr	r1, r1, r2
   14298:	eor	r0, r0, r1
   1429c:	ldr	r1, [sp, #28]
   142a0:	ldr	r2, [sp, #24]
   142a4:	and	r1, r1, r2
   142a8:	ldr	r2, [sp, #52]	; 0x34
   142ac:	ldr	r3, [sp, #28]
   142b0:	ldr	ip, [sp, #24]
   142b4:	orr	r3, r3, ip
   142b8:	and	r2, r2, r3
   142bc:	orr	r1, r1, r2
   142c0:	add	r0, r0, r1
   142c4:	str	r0, [sp, #12]
   142c8:	ldr	r0, [sp, #32]
   142cc:	ldr	r1, [sp, #44]	; 0x2c
   142d0:	lsl	r1, r1, #26
   142d4:	ldr	r2, [sp, #44]	; 0x2c
   142d8:	lsr	r2, r2, #6
   142dc:	orr	r1, r1, r2
   142e0:	ldr	r2, [sp, #44]	; 0x2c
   142e4:	lsl	r2, r2, #21
   142e8:	ldr	r3, [sp, #44]	; 0x2c
   142ec:	lsr	r3, r3, #11
   142f0:	orr	r2, r2, r3
   142f4:	eor	r1, r1, r2
   142f8:	ldr	r2, [sp, #44]	; 0x2c
   142fc:	lsl	r2, r2, #7
   14300:	ldr	r3, [sp, #44]	; 0x2c
   14304:	lsr	r3, r3, #25
   14308:	orr	r2, r2, r3
   1430c:	eor	r1, r1, r2
   14310:	add	r0, r0, r1
   14314:	ldr	r1, [sp, #36]	; 0x24
   14318:	ldr	r2, [sp, #44]	; 0x2c
   1431c:	ldr	r3, [sp, #40]	; 0x28
   14320:	ldr	ip, [sp, #36]	; 0x24
   14324:	eor	r3, r3, ip
   14328:	and	r2, r2, r3
   1432c:	eor	r1, r1, r2
   14330:	add	r0, r0, r1
   14334:	movw	r1, #30216	; 0x7608
   14338:	movt	r1, #1
   1433c:	ldr	r1, [r1, #136]	; 0x88
   14340:	add	r0, r0, r1
   14344:	ldr	r1, [sp, #56]	; 0x38
   14348:	lsl	r1, r1, #15
   1434c:	ldr	r2, [sp, #56]	; 0x38
   14350:	lsr	r2, r2, #17
   14354:	orr	r1, r1, r2
   14358:	ldr	r2, [sp, #56]	; 0x38
   1435c:	lsl	r2, r2, #13
   14360:	ldr	r3, [sp, #56]	; 0x38
   14364:	lsr	r3, r3, #19
   14368:	orr	r2, r2, r3
   1436c:	eor	r1, r1, r2
   14370:	ldr	r2, [sp, #56]	; 0x38
   14374:	lsr	r2, r2, #10
   14378:	eor	r1, r1, r2
   1437c:	ldr	r2, [sp, #100]	; 0x64
   14380:	add	r1, r1, r2
   14384:	ldr	r2, [sp, #68]	; 0x44
   14388:	lsl	r2, r2, #25
   1438c:	ldr	r3, [sp, #68]	; 0x44
   14390:	lsr	r3, r3, #7
   14394:	orr	r2, r2, r3
   14398:	ldr	r3, [sp, #68]	; 0x44
   1439c:	lsl	r3, r3, #14
   143a0:	ldr	ip, [sp, #68]	; 0x44
   143a4:	lsr	ip, ip, #18
   143a8:	orr	r3, r3, ip
   143ac:	eor	r2, r2, r3
   143b0:	ldr	r3, [sp, #68]	; 0x44
   143b4:	lsr	r3, r3, #3
   143b8:	eor	r2, r2, r3
   143bc:	add	r1, r1, r2
   143c0:	ldr	r2, [sp, #64]	; 0x40
   143c4:	add	r1, r1, r2
   143c8:	str	r1, [sp, #16]
   143cc:	ldr	r1, [sp, #16]
   143d0:	str	r1, [sp, #64]	; 0x40
   143d4:	add	r0, r0, r1
   143d8:	str	r0, [sp, #8]
   143dc:	ldr	r0, [sp, #8]
   143e0:	ldr	r1, [sp, #48]	; 0x30
   143e4:	add	r0, r1, r0
   143e8:	str	r0, [sp, #48]	; 0x30
   143ec:	ldr	r0, [sp, #12]
   143f0:	ldr	r1, [sp, #8]
   143f4:	add	r0, r0, r1
   143f8:	str	r0, [sp, #32]
   143fc:	b	14400 <abort@plt+0x3eb4>
   14400:	ldr	r0, [sp, #32]
   14404:	lsl	r0, r0, #30
   14408:	ldr	r1, [sp, #32]
   1440c:	lsr	r1, r1, #2
   14410:	orr	r0, r0, r1
   14414:	ldr	r1, [sp, #32]
   14418:	lsl	r1, r1, #19
   1441c:	ldr	r2, [sp, #32]
   14420:	lsr	r2, r2, #13
   14424:	orr	r1, r1, r2
   14428:	eor	r0, r0, r1
   1442c:	ldr	r1, [sp, #32]
   14430:	lsl	r1, r1, #10
   14434:	ldr	r2, [sp, #32]
   14438:	lsr	r2, r2, #22
   1443c:	orr	r1, r1, r2
   14440:	eor	r0, r0, r1
   14444:	ldr	r1, [sp, #32]
   14448:	ldr	r2, [sp, #28]
   1444c:	and	r1, r1, r2
   14450:	ldr	r2, [sp, #24]
   14454:	ldr	r3, [sp, #32]
   14458:	ldr	ip, [sp, #28]
   1445c:	orr	r3, r3, ip
   14460:	and	r2, r2, r3
   14464:	orr	r1, r1, r2
   14468:	add	r0, r0, r1
   1446c:	str	r0, [sp, #12]
   14470:	ldr	r0, [sp, #36]	; 0x24
   14474:	ldr	r1, [sp, #48]	; 0x30
   14478:	lsl	r1, r1, #26
   1447c:	ldr	r2, [sp, #48]	; 0x30
   14480:	lsr	r2, r2, #6
   14484:	orr	r1, r1, r2
   14488:	ldr	r2, [sp, #48]	; 0x30
   1448c:	lsl	r2, r2, #21
   14490:	ldr	r3, [sp, #48]	; 0x30
   14494:	lsr	r3, r3, #11
   14498:	orr	r2, r2, r3
   1449c:	eor	r1, r1, r2
   144a0:	ldr	r2, [sp, #48]	; 0x30
   144a4:	lsl	r2, r2, #7
   144a8:	ldr	r3, [sp, #48]	; 0x30
   144ac:	lsr	r3, r3, #25
   144b0:	orr	r2, r2, r3
   144b4:	eor	r1, r1, r2
   144b8:	add	r0, r0, r1
   144bc:	ldr	r1, [sp, #40]	; 0x28
   144c0:	ldr	r2, [sp, #48]	; 0x30
   144c4:	ldr	r3, [sp, #44]	; 0x2c
   144c8:	ldr	ip, [sp, #40]	; 0x28
   144cc:	eor	r3, r3, ip
   144d0:	and	r2, r2, r3
   144d4:	eor	r1, r1, r2
   144d8:	add	r0, r0, r1
   144dc:	movw	r1, #30216	; 0x7608
   144e0:	movt	r1, #1
   144e4:	ldr	r1, [r1, #140]	; 0x8c
   144e8:	add	r0, r0, r1
   144ec:	ldr	r1, [sp, #60]	; 0x3c
   144f0:	lsl	r1, r1, #15
   144f4:	ldr	r2, [sp, #60]	; 0x3c
   144f8:	lsr	r2, r2, #17
   144fc:	orr	r1, r1, r2
   14500:	ldr	r2, [sp, #60]	; 0x3c
   14504:	lsl	r2, r2, #13
   14508:	ldr	r3, [sp, #60]	; 0x3c
   1450c:	lsr	r3, r3, #19
   14510:	orr	r2, r2, r3
   14514:	eor	r1, r1, r2
   14518:	ldr	r2, [sp, #60]	; 0x3c
   1451c:	lsr	r2, r2, #10
   14520:	eor	r1, r1, r2
   14524:	ldr	r2, [sp, #104]	; 0x68
   14528:	add	r1, r1, r2
   1452c:	ldr	r2, [sp, #72]	; 0x48
   14530:	lsl	r2, r2, #25
   14534:	ldr	r3, [sp, #72]	; 0x48
   14538:	lsr	r3, r3, #7
   1453c:	orr	r2, r2, r3
   14540:	ldr	r3, [sp, #72]	; 0x48
   14544:	lsl	r3, r3, #14
   14548:	ldr	ip, [sp, #72]	; 0x48
   1454c:	lsr	ip, ip, #18
   14550:	orr	r3, r3, ip
   14554:	eor	r2, r2, r3
   14558:	ldr	r3, [sp, #72]	; 0x48
   1455c:	lsr	r3, r3, #3
   14560:	eor	r2, r2, r3
   14564:	add	r1, r1, r2
   14568:	ldr	r2, [sp, #68]	; 0x44
   1456c:	add	r1, r1, r2
   14570:	str	r1, [sp, #16]
   14574:	ldr	r1, [sp, #16]
   14578:	str	r1, [sp, #68]	; 0x44
   1457c:	add	r0, r0, r1
   14580:	str	r0, [sp, #8]
   14584:	ldr	r0, [sp, #8]
   14588:	ldr	r1, [sp, #52]	; 0x34
   1458c:	add	r0, r1, r0
   14590:	str	r0, [sp, #52]	; 0x34
   14594:	ldr	r0, [sp, #12]
   14598:	ldr	r1, [sp, #8]
   1459c:	add	r0, r0, r1
   145a0:	str	r0, [sp, #36]	; 0x24
   145a4:	b	145a8 <abort@plt+0x405c>
   145a8:	ldr	r0, [sp, #36]	; 0x24
   145ac:	lsl	r0, r0, #30
   145b0:	ldr	r1, [sp, #36]	; 0x24
   145b4:	lsr	r1, r1, #2
   145b8:	orr	r0, r0, r1
   145bc:	ldr	r1, [sp, #36]	; 0x24
   145c0:	lsl	r1, r1, #19
   145c4:	ldr	r2, [sp, #36]	; 0x24
   145c8:	lsr	r2, r2, #13
   145cc:	orr	r1, r1, r2
   145d0:	eor	r0, r0, r1
   145d4:	ldr	r1, [sp, #36]	; 0x24
   145d8:	lsl	r1, r1, #10
   145dc:	ldr	r2, [sp, #36]	; 0x24
   145e0:	lsr	r2, r2, #22
   145e4:	orr	r1, r1, r2
   145e8:	eor	r0, r0, r1
   145ec:	ldr	r1, [sp, #36]	; 0x24
   145f0:	ldr	r2, [sp, #32]
   145f4:	and	r1, r1, r2
   145f8:	ldr	r2, [sp, #28]
   145fc:	ldr	r3, [sp, #36]	; 0x24
   14600:	ldr	ip, [sp, #32]
   14604:	orr	r3, r3, ip
   14608:	and	r2, r2, r3
   1460c:	orr	r1, r1, r2
   14610:	add	r0, r0, r1
   14614:	str	r0, [sp, #12]
   14618:	ldr	r0, [sp, #40]	; 0x28
   1461c:	ldr	r1, [sp, #52]	; 0x34
   14620:	lsl	r1, r1, #26
   14624:	ldr	r2, [sp, #52]	; 0x34
   14628:	lsr	r2, r2, #6
   1462c:	orr	r1, r1, r2
   14630:	ldr	r2, [sp, #52]	; 0x34
   14634:	lsl	r2, r2, #21
   14638:	ldr	r3, [sp, #52]	; 0x34
   1463c:	lsr	r3, r3, #11
   14640:	orr	r2, r2, r3
   14644:	eor	r1, r1, r2
   14648:	ldr	r2, [sp, #52]	; 0x34
   1464c:	lsl	r2, r2, #7
   14650:	ldr	r3, [sp, #52]	; 0x34
   14654:	lsr	r3, r3, #25
   14658:	orr	r2, r2, r3
   1465c:	eor	r1, r1, r2
   14660:	add	r0, r0, r1
   14664:	ldr	r1, [sp, #44]	; 0x2c
   14668:	ldr	r2, [sp, #52]	; 0x34
   1466c:	ldr	r3, [sp, #48]	; 0x30
   14670:	ldr	ip, [sp, #44]	; 0x2c
   14674:	eor	r3, r3, ip
   14678:	and	r2, r2, r3
   1467c:	eor	r1, r1, r2
   14680:	add	r0, r0, r1
   14684:	movw	r1, #30216	; 0x7608
   14688:	movt	r1, #1
   1468c:	ldr	r1, [r1, #144]	; 0x90
   14690:	add	r0, r0, r1
   14694:	ldr	r1, [sp, #64]	; 0x40
   14698:	lsl	r1, r1, #15
   1469c:	ldr	r2, [sp, #64]	; 0x40
   146a0:	lsr	r2, r2, #17
   146a4:	orr	r1, r1, r2
   146a8:	ldr	r2, [sp, #64]	; 0x40
   146ac:	lsl	r2, r2, #13
   146b0:	ldr	r3, [sp, #64]	; 0x40
   146b4:	lsr	r3, r3, #19
   146b8:	orr	r2, r2, r3
   146bc:	eor	r1, r1, r2
   146c0:	ldr	r2, [sp, #64]	; 0x40
   146c4:	lsr	r2, r2, #10
   146c8:	eor	r1, r1, r2
   146cc:	ldr	r2, [sp, #108]	; 0x6c
   146d0:	add	r1, r1, r2
   146d4:	ldr	r2, [sp, #76]	; 0x4c
   146d8:	lsl	r2, r2, #25
   146dc:	ldr	r3, [sp, #76]	; 0x4c
   146e0:	lsr	r3, r3, #7
   146e4:	orr	r2, r2, r3
   146e8:	ldr	r3, [sp, #76]	; 0x4c
   146ec:	lsl	r3, r3, #14
   146f0:	ldr	ip, [sp, #76]	; 0x4c
   146f4:	lsr	ip, ip, #18
   146f8:	orr	r3, r3, ip
   146fc:	eor	r2, r2, r3
   14700:	ldr	r3, [sp, #76]	; 0x4c
   14704:	lsr	r3, r3, #3
   14708:	eor	r2, r2, r3
   1470c:	add	r1, r1, r2
   14710:	ldr	r2, [sp, #72]	; 0x48
   14714:	add	r1, r1, r2
   14718:	str	r1, [sp, #16]
   1471c:	ldr	r1, [sp, #16]
   14720:	str	r1, [sp, #72]	; 0x48
   14724:	add	r0, r0, r1
   14728:	str	r0, [sp, #8]
   1472c:	ldr	r0, [sp, #8]
   14730:	ldr	r1, [sp, #24]
   14734:	add	r0, r1, r0
   14738:	str	r0, [sp, #24]
   1473c:	ldr	r0, [sp, #12]
   14740:	ldr	r1, [sp, #8]
   14744:	add	r0, r0, r1
   14748:	str	r0, [sp, #40]	; 0x28
   1474c:	b	14750 <abort@plt+0x4204>
   14750:	ldr	r0, [sp, #40]	; 0x28
   14754:	lsl	r0, r0, #30
   14758:	ldr	r1, [sp, #40]	; 0x28
   1475c:	lsr	r1, r1, #2
   14760:	orr	r0, r0, r1
   14764:	ldr	r1, [sp, #40]	; 0x28
   14768:	lsl	r1, r1, #19
   1476c:	ldr	r2, [sp, #40]	; 0x28
   14770:	lsr	r2, r2, #13
   14774:	orr	r1, r1, r2
   14778:	eor	r0, r0, r1
   1477c:	ldr	r1, [sp, #40]	; 0x28
   14780:	lsl	r1, r1, #10
   14784:	ldr	r2, [sp, #40]	; 0x28
   14788:	lsr	r2, r2, #22
   1478c:	orr	r1, r1, r2
   14790:	eor	r0, r0, r1
   14794:	ldr	r1, [sp, #40]	; 0x28
   14798:	ldr	r2, [sp, #36]	; 0x24
   1479c:	and	r1, r1, r2
   147a0:	ldr	r2, [sp, #32]
   147a4:	ldr	r3, [sp, #40]	; 0x28
   147a8:	ldr	ip, [sp, #36]	; 0x24
   147ac:	orr	r3, r3, ip
   147b0:	and	r2, r2, r3
   147b4:	orr	r1, r1, r2
   147b8:	add	r0, r0, r1
   147bc:	str	r0, [sp, #12]
   147c0:	ldr	r0, [sp, #44]	; 0x2c
   147c4:	ldr	r1, [sp, #24]
   147c8:	lsl	r1, r1, #26
   147cc:	ldr	r2, [sp, #24]
   147d0:	lsr	r2, r2, #6
   147d4:	orr	r1, r1, r2
   147d8:	ldr	r2, [sp, #24]
   147dc:	lsl	r2, r2, #21
   147e0:	ldr	r3, [sp, #24]
   147e4:	lsr	r3, r3, #11
   147e8:	orr	r2, r2, r3
   147ec:	eor	r1, r1, r2
   147f0:	ldr	r2, [sp, #24]
   147f4:	lsl	r2, r2, #7
   147f8:	ldr	r3, [sp, #24]
   147fc:	lsr	r3, r3, #25
   14800:	orr	r2, r2, r3
   14804:	eor	r1, r1, r2
   14808:	add	r0, r0, r1
   1480c:	ldr	r1, [sp, #48]	; 0x30
   14810:	ldr	r2, [sp, #24]
   14814:	ldr	r3, [sp, #52]	; 0x34
   14818:	ldr	ip, [sp, #48]	; 0x30
   1481c:	eor	r3, r3, ip
   14820:	and	r2, r2, r3
   14824:	eor	r1, r1, r2
   14828:	add	r0, r0, r1
   1482c:	movw	r1, #30216	; 0x7608
   14830:	movt	r1, #1
   14834:	ldr	r1, [r1, #148]	; 0x94
   14838:	add	r0, r0, r1
   1483c:	ldr	r1, [sp, #68]	; 0x44
   14840:	lsl	r1, r1, #15
   14844:	ldr	r2, [sp, #68]	; 0x44
   14848:	lsr	r2, r2, #17
   1484c:	orr	r1, r1, r2
   14850:	ldr	r2, [sp, #68]	; 0x44
   14854:	lsl	r2, r2, #13
   14858:	ldr	r3, [sp, #68]	; 0x44
   1485c:	lsr	r3, r3, #19
   14860:	orr	r2, r2, r3
   14864:	eor	r1, r1, r2
   14868:	ldr	r2, [sp, #68]	; 0x44
   1486c:	lsr	r2, r2, #10
   14870:	eor	r1, r1, r2
   14874:	ldr	r2, [sp, #112]	; 0x70
   14878:	add	r1, r1, r2
   1487c:	ldr	r2, [sp, #80]	; 0x50
   14880:	lsl	r2, r2, #25
   14884:	ldr	r3, [sp, #80]	; 0x50
   14888:	lsr	r3, r3, #7
   1488c:	orr	r2, r2, r3
   14890:	ldr	r3, [sp, #80]	; 0x50
   14894:	lsl	r3, r3, #14
   14898:	ldr	ip, [sp, #80]	; 0x50
   1489c:	lsr	ip, ip, #18
   148a0:	orr	r3, r3, ip
   148a4:	eor	r2, r2, r3
   148a8:	ldr	r3, [sp, #80]	; 0x50
   148ac:	lsr	r3, r3, #3
   148b0:	eor	r2, r2, r3
   148b4:	add	r1, r1, r2
   148b8:	ldr	r2, [sp, #76]	; 0x4c
   148bc:	add	r1, r1, r2
   148c0:	str	r1, [sp, #16]
   148c4:	ldr	r1, [sp, #16]
   148c8:	str	r1, [sp, #76]	; 0x4c
   148cc:	add	r0, r0, r1
   148d0:	str	r0, [sp, #8]
   148d4:	ldr	r0, [sp, #8]
   148d8:	ldr	r1, [sp, #28]
   148dc:	add	r0, r1, r0
   148e0:	str	r0, [sp, #28]
   148e4:	ldr	r0, [sp, #12]
   148e8:	ldr	r1, [sp, #8]
   148ec:	add	r0, r0, r1
   148f0:	str	r0, [sp, #44]	; 0x2c
   148f4:	b	148f8 <abort@plt+0x43ac>
   148f8:	ldr	r0, [sp, #44]	; 0x2c
   148fc:	lsl	r0, r0, #30
   14900:	ldr	r1, [sp, #44]	; 0x2c
   14904:	lsr	r1, r1, #2
   14908:	orr	r0, r0, r1
   1490c:	ldr	r1, [sp, #44]	; 0x2c
   14910:	lsl	r1, r1, #19
   14914:	ldr	r2, [sp, #44]	; 0x2c
   14918:	lsr	r2, r2, #13
   1491c:	orr	r1, r1, r2
   14920:	eor	r0, r0, r1
   14924:	ldr	r1, [sp, #44]	; 0x2c
   14928:	lsl	r1, r1, #10
   1492c:	ldr	r2, [sp, #44]	; 0x2c
   14930:	lsr	r2, r2, #22
   14934:	orr	r1, r1, r2
   14938:	eor	r0, r0, r1
   1493c:	ldr	r1, [sp, #44]	; 0x2c
   14940:	ldr	r2, [sp, #40]	; 0x28
   14944:	and	r1, r1, r2
   14948:	ldr	r2, [sp, #36]	; 0x24
   1494c:	ldr	r3, [sp, #44]	; 0x2c
   14950:	ldr	ip, [sp, #40]	; 0x28
   14954:	orr	r3, r3, ip
   14958:	and	r2, r2, r3
   1495c:	orr	r1, r1, r2
   14960:	add	r0, r0, r1
   14964:	str	r0, [sp, #12]
   14968:	ldr	r0, [sp, #48]	; 0x30
   1496c:	ldr	r1, [sp, #28]
   14970:	lsl	r1, r1, #26
   14974:	ldr	r2, [sp, #28]
   14978:	lsr	r2, r2, #6
   1497c:	orr	r1, r1, r2
   14980:	ldr	r2, [sp, #28]
   14984:	lsl	r2, r2, #21
   14988:	ldr	r3, [sp, #28]
   1498c:	lsr	r3, r3, #11
   14990:	orr	r2, r2, r3
   14994:	eor	r1, r1, r2
   14998:	ldr	r2, [sp, #28]
   1499c:	lsl	r2, r2, #7
   149a0:	ldr	r3, [sp, #28]
   149a4:	lsr	r3, r3, #25
   149a8:	orr	r2, r2, r3
   149ac:	eor	r1, r1, r2
   149b0:	add	r0, r0, r1
   149b4:	ldr	r1, [sp, #52]	; 0x34
   149b8:	ldr	r2, [sp, #28]
   149bc:	ldr	r3, [sp, #24]
   149c0:	ldr	ip, [sp, #52]	; 0x34
   149c4:	eor	r3, r3, ip
   149c8:	and	r2, r2, r3
   149cc:	eor	r1, r1, r2
   149d0:	add	r0, r0, r1
   149d4:	movw	r1, #30216	; 0x7608
   149d8:	movt	r1, #1
   149dc:	ldr	r1, [r1, #152]	; 0x98
   149e0:	add	r0, r0, r1
   149e4:	ldr	r1, [sp, #72]	; 0x48
   149e8:	lsl	r1, r1, #15
   149ec:	ldr	r2, [sp, #72]	; 0x48
   149f0:	lsr	r2, r2, #17
   149f4:	orr	r1, r1, r2
   149f8:	ldr	r2, [sp, #72]	; 0x48
   149fc:	lsl	r2, r2, #13
   14a00:	ldr	r3, [sp, #72]	; 0x48
   14a04:	lsr	r3, r3, #19
   14a08:	orr	r2, r2, r3
   14a0c:	eor	r1, r1, r2
   14a10:	ldr	r2, [sp, #72]	; 0x48
   14a14:	lsr	r2, r2, #10
   14a18:	eor	r1, r1, r2
   14a1c:	ldr	r2, [sp, #116]	; 0x74
   14a20:	add	r1, r1, r2
   14a24:	ldr	r2, [sp, #84]	; 0x54
   14a28:	lsl	r2, r2, #25
   14a2c:	ldr	r3, [sp, #84]	; 0x54
   14a30:	lsr	r3, r3, #7
   14a34:	orr	r2, r2, r3
   14a38:	ldr	r3, [sp, #84]	; 0x54
   14a3c:	lsl	r3, r3, #14
   14a40:	ldr	ip, [sp, #84]	; 0x54
   14a44:	lsr	ip, ip, #18
   14a48:	orr	r3, r3, ip
   14a4c:	eor	r2, r2, r3
   14a50:	ldr	r3, [sp, #84]	; 0x54
   14a54:	lsr	r3, r3, #3
   14a58:	eor	r2, r2, r3
   14a5c:	add	r1, r1, r2
   14a60:	ldr	r2, [sp, #80]	; 0x50
   14a64:	add	r1, r1, r2
   14a68:	str	r1, [sp, #16]
   14a6c:	ldr	r1, [sp, #16]
   14a70:	str	r1, [sp, #80]	; 0x50
   14a74:	add	r0, r0, r1
   14a78:	str	r0, [sp, #8]
   14a7c:	ldr	r0, [sp, #8]
   14a80:	ldr	r1, [sp, #32]
   14a84:	add	r0, r1, r0
   14a88:	str	r0, [sp, #32]
   14a8c:	ldr	r0, [sp, #12]
   14a90:	ldr	r1, [sp, #8]
   14a94:	add	r0, r0, r1
   14a98:	str	r0, [sp, #48]	; 0x30
   14a9c:	b	14aa0 <abort@plt+0x4554>
   14aa0:	ldr	r0, [sp, #48]	; 0x30
   14aa4:	lsl	r0, r0, #30
   14aa8:	ldr	r1, [sp, #48]	; 0x30
   14aac:	lsr	r1, r1, #2
   14ab0:	orr	r0, r0, r1
   14ab4:	ldr	r1, [sp, #48]	; 0x30
   14ab8:	lsl	r1, r1, #19
   14abc:	ldr	r2, [sp, #48]	; 0x30
   14ac0:	lsr	r2, r2, #13
   14ac4:	orr	r1, r1, r2
   14ac8:	eor	r0, r0, r1
   14acc:	ldr	r1, [sp, #48]	; 0x30
   14ad0:	lsl	r1, r1, #10
   14ad4:	ldr	r2, [sp, #48]	; 0x30
   14ad8:	lsr	r2, r2, #22
   14adc:	orr	r1, r1, r2
   14ae0:	eor	r0, r0, r1
   14ae4:	ldr	r1, [sp, #48]	; 0x30
   14ae8:	ldr	r2, [sp, #44]	; 0x2c
   14aec:	and	r1, r1, r2
   14af0:	ldr	r2, [sp, #40]	; 0x28
   14af4:	ldr	r3, [sp, #48]	; 0x30
   14af8:	ldr	ip, [sp, #44]	; 0x2c
   14afc:	orr	r3, r3, ip
   14b00:	and	r2, r2, r3
   14b04:	orr	r1, r1, r2
   14b08:	add	r0, r0, r1
   14b0c:	str	r0, [sp, #12]
   14b10:	ldr	r0, [sp, #52]	; 0x34
   14b14:	ldr	r1, [sp, #32]
   14b18:	lsl	r1, r1, #26
   14b1c:	ldr	r2, [sp, #32]
   14b20:	lsr	r2, r2, #6
   14b24:	orr	r1, r1, r2
   14b28:	ldr	r2, [sp, #32]
   14b2c:	lsl	r2, r2, #21
   14b30:	ldr	r3, [sp, #32]
   14b34:	lsr	r3, r3, #11
   14b38:	orr	r2, r2, r3
   14b3c:	eor	r1, r1, r2
   14b40:	ldr	r2, [sp, #32]
   14b44:	lsl	r2, r2, #7
   14b48:	ldr	r3, [sp, #32]
   14b4c:	lsr	r3, r3, #25
   14b50:	orr	r2, r2, r3
   14b54:	eor	r1, r1, r2
   14b58:	add	r0, r0, r1
   14b5c:	ldr	r1, [sp, #24]
   14b60:	ldr	r2, [sp, #32]
   14b64:	ldr	r3, [sp, #28]
   14b68:	ldr	ip, [sp, #24]
   14b6c:	eor	r3, r3, ip
   14b70:	and	r2, r2, r3
   14b74:	eor	r1, r1, r2
   14b78:	add	r0, r0, r1
   14b7c:	movw	r1, #30216	; 0x7608
   14b80:	movt	r1, #1
   14b84:	ldr	r1, [r1, #156]	; 0x9c
   14b88:	add	r0, r0, r1
   14b8c:	ldr	r1, [sp, #76]	; 0x4c
   14b90:	lsl	r1, r1, #15
   14b94:	ldr	r2, [sp, #76]	; 0x4c
   14b98:	lsr	r2, r2, #17
   14b9c:	orr	r1, r1, r2
   14ba0:	ldr	r2, [sp, #76]	; 0x4c
   14ba4:	lsl	r2, r2, #13
   14ba8:	ldr	r3, [sp, #76]	; 0x4c
   14bac:	lsr	r3, r3, #19
   14bb0:	orr	r2, r2, r3
   14bb4:	eor	r1, r1, r2
   14bb8:	ldr	r2, [sp, #76]	; 0x4c
   14bbc:	lsr	r2, r2, #10
   14bc0:	eor	r1, r1, r2
   14bc4:	ldr	r2, [sp, #56]	; 0x38
   14bc8:	add	r1, r1, r2
   14bcc:	ldr	r2, [sp, #88]	; 0x58
   14bd0:	lsl	r2, r2, #25
   14bd4:	ldr	r3, [sp, #88]	; 0x58
   14bd8:	lsr	r3, r3, #7
   14bdc:	orr	r2, r2, r3
   14be0:	ldr	r3, [sp, #88]	; 0x58
   14be4:	lsl	r3, r3, #14
   14be8:	ldr	ip, [sp, #88]	; 0x58
   14bec:	lsr	ip, ip, #18
   14bf0:	orr	r3, r3, ip
   14bf4:	eor	r2, r2, r3
   14bf8:	ldr	r3, [sp, #88]	; 0x58
   14bfc:	lsr	r3, r3, #3
   14c00:	eor	r2, r2, r3
   14c04:	add	r1, r1, r2
   14c08:	ldr	r2, [sp, #84]	; 0x54
   14c0c:	add	r1, r1, r2
   14c10:	str	r1, [sp, #16]
   14c14:	ldr	r1, [sp, #16]
   14c18:	str	r1, [sp, #84]	; 0x54
   14c1c:	add	r0, r0, r1
   14c20:	str	r0, [sp, #8]
   14c24:	ldr	r0, [sp, #8]
   14c28:	ldr	r1, [sp, #36]	; 0x24
   14c2c:	add	r0, r1, r0
   14c30:	str	r0, [sp, #36]	; 0x24
   14c34:	ldr	r0, [sp, #12]
   14c38:	ldr	r1, [sp, #8]
   14c3c:	add	r0, r0, r1
   14c40:	str	r0, [sp, #52]	; 0x34
   14c44:	b	14c48 <abort@plt+0x46fc>
   14c48:	ldr	r0, [sp, #52]	; 0x34
   14c4c:	lsl	r0, r0, #30
   14c50:	ldr	r1, [sp, #52]	; 0x34
   14c54:	lsr	r1, r1, #2
   14c58:	orr	r0, r0, r1
   14c5c:	ldr	r1, [sp, #52]	; 0x34
   14c60:	lsl	r1, r1, #19
   14c64:	ldr	r2, [sp, #52]	; 0x34
   14c68:	lsr	r2, r2, #13
   14c6c:	orr	r1, r1, r2
   14c70:	eor	r0, r0, r1
   14c74:	ldr	r1, [sp, #52]	; 0x34
   14c78:	lsl	r1, r1, #10
   14c7c:	ldr	r2, [sp, #52]	; 0x34
   14c80:	lsr	r2, r2, #22
   14c84:	orr	r1, r1, r2
   14c88:	eor	r0, r0, r1
   14c8c:	ldr	r1, [sp, #52]	; 0x34
   14c90:	ldr	r2, [sp, #48]	; 0x30
   14c94:	and	r1, r1, r2
   14c98:	ldr	r2, [sp, #44]	; 0x2c
   14c9c:	ldr	r3, [sp, #52]	; 0x34
   14ca0:	ldr	ip, [sp, #48]	; 0x30
   14ca4:	orr	r3, r3, ip
   14ca8:	and	r2, r2, r3
   14cac:	orr	r1, r1, r2
   14cb0:	add	r0, r0, r1
   14cb4:	str	r0, [sp, #12]
   14cb8:	ldr	r0, [sp, #24]
   14cbc:	ldr	r1, [sp, #36]	; 0x24
   14cc0:	lsl	r1, r1, #26
   14cc4:	ldr	r2, [sp, #36]	; 0x24
   14cc8:	lsr	r2, r2, #6
   14ccc:	orr	r1, r1, r2
   14cd0:	ldr	r2, [sp, #36]	; 0x24
   14cd4:	lsl	r2, r2, #21
   14cd8:	ldr	r3, [sp, #36]	; 0x24
   14cdc:	lsr	r3, r3, #11
   14ce0:	orr	r2, r2, r3
   14ce4:	eor	r1, r1, r2
   14ce8:	ldr	r2, [sp, #36]	; 0x24
   14cec:	lsl	r2, r2, #7
   14cf0:	ldr	r3, [sp, #36]	; 0x24
   14cf4:	lsr	r3, r3, #25
   14cf8:	orr	r2, r2, r3
   14cfc:	eor	r1, r1, r2
   14d00:	add	r0, r0, r1
   14d04:	ldr	r1, [sp, #28]
   14d08:	ldr	r2, [sp, #36]	; 0x24
   14d0c:	ldr	r3, [sp, #32]
   14d10:	ldr	ip, [sp, #28]
   14d14:	eor	r3, r3, ip
   14d18:	and	r2, r2, r3
   14d1c:	eor	r1, r1, r2
   14d20:	add	r0, r0, r1
   14d24:	movw	r1, #30216	; 0x7608
   14d28:	movt	r1, #1
   14d2c:	ldr	r1, [r1, #160]	; 0xa0
   14d30:	add	r0, r0, r1
   14d34:	ldr	r1, [sp, #80]	; 0x50
   14d38:	lsl	r1, r1, #15
   14d3c:	ldr	r2, [sp, #80]	; 0x50
   14d40:	lsr	r2, r2, #17
   14d44:	orr	r1, r1, r2
   14d48:	ldr	r2, [sp, #80]	; 0x50
   14d4c:	lsl	r2, r2, #13
   14d50:	ldr	r3, [sp, #80]	; 0x50
   14d54:	lsr	r3, r3, #19
   14d58:	orr	r2, r2, r3
   14d5c:	eor	r1, r1, r2
   14d60:	ldr	r2, [sp, #80]	; 0x50
   14d64:	lsr	r2, r2, #10
   14d68:	eor	r1, r1, r2
   14d6c:	ldr	r2, [sp, #60]	; 0x3c
   14d70:	add	r1, r1, r2
   14d74:	ldr	r2, [sp, #92]	; 0x5c
   14d78:	lsl	r2, r2, #25
   14d7c:	ldr	r3, [sp, #92]	; 0x5c
   14d80:	lsr	r3, r3, #7
   14d84:	orr	r2, r2, r3
   14d88:	ldr	r3, [sp, #92]	; 0x5c
   14d8c:	lsl	r3, r3, #14
   14d90:	ldr	ip, [sp, #92]	; 0x5c
   14d94:	lsr	ip, ip, #18
   14d98:	orr	r3, r3, ip
   14d9c:	eor	r2, r2, r3
   14da0:	ldr	r3, [sp, #92]	; 0x5c
   14da4:	lsr	r3, r3, #3
   14da8:	eor	r2, r2, r3
   14dac:	add	r1, r1, r2
   14db0:	ldr	r2, [sp, #88]	; 0x58
   14db4:	add	r1, r1, r2
   14db8:	str	r1, [sp, #16]
   14dbc:	ldr	r1, [sp, #16]
   14dc0:	str	r1, [sp, #88]	; 0x58
   14dc4:	add	r0, r0, r1
   14dc8:	str	r0, [sp, #8]
   14dcc:	ldr	r0, [sp, #8]
   14dd0:	ldr	r1, [sp, #40]	; 0x28
   14dd4:	add	r0, r1, r0
   14dd8:	str	r0, [sp, #40]	; 0x28
   14ddc:	ldr	r0, [sp, #12]
   14de0:	ldr	r1, [sp, #8]
   14de4:	add	r0, r0, r1
   14de8:	str	r0, [sp, #24]
   14dec:	b	14df0 <abort@plt+0x48a4>
   14df0:	ldr	r0, [sp, #24]
   14df4:	lsl	r0, r0, #30
   14df8:	ldr	r1, [sp, #24]
   14dfc:	lsr	r1, r1, #2
   14e00:	orr	r0, r0, r1
   14e04:	ldr	r1, [sp, #24]
   14e08:	lsl	r1, r1, #19
   14e0c:	ldr	r2, [sp, #24]
   14e10:	lsr	r2, r2, #13
   14e14:	orr	r1, r1, r2
   14e18:	eor	r0, r0, r1
   14e1c:	ldr	r1, [sp, #24]
   14e20:	lsl	r1, r1, #10
   14e24:	ldr	r2, [sp, #24]
   14e28:	lsr	r2, r2, #22
   14e2c:	orr	r1, r1, r2
   14e30:	eor	r0, r0, r1
   14e34:	ldr	r1, [sp, #24]
   14e38:	ldr	r2, [sp, #52]	; 0x34
   14e3c:	and	r1, r1, r2
   14e40:	ldr	r2, [sp, #48]	; 0x30
   14e44:	ldr	r3, [sp, #24]
   14e48:	ldr	ip, [sp, #52]	; 0x34
   14e4c:	orr	r3, r3, ip
   14e50:	and	r2, r2, r3
   14e54:	orr	r1, r1, r2
   14e58:	add	r0, r0, r1
   14e5c:	str	r0, [sp, #12]
   14e60:	ldr	r0, [sp, #28]
   14e64:	ldr	r1, [sp, #40]	; 0x28
   14e68:	lsl	r1, r1, #26
   14e6c:	ldr	r2, [sp, #40]	; 0x28
   14e70:	lsr	r2, r2, #6
   14e74:	orr	r1, r1, r2
   14e78:	ldr	r2, [sp, #40]	; 0x28
   14e7c:	lsl	r2, r2, #21
   14e80:	ldr	r3, [sp, #40]	; 0x28
   14e84:	lsr	r3, r3, #11
   14e88:	orr	r2, r2, r3
   14e8c:	eor	r1, r1, r2
   14e90:	ldr	r2, [sp, #40]	; 0x28
   14e94:	lsl	r2, r2, #7
   14e98:	ldr	r3, [sp, #40]	; 0x28
   14e9c:	lsr	r3, r3, #25
   14ea0:	orr	r2, r2, r3
   14ea4:	eor	r1, r1, r2
   14ea8:	add	r0, r0, r1
   14eac:	ldr	r1, [sp, #32]
   14eb0:	ldr	r2, [sp, #40]	; 0x28
   14eb4:	ldr	r3, [sp, #36]	; 0x24
   14eb8:	ldr	ip, [sp, #32]
   14ebc:	eor	r3, r3, ip
   14ec0:	and	r2, r2, r3
   14ec4:	eor	r1, r1, r2
   14ec8:	add	r0, r0, r1
   14ecc:	movw	r1, #30216	; 0x7608
   14ed0:	movt	r1, #1
   14ed4:	ldr	r1, [r1, #164]	; 0xa4
   14ed8:	add	r0, r0, r1
   14edc:	ldr	r1, [sp, #84]	; 0x54
   14ee0:	lsl	r1, r1, #15
   14ee4:	ldr	r2, [sp, #84]	; 0x54
   14ee8:	lsr	r2, r2, #17
   14eec:	orr	r1, r1, r2
   14ef0:	ldr	r2, [sp, #84]	; 0x54
   14ef4:	lsl	r2, r2, #13
   14ef8:	ldr	r3, [sp, #84]	; 0x54
   14efc:	lsr	r3, r3, #19
   14f00:	orr	r2, r2, r3
   14f04:	eor	r1, r1, r2
   14f08:	ldr	r2, [sp, #84]	; 0x54
   14f0c:	lsr	r2, r2, #10
   14f10:	eor	r1, r1, r2
   14f14:	ldr	r2, [sp, #64]	; 0x40
   14f18:	add	r1, r1, r2
   14f1c:	ldr	r2, [sp, #96]	; 0x60
   14f20:	lsl	r2, r2, #25
   14f24:	ldr	r3, [sp, #96]	; 0x60
   14f28:	lsr	r3, r3, #7
   14f2c:	orr	r2, r2, r3
   14f30:	ldr	r3, [sp, #96]	; 0x60
   14f34:	lsl	r3, r3, #14
   14f38:	ldr	ip, [sp, #96]	; 0x60
   14f3c:	lsr	ip, ip, #18
   14f40:	orr	r3, r3, ip
   14f44:	eor	r2, r2, r3
   14f48:	ldr	r3, [sp, #96]	; 0x60
   14f4c:	lsr	r3, r3, #3
   14f50:	eor	r2, r2, r3
   14f54:	add	r1, r1, r2
   14f58:	ldr	r2, [sp, #92]	; 0x5c
   14f5c:	add	r1, r1, r2
   14f60:	str	r1, [sp, #16]
   14f64:	ldr	r1, [sp, #16]
   14f68:	str	r1, [sp, #92]	; 0x5c
   14f6c:	add	r0, r0, r1
   14f70:	str	r0, [sp, #8]
   14f74:	ldr	r0, [sp, #8]
   14f78:	ldr	r1, [sp, #44]	; 0x2c
   14f7c:	add	r0, r1, r0
   14f80:	str	r0, [sp, #44]	; 0x2c
   14f84:	ldr	r0, [sp, #12]
   14f88:	ldr	r1, [sp, #8]
   14f8c:	add	r0, r0, r1
   14f90:	str	r0, [sp, #28]
   14f94:	b	14f98 <abort@plt+0x4a4c>
   14f98:	ldr	r0, [sp, #28]
   14f9c:	lsl	r0, r0, #30
   14fa0:	ldr	r1, [sp, #28]
   14fa4:	lsr	r1, r1, #2
   14fa8:	orr	r0, r0, r1
   14fac:	ldr	r1, [sp, #28]
   14fb0:	lsl	r1, r1, #19
   14fb4:	ldr	r2, [sp, #28]
   14fb8:	lsr	r2, r2, #13
   14fbc:	orr	r1, r1, r2
   14fc0:	eor	r0, r0, r1
   14fc4:	ldr	r1, [sp, #28]
   14fc8:	lsl	r1, r1, #10
   14fcc:	ldr	r2, [sp, #28]
   14fd0:	lsr	r2, r2, #22
   14fd4:	orr	r1, r1, r2
   14fd8:	eor	r0, r0, r1
   14fdc:	ldr	r1, [sp, #28]
   14fe0:	ldr	r2, [sp, #24]
   14fe4:	and	r1, r1, r2
   14fe8:	ldr	r2, [sp, #52]	; 0x34
   14fec:	ldr	r3, [sp, #28]
   14ff0:	ldr	ip, [sp, #24]
   14ff4:	orr	r3, r3, ip
   14ff8:	and	r2, r2, r3
   14ffc:	orr	r1, r1, r2
   15000:	add	r0, r0, r1
   15004:	str	r0, [sp, #12]
   15008:	ldr	r0, [sp, #32]
   1500c:	ldr	r1, [sp, #44]	; 0x2c
   15010:	lsl	r1, r1, #26
   15014:	ldr	r2, [sp, #44]	; 0x2c
   15018:	lsr	r2, r2, #6
   1501c:	orr	r1, r1, r2
   15020:	ldr	r2, [sp, #44]	; 0x2c
   15024:	lsl	r2, r2, #21
   15028:	ldr	r3, [sp, #44]	; 0x2c
   1502c:	lsr	r3, r3, #11
   15030:	orr	r2, r2, r3
   15034:	eor	r1, r1, r2
   15038:	ldr	r2, [sp, #44]	; 0x2c
   1503c:	lsl	r2, r2, #7
   15040:	ldr	r3, [sp, #44]	; 0x2c
   15044:	lsr	r3, r3, #25
   15048:	orr	r2, r2, r3
   1504c:	eor	r1, r1, r2
   15050:	add	r0, r0, r1
   15054:	ldr	r1, [sp, #36]	; 0x24
   15058:	ldr	r2, [sp, #44]	; 0x2c
   1505c:	ldr	r3, [sp, #40]	; 0x28
   15060:	ldr	ip, [sp, #36]	; 0x24
   15064:	eor	r3, r3, ip
   15068:	and	r2, r2, r3
   1506c:	eor	r1, r1, r2
   15070:	add	r0, r0, r1
   15074:	movw	r1, #30216	; 0x7608
   15078:	movt	r1, #1
   1507c:	ldr	r1, [r1, #168]	; 0xa8
   15080:	add	r0, r0, r1
   15084:	ldr	r1, [sp, #88]	; 0x58
   15088:	lsl	r1, r1, #15
   1508c:	ldr	r2, [sp, #88]	; 0x58
   15090:	lsr	r2, r2, #17
   15094:	orr	r1, r1, r2
   15098:	ldr	r2, [sp, #88]	; 0x58
   1509c:	lsl	r2, r2, #13
   150a0:	ldr	r3, [sp, #88]	; 0x58
   150a4:	lsr	r3, r3, #19
   150a8:	orr	r2, r2, r3
   150ac:	eor	r1, r1, r2
   150b0:	ldr	r2, [sp, #88]	; 0x58
   150b4:	lsr	r2, r2, #10
   150b8:	eor	r1, r1, r2
   150bc:	ldr	r2, [sp, #68]	; 0x44
   150c0:	add	r1, r1, r2
   150c4:	ldr	r2, [sp, #100]	; 0x64
   150c8:	lsl	r2, r2, #25
   150cc:	ldr	r3, [sp, #100]	; 0x64
   150d0:	lsr	r3, r3, #7
   150d4:	orr	r2, r2, r3
   150d8:	ldr	r3, [sp, #100]	; 0x64
   150dc:	lsl	r3, r3, #14
   150e0:	ldr	ip, [sp, #100]	; 0x64
   150e4:	lsr	ip, ip, #18
   150e8:	orr	r3, r3, ip
   150ec:	eor	r2, r2, r3
   150f0:	ldr	r3, [sp, #100]	; 0x64
   150f4:	lsr	r3, r3, #3
   150f8:	eor	r2, r2, r3
   150fc:	add	r1, r1, r2
   15100:	ldr	r2, [sp, #96]	; 0x60
   15104:	add	r1, r1, r2
   15108:	str	r1, [sp, #16]
   1510c:	ldr	r1, [sp, #16]
   15110:	str	r1, [sp, #96]	; 0x60
   15114:	add	r0, r0, r1
   15118:	str	r0, [sp, #8]
   1511c:	ldr	r0, [sp, #8]
   15120:	ldr	r1, [sp, #48]	; 0x30
   15124:	add	r0, r1, r0
   15128:	str	r0, [sp, #48]	; 0x30
   1512c:	ldr	r0, [sp, #12]
   15130:	ldr	r1, [sp, #8]
   15134:	add	r0, r0, r1
   15138:	str	r0, [sp, #32]
   1513c:	b	15140 <abort@plt+0x4bf4>
   15140:	ldr	r0, [sp, #32]
   15144:	lsl	r0, r0, #30
   15148:	ldr	r1, [sp, #32]
   1514c:	lsr	r1, r1, #2
   15150:	orr	r0, r0, r1
   15154:	ldr	r1, [sp, #32]
   15158:	lsl	r1, r1, #19
   1515c:	ldr	r2, [sp, #32]
   15160:	lsr	r2, r2, #13
   15164:	orr	r1, r1, r2
   15168:	eor	r0, r0, r1
   1516c:	ldr	r1, [sp, #32]
   15170:	lsl	r1, r1, #10
   15174:	ldr	r2, [sp, #32]
   15178:	lsr	r2, r2, #22
   1517c:	orr	r1, r1, r2
   15180:	eor	r0, r0, r1
   15184:	ldr	r1, [sp, #32]
   15188:	ldr	r2, [sp, #28]
   1518c:	and	r1, r1, r2
   15190:	ldr	r2, [sp, #24]
   15194:	ldr	r3, [sp, #32]
   15198:	ldr	ip, [sp, #28]
   1519c:	orr	r3, r3, ip
   151a0:	and	r2, r2, r3
   151a4:	orr	r1, r1, r2
   151a8:	add	r0, r0, r1
   151ac:	str	r0, [sp, #12]
   151b0:	ldr	r0, [sp, #36]	; 0x24
   151b4:	ldr	r1, [sp, #48]	; 0x30
   151b8:	lsl	r1, r1, #26
   151bc:	ldr	r2, [sp, #48]	; 0x30
   151c0:	lsr	r2, r2, #6
   151c4:	orr	r1, r1, r2
   151c8:	ldr	r2, [sp, #48]	; 0x30
   151cc:	lsl	r2, r2, #21
   151d0:	ldr	r3, [sp, #48]	; 0x30
   151d4:	lsr	r3, r3, #11
   151d8:	orr	r2, r2, r3
   151dc:	eor	r1, r1, r2
   151e0:	ldr	r2, [sp, #48]	; 0x30
   151e4:	lsl	r2, r2, #7
   151e8:	ldr	r3, [sp, #48]	; 0x30
   151ec:	lsr	r3, r3, #25
   151f0:	orr	r2, r2, r3
   151f4:	eor	r1, r1, r2
   151f8:	add	r0, r0, r1
   151fc:	ldr	r1, [sp, #40]	; 0x28
   15200:	ldr	r2, [sp, #48]	; 0x30
   15204:	ldr	r3, [sp, #44]	; 0x2c
   15208:	ldr	ip, [sp, #40]	; 0x28
   1520c:	eor	r3, r3, ip
   15210:	and	r2, r2, r3
   15214:	eor	r1, r1, r2
   15218:	add	r0, r0, r1
   1521c:	movw	r1, #30216	; 0x7608
   15220:	movt	r1, #1
   15224:	ldr	r1, [r1, #172]	; 0xac
   15228:	add	r0, r0, r1
   1522c:	ldr	r1, [sp, #92]	; 0x5c
   15230:	lsl	r1, r1, #15
   15234:	ldr	r2, [sp, #92]	; 0x5c
   15238:	lsr	r2, r2, #17
   1523c:	orr	r1, r1, r2
   15240:	ldr	r2, [sp, #92]	; 0x5c
   15244:	lsl	r2, r2, #13
   15248:	ldr	r3, [sp, #92]	; 0x5c
   1524c:	lsr	r3, r3, #19
   15250:	orr	r2, r2, r3
   15254:	eor	r1, r1, r2
   15258:	ldr	r2, [sp, #92]	; 0x5c
   1525c:	lsr	r2, r2, #10
   15260:	eor	r1, r1, r2
   15264:	ldr	r2, [sp, #72]	; 0x48
   15268:	add	r1, r1, r2
   1526c:	ldr	r2, [sp, #104]	; 0x68
   15270:	lsl	r2, r2, #25
   15274:	ldr	r3, [sp, #104]	; 0x68
   15278:	lsr	r3, r3, #7
   1527c:	orr	r2, r2, r3
   15280:	ldr	r3, [sp, #104]	; 0x68
   15284:	lsl	r3, r3, #14
   15288:	ldr	ip, [sp, #104]	; 0x68
   1528c:	lsr	ip, ip, #18
   15290:	orr	r3, r3, ip
   15294:	eor	r2, r2, r3
   15298:	ldr	r3, [sp, #104]	; 0x68
   1529c:	lsr	r3, r3, #3
   152a0:	eor	r2, r2, r3
   152a4:	add	r1, r1, r2
   152a8:	ldr	r2, [sp, #100]	; 0x64
   152ac:	add	r1, r1, r2
   152b0:	str	r1, [sp, #16]
   152b4:	ldr	r1, [sp, #16]
   152b8:	str	r1, [sp, #100]	; 0x64
   152bc:	add	r0, r0, r1
   152c0:	str	r0, [sp, #8]
   152c4:	ldr	r0, [sp, #8]
   152c8:	ldr	r1, [sp, #52]	; 0x34
   152cc:	add	r0, r1, r0
   152d0:	str	r0, [sp, #52]	; 0x34
   152d4:	ldr	r0, [sp, #12]
   152d8:	ldr	r1, [sp, #8]
   152dc:	add	r0, r0, r1
   152e0:	str	r0, [sp, #36]	; 0x24
   152e4:	b	152e8 <abort@plt+0x4d9c>
   152e8:	ldr	r0, [sp, #36]	; 0x24
   152ec:	lsl	r0, r0, #30
   152f0:	ldr	r1, [sp, #36]	; 0x24
   152f4:	lsr	r1, r1, #2
   152f8:	orr	r0, r0, r1
   152fc:	ldr	r1, [sp, #36]	; 0x24
   15300:	lsl	r1, r1, #19
   15304:	ldr	r2, [sp, #36]	; 0x24
   15308:	lsr	r2, r2, #13
   1530c:	orr	r1, r1, r2
   15310:	eor	r0, r0, r1
   15314:	ldr	r1, [sp, #36]	; 0x24
   15318:	lsl	r1, r1, #10
   1531c:	ldr	r2, [sp, #36]	; 0x24
   15320:	lsr	r2, r2, #22
   15324:	orr	r1, r1, r2
   15328:	eor	r0, r0, r1
   1532c:	ldr	r1, [sp, #36]	; 0x24
   15330:	ldr	r2, [sp, #32]
   15334:	and	r1, r1, r2
   15338:	ldr	r2, [sp, #28]
   1533c:	ldr	r3, [sp, #36]	; 0x24
   15340:	ldr	ip, [sp, #32]
   15344:	orr	r3, r3, ip
   15348:	and	r2, r2, r3
   1534c:	orr	r1, r1, r2
   15350:	add	r0, r0, r1
   15354:	str	r0, [sp, #12]
   15358:	ldr	r0, [sp, #40]	; 0x28
   1535c:	ldr	r1, [sp, #52]	; 0x34
   15360:	lsl	r1, r1, #26
   15364:	ldr	r2, [sp, #52]	; 0x34
   15368:	lsr	r2, r2, #6
   1536c:	orr	r1, r1, r2
   15370:	ldr	r2, [sp, #52]	; 0x34
   15374:	lsl	r2, r2, #21
   15378:	ldr	r3, [sp, #52]	; 0x34
   1537c:	lsr	r3, r3, #11
   15380:	orr	r2, r2, r3
   15384:	eor	r1, r1, r2
   15388:	ldr	r2, [sp, #52]	; 0x34
   1538c:	lsl	r2, r2, #7
   15390:	ldr	r3, [sp, #52]	; 0x34
   15394:	lsr	r3, r3, #25
   15398:	orr	r2, r2, r3
   1539c:	eor	r1, r1, r2
   153a0:	add	r0, r0, r1
   153a4:	ldr	r1, [sp, #44]	; 0x2c
   153a8:	ldr	r2, [sp, #52]	; 0x34
   153ac:	ldr	r3, [sp, #48]	; 0x30
   153b0:	ldr	ip, [sp, #44]	; 0x2c
   153b4:	eor	r3, r3, ip
   153b8:	and	r2, r2, r3
   153bc:	eor	r1, r1, r2
   153c0:	add	r0, r0, r1
   153c4:	movw	r1, #30216	; 0x7608
   153c8:	movt	r1, #1
   153cc:	ldr	r1, [r1, #176]	; 0xb0
   153d0:	add	r0, r0, r1
   153d4:	ldr	r1, [sp, #96]	; 0x60
   153d8:	lsl	r1, r1, #15
   153dc:	ldr	r2, [sp, #96]	; 0x60
   153e0:	lsr	r2, r2, #17
   153e4:	orr	r1, r1, r2
   153e8:	ldr	r2, [sp, #96]	; 0x60
   153ec:	lsl	r2, r2, #13
   153f0:	ldr	r3, [sp, #96]	; 0x60
   153f4:	lsr	r3, r3, #19
   153f8:	orr	r2, r2, r3
   153fc:	eor	r1, r1, r2
   15400:	ldr	r2, [sp, #96]	; 0x60
   15404:	lsr	r2, r2, #10
   15408:	eor	r1, r1, r2
   1540c:	ldr	r2, [sp, #76]	; 0x4c
   15410:	add	r1, r1, r2
   15414:	ldr	r2, [sp, #108]	; 0x6c
   15418:	lsl	r2, r2, #25
   1541c:	ldr	r3, [sp, #108]	; 0x6c
   15420:	lsr	r3, r3, #7
   15424:	orr	r2, r2, r3
   15428:	ldr	r3, [sp, #108]	; 0x6c
   1542c:	lsl	r3, r3, #14
   15430:	ldr	ip, [sp, #108]	; 0x6c
   15434:	lsr	ip, ip, #18
   15438:	orr	r3, r3, ip
   1543c:	eor	r2, r2, r3
   15440:	ldr	r3, [sp, #108]	; 0x6c
   15444:	lsr	r3, r3, #3
   15448:	eor	r2, r2, r3
   1544c:	add	r1, r1, r2
   15450:	ldr	r2, [sp, #104]	; 0x68
   15454:	add	r1, r1, r2
   15458:	str	r1, [sp, #16]
   1545c:	ldr	r1, [sp, #16]
   15460:	str	r1, [sp, #104]	; 0x68
   15464:	add	r0, r0, r1
   15468:	str	r0, [sp, #8]
   1546c:	ldr	r0, [sp, #8]
   15470:	ldr	r1, [sp, #24]
   15474:	add	r0, r1, r0
   15478:	str	r0, [sp, #24]
   1547c:	ldr	r0, [sp, #12]
   15480:	ldr	r1, [sp, #8]
   15484:	add	r0, r0, r1
   15488:	str	r0, [sp, #40]	; 0x28
   1548c:	b	15490 <abort@plt+0x4f44>
   15490:	ldr	r0, [sp, #40]	; 0x28
   15494:	lsl	r0, r0, #30
   15498:	ldr	r1, [sp, #40]	; 0x28
   1549c:	lsr	r1, r1, #2
   154a0:	orr	r0, r0, r1
   154a4:	ldr	r1, [sp, #40]	; 0x28
   154a8:	lsl	r1, r1, #19
   154ac:	ldr	r2, [sp, #40]	; 0x28
   154b0:	lsr	r2, r2, #13
   154b4:	orr	r1, r1, r2
   154b8:	eor	r0, r0, r1
   154bc:	ldr	r1, [sp, #40]	; 0x28
   154c0:	lsl	r1, r1, #10
   154c4:	ldr	r2, [sp, #40]	; 0x28
   154c8:	lsr	r2, r2, #22
   154cc:	orr	r1, r1, r2
   154d0:	eor	r0, r0, r1
   154d4:	ldr	r1, [sp, #40]	; 0x28
   154d8:	ldr	r2, [sp, #36]	; 0x24
   154dc:	and	r1, r1, r2
   154e0:	ldr	r2, [sp, #32]
   154e4:	ldr	r3, [sp, #40]	; 0x28
   154e8:	ldr	ip, [sp, #36]	; 0x24
   154ec:	orr	r3, r3, ip
   154f0:	and	r2, r2, r3
   154f4:	orr	r1, r1, r2
   154f8:	add	r0, r0, r1
   154fc:	str	r0, [sp, #12]
   15500:	ldr	r0, [sp, #44]	; 0x2c
   15504:	ldr	r1, [sp, #24]
   15508:	lsl	r1, r1, #26
   1550c:	ldr	r2, [sp, #24]
   15510:	lsr	r2, r2, #6
   15514:	orr	r1, r1, r2
   15518:	ldr	r2, [sp, #24]
   1551c:	lsl	r2, r2, #21
   15520:	ldr	r3, [sp, #24]
   15524:	lsr	r3, r3, #11
   15528:	orr	r2, r2, r3
   1552c:	eor	r1, r1, r2
   15530:	ldr	r2, [sp, #24]
   15534:	lsl	r2, r2, #7
   15538:	ldr	r3, [sp, #24]
   1553c:	lsr	r3, r3, #25
   15540:	orr	r2, r2, r3
   15544:	eor	r1, r1, r2
   15548:	add	r0, r0, r1
   1554c:	ldr	r1, [sp, #48]	; 0x30
   15550:	ldr	r2, [sp, #24]
   15554:	ldr	r3, [sp, #52]	; 0x34
   15558:	ldr	ip, [sp, #48]	; 0x30
   1555c:	eor	r3, r3, ip
   15560:	and	r2, r2, r3
   15564:	eor	r1, r1, r2
   15568:	add	r0, r0, r1
   1556c:	movw	r1, #30216	; 0x7608
   15570:	movt	r1, #1
   15574:	ldr	r1, [r1, #180]	; 0xb4
   15578:	add	r0, r0, r1
   1557c:	ldr	r1, [sp, #100]	; 0x64
   15580:	lsl	r1, r1, #15
   15584:	ldr	r2, [sp, #100]	; 0x64
   15588:	lsr	r2, r2, #17
   1558c:	orr	r1, r1, r2
   15590:	ldr	r2, [sp, #100]	; 0x64
   15594:	lsl	r2, r2, #13
   15598:	ldr	r3, [sp, #100]	; 0x64
   1559c:	lsr	r3, r3, #19
   155a0:	orr	r2, r2, r3
   155a4:	eor	r1, r1, r2
   155a8:	ldr	r2, [sp, #100]	; 0x64
   155ac:	lsr	r2, r2, #10
   155b0:	eor	r1, r1, r2
   155b4:	ldr	r2, [sp, #80]	; 0x50
   155b8:	add	r1, r1, r2
   155bc:	ldr	r2, [sp, #112]	; 0x70
   155c0:	lsl	r2, r2, #25
   155c4:	ldr	r3, [sp, #112]	; 0x70
   155c8:	lsr	r3, r3, #7
   155cc:	orr	r2, r2, r3
   155d0:	ldr	r3, [sp, #112]	; 0x70
   155d4:	lsl	r3, r3, #14
   155d8:	ldr	ip, [sp, #112]	; 0x70
   155dc:	lsr	ip, ip, #18
   155e0:	orr	r3, r3, ip
   155e4:	eor	r2, r2, r3
   155e8:	ldr	r3, [sp, #112]	; 0x70
   155ec:	lsr	r3, r3, #3
   155f0:	eor	r2, r2, r3
   155f4:	add	r1, r1, r2
   155f8:	ldr	r2, [sp, #108]	; 0x6c
   155fc:	add	r1, r1, r2
   15600:	str	r1, [sp, #16]
   15604:	ldr	r1, [sp, #16]
   15608:	str	r1, [sp, #108]	; 0x6c
   1560c:	add	r0, r0, r1
   15610:	str	r0, [sp, #8]
   15614:	ldr	r0, [sp, #8]
   15618:	ldr	r1, [sp, #28]
   1561c:	add	r0, r1, r0
   15620:	str	r0, [sp, #28]
   15624:	ldr	r0, [sp, #12]
   15628:	ldr	r1, [sp, #8]
   1562c:	add	r0, r0, r1
   15630:	str	r0, [sp, #44]	; 0x2c
   15634:	b	15638 <abort@plt+0x50ec>
   15638:	ldr	r0, [sp, #44]	; 0x2c
   1563c:	lsl	r0, r0, #30
   15640:	ldr	r1, [sp, #44]	; 0x2c
   15644:	lsr	r1, r1, #2
   15648:	orr	r0, r0, r1
   1564c:	ldr	r1, [sp, #44]	; 0x2c
   15650:	lsl	r1, r1, #19
   15654:	ldr	r2, [sp, #44]	; 0x2c
   15658:	lsr	r2, r2, #13
   1565c:	orr	r1, r1, r2
   15660:	eor	r0, r0, r1
   15664:	ldr	r1, [sp, #44]	; 0x2c
   15668:	lsl	r1, r1, #10
   1566c:	ldr	r2, [sp, #44]	; 0x2c
   15670:	lsr	r2, r2, #22
   15674:	orr	r1, r1, r2
   15678:	eor	r0, r0, r1
   1567c:	ldr	r1, [sp, #44]	; 0x2c
   15680:	ldr	r2, [sp, #40]	; 0x28
   15684:	and	r1, r1, r2
   15688:	ldr	r2, [sp, #36]	; 0x24
   1568c:	ldr	r3, [sp, #44]	; 0x2c
   15690:	ldr	ip, [sp, #40]	; 0x28
   15694:	orr	r3, r3, ip
   15698:	and	r2, r2, r3
   1569c:	orr	r1, r1, r2
   156a0:	add	r0, r0, r1
   156a4:	str	r0, [sp, #12]
   156a8:	ldr	r0, [sp, #48]	; 0x30
   156ac:	ldr	r1, [sp, #28]
   156b0:	lsl	r1, r1, #26
   156b4:	ldr	r2, [sp, #28]
   156b8:	lsr	r2, r2, #6
   156bc:	orr	r1, r1, r2
   156c0:	ldr	r2, [sp, #28]
   156c4:	lsl	r2, r2, #21
   156c8:	ldr	r3, [sp, #28]
   156cc:	lsr	r3, r3, #11
   156d0:	orr	r2, r2, r3
   156d4:	eor	r1, r1, r2
   156d8:	ldr	r2, [sp, #28]
   156dc:	lsl	r2, r2, #7
   156e0:	ldr	r3, [sp, #28]
   156e4:	lsr	r3, r3, #25
   156e8:	orr	r2, r2, r3
   156ec:	eor	r1, r1, r2
   156f0:	add	r0, r0, r1
   156f4:	ldr	r1, [sp, #52]	; 0x34
   156f8:	ldr	r2, [sp, #28]
   156fc:	ldr	r3, [sp, #24]
   15700:	ldr	ip, [sp, #52]	; 0x34
   15704:	eor	r3, r3, ip
   15708:	and	r2, r2, r3
   1570c:	eor	r1, r1, r2
   15710:	add	r0, r0, r1
   15714:	movw	r1, #30216	; 0x7608
   15718:	movt	r1, #1
   1571c:	ldr	r1, [r1, #184]	; 0xb8
   15720:	add	r0, r0, r1
   15724:	ldr	r1, [sp, #104]	; 0x68
   15728:	lsl	r1, r1, #15
   1572c:	ldr	r2, [sp, #104]	; 0x68
   15730:	lsr	r2, r2, #17
   15734:	orr	r1, r1, r2
   15738:	ldr	r2, [sp, #104]	; 0x68
   1573c:	lsl	r2, r2, #13
   15740:	ldr	r3, [sp, #104]	; 0x68
   15744:	lsr	r3, r3, #19
   15748:	orr	r2, r2, r3
   1574c:	eor	r1, r1, r2
   15750:	ldr	r2, [sp, #104]	; 0x68
   15754:	lsr	r2, r2, #10
   15758:	eor	r1, r1, r2
   1575c:	ldr	r2, [sp, #84]	; 0x54
   15760:	add	r1, r1, r2
   15764:	ldr	r2, [sp, #116]	; 0x74
   15768:	lsl	r2, r2, #25
   1576c:	ldr	r3, [sp, #116]	; 0x74
   15770:	lsr	r3, r3, #7
   15774:	orr	r2, r2, r3
   15778:	ldr	r3, [sp, #116]	; 0x74
   1577c:	lsl	r3, r3, #14
   15780:	ldr	ip, [sp, #116]	; 0x74
   15784:	lsr	ip, ip, #18
   15788:	orr	r3, r3, ip
   1578c:	eor	r2, r2, r3
   15790:	ldr	r3, [sp, #116]	; 0x74
   15794:	lsr	r3, r3, #3
   15798:	eor	r2, r2, r3
   1579c:	add	r1, r1, r2
   157a0:	ldr	r2, [sp, #112]	; 0x70
   157a4:	add	r1, r1, r2
   157a8:	str	r1, [sp, #16]
   157ac:	ldr	r1, [sp, #16]
   157b0:	str	r1, [sp, #112]	; 0x70
   157b4:	add	r0, r0, r1
   157b8:	str	r0, [sp, #8]
   157bc:	ldr	r0, [sp, #8]
   157c0:	ldr	r1, [sp, #32]
   157c4:	add	r0, r1, r0
   157c8:	str	r0, [sp, #32]
   157cc:	ldr	r0, [sp, #12]
   157d0:	ldr	r1, [sp, #8]
   157d4:	add	r0, r0, r1
   157d8:	str	r0, [sp, #48]	; 0x30
   157dc:	b	157e0 <abort@plt+0x5294>
   157e0:	ldr	r0, [sp, #48]	; 0x30
   157e4:	lsl	r0, r0, #30
   157e8:	ldr	r1, [sp, #48]	; 0x30
   157ec:	lsr	r1, r1, #2
   157f0:	orr	r0, r0, r1
   157f4:	ldr	r1, [sp, #48]	; 0x30
   157f8:	lsl	r1, r1, #19
   157fc:	ldr	r2, [sp, #48]	; 0x30
   15800:	lsr	r2, r2, #13
   15804:	orr	r1, r1, r2
   15808:	eor	r0, r0, r1
   1580c:	ldr	r1, [sp, #48]	; 0x30
   15810:	lsl	r1, r1, #10
   15814:	ldr	r2, [sp, #48]	; 0x30
   15818:	lsr	r2, r2, #22
   1581c:	orr	r1, r1, r2
   15820:	eor	r0, r0, r1
   15824:	ldr	r1, [sp, #48]	; 0x30
   15828:	ldr	r2, [sp, #44]	; 0x2c
   1582c:	and	r1, r1, r2
   15830:	ldr	r2, [sp, #40]	; 0x28
   15834:	ldr	r3, [sp, #48]	; 0x30
   15838:	ldr	ip, [sp, #44]	; 0x2c
   1583c:	orr	r3, r3, ip
   15840:	and	r2, r2, r3
   15844:	orr	r1, r1, r2
   15848:	add	r0, r0, r1
   1584c:	str	r0, [sp, #12]
   15850:	ldr	r0, [sp, #52]	; 0x34
   15854:	ldr	r1, [sp, #32]
   15858:	lsl	r1, r1, #26
   1585c:	ldr	r2, [sp, #32]
   15860:	lsr	r2, r2, #6
   15864:	orr	r1, r1, r2
   15868:	ldr	r2, [sp, #32]
   1586c:	lsl	r2, r2, #21
   15870:	ldr	r3, [sp, #32]
   15874:	lsr	r3, r3, #11
   15878:	orr	r2, r2, r3
   1587c:	eor	r1, r1, r2
   15880:	ldr	r2, [sp, #32]
   15884:	lsl	r2, r2, #7
   15888:	ldr	r3, [sp, #32]
   1588c:	lsr	r3, r3, #25
   15890:	orr	r2, r2, r3
   15894:	eor	r1, r1, r2
   15898:	add	r0, r0, r1
   1589c:	ldr	r1, [sp, #24]
   158a0:	ldr	r2, [sp, #32]
   158a4:	ldr	r3, [sp, #28]
   158a8:	ldr	ip, [sp, #24]
   158ac:	eor	r3, r3, ip
   158b0:	and	r2, r2, r3
   158b4:	eor	r1, r1, r2
   158b8:	add	r0, r0, r1
   158bc:	movw	r1, #30216	; 0x7608
   158c0:	movt	r1, #1
   158c4:	ldr	r1, [r1, #188]	; 0xbc
   158c8:	add	r0, r0, r1
   158cc:	ldr	r1, [sp, #108]	; 0x6c
   158d0:	lsl	r1, r1, #15
   158d4:	ldr	r2, [sp, #108]	; 0x6c
   158d8:	lsr	r2, r2, #17
   158dc:	orr	r1, r1, r2
   158e0:	ldr	r2, [sp, #108]	; 0x6c
   158e4:	lsl	r2, r2, #13
   158e8:	ldr	r3, [sp, #108]	; 0x6c
   158ec:	lsr	r3, r3, #19
   158f0:	orr	r2, r2, r3
   158f4:	eor	r1, r1, r2
   158f8:	ldr	r2, [sp, #108]	; 0x6c
   158fc:	lsr	r2, r2, #10
   15900:	eor	r1, r1, r2
   15904:	ldr	r2, [sp, #88]	; 0x58
   15908:	add	r1, r1, r2
   1590c:	ldr	r2, [sp, #56]	; 0x38
   15910:	lsl	r2, r2, #25
   15914:	ldr	r3, [sp, #56]	; 0x38
   15918:	lsr	r3, r3, #7
   1591c:	orr	r2, r2, r3
   15920:	ldr	r3, [sp, #56]	; 0x38
   15924:	lsl	r3, r3, #14
   15928:	ldr	ip, [sp, #56]	; 0x38
   1592c:	lsr	ip, ip, #18
   15930:	orr	r3, r3, ip
   15934:	eor	r2, r2, r3
   15938:	ldr	r3, [sp, #56]	; 0x38
   1593c:	lsr	r3, r3, #3
   15940:	eor	r2, r2, r3
   15944:	add	r1, r1, r2
   15948:	ldr	r2, [sp, #116]	; 0x74
   1594c:	add	r1, r1, r2
   15950:	str	r1, [sp, #16]
   15954:	ldr	r1, [sp, #16]
   15958:	str	r1, [sp, #116]	; 0x74
   1595c:	add	r0, r0, r1
   15960:	str	r0, [sp, #8]
   15964:	ldr	r0, [sp, #8]
   15968:	ldr	r1, [sp, #36]	; 0x24
   1596c:	add	r0, r1, r0
   15970:	str	r0, [sp, #36]	; 0x24
   15974:	ldr	r0, [sp, #12]
   15978:	ldr	r1, [sp, #8]
   1597c:	add	r0, r0, r1
   15980:	str	r0, [sp, #52]	; 0x34
   15984:	b	15988 <abort@plt+0x543c>
   15988:	ldr	r0, [sp, #52]	; 0x34
   1598c:	lsl	r0, r0, #30
   15990:	ldr	r1, [sp, #52]	; 0x34
   15994:	lsr	r1, r1, #2
   15998:	orr	r0, r0, r1
   1599c:	ldr	r1, [sp, #52]	; 0x34
   159a0:	lsl	r1, r1, #19
   159a4:	ldr	r2, [sp, #52]	; 0x34
   159a8:	lsr	r2, r2, #13
   159ac:	orr	r1, r1, r2
   159b0:	eor	r0, r0, r1
   159b4:	ldr	r1, [sp, #52]	; 0x34
   159b8:	lsl	r1, r1, #10
   159bc:	ldr	r2, [sp, #52]	; 0x34
   159c0:	lsr	r2, r2, #22
   159c4:	orr	r1, r1, r2
   159c8:	eor	r0, r0, r1
   159cc:	ldr	r1, [sp, #52]	; 0x34
   159d0:	ldr	r2, [sp, #48]	; 0x30
   159d4:	and	r1, r1, r2
   159d8:	ldr	r2, [sp, #44]	; 0x2c
   159dc:	ldr	r3, [sp, #52]	; 0x34
   159e0:	ldr	ip, [sp, #48]	; 0x30
   159e4:	orr	r3, r3, ip
   159e8:	and	r2, r2, r3
   159ec:	orr	r1, r1, r2
   159f0:	add	r0, r0, r1
   159f4:	str	r0, [sp, #12]
   159f8:	ldr	r0, [sp, #24]
   159fc:	ldr	r1, [sp, #36]	; 0x24
   15a00:	lsl	r1, r1, #26
   15a04:	ldr	r2, [sp, #36]	; 0x24
   15a08:	lsr	r2, r2, #6
   15a0c:	orr	r1, r1, r2
   15a10:	ldr	r2, [sp, #36]	; 0x24
   15a14:	lsl	r2, r2, #21
   15a18:	ldr	r3, [sp, #36]	; 0x24
   15a1c:	lsr	r3, r3, #11
   15a20:	orr	r2, r2, r3
   15a24:	eor	r1, r1, r2
   15a28:	ldr	r2, [sp, #36]	; 0x24
   15a2c:	lsl	r2, r2, #7
   15a30:	ldr	r3, [sp, #36]	; 0x24
   15a34:	lsr	r3, r3, #25
   15a38:	orr	r2, r2, r3
   15a3c:	eor	r1, r1, r2
   15a40:	add	r0, r0, r1
   15a44:	ldr	r1, [sp, #28]
   15a48:	ldr	r2, [sp, #36]	; 0x24
   15a4c:	ldr	r3, [sp, #32]
   15a50:	ldr	ip, [sp, #28]
   15a54:	eor	r3, r3, ip
   15a58:	and	r2, r2, r3
   15a5c:	eor	r1, r1, r2
   15a60:	add	r0, r0, r1
   15a64:	movw	r1, #30216	; 0x7608
   15a68:	movt	r1, #1
   15a6c:	ldr	r1, [r1, #192]	; 0xc0
   15a70:	add	r0, r0, r1
   15a74:	ldr	r1, [sp, #112]	; 0x70
   15a78:	lsl	r1, r1, #15
   15a7c:	ldr	r2, [sp, #112]	; 0x70
   15a80:	lsr	r2, r2, #17
   15a84:	orr	r1, r1, r2
   15a88:	ldr	r2, [sp, #112]	; 0x70
   15a8c:	lsl	r2, r2, #13
   15a90:	ldr	r3, [sp, #112]	; 0x70
   15a94:	lsr	r3, r3, #19
   15a98:	orr	r2, r2, r3
   15a9c:	eor	r1, r1, r2
   15aa0:	ldr	r2, [sp, #112]	; 0x70
   15aa4:	lsr	r2, r2, #10
   15aa8:	eor	r1, r1, r2
   15aac:	ldr	r2, [sp, #92]	; 0x5c
   15ab0:	add	r1, r1, r2
   15ab4:	ldr	r2, [sp, #60]	; 0x3c
   15ab8:	lsl	r2, r2, #25
   15abc:	ldr	r3, [sp, #60]	; 0x3c
   15ac0:	lsr	r3, r3, #7
   15ac4:	orr	r2, r2, r3
   15ac8:	ldr	r3, [sp, #60]	; 0x3c
   15acc:	lsl	r3, r3, #14
   15ad0:	ldr	ip, [sp, #60]	; 0x3c
   15ad4:	lsr	ip, ip, #18
   15ad8:	orr	r3, r3, ip
   15adc:	eor	r2, r2, r3
   15ae0:	ldr	r3, [sp, #60]	; 0x3c
   15ae4:	lsr	r3, r3, #3
   15ae8:	eor	r2, r2, r3
   15aec:	add	r1, r1, r2
   15af0:	ldr	r2, [sp, #56]	; 0x38
   15af4:	add	r1, r1, r2
   15af8:	str	r1, [sp, #16]
   15afc:	ldr	r1, [sp, #16]
   15b00:	str	r1, [sp, #56]	; 0x38
   15b04:	add	r0, r0, r1
   15b08:	str	r0, [sp, #8]
   15b0c:	ldr	r0, [sp, #8]
   15b10:	ldr	r1, [sp, #40]	; 0x28
   15b14:	add	r0, r1, r0
   15b18:	str	r0, [sp, #40]	; 0x28
   15b1c:	ldr	r0, [sp, #12]
   15b20:	ldr	r1, [sp, #8]
   15b24:	add	r0, r0, r1
   15b28:	str	r0, [sp, #24]
   15b2c:	b	15b30 <abort@plt+0x55e4>
   15b30:	ldr	r0, [sp, #24]
   15b34:	lsl	r0, r0, #30
   15b38:	ldr	r1, [sp, #24]
   15b3c:	lsr	r1, r1, #2
   15b40:	orr	r0, r0, r1
   15b44:	ldr	r1, [sp, #24]
   15b48:	lsl	r1, r1, #19
   15b4c:	ldr	r2, [sp, #24]
   15b50:	lsr	r2, r2, #13
   15b54:	orr	r1, r1, r2
   15b58:	eor	r0, r0, r1
   15b5c:	ldr	r1, [sp, #24]
   15b60:	lsl	r1, r1, #10
   15b64:	ldr	r2, [sp, #24]
   15b68:	lsr	r2, r2, #22
   15b6c:	orr	r1, r1, r2
   15b70:	eor	r0, r0, r1
   15b74:	ldr	r1, [sp, #24]
   15b78:	ldr	r2, [sp, #52]	; 0x34
   15b7c:	and	r1, r1, r2
   15b80:	ldr	r2, [sp, #48]	; 0x30
   15b84:	ldr	r3, [sp, #24]
   15b88:	ldr	ip, [sp, #52]	; 0x34
   15b8c:	orr	r3, r3, ip
   15b90:	and	r2, r2, r3
   15b94:	orr	r1, r1, r2
   15b98:	add	r0, r0, r1
   15b9c:	str	r0, [sp, #12]
   15ba0:	ldr	r0, [sp, #28]
   15ba4:	ldr	r1, [sp, #40]	; 0x28
   15ba8:	lsl	r1, r1, #26
   15bac:	ldr	r2, [sp, #40]	; 0x28
   15bb0:	lsr	r2, r2, #6
   15bb4:	orr	r1, r1, r2
   15bb8:	ldr	r2, [sp, #40]	; 0x28
   15bbc:	lsl	r2, r2, #21
   15bc0:	ldr	r3, [sp, #40]	; 0x28
   15bc4:	lsr	r3, r3, #11
   15bc8:	orr	r2, r2, r3
   15bcc:	eor	r1, r1, r2
   15bd0:	ldr	r2, [sp, #40]	; 0x28
   15bd4:	lsl	r2, r2, #7
   15bd8:	ldr	r3, [sp, #40]	; 0x28
   15bdc:	lsr	r3, r3, #25
   15be0:	orr	r2, r2, r3
   15be4:	eor	r1, r1, r2
   15be8:	add	r0, r0, r1
   15bec:	ldr	r1, [sp, #32]
   15bf0:	ldr	r2, [sp, #40]	; 0x28
   15bf4:	ldr	r3, [sp, #36]	; 0x24
   15bf8:	ldr	ip, [sp, #32]
   15bfc:	eor	r3, r3, ip
   15c00:	and	r2, r2, r3
   15c04:	eor	r1, r1, r2
   15c08:	add	r0, r0, r1
   15c0c:	movw	r1, #30216	; 0x7608
   15c10:	movt	r1, #1
   15c14:	ldr	r1, [r1, #196]	; 0xc4
   15c18:	add	r0, r0, r1
   15c1c:	ldr	r1, [sp, #116]	; 0x74
   15c20:	lsl	r1, r1, #15
   15c24:	ldr	r2, [sp, #116]	; 0x74
   15c28:	lsr	r2, r2, #17
   15c2c:	orr	r1, r1, r2
   15c30:	ldr	r2, [sp, #116]	; 0x74
   15c34:	lsl	r2, r2, #13
   15c38:	ldr	r3, [sp, #116]	; 0x74
   15c3c:	lsr	r3, r3, #19
   15c40:	orr	r2, r2, r3
   15c44:	eor	r1, r1, r2
   15c48:	ldr	r2, [sp, #116]	; 0x74
   15c4c:	lsr	r2, r2, #10
   15c50:	eor	r1, r1, r2
   15c54:	ldr	r2, [sp, #96]	; 0x60
   15c58:	add	r1, r1, r2
   15c5c:	ldr	r2, [sp, #64]	; 0x40
   15c60:	lsl	r2, r2, #25
   15c64:	ldr	r3, [sp, #64]	; 0x40
   15c68:	lsr	r3, r3, #7
   15c6c:	orr	r2, r2, r3
   15c70:	ldr	r3, [sp, #64]	; 0x40
   15c74:	lsl	r3, r3, #14
   15c78:	ldr	ip, [sp, #64]	; 0x40
   15c7c:	lsr	ip, ip, #18
   15c80:	orr	r3, r3, ip
   15c84:	eor	r2, r2, r3
   15c88:	ldr	r3, [sp, #64]	; 0x40
   15c8c:	lsr	r3, r3, #3
   15c90:	eor	r2, r2, r3
   15c94:	add	r1, r1, r2
   15c98:	ldr	r2, [sp, #60]	; 0x3c
   15c9c:	add	r1, r1, r2
   15ca0:	str	r1, [sp, #16]
   15ca4:	ldr	r1, [sp, #16]
   15ca8:	str	r1, [sp, #60]	; 0x3c
   15cac:	add	r0, r0, r1
   15cb0:	str	r0, [sp, #8]
   15cb4:	ldr	r0, [sp, #8]
   15cb8:	ldr	r1, [sp, #44]	; 0x2c
   15cbc:	add	r0, r1, r0
   15cc0:	str	r0, [sp, #44]	; 0x2c
   15cc4:	ldr	r0, [sp, #12]
   15cc8:	ldr	r1, [sp, #8]
   15ccc:	add	r0, r0, r1
   15cd0:	str	r0, [sp, #28]
   15cd4:	b	15cd8 <abort@plt+0x578c>
   15cd8:	ldr	r0, [sp, #28]
   15cdc:	lsl	r0, r0, #30
   15ce0:	ldr	r1, [sp, #28]
   15ce4:	lsr	r1, r1, #2
   15ce8:	orr	r0, r0, r1
   15cec:	ldr	r1, [sp, #28]
   15cf0:	lsl	r1, r1, #19
   15cf4:	ldr	r2, [sp, #28]
   15cf8:	lsr	r2, r2, #13
   15cfc:	orr	r1, r1, r2
   15d00:	eor	r0, r0, r1
   15d04:	ldr	r1, [sp, #28]
   15d08:	lsl	r1, r1, #10
   15d0c:	ldr	r2, [sp, #28]
   15d10:	lsr	r2, r2, #22
   15d14:	orr	r1, r1, r2
   15d18:	eor	r0, r0, r1
   15d1c:	ldr	r1, [sp, #28]
   15d20:	ldr	r2, [sp, #24]
   15d24:	and	r1, r1, r2
   15d28:	ldr	r2, [sp, #52]	; 0x34
   15d2c:	ldr	r3, [sp, #28]
   15d30:	ldr	ip, [sp, #24]
   15d34:	orr	r3, r3, ip
   15d38:	and	r2, r2, r3
   15d3c:	orr	r1, r1, r2
   15d40:	add	r0, r0, r1
   15d44:	str	r0, [sp, #12]
   15d48:	ldr	r0, [sp, #32]
   15d4c:	ldr	r1, [sp, #44]	; 0x2c
   15d50:	lsl	r1, r1, #26
   15d54:	ldr	r2, [sp, #44]	; 0x2c
   15d58:	lsr	r2, r2, #6
   15d5c:	orr	r1, r1, r2
   15d60:	ldr	r2, [sp, #44]	; 0x2c
   15d64:	lsl	r2, r2, #21
   15d68:	ldr	r3, [sp, #44]	; 0x2c
   15d6c:	lsr	r3, r3, #11
   15d70:	orr	r2, r2, r3
   15d74:	eor	r1, r1, r2
   15d78:	ldr	r2, [sp, #44]	; 0x2c
   15d7c:	lsl	r2, r2, #7
   15d80:	ldr	r3, [sp, #44]	; 0x2c
   15d84:	lsr	r3, r3, #25
   15d88:	orr	r2, r2, r3
   15d8c:	eor	r1, r1, r2
   15d90:	add	r0, r0, r1
   15d94:	ldr	r1, [sp, #36]	; 0x24
   15d98:	ldr	r2, [sp, #44]	; 0x2c
   15d9c:	ldr	r3, [sp, #40]	; 0x28
   15da0:	ldr	ip, [sp, #36]	; 0x24
   15da4:	eor	r3, r3, ip
   15da8:	and	r2, r2, r3
   15dac:	eor	r1, r1, r2
   15db0:	add	r0, r0, r1
   15db4:	movw	r1, #30216	; 0x7608
   15db8:	movt	r1, #1
   15dbc:	ldr	r1, [r1, #200]	; 0xc8
   15dc0:	add	r0, r0, r1
   15dc4:	ldr	r1, [sp, #56]	; 0x38
   15dc8:	lsl	r1, r1, #15
   15dcc:	ldr	r2, [sp, #56]	; 0x38
   15dd0:	lsr	r2, r2, #17
   15dd4:	orr	r1, r1, r2
   15dd8:	ldr	r2, [sp, #56]	; 0x38
   15ddc:	lsl	r2, r2, #13
   15de0:	ldr	r3, [sp, #56]	; 0x38
   15de4:	lsr	r3, r3, #19
   15de8:	orr	r2, r2, r3
   15dec:	eor	r1, r1, r2
   15df0:	ldr	r2, [sp, #56]	; 0x38
   15df4:	lsr	r2, r2, #10
   15df8:	eor	r1, r1, r2
   15dfc:	ldr	r2, [sp, #100]	; 0x64
   15e00:	add	r1, r1, r2
   15e04:	ldr	r2, [sp, #68]	; 0x44
   15e08:	lsl	r2, r2, #25
   15e0c:	ldr	r3, [sp, #68]	; 0x44
   15e10:	lsr	r3, r3, #7
   15e14:	orr	r2, r2, r3
   15e18:	ldr	r3, [sp, #68]	; 0x44
   15e1c:	lsl	r3, r3, #14
   15e20:	ldr	ip, [sp, #68]	; 0x44
   15e24:	lsr	ip, ip, #18
   15e28:	orr	r3, r3, ip
   15e2c:	eor	r2, r2, r3
   15e30:	ldr	r3, [sp, #68]	; 0x44
   15e34:	lsr	r3, r3, #3
   15e38:	eor	r2, r2, r3
   15e3c:	add	r1, r1, r2
   15e40:	ldr	r2, [sp, #64]	; 0x40
   15e44:	add	r1, r1, r2
   15e48:	str	r1, [sp, #16]
   15e4c:	ldr	r1, [sp, #16]
   15e50:	str	r1, [sp, #64]	; 0x40
   15e54:	add	r0, r0, r1
   15e58:	str	r0, [sp, #8]
   15e5c:	ldr	r0, [sp, #8]
   15e60:	ldr	r1, [sp, #48]	; 0x30
   15e64:	add	r0, r1, r0
   15e68:	str	r0, [sp, #48]	; 0x30
   15e6c:	ldr	r0, [sp, #12]
   15e70:	ldr	r1, [sp, #8]
   15e74:	add	r0, r0, r1
   15e78:	str	r0, [sp, #32]
   15e7c:	b	15e80 <abort@plt+0x5934>
   15e80:	ldr	r0, [sp, #32]
   15e84:	lsl	r0, r0, #30
   15e88:	ldr	r1, [sp, #32]
   15e8c:	lsr	r1, r1, #2
   15e90:	orr	r0, r0, r1
   15e94:	ldr	r1, [sp, #32]
   15e98:	lsl	r1, r1, #19
   15e9c:	ldr	r2, [sp, #32]
   15ea0:	lsr	r2, r2, #13
   15ea4:	orr	r1, r1, r2
   15ea8:	eor	r0, r0, r1
   15eac:	ldr	r1, [sp, #32]
   15eb0:	lsl	r1, r1, #10
   15eb4:	ldr	r2, [sp, #32]
   15eb8:	lsr	r2, r2, #22
   15ebc:	orr	r1, r1, r2
   15ec0:	eor	r0, r0, r1
   15ec4:	ldr	r1, [sp, #32]
   15ec8:	ldr	r2, [sp, #28]
   15ecc:	and	r1, r1, r2
   15ed0:	ldr	r2, [sp, #24]
   15ed4:	ldr	r3, [sp, #32]
   15ed8:	ldr	ip, [sp, #28]
   15edc:	orr	r3, r3, ip
   15ee0:	and	r2, r2, r3
   15ee4:	orr	r1, r1, r2
   15ee8:	add	r0, r0, r1
   15eec:	str	r0, [sp, #12]
   15ef0:	ldr	r0, [sp, #36]	; 0x24
   15ef4:	ldr	r1, [sp, #48]	; 0x30
   15ef8:	lsl	r1, r1, #26
   15efc:	ldr	r2, [sp, #48]	; 0x30
   15f00:	lsr	r2, r2, #6
   15f04:	orr	r1, r1, r2
   15f08:	ldr	r2, [sp, #48]	; 0x30
   15f0c:	lsl	r2, r2, #21
   15f10:	ldr	r3, [sp, #48]	; 0x30
   15f14:	lsr	r3, r3, #11
   15f18:	orr	r2, r2, r3
   15f1c:	eor	r1, r1, r2
   15f20:	ldr	r2, [sp, #48]	; 0x30
   15f24:	lsl	r2, r2, #7
   15f28:	ldr	r3, [sp, #48]	; 0x30
   15f2c:	lsr	r3, r3, #25
   15f30:	orr	r2, r2, r3
   15f34:	eor	r1, r1, r2
   15f38:	add	r0, r0, r1
   15f3c:	ldr	r1, [sp, #40]	; 0x28
   15f40:	ldr	r2, [sp, #48]	; 0x30
   15f44:	ldr	r3, [sp, #44]	; 0x2c
   15f48:	ldr	ip, [sp, #40]	; 0x28
   15f4c:	eor	r3, r3, ip
   15f50:	and	r2, r2, r3
   15f54:	eor	r1, r1, r2
   15f58:	add	r0, r0, r1
   15f5c:	movw	r1, #30216	; 0x7608
   15f60:	movt	r1, #1
   15f64:	ldr	r1, [r1, #204]	; 0xcc
   15f68:	add	r0, r0, r1
   15f6c:	ldr	r1, [sp, #60]	; 0x3c
   15f70:	lsl	r1, r1, #15
   15f74:	ldr	r2, [sp, #60]	; 0x3c
   15f78:	lsr	r2, r2, #17
   15f7c:	orr	r1, r1, r2
   15f80:	ldr	r2, [sp, #60]	; 0x3c
   15f84:	lsl	r2, r2, #13
   15f88:	ldr	r3, [sp, #60]	; 0x3c
   15f8c:	lsr	r3, r3, #19
   15f90:	orr	r2, r2, r3
   15f94:	eor	r1, r1, r2
   15f98:	ldr	r2, [sp, #60]	; 0x3c
   15f9c:	lsr	r2, r2, #10
   15fa0:	eor	r1, r1, r2
   15fa4:	ldr	r2, [sp, #104]	; 0x68
   15fa8:	add	r1, r1, r2
   15fac:	ldr	r2, [sp, #72]	; 0x48
   15fb0:	lsl	r2, r2, #25
   15fb4:	ldr	r3, [sp, #72]	; 0x48
   15fb8:	lsr	r3, r3, #7
   15fbc:	orr	r2, r2, r3
   15fc0:	ldr	r3, [sp, #72]	; 0x48
   15fc4:	lsl	r3, r3, #14
   15fc8:	ldr	ip, [sp, #72]	; 0x48
   15fcc:	lsr	ip, ip, #18
   15fd0:	orr	r3, r3, ip
   15fd4:	eor	r2, r2, r3
   15fd8:	ldr	r3, [sp, #72]	; 0x48
   15fdc:	lsr	r3, r3, #3
   15fe0:	eor	r2, r2, r3
   15fe4:	add	r1, r1, r2
   15fe8:	ldr	r2, [sp, #68]	; 0x44
   15fec:	add	r1, r1, r2
   15ff0:	str	r1, [sp, #16]
   15ff4:	ldr	r1, [sp, #16]
   15ff8:	str	r1, [sp, #68]	; 0x44
   15ffc:	add	r0, r0, r1
   16000:	str	r0, [sp, #8]
   16004:	ldr	r0, [sp, #8]
   16008:	ldr	r1, [sp, #52]	; 0x34
   1600c:	add	r0, r1, r0
   16010:	str	r0, [sp, #52]	; 0x34
   16014:	ldr	r0, [sp, #12]
   16018:	ldr	r1, [sp, #8]
   1601c:	add	r0, r0, r1
   16020:	str	r0, [sp, #36]	; 0x24
   16024:	b	16028 <abort@plt+0x5adc>
   16028:	ldr	r0, [sp, #36]	; 0x24
   1602c:	lsl	r0, r0, #30
   16030:	ldr	r1, [sp, #36]	; 0x24
   16034:	lsr	r1, r1, #2
   16038:	orr	r0, r0, r1
   1603c:	ldr	r1, [sp, #36]	; 0x24
   16040:	lsl	r1, r1, #19
   16044:	ldr	r2, [sp, #36]	; 0x24
   16048:	lsr	r2, r2, #13
   1604c:	orr	r1, r1, r2
   16050:	eor	r0, r0, r1
   16054:	ldr	r1, [sp, #36]	; 0x24
   16058:	lsl	r1, r1, #10
   1605c:	ldr	r2, [sp, #36]	; 0x24
   16060:	lsr	r2, r2, #22
   16064:	orr	r1, r1, r2
   16068:	eor	r0, r0, r1
   1606c:	ldr	r1, [sp, #36]	; 0x24
   16070:	ldr	r2, [sp, #32]
   16074:	and	r1, r1, r2
   16078:	ldr	r2, [sp, #28]
   1607c:	ldr	r3, [sp, #36]	; 0x24
   16080:	ldr	ip, [sp, #32]
   16084:	orr	r3, r3, ip
   16088:	and	r2, r2, r3
   1608c:	orr	r1, r1, r2
   16090:	add	r0, r0, r1
   16094:	str	r0, [sp, #12]
   16098:	ldr	r0, [sp, #40]	; 0x28
   1609c:	ldr	r1, [sp, #52]	; 0x34
   160a0:	lsl	r1, r1, #26
   160a4:	ldr	r2, [sp, #52]	; 0x34
   160a8:	lsr	r2, r2, #6
   160ac:	orr	r1, r1, r2
   160b0:	ldr	r2, [sp, #52]	; 0x34
   160b4:	lsl	r2, r2, #21
   160b8:	ldr	r3, [sp, #52]	; 0x34
   160bc:	lsr	r3, r3, #11
   160c0:	orr	r2, r2, r3
   160c4:	eor	r1, r1, r2
   160c8:	ldr	r2, [sp, #52]	; 0x34
   160cc:	lsl	r2, r2, #7
   160d0:	ldr	r3, [sp, #52]	; 0x34
   160d4:	lsr	r3, r3, #25
   160d8:	orr	r2, r2, r3
   160dc:	eor	r1, r1, r2
   160e0:	add	r0, r0, r1
   160e4:	ldr	r1, [sp, #44]	; 0x2c
   160e8:	ldr	r2, [sp, #52]	; 0x34
   160ec:	ldr	r3, [sp, #48]	; 0x30
   160f0:	ldr	ip, [sp, #44]	; 0x2c
   160f4:	eor	r3, r3, ip
   160f8:	and	r2, r2, r3
   160fc:	eor	r1, r1, r2
   16100:	add	r0, r0, r1
   16104:	movw	r1, #30216	; 0x7608
   16108:	movt	r1, #1
   1610c:	ldr	r1, [r1, #208]	; 0xd0
   16110:	add	r0, r0, r1
   16114:	ldr	r1, [sp, #64]	; 0x40
   16118:	lsl	r1, r1, #15
   1611c:	ldr	r2, [sp, #64]	; 0x40
   16120:	lsr	r2, r2, #17
   16124:	orr	r1, r1, r2
   16128:	ldr	r2, [sp, #64]	; 0x40
   1612c:	lsl	r2, r2, #13
   16130:	ldr	r3, [sp, #64]	; 0x40
   16134:	lsr	r3, r3, #19
   16138:	orr	r2, r2, r3
   1613c:	eor	r1, r1, r2
   16140:	ldr	r2, [sp, #64]	; 0x40
   16144:	lsr	r2, r2, #10
   16148:	eor	r1, r1, r2
   1614c:	ldr	r2, [sp, #108]	; 0x6c
   16150:	add	r1, r1, r2
   16154:	ldr	r2, [sp, #76]	; 0x4c
   16158:	lsl	r2, r2, #25
   1615c:	ldr	r3, [sp, #76]	; 0x4c
   16160:	lsr	r3, r3, #7
   16164:	orr	r2, r2, r3
   16168:	ldr	r3, [sp, #76]	; 0x4c
   1616c:	lsl	r3, r3, #14
   16170:	ldr	ip, [sp, #76]	; 0x4c
   16174:	lsr	ip, ip, #18
   16178:	orr	r3, r3, ip
   1617c:	eor	r2, r2, r3
   16180:	ldr	r3, [sp, #76]	; 0x4c
   16184:	lsr	r3, r3, #3
   16188:	eor	r2, r2, r3
   1618c:	add	r1, r1, r2
   16190:	ldr	r2, [sp, #72]	; 0x48
   16194:	add	r1, r1, r2
   16198:	str	r1, [sp, #16]
   1619c:	ldr	r1, [sp, #16]
   161a0:	str	r1, [sp, #72]	; 0x48
   161a4:	add	r0, r0, r1
   161a8:	str	r0, [sp, #8]
   161ac:	ldr	r0, [sp, #8]
   161b0:	ldr	r1, [sp, #24]
   161b4:	add	r0, r1, r0
   161b8:	str	r0, [sp, #24]
   161bc:	ldr	r0, [sp, #12]
   161c0:	ldr	r1, [sp, #8]
   161c4:	add	r0, r0, r1
   161c8:	str	r0, [sp, #40]	; 0x28
   161cc:	b	161d0 <abort@plt+0x5c84>
   161d0:	ldr	r0, [sp, #40]	; 0x28
   161d4:	lsl	r0, r0, #30
   161d8:	ldr	r1, [sp, #40]	; 0x28
   161dc:	lsr	r1, r1, #2
   161e0:	orr	r0, r0, r1
   161e4:	ldr	r1, [sp, #40]	; 0x28
   161e8:	lsl	r1, r1, #19
   161ec:	ldr	r2, [sp, #40]	; 0x28
   161f0:	lsr	r2, r2, #13
   161f4:	orr	r1, r1, r2
   161f8:	eor	r0, r0, r1
   161fc:	ldr	r1, [sp, #40]	; 0x28
   16200:	lsl	r1, r1, #10
   16204:	ldr	r2, [sp, #40]	; 0x28
   16208:	lsr	r2, r2, #22
   1620c:	orr	r1, r1, r2
   16210:	eor	r0, r0, r1
   16214:	ldr	r1, [sp, #40]	; 0x28
   16218:	ldr	r2, [sp, #36]	; 0x24
   1621c:	and	r1, r1, r2
   16220:	ldr	r2, [sp, #32]
   16224:	ldr	r3, [sp, #40]	; 0x28
   16228:	ldr	ip, [sp, #36]	; 0x24
   1622c:	orr	r3, r3, ip
   16230:	and	r2, r2, r3
   16234:	orr	r1, r1, r2
   16238:	add	r0, r0, r1
   1623c:	str	r0, [sp, #12]
   16240:	ldr	r0, [sp, #44]	; 0x2c
   16244:	ldr	r1, [sp, #24]
   16248:	lsl	r1, r1, #26
   1624c:	ldr	r2, [sp, #24]
   16250:	lsr	r2, r2, #6
   16254:	orr	r1, r1, r2
   16258:	ldr	r2, [sp, #24]
   1625c:	lsl	r2, r2, #21
   16260:	ldr	r3, [sp, #24]
   16264:	lsr	r3, r3, #11
   16268:	orr	r2, r2, r3
   1626c:	eor	r1, r1, r2
   16270:	ldr	r2, [sp, #24]
   16274:	lsl	r2, r2, #7
   16278:	ldr	r3, [sp, #24]
   1627c:	lsr	r3, r3, #25
   16280:	orr	r2, r2, r3
   16284:	eor	r1, r1, r2
   16288:	add	r0, r0, r1
   1628c:	ldr	r1, [sp, #48]	; 0x30
   16290:	ldr	r2, [sp, #24]
   16294:	ldr	r3, [sp, #52]	; 0x34
   16298:	ldr	ip, [sp, #48]	; 0x30
   1629c:	eor	r3, r3, ip
   162a0:	and	r2, r2, r3
   162a4:	eor	r1, r1, r2
   162a8:	add	r0, r0, r1
   162ac:	movw	r1, #30216	; 0x7608
   162b0:	movt	r1, #1
   162b4:	ldr	r1, [r1, #212]	; 0xd4
   162b8:	add	r0, r0, r1
   162bc:	ldr	r1, [sp, #68]	; 0x44
   162c0:	lsl	r1, r1, #15
   162c4:	ldr	r2, [sp, #68]	; 0x44
   162c8:	lsr	r2, r2, #17
   162cc:	orr	r1, r1, r2
   162d0:	ldr	r2, [sp, #68]	; 0x44
   162d4:	lsl	r2, r2, #13
   162d8:	ldr	r3, [sp, #68]	; 0x44
   162dc:	lsr	r3, r3, #19
   162e0:	orr	r2, r2, r3
   162e4:	eor	r1, r1, r2
   162e8:	ldr	r2, [sp, #68]	; 0x44
   162ec:	lsr	r2, r2, #10
   162f0:	eor	r1, r1, r2
   162f4:	ldr	r2, [sp, #112]	; 0x70
   162f8:	add	r1, r1, r2
   162fc:	ldr	r2, [sp, #80]	; 0x50
   16300:	lsl	r2, r2, #25
   16304:	ldr	r3, [sp, #80]	; 0x50
   16308:	lsr	r3, r3, #7
   1630c:	orr	r2, r2, r3
   16310:	ldr	r3, [sp, #80]	; 0x50
   16314:	lsl	r3, r3, #14
   16318:	ldr	ip, [sp, #80]	; 0x50
   1631c:	lsr	ip, ip, #18
   16320:	orr	r3, r3, ip
   16324:	eor	r2, r2, r3
   16328:	ldr	r3, [sp, #80]	; 0x50
   1632c:	lsr	r3, r3, #3
   16330:	eor	r2, r2, r3
   16334:	add	r1, r1, r2
   16338:	ldr	r2, [sp, #76]	; 0x4c
   1633c:	add	r1, r1, r2
   16340:	str	r1, [sp, #16]
   16344:	ldr	r1, [sp, #16]
   16348:	str	r1, [sp, #76]	; 0x4c
   1634c:	add	r0, r0, r1
   16350:	str	r0, [sp, #8]
   16354:	ldr	r0, [sp, #8]
   16358:	ldr	r1, [sp, #28]
   1635c:	add	r0, r1, r0
   16360:	str	r0, [sp, #28]
   16364:	ldr	r0, [sp, #12]
   16368:	ldr	r1, [sp, #8]
   1636c:	add	r0, r0, r1
   16370:	str	r0, [sp, #44]	; 0x2c
   16374:	b	16378 <abort@plt+0x5e2c>
   16378:	ldr	r0, [sp, #44]	; 0x2c
   1637c:	lsl	r0, r0, #30
   16380:	ldr	r1, [sp, #44]	; 0x2c
   16384:	lsr	r1, r1, #2
   16388:	orr	r0, r0, r1
   1638c:	ldr	r1, [sp, #44]	; 0x2c
   16390:	lsl	r1, r1, #19
   16394:	ldr	r2, [sp, #44]	; 0x2c
   16398:	lsr	r2, r2, #13
   1639c:	orr	r1, r1, r2
   163a0:	eor	r0, r0, r1
   163a4:	ldr	r1, [sp, #44]	; 0x2c
   163a8:	lsl	r1, r1, #10
   163ac:	ldr	r2, [sp, #44]	; 0x2c
   163b0:	lsr	r2, r2, #22
   163b4:	orr	r1, r1, r2
   163b8:	eor	r0, r0, r1
   163bc:	ldr	r1, [sp, #44]	; 0x2c
   163c0:	ldr	r2, [sp, #40]	; 0x28
   163c4:	and	r1, r1, r2
   163c8:	ldr	r2, [sp, #36]	; 0x24
   163cc:	ldr	r3, [sp, #44]	; 0x2c
   163d0:	ldr	ip, [sp, #40]	; 0x28
   163d4:	orr	r3, r3, ip
   163d8:	and	r2, r2, r3
   163dc:	orr	r1, r1, r2
   163e0:	add	r0, r0, r1
   163e4:	str	r0, [sp, #12]
   163e8:	ldr	r0, [sp, #48]	; 0x30
   163ec:	ldr	r1, [sp, #28]
   163f0:	lsl	r1, r1, #26
   163f4:	ldr	r2, [sp, #28]
   163f8:	lsr	r2, r2, #6
   163fc:	orr	r1, r1, r2
   16400:	ldr	r2, [sp, #28]
   16404:	lsl	r2, r2, #21
   16408:	ldr	r3, [sp, #28]
   1640c:	lsr	r3, r3, #11
   16410:	orr	r2, r2, r3
   16414:	eor	r1, r1, r2
   16418:	ldr	r2, [sp, #28]
   1641c:	lsl	r2, r2, #7
   16420:	ldr	r3, [sp, #28]
   16424:	lsr	r3, r3, #25
   16428:	orr	r2, r2, r3
   1642c:	eor	r1, r1, r2
   16430:	add	r0, r0, r1
   16434:	ldr	r1, [sp, #52]	; 0x34
   16438:	ldr	r2, [sp, #28]
   1643c:	ldr	r3, [sp, #24]
   16440:	ldr	ip, [sp, #52]	; 0x34
   16444:	eor	r3, r3, ip
   16448:	and	r2, r2, r3
   1644c:	eor	r1, r1, r2
   16450:	add	r0, r0, r1
   16454:	movw	r1, #30216	; 0x7608
   16458:	movt	r1, #1
   1645c:	ldr	r1, [r1, #216]	; 0xd8
   16460:	add	r0, r0, r1
   16464:	ldr	r1, [sp, #72]	; 0x48
   16468:	lsl	r1, r1, #15
   1646c:	ldr	r2, [sp, #72]	; 0x48
   16470:	lsr	r2, r2, #17
   16474:	orr	r1, r1, r2
   16478:	ldr	r2, [sp, #72]	; 0x48
   1647c:	lsl	r2, r2, #13
   16480:	ldr	r3, [sp, #72]	; 0x48
   16484:	lsr	r3, r3, #19
   16488:	orr	r2, r2, r3
   1648c:	eor	r1, r1, r2
   16490:	ldr	r2, [sp, #72]	; 0x48
   16494:	lsr	r2, r2, #10
   16498:	eor	r1, r1, r2
   1649c:	ldr	r2, [sp, #116]	; 0x74
   164a0:	add	r1, r1, r2
   164a4:	ldr	r2, [sp, #84]	; 0x54
   164a8:	lsl	r2, r2, #25
   164ac:	ldr	r3, [sp, #84]	; 0x54
   164b0:	lsr	r3, r3, #7
   164b4:	orr	r2, r2, r3
   164b8:	ldr	r3, [sp, #84]	; 0x54
   164bc:	lsl	r3, r3, #14
   164c0:	ldr	ip, [sp, #84]	; 0x54
   164c4:	lsr	ip, ip, #18
   164c8:	orr	r3, r3, ip
   164cc:	eor	r2, r2, r3
   164d0:	ldr	r3, [sp, #84]	; 0x54
   164d4:	lsr	r3, r3, #3
   164d8:	eor	r2, r2, r3
   164dc:	add	r1, r1, r2
   164e0:	ldr	r2, [sp, #80]	; 0x50
   164e4:	add	r1, r1, r2
   164e8:	str	r1, [sp, #16]
   164ec:	ldr	r1, [sp, #16]
   164f0:	str	r1, [sp, #80]	; 0x50
   164f4:	add	r0, r0, r1
   164f8:	str	r0, [sp, #8]
   164fc:	ldr	r0, [sp, #8]
   16500:	ldr	r1, [sp, #32]
   16504:	add	r0, r1, r0
   16508:	str	r0, [sp, #32]
   1650c:	ldr	r0, [sp, #12]
   16510:	ldr	r1, [sp, #8]
   16514:	add	r0, r0, r1
   16518:	str	r0, [sp, #48]	; 0x30
   1651c:	b	16520 <abort@plt+0x5fd4>
   16520:	ldr	r0, [sp, #48]	; 0x30
   16524:	lsl	r0, r0, #30
   16528:	ldr	r1, [sp, #48]	; 0x30
   1652c:	lsr	r1, r1, #2
   16530:	orr	r0, r0, r1
   16534:	ldr	r1, [sp, #48]	; 0x30
   16538:	lsl	r1, r1, #19
   1653c:	ldr	r2, [sp, #48]	; 0x30
   16540:	lsr	r2, r2, #13
   16544:	orr	r1, r1, r2
   16548:	eor	r0, r0, r1
   1654c:	ldr	r1, [sp, #48]	; 0x30
   16550:	lsl	r1, r1, #10
   16554:	ldr	r2, [sp, #48]	; 0x30
   16558:	lsr	r2, r2, #22
   1655c:	orr	r1, r1, r2
   16560:	eor	r0, r0, r1
   16564:	ldr	r1, [sp, #48]	; 0x30
   16568:	ldr	r2, [sp, #44]	; 0x2c
   1656c:	and	r1, r1, r2
   16570:	ldr	r2, [sp, #40]	; 0x28
   16574:	ldr	r3, [sp, #48]	; 0x30
   16578:	ldr	ip, [sp, #44]	; 0x2c
   1657c:	orr	r3, r3, ip
   16580:	and	r2, r2, r3
   16584:	orr	r1, r1, r2
   16588:	add	r0, r0, r1
   1658c:	str	r0, [sp, #12]
   16590:	ldr	r0, [sp, #52]	; 0x34
   16594:	ldr	r1, [sp, #32]
   16598:	lsl	r1, r1, #26
   1659c:	ldr	r2, [sp, #32]
   165a0:	lsr	r2, r2, #6
   165a4:	orr	r1, r1, r2
   165a8:	ldr	r2, [sp, #32]
   165ac:	lsl	r2, r2, #21
   165b0:	ldr	r3, [sp, #32]
   165b4:	lsr	r3, r3, #11
   165b8:	orr	r2, r2, r3
   165bc:	eor	r1, r1, r2
   165c0:	ldr	r2, [sp, #32]
   165c4:	lsl	r2, r2, #7
   165c8:	ldr	r3, [sp, #32]
   165cc:	lsr	r3, r3, #25
   165d0:	orr	r2, r2, r3
   165d4:	eor	r1, r1, r2
   165d8:	add	r0, r0, r1
   165dc:	ldr	r1, [sp, #24]
   165e0:	ldr	r2, [sp, #32]
   165e4:	ldr	r3, [sp, #28]
   165e8:	ldr	ip, [sp, #24]
   165ec:	eor	r3, r3, ip
   165f0:	and	r2, r2, r3
   165f4:	eor	r1, r1, r2
   165f8:	add	r0, r0, r1
   165fc:	movw	r1, #30216	; 0x7608
   16600:	movt	r1, #1
   16604:	ldr	r1, [r1, #220]	; 0xdc
   16608:	add	r0, r0, r1
   1660c:	ldr	r1, [sp, #76]	; 0x4c
   16610:	lsl	r1, r1, #15
   16614:	ldr	r2, [sp, #76]	; 0x4c
   16618:	lsr	r2, r2, #17
   1661c:	orr	r1, r1, r2
   16620:	ldr	r2, [sp, #76]	; 0x4c
   16624:	lsl	r2, r2, #13
   16628:	ldr	r3, [sp, #76]	; 0x4c
   1662c:	lsr	r3, r3, #19
   16630:	orr	r2, r2, r3
   16634:	eor	r1, r1, r2
   16638:	ldr	r2, [sp, #76]	; 0x4c
   1663c:	lsr	r2, r2, #10
   16640:	eor	r1, r1, r2
   16644:	ldr	r2, [sp, #56]	; 0x38
   16648:	add	r1, r1, r2
   1664c:	ldr	r2, [sp, #88]	; 0x58
   16650:	lsl	r2, r2, #25
   16654:	ldr	r3, [sp, #88]	; 0x58
   16658:	lsr	r3, r3, #7
   1665c:	orr	r2, r2, r3
   16660:	ldr	r3, [sp, #88]	; 0x58
   16664:	lsl	r3, r3, #14
   16668:	ldr	ip, [sp, #88]	; 0x58
   1666c:	lsr	ip, ip, #18
   16670:	orr	r3, r3, ip
   16674:	eor	r2, r2, r3
   16678:	ldr	r3, [sp, #88]	; 0x58
   1667c:	lsr	r3, r3, #3
   16680:	eor	r2, r2, r3
   16684:	add	r1, r1, r2
   16688:	ldr	r2, [sp, #84]	; 0x54
   1668c:	add	r1, r1, r2
   16690:	str	r1, [sp, #16]
   16694:	ldr	r1, [sp, #16]
   16698:	str	r1, [sp, #84]	; 0x54
   1669c:	add	r0, r0, r1
   166a0:	str	r0, [sp, #8]
   166a4:	ldr	r0, [sp, #8]
   166a8:	ldr	r1, [sp, #36]	; 0x24
   166ac:	add	r0, r1, r0
   166b0:	str	r0, [sp, #36]	; 0x24
   166b4:	ldr	r0, [sp, #12]
   166b8:	ldr	r1, [sp, #8]
   166bc:	add	r0, r0, r1
   166c0:	str	r0, [sp, #52]	; 0x34
   166c4:	b	166c8 <abort@plt+0x617c>
   166c8:	ldr	r0, [sp, #52]	; 0x34
   166cc:	lsl	r0, r0, #30
   166d0:	ldr	r1, [sp, #52]	; 0x34
   166d4:	lsr	r1, r1, #2
   166d8:	orr	r0, r0, r1
   166dc:	ldr	r1, [sp, #52]	; 0x34
   166e0:	lsl	r1, r1, #19
   166e4:	ldr	r2, [sp, #52]	; 0x34
   166e8:	lsr	r2, r2, #13
   166ec:	orr	r1, r1, r2
   166f0:	eor	r0, r0, r1
   166f4:	ldr	r1, [sp, #52]	; 0x34
   166f8:	lsl	r1, r1, #10
   166fc:	ldr	r2, [sp, #52]	; 0x34
   16700:	lsr	r2, r2, #22
   16704:	orr	r1, r1, r2
   16708:	eor	r0, r0, r1
   1670c:	ldr	r1, [sp, #52]	; 0x34
   16710:	ldr	r2, [sp, #48]	; 0x30
   16714:	and	r1, r1, r2
   16718:	ldr	r2, [sp, #44]	; 0x2c
   1671c:	ldr	r3, [sp, #52]	; 0x34
   16720:	ldr	ip, [sp, #48]	; 0x30
   16724:	orr	r3, r3, ip
   16728:	and	r2, r2, r3
   1672c:	orr	r1, r1, r2
   16730:	add	r0, r0, r1
   16734:	str	r0, [sp, #12]
   16738:	ldr	r0, [sp, #24]
   1673c:	ldr	r1, [sp, #36]	; 0x24
   16740:	lsl	r1, r1, #26
   16744:	ldr	r2, [sp, #36]	; 0x24
   16748:	lsr	r2, r2, #6
   1674c:	orr	r1, r1, r2
   16750:	ldr	r2, [sp, #36]	; 0x24
   16754:	lsl	r2, r2, #21
   16758:	ldr	r3, [sp, #36]	; 0x24
   1675c:	lsr	r3, r3, #11
   16760:	orr	r2, r2, r3
   16764:	eor	r1, r1, r2
   16768:	ldr	r2, [sp, #36]	; 0x24
   1676c:	lsl	r2, r2, #7
   16770:	ldr	r3, [sp, #36]	; 0x24
   16774:	lsr	r3, r3, #25
   16778:	orr	r2, r2, r3
   1677c:	eor	r1, r1, r2
   16780:	add	r0, r0, r1
   16784:	ldr	r1, [sp, #28]
   16788:	ldr	r2, [sp, #36]	; 0x24
   1678c:	ldr	r3, [sp, #32]
   16790:	ldr	ip, [sp, #28]
   16794:	eor	r3, r3, ip
   16798:	and	r2, r2, r3
   1679c:	eor	r1, r1, r2
   167a0:	add	r0, r0, r1
   167a4:	movw	r1, #30216	; 0x7608
   167a8:	movt	r1, #1
   167ac:	ldr	r1, [r1, #224]	; 0xe0
   167b0:	add	r0, r0, r1
   167b4:	ldr	r1, [sp, #80]	; 0x50
   167b8:	lsl	r1, r1, #15
   167bc:	ldr	r2, [sp, #80]	; 0x50
   167c0:	lsr	r2, r2, #17
   167c4:	orr	r1, r1, r2
   167c8:	ldr	r2, [sp, #80]	; 0x50
   167cc:	lsl	r2, r2, #13
   167d0:	ldr	r3, [sp, #80]	; 0x50
   167d4:	lsr	r3, r3, #19
   167d8:	orr	r2, r2, r3
   167dc:	eor	r1, r1, r2
   167e0:	ldr	r2, [sp, #80]	; 0x50
   167e4:	lsr	r2, r2, #10
   167e8:	eor	r1, r1, r2
   167ec:	ldr	r2, [sp, #60]	; 0x3c
   167f0:	add	r1, r1, r2
   167f4:	ldr	r2, [sp, #92]	; 0x5c
   167f8:	lsl	r2, r2, #25
   167fc:	ldr	r3, [sp, #92]	; 0x5c
   16800:	lsr	r3, r3, #7
   16804:	orr	r2, r2, r3
   16808:	ldr	r3, [sp, #92]	; 0x5c
   1680c:	lsl	r3, r3, #14
   16810:	ldr	ip, [sp, #92]	; 0x5c
   16814:	lsr	ip, ip, #18
   16818:	orr	r3, r3, ip
   1681c:	eor	r2, r2, r3
   16820:	ldr	r3, [sp, #92]	; 0x5c
   16824:	lsr	r3, r3, #3
   16828:	eor	r2, r2, r3
   1682c:	add	r1, r1, r2
   16830:	ldr	r2, [sp, #88]	; 0x58
   16834:	add	r1, r1, r2
   16838:	str	r1, [sp, #16]
   1683c:	ldr	r1, [sp, #16]
   16840:	str	r1, [sp, #88]	; 0x58
   16844:	add	r0, r0, r1
   16848:	str	r0, [sp, #8]
   1684c:	ldr	r0, [sp, #8]
   16850:	ldr	r1, [sp, #40]	; 0x28
   16854:	add	r0, r1, r0
   16858:	str	r0, [sp, #40]	; 0x28
   1685c:	ldr	r0, [sp, #12]
   16860:	ldr	r1, [sp, #8]
   16864:	add	r0, r0, r1
   16868:	str	r0, [sp, #24]
   1686c:	b	16870 <abort@plt+0x6324>
   16870:	ldr	r0, [sp, #24]
   16874:	lsl	r0, r0, #30
   16878:	ldr	r1, [sp, #24]
   1687c:	lsr	r1, r1, #2
   16880:	orr	r0, r0, r1
   16884:	ldr	r1, [sp, #24]
   16888:	lsl	r1, r1, #19
   1688c:	ldr	r2, [sp, #24]
   16890:	lsr	r2, r2, #13
   16894:	orr	r1, r1, r2
   16898:	eor	r0, r0, r1
   1689c:	ldr	r1, [sp, #24]
   168a0:	lsl	r1, r1, #10
   168a4:	ldr	r2, [sp, #24]
   168a8:	lsr	r2, r2, #22
   168ac:	orr	r1, r1, r2
   168b0:	eor	r0, r0, r1
   168b4:	ldr	r1, [sp, #24]
   168b8:	ldr	r2, [sp, #52]	; 0x34
   168bc:	and	r1, r1, r2
   168c0:	ldr	r2, [sp, #48]	; 0x30
   168c4:	ldr	r3, [sp, #24]
   168c8:	ldr	ip, [sp, #52]	; 0x34
   168cc:	orr	r3, r3, ip
   168d0:	and	r2, r2, r3
   168d4:	orr	r1, r1, r2
   168d8:	add	r0, r0, r1
   168dc:	str	r0, [sp, #12]
   168e0:	ldr	r0, [sp, #28]
   168e4:	ldr	r1, [sp, #40]	; 0x28
   168e8:	lsl	r1, r1, #26
   168ec:	ldr	r2, [sp, #40]	; 0x28
   168f0:	lsr	r2, r2, #6
   168f4:	orr	r1, r1, r2
   168f8:	ldr	r2, [sp, #40]	; 0x28
   168fc:	lsl	r2, r2, #21
   16900:	ldr	r3, [sp, #40]	; 0x28
   16904:	lsr	r3, r3, #11
   16908:	orr	r2, r2, r3
   1690c:	eor	r1, r1, r2
   16910:	ldr	r2, [sp, #40]	; 0x28
   16914:	lsl	r2, r2, #7
   16918:	ldr	r3, [sp, #40]	; 0x28
   1691c:	lsr	r3, r3, #25
   16920:	orr	r2, r2, r3
   16924:	eor	r1, r1, r2
   16928:	add	r0, r0, r1
   1692c:	ldr	r1, [sp, #32]
   16930:	ldr	r2, [sp, #40]	; 0x28
   16934:	ldr	r3, [sp, #36]	; 0x24
   16938:	ldr	ip, [sp, #32]
   1693c:	eor	r3, r3, ip
   16940:	and	r2, r2, r3
   16944:	eor	r1, r1, r2
   16948:	add	r0, r0, r1
   1694c:	movw	r1, #30216	; 0x7608
   16950:	movt	r1, #1
   16954:	ldr	r1, [r1, #228]	; 0xe4
   16958:	add	r0, r0, r1
   1695c:	ldr	r1, [sp, #84]	; 0x54
   16960:	lsl	r1, r1, #15
   16964:	ldr	r2, [sp, #84]	; 0x54
   16968:	lsr	r2, r2, #17
   1696c:	orr	r1, r1, r2
   16970:	ldr	r2, [sp, #84]	; 0x54
   16974:	lsl	r2, r2, #13
   16978:	ldr	r3, [sp, #84]	; 0x54
   1697c:	lsr	r3, r3, #19
   16980:	orr	r2, r2, r3
   16984:	eor	r1, r1, r2
   16988:	ldr	r2, [sp, #84]	; 0x54
   1698c:	lsr	r2, r2, #10
   16990:	eor	r1, r1, r2
   16994:	ldr	r2, [sp, #64]	; 0x40
   16998:	add	r1, r1, r2
   1699c:	ldr	r2, [sp, #96]	; 0x60
   169a0:	lsl	r2, r2, #25
   169a4:	ldr	r3, [sp, #96]	; 0x60
   169a8:	lsr	r3, r3, #7
   169ac:	orr	r2, r2, r3
   169b0:	ldr	r3, [sp, #96]	; 0x60
   169b4:	lsl	r3, r3, #14
   169b8:	ldr	ip, [sp, #96]	; 0x60
   169bc:	lsr	ip, ip, #18
   169c0:	orr	r3, r3, ip
   169c4:	eor	r2, r2, r3
   169c8:	ldr	r3, [sp, #96]	; 0x60
   169cc:	lsr	r3, r3, #3
   169d0:	eor	r2, r2, r3
   169d4:	add	r1, r1, r2
   169d8:	ldr	r2, [sp, #92]	; 0x5c
   169dc:	add	r1, r1, r2
   169e0:	str	r1, [sp, #16]
   169e4:	ldr	r1, [sp, #16]
   169e8:	str	r1, [sp, #92]	; 0x5c
   169ec:	add	r0, r0, r1
   169f0:	str	r0, [sp, #8]
   169f4:	ldr	r0, [sp, #8]
   169f8:	ldr	r1, [sp, #44]	; 0x2c
   169fc:	add	r0, r1, r0
   16a00:	str	r0, [sp, #44]	; 0x2c
   16a04:	ldr	r0, [sp, #12]
   16a08:	ldr	r1, [sp, #8]
   16a0c:	add	r0, r0, r1
   16a10:	str	r0, [sp, #28]
   16a14:	b	16a18 <abort@plt+0x64cc>
   16a18:	ldr	r0, [sp, #28]
   16a1c:	lsl	r0, r0, #30
   16a20:	ldr	r1, [sp, #28]
   16a24:	lsr	r1, r1, #2
   16a28:	orr	r0, r0, r1
   16a2c:	ldr	r1, [sp, #28]
   16a30:	lsl	r1, r1, #19
   16a34:	ldr	r2, [sp, #28]
   16a38:	lsr	r2, r2, #13
   16a3c:	orr	r1, r1, r2
   16a40:	eor	r0, r0, r1
   16a44:	ldr	r1, [sp, #28]
   16a48:	lsl	r1, r1, #10
   16a4c:	ldr	r2, [sp, #28]
   16a50:	lsr	r2, r2, #22
   16a54:	orr	r1, r1, r2
   16a58:	eor	r0, r0, r1
   16a5c:	ldr	r1, [sp, #28]
   16a60:	ldr	r2, [sp, #24]
   16a64:	and	r1, r1, r2
   16a68:	ldr	r2, [sp, #52]	; 0x34
   16a6c:	ldr	r3, [sp, #28]
   16a70:	ldr	ip, [sp, #24]
   16a74:	orr	r3, r3, ip
   16a78:	and	r2, r2, r3
   16a7c:	orr	r1, r1, r2
   16a80:	add	r0, r0, r1
   16a84:	str	r0, [sp, #12]
   16a88:	ldr	r0, [sp, #32]
   16a8c:	ldr	r1, [sp, #44]	; 0x2c
   16a90:	lsl	r1, r1, #26
   16a94:	ldr	r2, [sp, #44]	; 0x2c
   16a98:	lsr	r2, r2, #6
   16a9c:	orr	r1, r1, r2
   16aa0:	ldr	r2, [sp, #44]	; 0x2c
   16aa4:	lsl	r2, r2, #21
   16aa8:	ldr	r3, [sp, #44]	; 0x2c
   16aac:	lsr	r3, r3, #11
   16ab0:	orr	r2, r2, r3
   16ab4:	eor	r1, r1, r2
   16ab8:	ldr	r2, [sp, #44]	; 0x2c
   16abc:	lsl	r2, r2, #7
   16ac0:	ldr	r3, [sp, #44]	; 0x2c
   16ac4:	lsr	r3, r3, #25
   16ac8:	orr	r2, r2, r3
   16acc:	eor	r1, r1, r2
   16ad0:	add	r0, r0, r1
   16ad4:	ldr	r1, [sp, #36]	; 0x24
   16ad8:	ldr	r2, [sp, #44]	; 0x2c
   16adc:	ldr	r3, [sp, #40]	; 0x28
   16ae0:	ldr	ip, [sp, #36]	; 0x24
   16ae4:	eor	r3, r3, ip
   16ae8:	and	r2, r2, r3
   16aec:	eor	r1, r1, r2
   16af0:	add	r0, r0, r1
   16af4:	movw	r1, #30216	; 0x7608
   16af8:	movt	r1, #1
   16afc:	ldr	r1, [r1, #232]	; 0xe8
   16b00:	add	r0, r0, r1
   16b04:	ldr	r1, [sp, #88]	; 0x58
   16b08:	lsl	r1, r1, #15
   16b0c:	ldr	r2, [sp, #88]	; 0x58
   16b10:	lsr	r2, r2, #17
   16b14:	orr	r1, r1, r2
   16b18:	ldr	r2, [sp, #88]	; 0x58
   16b1c:	lsl	r2, r2, #13
   16b20:	ldr	r3, [sp, #88]	; 0x58
   16b24:	lsr	r3, r3, #19
   16b28:	orr	r2, r2, r3
   16b2c:	eor	r1, r1, r2
   16b30:	ldr	r2, [sp, #88]	; 0x58
   16b34:	lsr	r2, r2, #10
   16b38:	eor	r1, r1, r2
   16b3c:	ldr	r2, [sp, #68]	; 0x44
   16b40:	add	r1, r1, r2
   16b44:	ldr	r2, [sp, #100]	; 0x64
   16b48:	lsl	r2, r2, #25
   16b4c:	ldr	r3, [sp, #100]	; 0x64
   16b50:	lsr	r3, r3, #7
   16b54:	orr	r2, r2, r3
   16b58:	ldr	r3, [sp, #100]	; 0x64
   16b5c:	lsl	r3, r3, #14
   16b60:	ldr	ip, [sp, #100]	; 0x64
   16b64:	lsr	ip, ip, #18
   16b68:	orr	r3, r3, ip
   16b6c:	eor	r2, r2, r3
   16b70:	ldr	r3, [sp, #100]	; 0x64
   16b74:	lsr	r3, r3, #3
   16b78:	eor	r2, r2, r3
   16b7c:	add	r1, r1, r2
   16b80:	ldr	r2, [sp, #96]	; 0x60
   16b84:	add	r1, r1, r2
   16b88:	str	r1, [sp, #16]
   16b8c:	ldr	r1, [sp, #16]
   16b90:	str	r1, [sp, #96]	; 0x60
   16b94:	add	r0, r0, r1
   16b98:	str	r0, [sp, #8]
   16b9c:	ldr	r0, [sp, #8]
   16ba0:	ldr	r1, [sp, #48]	; 0x30
   16ba4:	add	r0, r1, r0
   16ba8:	str	r0, [sp, #48]	; 0x30
   16bac:	ldr	r0, [sp, #12]
   16bb0:	ldr	r1, [sp, #8]
   16bb4:	add	r0, r0, r1
   16bb8:	str	r0, [sp, #32]
   16bbc:	b	16bc0 <abort@plt+0x6674>
   16bc0:	ldr	r0, [sp, #32]
   16bc4:	lsl	r0, r0, #30
   16bc8:	ldr	r1, [sp, #32]
   16bcc:	lsr	r1, r1, #2
   16bd0:	orr	r0, r0, r1
   16bd4:	ldr	r1, [sp, #32]
   16bd8:	lsl	r1, r1, #19
   16bdc:	ldr	r2, [sp, #32]
   16be0:	lsr	r2, r2, #13
   16be4:	orr	r1, r1, r2
   16be8:	eor	r0, r0, r1
   16bec:	ldr	r1, [sp, #32]
   16bf0:	lsl	r1, r1, #10
   16bf4:	ldr	r2, [sp, #32]
   16bf8:	lsr	r2, r2, #22
   16bfc:	orr	r1, r1, r2
   16c00:	eor	r0, r0, r1
   16c04:	ldr	r1, [sp, #32]
   16c08:	ldr	r2, [sp, #28]
   16c0c:	and	r1, r1, r2
   16c10:	ldr	r2, [sp, #24]
   16c14:	ldr	r3, [sp, #32]
   16c18:	ldr	ip, [sp, #28]
   16c1c:	orr	r3, r3, ip
   16c20:	and	r2, r2, r3
   16c24:	orr	r1, r1, r2
   16c28:	add	r0, r0, r1
   16c2c:	str	r0, [sp, #12]
   16c30:	ldr	r0, [sp, #36]	; 0x24
   16c34:	ldr	r1, [sp, #48]	; 0x30
   16c38:	lsl	r1, r1, #26
   16c3c:	ldr	r2, [sp, #48]	; 0x30
   16c40:	lsr	r2, r2, #6
   16c44:	orr	r1, r1, r2
   16c48:	ldr	r2, [sp, #48]	; 0x30
   16c4c:	lsl	r2, r2, #21
   16c50:	ldr	r3, [sp, #48]	; 0x30
   16c54:	lsr	r3, r3, #11
   16c58:	orr	r2, r2, r3
   16c5c:	eor	r1, r1, r2
   16c60:	ldr	r2, [sp, #48]	; 0x30
   16c64:	lsl	r2, r2, #7
   16c68:	ldr	r3, [sp, #48]	; 0x30
   16c6c:	lsr	r3, r3, #25
   16c70:	orr	r2, r2, r3
   16c74:	eor	r1, r1, r2
   16c78:	add	r0, r0, r1
   16c7c:	ldr	r1, [sp, #40]	; 0x28
   16c80:	ldr	r2, [sp, #48]	; 0x30
   16c84:	ldr	r3, [sp, #44]	; 0x2c
   16c88:	ldr	ip, [sp, #40]	; 0x28
   16c8c:	eor	r3, r3, ip
   16c90:	and	r2, r2, r3
   16c94:	eor	r1, r1, r2
   16c98:	add	r0, r0, r1
   16c9c:	movw	r1, #30216	; 0x7608
   16ca0:	movt	r1, #1
   16ca4:	ldr	r1, [r1, #236]	; 0xec
   16ca8:	add	r0, r0, r1
   16cac:	ldr	r1, [sp, #92]	; 0x5c
   16cb0:	lsl	r1, r1, #15
   16cb4:	ldr	r2, [sp, #92]	; 0x5c
   16cb8:	lsr	r2, r2, #17
   16cbc:	orr	r1, r1, r2
   16cc0:	ldr	r2, [sp, #92]	; 0x5c
   16cc4:	lsl	r2, r2, #13
   16cc8:	ldr	r3, [sp, #92]	; 0x5c
   16ccc:	lsr	r3, r3, #19
   16cd0:	orr	r2, r2, r3
   16cd4:	eor	r1, r1, r2
   16cd8:	ldr	r2, [sp, #92]	; 0x5c
   16cdc:	lsr	r2, r2, #10
   16ce0:	eor	r1, r1, r2
   16ce4:	ldr	r2, [sp, #72]	; 0x48
   16ce8:	add	r1, r1, r2
   16cec:	ldr	r2, [sp, #104]	; 0x68
   16cf0:	lsl	r2, r2, #25
   16cf4:	ldr	r3, [sp, #104]	; 0x68
   16cf8:	lsr	r3, r3, #7
   16cfc:	orr	r2, r2, r3
   16d00:	ldr	r3, [sp, #104]	; 0x68
   16d04:	lsl	r3, r3, #14
   16d08:	ldr	ip, [sp, #104]	; 0x68
   16d0c:	lsr	ip, ip, #18
   16d10:	orr	r3, r3, ip
   16d14:	eor	r2, r2, r3
   16d18:	ldr	r3, [sp, #104]	; 0x68
   16d1c:	lsr	r3, r3, #3
   16d20:	eor	r2, r2, r3
   16d24:	add	r1, r1, r2
   16d28:	ldr	r2, [sp, #100]	; 0x64
   16d2c:	add	r1, r1, r2
   16d30:	str	r1, [sp, #16]
   16d34:	ldr	r1, [sp, #16]
   16d38:	str	r1, [sp, #100]	; 0x64
   16d3c:	add	r0, r0, r1
   16d40:	str	r0, [sp, #8]
   16d44:	ldr	r0, [sp, #8]
   16d48:	ldr	r1, [sp, #52]	; 0x34
   16d4c:	add	r0, r1, r0
   16d50:	str	r0, [sp, #52]	; 0x34
   16d54:	ldr	r0, [sp, #12]
   16d58:	ldr	r1, [sp, #8]
   16d5c:	add	r0, r0, r1
   16d60:	str	r0, [sp, #36]	; 0x24
   16d64:	b	16d68 <abort@plt+0x681c>
   16d68:	ldr	r0, [sp, #36]	; 0x24
   16d6c:	lsl	r0, r0, #30
   16d70:	ldr	r1, [sp, #36]	; 0x24
   16d74:	lsr	r1, r1, #2
   16d78:	orr	r0, r0, r1
   16d7c:	ldr	r1, [sp, #36]	; 0x24
   16d80:	lsl	r1, r1, #19
   16d84:	ldr	r2, [sp, #36]	; 0x24
   16d88:	lsr	r2, r2, #13
   16d8c:	orr	r1, r1, r2
   16d90:	eor	r0, r0, r1
   16d94:	ldr	r1, [sp, #36]	; 0x24
   16d98:	lsl	r1, r1, #10
   16d9c:	ldr	r2, [sp, #36]	; 0x24
   16da0:	lsr	r2, r2, #22
   16da4:	orr	r1, r1, r2
   16da8:	eor	r0, r0, r1
   16dac:	ldr	r1, [sp, #36]	; 0x24
   16db0:	ldr	r2, [sp, #32]
   16db4:	and	r1, r1, r2
   16db8:	ldr	r2, [sp, #28]
   16dbc:	ldr	r3, [sp, #36]	; 0x24
   16dc0:	ldr	ip, [sp, #32]
   16dc4:	orr	r3, r3, ip
   16dc8:	and	r2, r2, r3
   16dcc:	orr	r1, r1, r2
   16dd0:	add	r0, r0, r1
   16dd4:	str	r0, [sp, #12]
   16dd8:	ldr	r0, [sp, #40]	; 0x28
   16ddc:	ldr	r1, [sp, #52]	; 0x34
   16de0:	lsl	r1, r1, #26
   16de4:	ldr	r2, [sp, #52]	; 0x34
   16de8:	lsr	r2, r2, #6
   16dec:	orr	r1, r1, r2
   16df0:	ldr	r2, [sp, #52]	; 0x34
   16df4:	lsl	r2, r2, #21
   16df8:	ldr	r3, [sp, #52]	; 0x34
   16dfc:	lsr	r3, r3, #11
   16e00:	orr	r2, r2, r3
   16e04:	eor	r1, r1, r2
   16e08:	ldr	r2, [sp, #52]	; 0x34
   16e0c:	lsl	r2, r2, #7
   16e10:	ldr	r3, [sp, #52]	; 0x34
   16e14:	lsr	r3, r3, #25
   16e18:	orr	r2, r2, r3
   16e1c:	eor	r1, r1, r2
   16e20:	add	r0, r0, r1
   16e24:	ldr	r1, [sp, #44]	; 0x2c
   16e28:	ldr	r2, [sp, #52]	; 0x34
   16e2c:	ldr	r3, [sp, #48]	; 0x30
   16e30:	ldr	ip, [sp, #44]	; 0x2c
   16e34:	eor	r3, r3, ip
   16e38:	and	r2, r2, r3
   16e3c:	eor	r1, r1, r2
   16e40:	add	r0, r0, r1
   16e44:	movw	r1, #30216	; 0x7608
   16e48:	movt	r1, #1
   16e4c:	ldr	r1, [r1, #240]	; 0xf0
   16e50:	add	r0, r0, r1
   16e54:	ldr	r1, [sp, #96]	; 0x60
   16e58:	lsl	r1, r1, #15
   16e5c:	ldr	r2, [sp, #96]	; 0x60
   16e60:	lsr	r2, r2, #17
   16e64:	orr	r1, r1, r2
   16e68:	ldr	r2, [sp, #96]	; 0x60
   16e6c:	lsl	r2, r2, #13
   16e70:	ldr	r3, [sp, #96]	; 0x60
   16e74:	lsr	r3, r3, #19
   16e78:	orr	r2, r2, r3
   16e7c:	eor	r1, r1, r2
   16e80:	ldr	r2, [sp, #96]	; 0x60
   16e84:	lsr	r2, r2, #10
   16e88:	eor	r1, r1, r2
   16e8c:	ldr	r2, [sp, #76]	; 0x4c
   16e90:	add	r1, r1, r2
   16e94:	ldr	r2, [sp, #108]	; 0x6c
   16e98:	lsl	r2, r2, #25
   16e9c:	ldr	r3, [sp, #108]	; 0x6c
   16ea0:	lsr	r3, r3, #7
   16ea4:	orr	r2, r2, r3
   16ea8:	ldr	r3, [sp, #108]	; 0x6c
   16eac:	lsl	r3, r3, #14
   16eb0:	ldr	ip, [sp, #108]	; 0x6c
   16eb4:	lsr	ip, ip, #18
   16eb8:	orr	r3, r3, ip
   16ebc:	eor	r2, r2, r3
   16ec0:	ldr	r3, [sp, #108]	; 0x6c
   16ec4:	lsr	r3, r3, #3
   16ec8:	eor	r2, r2, r3
   16ecc:	add	r1, r1, r2
   16ed0:	ldr	r2, [sp, #104]	; 0x68
   16ed4:	add	r1, r1, r2
   16ed8:	str	r1, [sp, #16]
   16edc:	ldr	r1, [sp, #16]
   16ee0:	str	r1, [sp, #104]	; 0x68
   16ee4:	add	r0, r0, r1
   16ee8:	str	r0, [sp, #8]
   16eec:	ldr	r0, [sp, #8]
   16ef0:	ldr	r1, [sp, #24]
   16ef4:	add	r0, r1, r0
   16ef8:	str	r0, [sp, #24]
   16efc:	ldr	r0, [sp, #12]
   16f00:	ldr	r1, [sp, #8]
   16f04:	add	r0, r0, r1
   16f08:	str	r0, [sp, #40]	; 0x28
   16f0c:	b	16f10 <abort@plt+0x69c4>
   16f10:	ldr	r0, [sp, #40]	; 0x28
   16f14:	lsl	r0, r0, #30
   16f18:	ldr	r1, [sp, #40]	; 0x28
   16f1c:	lsr	r1, r1, #2
   16f20:	orr	r0, r0, r1
   16f24:	ldr	r1, [sp, #40]	; 0x28
   16f28:	lsl	r1, r1, #19
   16f2c:	ldr	r2, [sp, #40]	; 0x28
   16f30:	lsr	r2, r2, #13
   16f34:	orr	r1, r1, r2
   16f38:	eor	r0, r0, r1
   16f3c:	ldr	r1, [sp, #40]	; 0x28
   16f40:	lsl	r1, r1, #10
   16f44:	ldr	r2, [sp, #40]	; 0x28
   16f48:	lsr	r2, r2, #22
   16f4c:	orr	r1, r1, r2
   16f50:	eor	r0, r0, r1
   16f54:	ldr	r1, [sp, #40]	; 0x28
   16f58:	ldr	r2, [sp, #36]	; 0x24
   16f5c:	and	r1, r1, r2
   16f60:	ldr	r2, [sp, #32]
   16f64:	ldr	r3, [sp, #40]	; 0x28
   16f68:	ldr	ip, [sp, #36]	; 0x24
   16f6c:	orr	r3, r3, ip
   16f70:	and	r2, r2, r3
   16f74:	orr	r1, r1, r2
   16f78:	add	r0, r0, r1
   16f7c:	str	r0, [sp, #12]
   16f80:	ldr	r0, [sp, #44]	; 0x2c
   16f84:	ldr	r1, [sp, #24]
   16f88:	lsl	r1, r1, #26
   16f8c:	ldr	r2, [sp, #24]
   16f90:	lsr	r2, r2, #6
   16f94:	orr	r1, r1, r2
   16f98:	ldr	r2, [sp, #24]
   16f9c:	lsl	r2, r2, #21
   16fa0:	ldr	r3, [sp, #24]
   16fa4:	lsr	r3, r3, #11
   16fa8:	orr	r2, r2, r3
   16fac:	eor	r1, r1, r2
   16fb0:	ldr	r2, [sp, #24]
   16fb4:	lsl	r2, r2, #7
   16fb8:	ldr	r3, [sp, #24]
   16fbc:	lsr	r3, r3, #25
   16fc0:	orr	r2, r2, r3
   16fc4:	eor	r1, r1, r2
   16fc8:	add	r0, r0, r1
   16fcc:	ldr	r1, [sp, #48]	; 0x30
   16fd0:	ldr	r2, [sp, #24]
   16fd4:	ldr	r3, [sp, #52]	; 0x34
   16fd8:	ldr	ip, [sp, #48]	; 0x30
   16fdc:	eor	r3, r3, ip
   16fe0:	and	r2, r2, r3
   16fe4:	eor	r1, r1, r2
   16fe8:	add	r0, r0, r1
   16fec:	movw	r1, #30216	; 0x7608
   16ff0:	movt	r1, #1
   16ff4:	ldr	r1, [r1, #244]	; 0xf4
   16ff8:	add	r0, r0, r1
   16ffc:	ldr	r1, [sp, #100]	; 0x64
   17000:	lsl	r1, r1, #15
   17004:	ldr	r2, [sp, #100]	; 0x64
   17008:	lsr	r2, r2, #17
   1700c:	orr	r1, r1, r2
   17010:	ldr	r2, [sp, #100]	; 0x64
   17014:	lsl	r2, r2, #13
   17018:	ldr	r3, [sp, #100]	; 0x64
   1701c:	lsr	r3, r3, #19
   17020:	orr	r2, r2, r3
   17024:	eor	r1, r1, r2
   17028:	ldr	r2, [sp, #100]	; 0x64
   1702c:	lsr	r2, r2, #10
   17030:	eor	r1, r1, r2
   17034:	ldr	r2, [sp, #80]	; 0x50
   17038:	add	r1, r1, r2
   1703c:	ldr	r2, [sp, #112]	; 0x70
   17040:	lsl	r2, r2, #25
   17044:	ldr	r3, [sp, #112]	; 0x70
   17048:	lsr	r3, r3, #7
   1704c:	orr	r2, r2, r3
   17050:	ldr	r3, [sp, #112]	; 0x70
   17054:	lsl	r3, r3, #14
   17058:	ldr	ip, [sp, #112]	; 0x70
   1705c:	lsr	ip, ip, #18
   17060:	orr	r3, r3, ip
   17064:	eor	r2, r2, r3
   17068:	ldr	r3, [sp, #112]	; 0x70
   1706c:	lsr	r3, r3, #3
   17070:	eor	r2, r2, r3
   17074:	add	r1, r1, r2
   17078:	ldr	r2, [sp, #108]	; 0x6c
   1707c:	add	r1, r1, r2
   17080:	str	r1, [sp, #16]
   17084:	ldr	r1, [sp, #16]
   17088:	str	r1, [sp, #108]	; 0x6c
   1708c:	add	r0, r0, r1
   17090:	str	r0, [sp, #8]
   17094:	ldr	r0, [sp, #8]
   17098:	ldr	r1, [sp, #28]
   1709c:	add	r0, r1, r0
   170a0:	str	r0, [sp, #28]
   170a4:	ldr	r0, [sp, #12]
   170a8:	ldr	r1, [sp, #8]
   170ac:	add	r0, r0, r1
   170b0:	str	r0, [sp, #44]	; 0x2c
   170b4:	b	170b8 <abort@plt+0x6b6c>
   170b8:	ldr	r0, [sp, #44]	; 0x2c
   170bc:	lsl	r0, r0, #30
   170c0:	ldr	r1, [sp, #44]	; 0x2c
   170c4:	lsr	r1, r1, #2
   170c8:	orr	r0, r0, r1
   170cc:	ldr	r1, [sp, #44]	; 0x2c
   170d0:	lsl	r1, r1, #19
   170d4:	ldr	r2, [sp, #44]	; 0x2c
   170d8:	lsr	r2, r2, #13
   170dc:	orr	r1, r1, r2
   170e0:	eor	r0, r0, r1
   170e4:	ldr	r1, [sp, #44]	; 0x2c
   170e8:	lsl	r1, r1, #10
   170ec:	ldr	r2, [sp, #44]	; 0x2c
   170f0:	lsr	r2, r2, #22
   170f4:	orr	r1, r1, r2
   170f8:	eor	r0, r0, r1
   170fc:	ldr	r1, [sp, #44]	; 0x2c
   17100:	ldr	r2, [sp, #40]	; 0x28
   17104:	and	r1, r1, r2
   17108:	ldr	r2, [sp, #36]	; 0x24
   1710c:	ldr	r3, [sp, #44]	; 0x2c
   17110:	ldr	ip, [sp, #40]	; 0x28
   17114:	orr	r3, r3, ip
   17118:	and	r2, r2, r3
   1711c:	orr	r1, r1, r2
   17120:	add	r0, r0, r1
   17124:	str	r0, [sp, #12]
   17128:	ldr	r0, [sp, #48]	; 0x30
   1712c:	ldr	r1, [sp, #28]
   17130:	lsl	r1, r1, #26
   17134:	ldr	r2, [sp, #28]
   17138:	lsr	r2, r2, #6
   1713c:	orr	r1, r1, r2
   17140:	ldr	r2, [sp, #28]
   17144:	lsl	r2, r2, #21
   17148:	ldr	r3, [sp, #28]
   1714c:	lsr	r3, r3, #11
   17150:	orr	r2, r2, r3
   17154:	eor	r1, r1, r2
   17158:	ldr	r2, [sp, #28]
   1715c:	lsl	r2, r2, #7
   17160:	ldr	r3, [sp, #28]
   17164:	lsr	r3, r3, #25
   17168:	orr	r2, r2, r3
   1716c:	eor	r1, r1, r2
   17170:	add	r0, r0, r1
   17174:	ldr	r1, [sp, #52]	; 0x34
   17178:	ldr	r2, [sp, #28]
   1717c:	ldr	r3, [sp, #24]
   17180:	ldr	ip, [sp, #52]	; 0x34
   17184:	eor	r3, r3, ip
   17188:	and	r2, r2, r3
   1718c:	eor	r1, r1, r2
   17190:	add	r0, r0, r1
   17194:	movw	r1, #30216	; 0x7608
   17198:	movt	r1, #1
   1719c:	ldr	r1, [r1, #248]	; 0xf8
   171a0:	add	r0, r0, r1
   171a4:	ldr	r1, [sp, #104]	; 0x68
   171a8:	lsl	r1, r1, #15
   171ac:	ldr	r2, [sp, #104]	; 0x68
   171b0:	lsr	r2, r2, #17
   171b4:	orr	r1, r1, r2
   171b8:	ldr	r2, [sp, #104]	; 0x68
   171bc:	lsl	r2, r2, #13
   171c0:	ldr	r3, [sp, #104]	; 0x68
   171c4:	lsr	r3, r3, #19
   171c8:	orr	r2, r2, r3
   171cc:	eor	r1, r1, r2
   171d0:	ldr	r2, [sp, #104]	; 0x68
   171d4:	lsr	r2, r2, #10
   171d8:	eor	r1, r1, r2
   171dc:	ldr	r2, [sp, #84]	; 0x54
   171e0:	add	r1, r1, r2
   171e4:	ldr	r2, [sp, #116]	; 0x74
   171e8:	lsl	r2, r2, #25
   171ec:	ldr	r3, [sp, #116]	; 0x74
   171f0:	lsr	r3, r3, #7
   171f4:	orr	r2, r2, r3
   171f8:	ldr	r3, [sp, #116]	; 0x74
   171fc:	lsl	r3, r3, #14
   17200:	ldr	ip, [sp, #116]	; 0x74
   17204:	lsr	ip, ip, #18
   17208:	orr	r3, r3, ip
   1720c:	eor	r2, r2, r3
   17210:	ldr	r3, [sp, #116]	; 0x74
   17214:	lsr	r3, r3, #3
   17218:	eor	r2, r2, r3
   1721c:	add	r1, r1, r2
   17220:	ldr	r2, [sp, #112]	; 0x70
   17224:	add	r1, r1, r2
   17228:	str	r1, [sp, #16]
   1722c:	ldr	r1, [sp, #16]
   17230:	str	r1, [sp, #112]	; 0x70
   17234:	add	r0, r0, r1
   17238:	str	r0, [sp, #8]
   1723c:	ldr	r0, [sp, #8]
   17240:	ldr	r1, [sp, #32]
   17244:	add	r0, r1, r0
   17248:	str	r0, [sp, #32]
   1724c:	ldr	r0, [sp, #12]
   17250:	ldr	r1, [sp, #8]
   17254:	add	r0, r0, r1
   17258:	str	r0, [sp, #48]	; 0x30
   1725c:	b	17260 <abort@plt+0x6d14>
   17260:	ldr	r0, [sp, #48]	; 0x30
   17264:	lsl	r0, r0, #30
   17268:	ldr	r1, [sp, #48]	; 0x30
   1726c:	lsr	r1, r1, #2
   17270:	orr	r0, r0, r1
   17274:	ldr	r1, [sp, #48]	; 0x30
   17278:	lsl	r1, r1, #19
   1727c:	ldr	r2, [sp, #48]	; 0x30
   17280:	lsr	r2, r2, #13
   17284:	orr	r1, r1, r2
   17288:	eor	r0, r0, r1
   1728c:	ldr	r1, [sp, #48]	; 0x30
   17290:	lsl	r1, r1, #10
   17294:	ldr	r2, [sp, #48]	; 0x30
   17298:	lsr	r2, r2, #22
   1729c:	orr	r1, r1, r2
   172a0:	eor	r0, r0, r1
   172a4:	ldr	r1, [sp, #48]	; 0x30
   172a8:	ldr	r2, [sp, #44]	; 0x2c
   172ac:	and	r1, r1, r2
   172b0:	ldr	r2, [sp, #40]	; 0x28
   172b4:	ldr	r3, [sp, #48]	; 0x30
   172b8:	ldr	ip, [sp, #44]	; 0x2c
   172bc:	orr	r3, r3, ip
   172c0:	and	r2, r2, r3
   172c4:	orr	r1, r1, r2
   172c8:	add	r0, r0, r1
   172cc:	str	r0, [sp, #12]
   172d0:	ldr	r0, [sp, #52]	; 0x34
   172d4:	ldr	r1, [sp, #32]
   172d8:	lsl	r1, r1, #26
   172dc:	ldr	r2, [sp, #32]
   172e0:	lsr	r2, r2, #6
   172e4:	orr	r1, r1, r2
   172e8:	ldr	r2, [sp, #32]
   172ec:	lsl	r2, r2, #21
   172f0:	ldr	r3, [sp, #32]
   172f4:	lsr	r3, r3, #11
   172f8:	orr	r2, r2, r3
   172fc:	eor	r1, r1, r2
   17300:	ldr	r2, [sp, #32]
   17304:	lsl	r2, r2, #7
   17308:	ldr	r3, [sp, #32]
   1730c:	lsr	r3, r3, #25
   17310:	orr	r2, r2, r3
   17314:	eor	r1, r1, r2
   17318:	add	r0, r0, r1
   1731c:	ldr	r1, [sp, #24]
   17320:	ldr	r2, [sp, #32]
   17324:	ldr	r3, [sp, #28]
   17328:	ldr	ip, [sp, #24]
   1732c:	eor	r3, r3, ip
   17330:	and	r2, r2, r3
   17334:	eor	r1, r1, r2
   17338:	add	r0, r0, r1
   1733c:	movw	r1, #30216	; 0x7608
   17340:	movt	r1, #1
   17344:	ldr	r1, [r1, #252]	; 0xfc
   17348:	add	r0, r0, r1
   1734c:	ldr	r1, [sp, #108]	; 0x6c
   17350:	lsl	r1, r1, #15
   17354:	ldr	r2, [sp, #108]	; 0x6c
   17358:	lsr	r2, r2, #17
   1735c:	orr	r1, r1, r2
   17360:	ldr	r2, [sp, #108]	; 0x6c
   17364:	lsl	r2, r2, #13
   17368:	ldr	r3, [sp, #108]	; 0x6c
   1736c:	lsr	r3, r3, #19
   17370:	orr	r2, r2, r3
   17374:	eor	r1, r1, r2
   17378:	ldr	r2, [sp, #108]	; 0x6c
   1737c:	lsr	r2, r2, #10
   17380:	eor	r1, r1, r2
   17384:	ldr	r2, [sp, #88]	; 0x58
   17388:	add	r1, r1, r2
   1738c:	ldr	r2, [sp, #56]	; 0x38
   17390:	lsl	r2, r2, #25
   17394:	ldr	r3, [sp, #56]	; 0x38
   17398:	lsr	r3, r3, #7
   1739c:	orr	r2, r2, r3
   173a0:	ldr	r3, [sp, #56]	; 0x38
   173a4:	lsl	r3, r3, #14
   173a8:	ldr	ip, [sp, #56]	; 0x38
   173ac:	lsr	ip, ip, #18
   173b0:	orr	r3, r3, ip
   173b4:	eor	r2, r2, r3
   173b8:	ldr	r3, [sp, #56]	; 0x38
   173bc:	lsr	r3, r3, #3
   173c0:	eor	r2, r2, r3
   173c4:	add	r1, r1, r2
   173c8:	ldr	r2, [sp, #116]	; 0x74
   173cc:	add	r1, r1, r2
   173d0:	str	r1, [sp, #16]
   173d4:	ldr	r1, [sp, #16]
   173d8:	str	r1, [sp, #116]	; 0x74
   173dc:	add	r0, r0, r1
   173e0:	str	r0, [sp, #8]
   173e4:	ldr	r0, [sp, #8]
   173e8:	ldr	r1, [sp, #36]	; 0x24
   173ec:	add	r0, r1, r0
   173f0:	str	r0, [sp, #36]	; 0x24
   173f4:	ldr	r0, [sp, #12]
   173f8:	ldr	r1, [sp, #8]
   173fc:	add	r0, r0, r1
   17400:	str	r0, [sp, #52]	; 0x34
   17404:	ldr	r0, [sp, #52]	; 0x34
   17408:	ldr	r1, [fp, #-12]
   1740c:	ldr	r2, [r1]
   17410:	add	r0, r2, r0
   17414:	str	r0, [r1]
   17418:	str	r0, [sp, #52]	; 0x34
   1741c:	ldr	r0, [sp, #48]	; 0x30
   17420:	ldr	r1, [fp, #-12]
   17424:	ldr	r2, [r1, #4]
   17428:	add	r0, r2, r0
   1742c:	str	r0, [r1, #4]
   17430:	str	r0, [sp, #48]	; 0x30
   17434:	ldr	r0, [sp, #44]	; 0x2c
   17438:	ldr	r1, [fp, #-12]
   1743c:	ldr	r2, [r1, #8]
   17440:	add	r0, r2, r0
   17444:	str	r0, [r1, #8]
   17448:	str	r0, [sp, #44]	; 0x2c
   1744c:	ldr	r0, [sp, #40]	; 0x28
   17450:	ldr	r1, [fp, #-12]
   17454:	ldr	r2, [r1, #12]
   17458:	add	r0, r2, r0
   1745c:	str	r0, [r1, #12]
   17460:	str	r0, [sp, #40]	; 0x28
   17464:	ldr	r0, [sp, #36]	; 0x24
   17468:	ldr	r1, [fp, #-12]
   1746c:	ldr	r2, [r1, #16]
   17470:	add	r0, r2, r0
   17474:	str	r0, [r1, #16]
   17478:	str	r0, [sp, #36]	; 0x24
   1747c:	ldr	r0, [sp, #32]
   17480:	ldr	r1, [fp, #-12]
   17484:	ldr	r2, [r1, #20]
   17488:	add	r0, r2, r0
   1748c:	str	r0, [r1, #20]
   17490:	str	r0, [sp, #32]
   17494:	ldr	r0, [sp, #28]
   17498:	ldr	r1, [fp, #-12]
   1749c:	ldr	r2, [r1, #24]
   174a0:	add	r0, r2, r0
   174a4:	str	r0, [r1, #24]
   174a8:	str	r0, [sp, #28]
   174ac:	ldr	r0, [sp, #24]
   174b0:	ldr	r1, [fp, #-12]
   174b4:	ldr	r2, [r1, #28]
   174b8:	add	r0, r2, r0
   174bc:	str	r0, [r1, #28]
   174c0:	str	r0, [sp, #24]
   174c4:	b	11268 <abort@plt+0xd1c>
   174c8:	mov	sp, fp
   174cc:	pop	{fp, pc}
   174d0:	push	{fp, lr}
   174d4:	mov	fp, sp
   174d8:	sub	sp, sp, #16
   174dc:	str	r0, [sp, #8]
   174e0:	ldr	r0, [sp, #8]
   174e4:	cmp	r0, #0
   174e8:	bne	174f4 <abort@plt+0x6fa8>
   174ec:	movw	r0, #1
   174f0:	str	r0, [sp, #8]
   174f4:	ldr	r0, [pc, #64]	; 1753c <abort@plt+0x6ff0>
   174f8:	ldr	r1, [sp, #8]
   174fc:	cmp	r0, r1
   17500:	bcs	1751c <abort@plt+0x6fd0>
   17504:	bl	10528 <__errno_location@plt>
   17508:	movw	r1, #12
   1750c:	str	r1, [r0]
   17510:	movw	r0, #0
   17514:	str	r0, [fp, #-4]
   17518:	b	17530 <abort@plt+0x6fe4>
   1751c:	ldr	r0, [sp, #8]
   17520:	bl	104e0 <malloc@plt>
   17524:	str	r0, [sp, #4]
   17528:	ldr	r0, [sp, #4]
   1752c:	str	r0, [fp, #-4]
   17530:	ldr	r0, [fp, #-4]
   17534:	mov	sp, fp
   17538:	pop	{fp, pc}
   1753c:	svcvc	0x00ffffff
   17540:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17544:	mov	r7, r0
   17548:	ldr	r6, [pc, #72]	; 17598 <abort@plt+0x704c>
   1754c:	ldr	r5, [pc, #72]	; 1759c <abort@plt+0x7050>
   17550:	add	r6, pc, r6
   17554:	add	r5, pc, r5
   17558:	sub	r6, r6, r5
   1755c:	mov	r8, r1
   17560:	mov	r9, r2
   17564:	bl	1049c <printf@plt-0x20>
   17568:	asrs	r6, r6, #2
   1756c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   17570:	mov	r4, #0
   17574:	add	r4, r4, #1
   17578:	ldr	r3, [r5], #4
   1757c:	mov	r2, r9
   17580:	mov	r1, r8
   17584:	mov	r0, r7
   17588:	blx	r3
   1758c:	cmp	r6, r4
   17590:	bne	17574 <abort@plt+0x7028>
   17594:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17598:			; <UNDEFINED> instruction: 0x000109b4
   1759c:	andeq	r0, r1, ip, lsr #19
   175a0:	bx	lr

Disassembly of section .fini:

000175a4 <.fini>:
   175a4:	push	{r3, lr}
   175a8:	pop	{r3, pc}
