Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/110L/Desktop/110/test/tb_isim_beh.exe -prj C:/Users/110L/Desktop/110/test/tb_beh.prj work.tb work.glbl 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/110L/Desktop/110/test/test.v\" into library work
WARNING:HDLCompiler:751 - "C:/Users/110L/Desktop/110/test/test.v" Line 22: Redeclaration of ansi port q is not allowed
Analyzing Verilog file \"C:/Users/110L/Desktop/110/test/tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module jk_ff
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/110L/Desktop/110/test/tb_isim_beh.exe
Fuse Memory Usage: 15952 KB
Fuse CPU Usage: 217 ms
