# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 28
attribute \cells_not_processed 1
attribute \src "simple_test.sv:2.1-29.10"
attribute \dynports 1
module \uhdm_test
  parameter \WIDTH 8
  wire $auto$expression.cpp:168:process_function_body$11
  wire $auto$expression.cpp:168:process_function_body$15
  wire $auto$expression.cpp:168:process_function_body$19
  wire $auto$expression.cpp:168:process_function_body$7
  wire width 8 $auto$expression.cpp:172:process_function_body$13
  wire width 8 $auto$expression.cpp:172:process_function_body$17
  wire width 8 $auto$expression.cpp:172:process_function_body$9
  attribute \src "simple_test.sv:5.30-5.31"
  wire width 8 input 1 \a
  attribute \src "simple_test.sv:6.30-6.31"
  wire width 8 input 2 \b
  attribute \src "simple_test.sv:8.30-8.38"
  wire width 8 output 4 \out_case
  attribute \src "simple_test.sv:7.24-7.27"
  wire width 2 input 3 \sel
  cell $eq $auto$expression.cpp:169:process_function_body$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $auto$expression.cpp:168:process_function_body$11
  end
  cell $eq $auto$expression.cpp:169:process_function_body$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'01
    connect \Y $auto$expression.cpp:168:process_function_body$15
  end
  cell $logic_not $auto$expression.cpp:169:process_function_body$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $auto$expression.cpp:168:process_function_body$19
  end
  cell $eq $auto$expression.cpp:169:process_function_body$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $auto$expression.cpp:168:process_function_body$7
  end
  cell $mux $auto$expression.cpp:173:process_function_body$10
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { \a [4:0] 3'000 }
    connect \S $auto$expression.cpp:168:process_function_body$7
    connect \Y $auto$expression.cpp:172:process_function_body$9
  end
  cell $mux $auto$expression.cpp:173:process_function_body$14
    parameter \WIDTH 8
    connect \A $auto$expression.cpp:172:process_function_body$9
    connect \B { \a [5:0] 2'00 }
    connect \S $auto$expression.cpp:168:process_function_body$11
    connect \Y $auto$expression.cpp:172:process_function_body$13
  end
  cell $mux $auto$expression.cpp:173:process_function_body$18
    parameter \WIDTH 8
    connect \A $auto$expression.cpp:172:process_function_body$13
    connect \B { \a [6:0] 1'0 }
    connect \S $auto$expression.cpp:168:process_function_body$15
    connect \Y $auto$expression.cpp:172:process_function_body$17
  end
  cell $mux $auto$expression.cpp:173:process_function_body$22
    parameter \WIDTH 8
    connect \A $auto$expression.cpp:172:process_function_body$17
    connect \B \a
    connect \S $auto$expression.cpp:168:process_function_body$19
    connect \Y \out_case
  end
end
attribute \src "simple_test.sv:2.1-29.10"
attribute \cells_not_processed 1
attribute \dynports 1
module \vlog_test
  parameter \WIDTH 8
  wire $procmux$24_CMP
  wire $procmux$25_CMP
  wire $procmux$26_CMP
  wire $procmux$27_CMP
  attribute \src "simple_test.sv:5.30-5.31"
  wire width 8 input 1 \a
  attribute \src "simple_test.sv:6.30-6.31"
  wire width 8 input 2 \b
  attribute \nosync 1
  attribute \src "simple_test.sv:14.21-14.22"
  wire width 2 \func_case$func$simple_test.sv:27$2.s
  attribute \nosync 1
  attribute \src "simple_test.sv:13.27-13.28"
  wire width 8 \func_case$func$simple_test.sv:27$2.x
  attribute \src "simple_test.sv:8.30-8.38"
  wire width 8 output 4 \out_case
  attribute \src "simple_test.sv:7.24-7.27"
  wire width 2 input 3 \sel
  attribute \full_case 1
  attribute \src "simple_test.sv:19.43-19.43|simple_test.sv:16.13-22.20"
  cell $pmux $procmux$23
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'x
    connect \B { \a \a [6:0] 1'0 \a [5:0] 2'00 \a [4:0] 3'000 }
    connect \S { $procmux$27_CMP $procmux$26_CMP $procmux$25_CMP $procmux$24_CMP }
    connect \Y \out_case
  end
  attribute \full_case 1
  attribute \src "simple_test.sv:19.43-19.43|simple_test.sv:16.13-22.20"
  cell $eq $procmux$24_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $procmux$24_CMP
  end
  attribute \full_case 1
  attribute \src "simple_test.sv:18.43-18.43|simple_test.sv:16.13-22.20"
  cell $eq $procmux$25_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $procmux$25_CMP
  end
  attribute \full_case 1
  attribute \src "simple_test.sv:17.38-17.38|simple_test.sv:16.13-22.20"
  cell $eq $procmux$26_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'01
    connect \Y $procmux$26_CMP
  end
  attribute \full_case 1
  attribute \src "simple_test.sv:16.21-16.21|simple_test.sv:16.13-22.20"
  cell $logic_not $procmux$27_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $procmux$27_CMP
  end
  connect \func_case$func$simple_test.sv:27$2.s 2'x
  connect \func_case$func$simple_test.sv:27$2.x 8'x
end
