
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/sail.ys' --

1. Executing Verilog-2005 frontend: verilog/dspadder.v
Parsing Verilog input from `verilog/dspadder.v' to AST representation.
Generating RTLIL representation for module `\DSPAdd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/dspsubtractor.v
Parsing Verilog input from `verilog/dspsubtractor.v' to AST representation.
Generating RTLIL representation for module `\DSPSub'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
verilog/alu.v:85: Warning: Identifier `\clk' is implicitly declared.
Note: Assuming pure combinatorial block at verilog/alu.v:97.2-164.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:166.2-177.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: verilog/clock_divider.v
Parsing Verilog input from `verilog/clock_divider.v' to AST representation.
Generating RTLIL representation for module `\clock_divider_2N'.
Warning: wire '\clk_out' is assigned in a block at verilog/clock_divider.v:30.25-30.44.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

22. Executing SYNTH_ICE40 pass.

22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

22.2. Executing HIERARCHY pass (managing design hierarchy).

22.2.1. Finding top of design hierarchy..
root of   4 design levels: top                 
root of   0 design levels: clock_divider_2N    
root of   0 design levels: sign_mask_gen       
root of   0 design levels: csr_file            
root of   0 design levels: regfile             
root of   0 design levels: data_mem            
root of   0 design levels: instruction_memory  
root of   0 design levels: control             
root of   0 design levels: imm_gen             
root of   0 design levels: branch_predictor    
root of   0 design levels: ForwardingUnit      
root of   0 design levels: branch_decision     
root of   0 design levels: program_counter     
root of   2 design levels: alu                 
root of   0 design levels: mem_wb              
root of   0 design levels: ex_mem              
root of   0 design levels: id_ex               
root of   0 design levels: if_id               
root of   0 design levels: ALUControl          
root of   0 design levels: mux2to1             
root of   3 design levels: cpu                 
root of   0 design levels: adder               
root of   1 design levels: DSPSub              
root of   1 design levels: DSPAdd              
Automatically selected top as design top module.

22.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \DSPSub
Used module:             \DSPAdd
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Used module:     \clock_divider_2N
Parameter \N = 1

22.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_divider_2N'.
Parameter \N = 1
Generating RTLIL representation for module `$paramod\clock_divider_2N\N=1'.
Warning: wire '\clk_out' is assigned in a block at verilog/clock_divider.v:30.25-30.44.

22.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \DSPSub
Used module:             \DSPAdd
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Used module:     $paramod\clock_divider_2N\N=1

22.2.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \DSPSub
Used module:             \DSPAdd
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Used module:     $paramod\clock_divider_2N\N=1
Removing unused module `\clock_divider_2N'.
Removed 1 unused modules.

22.3. Executing PROC pass (convert processes to netlists).

22.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$269'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$160'.
Cleaned up 0 empty switches.

22.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/clock_divider.v:26$628 in module $paramod\clock_divider_2N\N=1.
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$277 in module sign_mask_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$230 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$100 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:166$30 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:97$18 in module alu.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Removed a total of 5 dead cases.

22.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 35 assignments to connections.

22.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:0$633'.
  Set init value: \count = 4'0000
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$245'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$244'.
  Set init value: \state = 0
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$101'.
  Set init value: \imm = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$99'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$40'.
  Set init value: \outAddr = 0
Found init rule in `\alu.$proc$verilog/alu.v:0$38'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$9'.
  Set init value: \ALUCtl = 7'0000000

22.3.5. Executing PROC_ARST pass (detect async resets in processes).

22.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:58$287'.
Creating decoders for process `\top.$proc$toplevel.v:57$286'.
Creating decoders for process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:0$633'.
Creating decoders for process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:26$628'.
     1/2: $0\count[3:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
     1/1: $1\mask[2:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$271'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_DATA[31:0]$273
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_ADDR[11:0]$272
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$248'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$247_DATA[31:0]$250
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$247_ADDR[4:0]$249
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$245'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$244'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$230'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_DATA[31:0]$232
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_ADDR[31:0]$231
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$226'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$101'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$100'.
     1/1: $1\imm[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$99'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$84'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$83'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$40'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$39'.
Creating decoders for process `\alu.$proc$verilog/alu.v:0$38'.
Creating decoders for process `\alu.$proc$verilog/alu.v:166$30'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:97$18'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$9'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$8'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]

22.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:58$287'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:57$286'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$100'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:166$30'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:97$18'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$8'.

22.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\clock_divider_2N\N=1.\clk_out' using process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:26$628'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `$paramod\clock_divider_2N\N=1.\count' using process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:26$628'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_EN' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_DATA' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_EN' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$226'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$84'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$83'.
  created $dff cell `$procdff$901' with negative edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$39'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
  created $dff cell `$procdff$906' with positive edge clock.

22.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:58$287'.
Removing empty process `top.$proc$toplevel.v:57$286'.
Removing empty process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:0$633'.
Found and cleaned up 2 empty switches in `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:26$628'.
Removing empty process `$paramod\clock_divider_2N\N=1.$proc$verilog/clock_divider.v:26$628'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$271'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$271'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$248'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$248'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$245'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$244'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$230'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$230'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$226'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$226'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$101'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$100'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$100'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$99'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$84'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$84'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$83'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$40'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$39'.
Removing empty process `alu.$proc$verilog/alu.v:0$38'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:166$30'.
Removing empty process `alu.$proc$verilog/alu.v:166$30'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:97$18'.
Removing empty process `alu.$proc$verilog/alu.v:97$18'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$11'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$10'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$9'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$8'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$8'.
Cleaned up 24 empty switches.

22.4. Executing FLATTEN pass (flatten design).
Using template $paramod\clock_divider_2N\N=1 for cells of type $paramod\clock_divider_2N\N=1.
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template mem_wb for cells of type mem_wb.
Using template branch_decision for cells of type branch_decision.
Using template control for cells of type control.
Using template adder for cells of type adder.
Using template program_counter for cells of type program_counter.
Using template if_id for cells of type if_id.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template csr_file for cells of type csr_file.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template ALUControl for cells of type ALUControl.
Using template id_ex for cells of type id_ex.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template alu for cells of type alu.
Using template ex_mem for cells of type ex_mem.
Using template DSPSub for cells of type DSPSub.
Using template DSPAdd for cells of type DSPAdd.
<suppressed ~47 debug messages>
No more expansions possible.
Deleting now unused module $paramod\clock_divider_2N\N=1.
Deleting now unused module sign_mask_gen.
Deleting now unused module csr_file.
Deleting now unused module regfile.
Deleting now unused module data_mem.
Deleting now unused module instruction_memory.
Deleting now unused module control.
Deleting now unused module imm_gen.
Deleting now unused module branch_predictor.
Deleting now unused module ForwardingUnit.
Deleting now unused module branch_decision.
Deleting now unused module program_counter.
Deleting now unused module alu.
Deleting now unused module mem_wb.
Deleting now unused module ex_mem.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module ALUControl.
Deleting now unused module mux2to1.
Deleting now unused module cpu.
Deleting now unused module adder.
Deleting now unused module DSPSub.
Deleting now unused module DSPAdd.

22.5. Executing TRIBUF pass.

22.6. Executing DEMINOUT pass (demote inout ports to input or output).

22.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~51 debug messages>

22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 195 unused wires.
<suppressed ~1 debug messages>

22.9. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\processor.alu_main.sub.clk is used but has no driver.
found and reported 1 problems.

22.10. Executing OPT pass (performing simple optimizations).

22.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~285 debug messages>
Removed a total of 95 cells.

22.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$754.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$763.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$765.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$779.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$781.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$794.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$802.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$804.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$818.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$829.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$843.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$859.
Removed 12 multiplexer ports.
<suppressed ~50 debug messages>

22.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.ControlAndStatus_registers.$procmux$644:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274
      New ports: A=1'0, B=1'1, Y=$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0]
      New connections: $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [31:1] = { $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$785: { $techmap\processor.alu_control.$procmux$780_CMP $techmap\processor.alu_control.$procmux$792_CMP $auto$opt_reduce.cc:134:opt_mux$908 $techmap\processor.alu_control.$procmux$789_CMP $techmap\processor.alu_control.$procmux$764_CMP $techmap\processor.alu_control.$procmux$787_CMP $techmap\processor.alu_control.$procmux$786_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$809: { $techmap\processor.alu_control.$procmux$780_CMP $auto$opt_reduce.cc:134:opt_mux$910 $techmap\processor.alu_control.$procmux$789_CMP $techmap\processor.alu_control.$procmux$787_CMP $techmap\processor.alu_control.$procmux$786_CMP $techmap\processor.alu_control.$procmux$792_CMP $techmap\processor.alu_control.$procmux$764_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$825: $auto$opt_reduce.cc:134:opt_mux$912
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$837: $auto$opt_reduce.cc:134:opt_mux$914
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$862: { $auto$opt_reduce.cc:134:opt_mux$916 $techmap\processor.alu_control.$procmux$860_CMP $techmap\processor.alu_control.$procmux$844_CMP $techmap\processor.alu_control.$procmux$830_CMP $techmap\processor.alu_control.$procmux$805_CMP $techmap\processor.alu_control.$procmux$766_CMP $techmap\processor.alu_control.$procmux$755_CMP }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$procmux$656:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233
      New ports: A=1'0, B=1'1, Y=$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0]
      New connections: $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [31:1] = { $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] }
    New ctrl vector for $pmux cell $techmap\processor.alu_main.$procmux$735: { $techmap\processor.alu_main.$procmux$747_CMP $techmap\processor.alu_main.$procmux$745_CMP $techmap\processor.alu_main.$procmux$744_CMP $techmap\processor.alu_main.$procmux$743_CMP $techmap\processor.alu_main.$procmux$742_CMP $techmap\processor.alu_main.$procmux$741_CMP $techmap\processor.alu_main.$procmux$740_CMP $techmap\processor.alu_main.$procmux$739_CMP $techmap\processor.alu_main.$procmux$738_CMP $auto$opt_reduce.cc:134:opt_mux$918 $techmap\processor.alu_main.$procmux$736_CMP }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$691: { $techmap\data_mem_inst.$procmux$666_CMP $techmap\data_mem_inst.$procmux$690_CMP $auto$opt_reduce.cc:134:opt_mux$920 }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$703: { $techmap\data_mem_inst.$procmux$666_CMP $auto$opt_reduce.cc:134:opt_mux$922 }
    New ctrl vector for $pmux cell $techmap\processor.immediate_generator.$procmux$715: { $techmap\processor.immediate_generator.$procmux$721_CMP $techmap\processor.immediate_generator.$procmux$720_CMP $auto$opt_reduce.cc:134:opt_mux$924 $techmap\processor.immediate_generator.$procmux$717_CMP $techmap\processor.immediate_generator.$procmux$716_CMP }
    Consolidated identical input bits for $mux cell $techmap\processor.register_files.$procmux$650:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251
      New ports: A=1'0, B=1'1, Y=$techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0]
      New connections: $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [31:1] = { $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $techmap\processor.register_files.$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] }
  Optimizing cells in module \top.
Performed a total of 12 changes.

22.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

22.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

22.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

22.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.10.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

22.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.10.16. Finished OPT passes. (There is nothing left to do.)

22.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$242 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$237 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$243 (data_mem_inst.data_block).
Removed top 20 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$159 (inst_mem.instruction_memory).
Removed top 2 address bits (of 12) from memory read port top.$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$275 (processor.ControlAndStatus_registers.csr_file).
Removed top 2 address bits (of 12) from memory write port top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$276 (processor.ControlAndStatus_registers.csr_file).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$267 (processor.register_files.regfile).
Removed top 31 bits (of 32) from port B of cell top.$techmap\clk_div.$add$verilog/clock_divider.v:28$630 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\clk_div.$add$verilog/clock_divider.v:28$630 ($add).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$898 ($dff).
Removed top 22 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$896 ($dff).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$693_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$690_CMP0 ($eq).
Removed cell top.$techmap\data_mem_inst.$procmux$660 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$658 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$657_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:232$228 ($eq).
Removed top 29 bits (of 32) from port A of cell top.$techmap\processor.pc_adder.$add$verilog/adder.v:53$1 ($add).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$720_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$719_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$718_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$715 ($pmux).
Removed top 21 bits (of 32) from mux cell top.$techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:50$7 ($mux).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegB_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:50$7 ($mux).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegA_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:50$7 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$876 ($dff).
Removed top 2 bits (of 12) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$874 ($dff).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$648 ($mux).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$646 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$886 ($dff).
Removed top 27 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$881 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$654 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$652 ($mux).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:109$262 ($eq).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:108$257 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$870_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$869_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$844_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$837 ($mux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$830_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$825 ($mux).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$805_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$792_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$791_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$790_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$776 ($pmux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$766_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$760 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$753_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$750 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$746_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$745_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$744_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$743_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$741_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$740_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$733_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$732_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$731_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:122$22 ($mux).
Removed top 23 bits (of 32) from mux cell top.$techmap\processor.ex_cont_mux.$ternary$verilog/mux2to1.v:50$7 ($mux).
Removed top 28 bits (of 32) from wire top.$techmap\clk_div.$add$verilog/clock_divider.v:28$630_Y.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$161_ADDR[31:0]$231.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:283$161_ADDR.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$238_Y.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$270_ADDR[11:0]$272.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:59$270_ADDR.
Removed top 11 bits (of 32) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:59$270_DATA.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 5 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:122$22_Y.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.out.
Removed top 27 bits (of 32) from wire top.processor.RegA_mux.input1.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.out.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.input0.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.out.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.input0.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.out.
Removed top 27 bits (of 32) from wire top.processor.register_files.wrAddr_buf.
Removed top 3 bits (of 32) from wire top.processor.wb_fwd1_mux.out.
Removed top 3 bits (of 32) from wire top.processor.wb_fwd1_mux_out.

22.12. Executing PEEPOPT pass (run peephole optimizers).

22.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

22.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:132$24 ($sshr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$732_CMP $techmap\processor.alu_main.$procmux$733_CMP $techmap\processor.alu_main.$procmux$741_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:127$23 ($shr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$732_CMP $techmap\processor.alu_main.$procmux$733_CMP $techmap\processor.alu_main.$procmux$742_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:137$25 ($shl):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$732_CMP $techmap\processor.alu_main.$procmux$733_CMP $techmap\processor.alu_main.$procmux$740_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$158 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$237 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$690_CMP.
    No candidates found.

22.15. Executing TECHMAP pass (map to technology primitives).

22.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~108 debug messages>

22.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

22.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

22.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\clk_div.$add$verilog/clock_divider.v:28$630 ($add).
  creating $macc model for $techmap\processor.addr_adder.$add$verilog/adder.v:53$1 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$97 ($add).
  creating $macc model for $techmap\processor.pc_adder.$add$verilog/adder.v:53$1 ($add).
  creating $alu model for $macc $techmap\processor.pc_adder.$add$verilog/adder.v:53$1.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$97.
  creating $alu model for $macc $techmap\processor.addr_adder.$add$verilog/adder.v:53$1.
  creating $alu model for $macc $techmap\clk_div.$add$verilog/clock_divider.v:28$630.
  creating $alu model for $techmap\processor.alu_main.$ge$verilog/alu.v:171$35 ($ge): new $alu
  creating $alu model for $techmap\processor.alu_main.$ge$verilog/alu.v:173$37 ($ge): new $alu
  creating $alu model for $techmap\processor.alu_main.$lt$verilog/alu.v:122$21 ($lt): merged with $techmap\processor.alu_main.$ge$verilog/alu.v:171$35.
  creating $alu model for $techmap\processor.alu_main.$lt$verilog/alu.v:172$36 ($lt): merged with $techmap\processor.alu_main.$ge$verilog/alu.v:173$37.
  creating $alu cell for $techmap\processor.alu_main.$ge$verilog/alu.v:173$37, $techmap\processor.alu_main.$lt$verilog/alu.v:172$36: $auto$alumacc.cc:485:replace_alu$952
  creating $alu cell for $techmap\processor.alu_main.$ge$verilog/alu.v:171$35, $techmap\processor.alu_main.$lt$verilog/alu.v:122$21: $auto$alumacc.cc:485:replace_alu$965
  creating $alu cell for $techmap\clk_div.$add$verilog/clock_divider.v:28$630: $auto$alumacc.cc:485:replace_alu$980
  creating $alu cell for $techmap\processor.addr_adder.$add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$983
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$97: $auto$alumacc.cc:485:replace_alu$986
  creating $alu cell for $techmap\processor.pc_adder.$add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$989
  created 6 $alu and 0 $macc cells.

22.19. Executing OPT pass (performing simple optimizations).

22.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

22.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

22.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

22.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.19.9. Rerunning OPT passes. (Maybe there is more to do..)

22.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

22.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.19.16. Finished OPT passes. (There is nothing left to do.)

22.20. Executing FSM pass (extract and optimize FSM).

22.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

22.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

22.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

22.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

22.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

22.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

22.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

22.21. Executing OPT pass (performing simple optimizations).

22.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

22.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.21.5. Finished fast OPT passes.

22.22. Executing MEMORY pass.

22.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$243' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$276' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$268' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$237' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$158' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$275' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$255' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$256' in module `\top': merged data $dff to cell.

22.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 17 unused wires.
<suppressed ~14 debug messages>

22.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

22.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$242 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$243 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$237 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$159 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$158 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.ControlAndStatus_registers.csr_file' in module `\top':
  $techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$276 ($memwr)
  $techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$275 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$267 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$268 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$256 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$255 ($memrd)

22.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_div.clk_out.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem_inst.data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem_inst.data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem_inst.data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem_inst.data_block.7.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.ControlAndStatus_registers.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: processor.ControlAndStatus_registers.csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: processor.ControlAndStatus_registers.csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: processor.ControlAndStatus_registers.csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: processor.ControlAndStatus_registers.csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: processor.ControlAndStatus_registers.csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: processor.ControlAndStatus_registers.csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: processor.ControlAndStatus_registers.csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: processor.ControlAndStatus_registers.csr_file.7.0.0
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

22.25. Executing TECHMAP pass (map to technology primitives).

22.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

22.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$96730f2979e4ec5e6048c90567de94ce5992570a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$393e15b5e00bc13490e1ef7bc58db2210e872efb\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ee338b437991470233af7a84b55b37defcaac296\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1d8f31ba647830b3cf268a83409ed2fbc24aa924\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$da3c7878040e8ca4ef0dce62b8cea858bb503ae9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$55976fa431d00d916e4cc349ebb8c767a6abec12\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f40b41ed01e4edcf07af4d0a3bcd82a7638e29a5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0ebeabc03b314c1f58b345584c0f3d48bde60c83\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c627afcf99922150bea99dfd202f51f330026882\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d5070268d5bb8fc23c4cc63974544bf8804d7014\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04590b1c0ad951b467387fa50f06eed86cffb2a0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6f4dc0cd3afe34139e925dfc011d512bf5e38ff3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6b1aed27008580900f145b31eb5ead97cb45f703\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$071f02249dad81b315ad801809edf76aa20f7e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fea0615c67e0fd592c8e25f0e136394aabe19257\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d6113b3d225f43c78ca19de2be7bd4451250b9c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

22.26. Executing ICE40_BRAMINIT pass.

22.27. Executing OPT pass (performing simple optimizations).

22.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~164 debug messages>

22.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

22.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

22.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 491 unused wires.
<suppressed ~2 debug messages>

22.27.5. Finished fast OPT passes.

22.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

22.29. Executing OPT pass (performing simple optimizations).

22.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

22.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$760:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$935 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$935 [2] $auto$wreduce.cc:460:run$935 [0] }
      New connections: $auto$wreduce.cc:460:run$935 [1] = $auto$wreduce.cc:460:run$935 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$776:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$936 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$936 [2]
      New connections: $auto$wreduce.cc:460:run$936 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$785:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$936 [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$935 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$936 [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$935 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$809:
      Old ports: A=7'0000010, B={ 39'000011100010000000001000000000001010000 $auto$wreduce.cc:460:run$935 [2:0] }, Y=$techmap\processor.alu_control.$5\ALUCtl[6:0]
      New ports: A=4'0010, B={ 21'011110000001000001010 $auto$wreduce.cc:460:run$935 [2:0] }, Y=$techmap\processor.alu_control.$5\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$5\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$825:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$934 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$934 [0]
      New connections: $auto$wreduce.cc:460:run$934 [3:1] = { $auto$wreduce.cc:460:run$934 [0] $auto$wreduce.cc:460:run$934 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$837:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$933 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$933 [0]
      New connections: $auto$wreduce.cc:460:run$933 [3:1] = { $auto$wreduce.cc:460:run$933 [0] $auto$wreduce.cc:460:run$933 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$852:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\processor.fence_mux.$ternary$verilog/mux2to1.v:50$7:
      Old ports: A={ \processor.fence_mux.input0 [31:2] \processor.PC.outAddr [1:0] }, B=\processor.PC.outAddr, Y=\processor.branch_predictor_mux.input0
      New ports: A=\processor.fence_mux.input0 [31:2], B=\processor.PC.outAddr [31:2], Y=\processor.branch_predictor_mux.input0 [31:2]
      New connections: \processor.branch_predictor_mux.input0 [1:0] = \processor.PC.outAddr [1:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$211:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$210_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$216:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$215_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$221:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$220_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$223:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 18 changes.

22.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[4095]$9274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4094]$9272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4093]$9270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4092]$9268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4091]$9266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4090]$9264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4089]$9262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4088]$9260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4087]$9258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4086]$9256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4085]$9254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4084]$9252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4083]$9250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4082]$9248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4081]$9246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4080]$9244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4079]$9242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4078]$9240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4077]$9238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4076]$9236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4075]$9234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4074]$9232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4073]$9230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4072]$9228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4071]$9226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4070]$9224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4069]$9222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4068]$9220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4067]$9218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4066]$9216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4065]$9214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4064]$9212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4063]$9210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4062]$9208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4061]$9206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4060]$9204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4059]$9202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4058]$9200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4057]$9198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4056]$9196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4055]$9194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4054]$9192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4053]$9190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4052]$9188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4051]$9186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4050]$9184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4049]$9182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4048]$9180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4047]$9178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4046]$9176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4045]$9174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4044]$9172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4043]$9170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4042]$9168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4041]$9166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4040]$9164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4039]$9162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4038]$9160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4037]$9158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4036]$9156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4035]$9154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4034]$9152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4033]$9150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4032]$9148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4031]$9146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4030]$9144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4029]$9142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4028]$9140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4027]$9138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4026]$9136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4025]$9134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4024]$9132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4023]$9130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4022]$9128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4021]$9126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4020]$9124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4019]$9122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4018]$9120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4017]$9118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4016]$9116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4015]$9114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4014]$9112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4013]$9110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4012]$9108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4011]$9106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4010]$9104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4009]$9102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4008]$9100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4007]$9098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4006]$9096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4005]$9094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4004]$9092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4003]$9090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4002]$9088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4001]$9086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4000]$9084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3999]$9082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3998]$9080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3997]$9078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3996]$9076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3995]$9074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3994]$9072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3993]$9070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3992]$9068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3991]$9066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3990]$9064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3989]$9062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3988]$9060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3987]$9058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3986]$9056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3985]$9054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3984]$9052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3983]$9050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3982]$9048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3981]$9046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3980]$9044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3979]$9042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3978]$9040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3977]$9038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3976]$9036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3975]$9034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3974]$9032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3973]$9030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3972]$9028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3971]$9026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3970]$9024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3969]$9022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3968]$9020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3967]$9018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3966]$9016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3965]$9014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3964]$9012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3963]$9010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3962]$9008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3961]$9006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3960]$9004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3959]$9002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3958]$9000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3957]$8998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3956]$8996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3955]$8994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3954]$8992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3953]$8990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3952]$8988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3951]$8986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3950]$8984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3949]$8982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3948]$8980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3947]$8978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3946]$8976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3945]$8974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3944]$8972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3943]$8970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3942]$8968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3941]$8966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3940]$8964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3939]$8962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3938]$8960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3937]$8958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3936]$8956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3935]$8954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3934]$8952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3933]$8950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3932]$8948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3931]$8946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3930]$8944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3929]$8942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3928]$8940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3927]$8938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3926]$8936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3925]$8934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3924]$8932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3923]$8930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3922]$8928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3921]$8926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3920]$8924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3919]$8922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3918]$8920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3917]$8918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3916]$8916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3915]$8914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3914]$8912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3913]$8910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3912]$8908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3911]$8906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3910]$8904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3909]$8902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3908]$8900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3907]$8898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3906]$8896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3905]$8894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3904]$8892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3903]$8890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3902]$8888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3901]$8886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3900]$8884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3899]$8882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3898]$8880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3897]$8878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3896]$8876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3895]$8874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3894]$8872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3893]$8870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3892]$8868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3891]$8866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3890]$8864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3889]$8862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3888]$8860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3887]$8858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3886]$8856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3885]$8854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3884]$8852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3883]$8850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3882]$8848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3881]$8846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3880]$8844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3879]$8842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3878]$8840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3877]$8838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3876]$8836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3875]$8834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3874]$8832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3873]$8830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3872]$8828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3871]$8826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3870]$8824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3869]$8822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3868]$8820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3867]$8818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3866]$8816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3865]$8814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3864]$8812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3863]$8810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3862]$8808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3861]$8806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3860]$8804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3859]$8802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3858]$8800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3857]$8798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3856]$8796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3855]$8794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3854]$8792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3853]$8790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3852]$8788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3851]$8786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3850]$8784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3849]$8782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3848]$8780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3847]$8778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3846]$8776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3845]$8774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3844]$8772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3843]$8770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3842]$8768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3841]$8766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3840]$8764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3839]$8762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3838]$8760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3837]$8758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3836]$8756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3835]$8754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3834]$8752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3833]$8750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3832]$8748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3831]$8746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3830]$8744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3829]$8742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3828]$8740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3827]$8738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3826]$8736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3825]$8734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3824]$8732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3823]$8730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3822]$8728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3821]$8726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3820]$8724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3819]$8722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3818]$8720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3817]$8718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3816]$8716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3815]$8714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3814]$8712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3813]$8710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3812]$8708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3811]$8706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3810]$8704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3809]$8702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3808]$8700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3807]$8698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3806]$8696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3805]$8694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3804]$8692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3803]$8690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3802]$8688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3801]$8686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3800]$8684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3799]$8682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3798]$8680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3797]$8678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3796]$8676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3795]$8674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3794]$8672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3793]$8670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3792]$8668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3791]$8666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3790]$8664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3789]$8662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3788]$8660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3787]$8658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3786]$8656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3785]$8654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3784]$8652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3783]$8650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3782]$8648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3781]$8646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3780]$8644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3779]$8642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3778]$8640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3777]$8638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3776]$8636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3775]$8634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3774]$8632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3773]$8630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3772]$8628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3771]$8626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3770]$8624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3769]$8622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3768]$8620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3767]$8618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3766]$8616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3765]$8614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3764]$8612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3763]$8610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3762]$8608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3761]$8606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3760]$8604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3759]$8602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3758]$8600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3757]$8598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3756]$8596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3755]$8594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3754]$8592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3753]$8590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3752]$8588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3751]$8586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3750]$8584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3749]$8582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3748]$8580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3747]$8578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3746]$8576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3745]$8574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3744]$8572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3743]$8570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3742]$8568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3741]$8566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3740]$8564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3739]$8562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3738]$8560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3737]$8558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3736]$8556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3735]$8554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3734]$8552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3733]$8550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3732]$8548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3731]$8546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3730]$8544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3729]$8542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3728]$8540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3727]$8538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3726]$8536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3725]$8534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3724]$8532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3723]$8530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3722]$8528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3721]$8526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3720]$8524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3719]$8522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3718]$8520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3717]$8518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3716]$8516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3715]$8514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3714]$8512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3713]$8510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3712]$8508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3711]$8506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3710]$8504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3709]$8502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3708]$8500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3707]$8498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3706]$8496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3705]$8494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3704]$8492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3703]$8490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3702]$8488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3701]$8486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3700]$8484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3699]$8482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3698]$8480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3697]$8478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3696]$8476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3695]$8474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3694]$8472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3693]$8470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3692]$8468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3691]$8466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3690]$8464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3689]$8462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3688]$8460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3687]$8458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3686]$8456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3685]$8454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3684]$8452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3683]$8450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3682]$8448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3681]$8446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3680]$8444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3679]$8442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3678]$8440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3677]$8438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3676]$8436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3675]$8434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3674]$8432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3673]$8430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3672]$8428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3671]$8426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3670]$8424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3669]$8422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3668]$8420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3667]$8418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3666]$8416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3665]$8414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3664]$8412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3663]$8410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3662]$8408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3661]$8406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3660]$8404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3659]$8402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3658]$8400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3657]$8398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3656]$8396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3655]$8394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3654]$8392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3653]$8390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3652]$8388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3651]$8386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3650]$8384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3649]$8382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3648]$8380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3647]$8378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3646]$8376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3645]$8374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3644]$8372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3643]$8370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3642]$8368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3641]$8366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3640]$8364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3639]$8362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3638]$8360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3637]$8358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3636]$8356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3635]$8354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3634]$8352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3633]$8350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3632]$8348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3631]$8346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3630]$8344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3629]$8342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3628]$8340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3627]$8338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3626]$8336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3625]$8334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3624]$8332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3623]$8330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3622]$8328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3621]$8326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3620]$8324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3619]$8322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3618]$8320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3617]$8318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3616]$8316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3615]$8314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3614]$8312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3613]$8310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3612]$8308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3611]$8306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3610]$8304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3609]$8302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3608]$8300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3607]$8298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3606]$8296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3605]$8294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3604]$8292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3603]$8290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3602]$8288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3601]$8286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3600]$8284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3599]$8282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3598]$8280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3597]$8278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3596]$8276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3595]$8274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3594]$8272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3593]$8270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3592]$8268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3591]$8266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3590]$8264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3589]$8262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3588]$8260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3587]$8258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3586]$8256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3585]$8254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3584]$8252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3583]$8250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3582]$8248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3581]$8246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3580]$8244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3579]$8242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3578]$8240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3577]$8238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3576]$8236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3575]$8234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3574]$8232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3573]$8230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3572]$8228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3571]$8226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3570]$8224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3569]$8222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3568]$8220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3567]$8218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3566]$8216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3565]$8214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3564]$8212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3563]$8210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3562]$8208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3561]$8206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3560]$8204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3559]$8202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3558]$8200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3557]$8198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3556]$8196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3555]$8194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3554]$8192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3553]$8190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3552]$8188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3551]$8186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3550]$8184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3549]$8182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3548]$8180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3547]$8178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3546]$8176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3545]$8174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3544]$8172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3543]$8170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3542]$8168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3541]$8166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3540]$8164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3539]$8162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3538]$8160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3537]$8158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3536]$8156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3535]$8154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3534]$8152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3533]$8150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3532]$8148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3531]$8146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3530]$8144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3529]$8142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3528]$8140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3527]$8138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3526]$8136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3525]$8134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3524]$8132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3523]$8130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3522]$8128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3521]$8126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3520]$8124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3519]$8122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3518]$8120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3517]$8118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3516]$8116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3515]$8114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3514]$8112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3513]$8110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3512]$8108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3511]$8106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3510]$8104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3509]$8102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3508]$8100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3507]$8098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3506]$8096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3505]$8094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3504]$8092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3503]$8090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3502]$8088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3501]$8086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3500]$8084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3499]$8082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3498]$8080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3497]$8078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3496]$8076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3495]$8074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3494]$8072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3493]$8070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3492]$8068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3491]$8066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3490]$8064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3489]$8062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3488]$8060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3487]$8058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3486]$8056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3485]$8054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3484]$8052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3483]$8050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3482]$8048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3481]$8046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3480]$8044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3479]$8042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3478]$8040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3477]$8038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3476]$8036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3475]$8034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3474]$8032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3473]$8030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3472]$8028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3471]$8026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3470]$8024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3469]$8022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3468]$8020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3467]$8018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3466]$8016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3465]$8014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3464]$8012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3463]$8010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3462]$8008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3461]$8006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3460]$8004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3459]$8002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3458]$8000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3457]$7998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3456]$7996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3455]$7994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3454]$7992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3453]$7990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3452]$7988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3451]$7986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3450]$7984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3449]$7982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3448]$7980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3447]$7978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3446]$7976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3445]$7974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3444]$7972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3443]$7970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3442]$7968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3441]$7966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3440]$7964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3439]$7962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3438]$7960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3437]$7958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3436]$7956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3435]$7954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3434]$7952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3433]$7950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3432]$7948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3431]$7946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3430]$7944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3429]$7942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3428]$7940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3427]$7938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3426]$7936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3425]$7934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3424]$7932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3423]$7930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3422]$7928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3421]$7926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3420]$7924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3419]$7922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3418]$7920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3417]$7918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3416]$7916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3415]$7914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3414]$7912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3413]$7910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3412]$7908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3411]$7906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3410]$7904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3409]$7902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3408]$7900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3407]$7898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3406]$7896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3405]$7894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3404]$7892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3403]$7890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3402]$7888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3401]$7886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3400]$7884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3399]$7882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3398]$7880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3397]$7878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3396]$7876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3395]$7874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3394]$7872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3393]$7870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3392]$7868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3391]$7866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3390]$7864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3389]$7862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3388]$7860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3387]$7858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3386]$7856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3385]$7854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3384]$7852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3383]$7850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3382]$7848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3381]$7846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3380]$7844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3379]$7842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3378]$7840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3377]$7838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3376]$7836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3375]$7834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3374]$7832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3373]$7830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3372]$7828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3371]$7826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3370]$7824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3369]$7822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3368]$7820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3367]$7818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3366]$7816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3365]$7814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3364]$7812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3363]$7810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3362]$7808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3361]$7806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3360]$7804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3359]$7802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3358]$7800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3357]$7798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3356]$7796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3355]$7794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3354]$7792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3353]$7790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3352]$7788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3351]$7786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3350]$7784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3349]$7782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3348]$7780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3347]$7778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3346]$7776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3345]$7774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3344]$7772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3343]$7770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3342]$7768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3341]$7766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3340]$7764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3339]$7762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3338]$7760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3337]$7758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3336]$7756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3335]$7754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3334]$7752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3333]$7750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3332]$7748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3331]$7746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3330]$7744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3329]$7742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3328]$7740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3327]$7738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3326]$7736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3325]$7734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3324]$7732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3323]$7730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3322]$7728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3321]$7726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3320]$7724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3319]$7722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3318]$7720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3317]$7718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3316]$7716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3315]$7714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3314]$7712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3313]$7710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3312]$7708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3311]$7706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3310]$7704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3309]$7702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3308]$7700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3307]$7698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3306]$7696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3305]$7694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3304]$7692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3303]$7690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3302]$7688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3301]$7686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3300]$7684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3299]$7682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3298]$7680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3297]$7678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3296]$7676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3295]$7674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3294]$7672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3293]$7670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3292]$7668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3291]$7666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3290]$7664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3289]$7662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3288]$7660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3287]$7658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3286]$7656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3285]$7654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3284]$7652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3283]$7650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3282]$7648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3281]$7646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3280]$7644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3279]$7642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3278]$7640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3277]$7638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3276]$7636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3275]$7634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3274]$7632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3273]$7630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3272]$7628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3271]$7626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3270]$7624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3269]$7622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3268]$7620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3267]$7618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3266]$7616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3265]$7614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3264]$7612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3263]$7610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3262]$7608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3261]$7606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3260]$7604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3259]$7602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3258]$7600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3257]$7598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3256]$7596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3255]$7594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3254]$7592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3253]$7590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3252]$7588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3251]$7586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3250]$7584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3249]$7582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3248]$7580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3247]$7578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3246]$7576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3245]$7574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3244]$7572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3243]$7570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3242]$7568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3241]$7566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3240]$7564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3239]$7562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3238]$7560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3237]$7558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3236]$7556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3235]$7554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3234]$7552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3233]$7550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3232]$7548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3231]$7546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3230]$7544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3229]$7542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3228]$7540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3227]$7538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3226]$7536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3225]$7534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3224]$7532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3223]$7530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3222]$7528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3221]$7526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3220]$7524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3219]$7522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3218]$7520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3217]$7518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3216]$7516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3215]$7514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3214]$7512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3213]$7510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3212]$7508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3211]$7506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3210]$7504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3209]$7502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3208]$7500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3207]$7498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3206]$7496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3205]$7494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3204]$7492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3203]$7490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3202]$7488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3201]$7486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3200]$7484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3199]$7482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3198]$7480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3197]$7478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3196]$7476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3195]$7474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3194]$7472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3193]$7470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3192]$7468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3191]$7466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3190]$7464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3189]$7462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3188]$7460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3187]$7458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3186]$7456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3185]$7454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3184]$7452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3183]$7450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3182]$7448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3181]$7446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3180]$7444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3179]$7442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3178]$7440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3177]$7438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3176]$7436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3175]$7434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3174]$7432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3173]$7430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3172]$7428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3171]$7426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3170]$7424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3169]$7422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3168]$7420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3167]$7418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3166]$7416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3165]$7414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3164]$7412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3163]$7410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3162]$7408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3161]$7406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3160]$7404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3159]$7402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3158]$7400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3157]$7398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3156]$7396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3155]$7394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3154]$7392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3153]$7390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3152]$7388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3151]$7386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3150]$7384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3149]$7382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3148]$7380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3147]$7378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3146]$7376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3145]$7374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3144]$7372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3143]$7370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3142]$7368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3141]$7366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3140]$7364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3139]$7362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3138]$7360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3137]$7358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3136]$7356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3135]$7354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3134]$7352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3133]$7350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3132]$7348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3131]$7346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3130]$7344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3129]$7342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3128]$7340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3127]$7338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3126]$7336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3125]$7334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3124]$7332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3123]$7330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3122]$7328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3121]$7326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3120]$7324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3119]$7322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3118]$7320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3117]$7318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3116]$7316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3115]$7314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3114]$7312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3113]$7310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3112]$7308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3111]$7306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3110]$7304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3109]$7302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3108]$7300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3107]$7298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3106]$7296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3105]$7294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3104]$7292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3103]$7290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3102]$7288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3101]$7286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3100]$7284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3099]$7282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3098]$7280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3097]$7278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3096]$7276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3095]$7274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3094]$7272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3093]$7270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3092]$7268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3091]$7266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3090]$7264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3089]$7262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3088]$7260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3087]$7258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3086]$7256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3085]$7254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3084]$7252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3083]$7250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3082]$7248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3081]$7246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3080]$7244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3079]$7242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3078]$7240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3077]$7238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3076]$7236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3075]$7234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3074]$7232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3073]$7230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3072]$7228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3071]$7226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3070]$7224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3069]$7222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3068]$7220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3067]$7218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3066]$7216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3065]$7214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3064]$7212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3063]$7210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3062]$7208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3061]$7206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3060]$7204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3059]$7202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3058]$7200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3057]$7198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3056]$7196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3055]$7194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3054]$7192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3053]$7190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3052]$7188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3051]$7186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3050]$7184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3049]$7182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3048]$7180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3047]$7178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3046]$7176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3045]$7174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3044]$7172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3043]$7170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3042]$7168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3041]$7166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3040]$7164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3039]$7162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3038]$7160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3037]$7158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3036]$7156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3035]$7154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3034]$7152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3033]$7150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3032]$7148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3031]$7146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3030]$7144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3029]$7142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3028]$7140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3027]$7138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3026]$7136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3025]$7134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3024]$7132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3023]$7130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3022]$7128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3021]$7126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3020]$7124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3019]$7122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3018]$7120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3017]$7118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3016]$7116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3015]$7114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3014]$7112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3013]$7110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3012]$7108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3011]$7106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3010]$7104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3009]$7102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3008]$7100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3007]$7098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3006]$7096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3005]$7094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3004]$7092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3003]$7090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3002]$7088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3001]$7086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3000]$7084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2999]$7082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2998]$7080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2997]$7078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2996]$7076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2995]$7074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2994]$7072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2993]$7070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2992]$7068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2991]$7066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2990]$7064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2989]$7062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2988]$7060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2987]$7058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2986]$7056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2985]$7054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2984]$7052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2983]$7050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2982]$7048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2981]$7046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2980]$7044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2979]$7042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2978]$7040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2977]$7038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2976]$7036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2975]$7034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2974]$7032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2973]$7030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2972]$7028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2971]$7026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2970]$7024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2969]$7022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2968]$7020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2967]$7018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2966]$7016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2965]$7014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2964]$7012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2963]$7010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2962]$7008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2961]$7006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2960]$7004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2959]$7002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2958]$7000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2957]$6998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2956]$6996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2955]$6994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2954]$6992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2953]$6990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2952]$6988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2951]$6986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2950]$6984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2949]$6982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2948]$6980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2947]$6978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2946]$6976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2945]$6974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2944]$6972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2943]$6970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2942]$6968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2941]$6966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2940]$6964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2939]$6962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2938]$6960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2937]$6958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2936]$6956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2935]$6954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2934]$6952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2933]$6950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2932]$6948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2931]$6946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2930]$6944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2929]$6942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2928]$6940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2927]$6938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2926]$6936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2925]$6934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2924]$6932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2923]$6930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2922]$6928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2921]$6926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2920]$6924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2919]$6922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2918]$6920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2917]$6918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2916]$6916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2915]$6914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2914]$6912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2913]$6910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2912]$6908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2911]$6906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2910]$6904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2909]$6902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2908]$6900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2907]$6898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2906]$6896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2905]$6894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2904]$6892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2903]$6890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2902]$6888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2901]$6886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2900]$6884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2899]$6882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2898]$6880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2897]$6878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2896]$6876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2895]$6874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2894]$6872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2893]$6870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2892]$6868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2891]$6866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2890]$6864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2889]$6862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2888]$6860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2887]$6858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2886]$6856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2885]$6854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2884]$6852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2883]$6850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2882]$6848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2881]$6846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2880]$6844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2879]$6842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2878]$6840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2877]$6838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2876]$6836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2875]$6834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2874]$6832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2873]$6830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2872]$6828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2871]$6826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2870]$6824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2869]$6822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2868]$6820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2867]$6818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2866]$6816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2865]$6814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2864]$6812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2863]$6810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2862]$6808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2861]$6806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2860]$6804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2859]$6802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2858]$6800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2857]$6798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2856]$6796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2855]$6794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2854]$6792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2853]$6790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2852]$6788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2851]$6786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2850]$6784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2849]$6782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2848]$6780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2847]$6778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2846]$6776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2845]$6774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2844]$6772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2843]$6770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2842]$6768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2841]$6766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2840]$6764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2839]$6762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2838]$6760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2837]$6758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2836]$6756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2835]$6754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2834]$6752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2833]$6750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2832]$6748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2831]$6746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2830]$6744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2829]$6742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2828]$6740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2827]$6738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2826]$6736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2825]$6734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2824]$6732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2823]$6730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2822]$6728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2821]$6726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2820]$6724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2819]$6722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2818]$6720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2817]$6718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2816]$6716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2815]$6714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2814]$6712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2813]$6710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2812]$6708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2811]$6706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2810]$6704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2809]$6702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2808]$6700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2807]$6698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2806]$6696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2805]$6694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2804]$6692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2803]$6690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2802]$6688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2801]$6686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2800]$6684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2799]$6682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2798]$6680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2797]$6678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2796]$6676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2795]$6674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2794]$6672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2793]$6670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2792]$6668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2791]$6666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2790]$6664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2789]$6662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2788]$6660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2787]$6658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2786]$6656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2785]$6654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2784]$6652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2783]$6650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2782]$6648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2781]$6646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2780]$6644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2779]$6642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2778]$6640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2777]$6638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2776]$6636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2775]$6634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2774]$6632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2773]$6630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2772]$6628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2771]$6626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2770]$6624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2769]$6622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2768]$6620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2767]$6618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2766]$6616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2765]$6614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2764]$6612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2763]$6610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2762]$6608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2761]$6606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2760]$6604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2759]$6602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2758]$6600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2757]$6598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2756]$6596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2755]$6594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2754]$6592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2753]$6590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2752]$6588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2751]$6586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2750]$6584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2749]$6582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2748]$6580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2747]$6578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2746]$6576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2745]$6574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2744]$6572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2743]$6570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2742]$6568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2741]$6566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2740]$6564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2739]$6562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2738]$6560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2737]$6558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2736]$6556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2735]$6554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2734]$6552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2733]$6550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2732]$6548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2731]$6546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2730]$6544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2729]$6542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2728]$6540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2727]$6538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2726]$6536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2725]$6534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2724]$6532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2723]$6530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2722]$6528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2721]$6526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2720]$6524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2719]$6522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2718]$6520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2717]$6518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2716]$6516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2715]$6514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2714]$6512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2713]$6510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2712]$6508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2711]$6506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2710]$6504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2709]$6502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2708]$6500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2707]$6498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2706]$6496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2705]$6494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2704]$6492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2703]$6490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2702]$6488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2701]$6486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2700]$6484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2699]$6482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2698]$6480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2697]$6478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2696]$6476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2695]$6474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2694]$6472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2693]$6470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2692]$6468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2691]$6466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2690]$6464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2689]$6462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2688]$6460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2687]$6458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2686]$6456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2685]$6454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2684]$6452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2683]$6450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2682]$6448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2681]$6446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2680]$6444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2679]$6442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2678]$6440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2677]$6438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2676]$6436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2675]$6434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2674]$6432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2673]$6430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2672]$6428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2671]$6426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2670]$6424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2669]$6422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2668]$6420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2667]$6418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2666]$6416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2665]$6414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2664]$6412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2663]$6410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2662]$6408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2661]$6406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2660]$6404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2659]$6402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2658]$6400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2657]$6398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2656]$6396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2655]$6394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2654]$6392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2653]$6390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2652]$6388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2651]$6386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2650]$6384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2649]$6382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2648]$6380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2647]$6378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2646]$6376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2645]$6374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2644]$6372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2643]$6370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2642]$6368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2641]$6366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2640]$6364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2639]$6362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2638]$6360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2637]$6358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2636]$6356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2635]$6354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2634]$6352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2633]$6350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2632]$6348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2631]$6346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2630]$6344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2629]$6342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2628]$6340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2627]$6338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2626]$6336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2625]$6334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2624]$6332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2623]$6330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2622]$6328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2621]$6326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2620]$6324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2619]$6322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2618]$6320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2617]$6318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2616]$6316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2615]$6314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2614]$6312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2613]$6310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2612]$6308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2611]$6306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2610]$6304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2609]$6302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2608]$6300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2607]$6298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2606]$6296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2605]$6294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2604]$6292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2603]$6290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2602]$6288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2601]$6286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2600]$6284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2599]$6282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2598]$6280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2597]$6278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2596]$6276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2595]$6274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2594]$6272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2593]$6270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2592]$6268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2591]$6266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2590]$6264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2589]$6262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2588]$6260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2587]$6258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2586]$6256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2585]$6254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2584]$6252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2583]$6250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2582]$6248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2581]$6246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2580]$6244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2579]$6242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2578]$6240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2577]$6238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2576]$6236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2575]$6234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2574]$6232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2573]$6230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2572]$6228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2571]$6226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2570]$6224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2569]$6222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2568]$6220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2567]$6218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2566]$6216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2565]$6214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2564]$6212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2563]$6210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2562]$6208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2561]$6206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2560]$6204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2559]$6202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2558]$6200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2557]$6198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2556]$6196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2555]$6194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2554]$6192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2553]$6190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2552]$6188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2551]$6186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2550]$6184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2549]$6182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2548]$6180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2547]$6178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2546]$6176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2545]$6174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2544]$6172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2543]$6170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2542]$6168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2541]$6166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2540]$6164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2539]$6162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2538]$6160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2537]$6158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2536]$6156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2535]$6154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2534]$6152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2533]$6150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2532]$6148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2531]$6146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2530]$6144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2529]$6142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2528]$6140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2527]$6138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2526]$6136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2525]$6134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2524]$6132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2523]$6130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2522]$6128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2521]$6126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2520]$6124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2519]$6122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2518]$6120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2517]$6118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2516]$6116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2515]$6114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2514]$6112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2513]$6110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2512]$6108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2511]$6106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2510]$6104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2509]$6102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2508]$6100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2507]$6098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2506]$6096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2505]$6094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2504]$6092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2503]$6090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2502]$6088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2501]$6086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2500]$6084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2499]$6082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2498]$6080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2497]$6078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2496]$6076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2495]$6074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2494]$6072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2493]$6070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2492]$6068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2491]$6066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2490]$6064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2489]$6062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2488]$6060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2487]$6058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2486]$6056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2485]$6054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2484]$6052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2483]$6050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2482]$6048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2481]$6046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2480]$6044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2479]$6042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2478]$6040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2477]$6038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2476]$6036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2475]$6034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2474]$6032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2473]$6030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2472]$6028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2471]$6026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2470]$6024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2469]$6022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2468]$6020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2467]$6018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2466]$6016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2465]$6014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2464]$6012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2463]$6010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2462]$6008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2461]$6006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2460]$6004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2459]$6002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2458]$6000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2457]$5998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2456]$5996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2455]$5994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2454]$5992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2453]$5990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2452]$5988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2451]$5986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2450]$5984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2449]$5982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2448]$5980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2447]$5978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2446]$5976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2445]$5974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2444]$5972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2443]$5970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2442]$5968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2441]$5966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2440]$5964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2439]$5962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2438]$5960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2437]$5958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2436]$5956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2435]$5954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2434]$5952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2433]$5950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2432]$5948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2431]$5946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2430]$5944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2429]$5942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2428]$5940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2427]$5938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2426]$5936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2425]$5934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2424]$5932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2423]$5930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2422]$5928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2421]$5926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2420]$5924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2419]$5922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2418]$5920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2417]$5918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2416]$5916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2415]$5914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2414]$5912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2413]$5910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2412]$5908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2411]$5906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2410]$5904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2409]$5902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2408]$5900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2407]$5898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2406]$5896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2405]$5894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2404]$5892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2403]$5890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2402]$5888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2401]$5886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2400]$5884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2399]$5882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2398]$5880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2397]$5878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2396]$5876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2395]$5874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2394]$5872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2393]$5870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2392]$5868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2391]$5866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2390]$5864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2389]$5862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2388]$5860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2387]$5858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2386]$5856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2385]$5854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2384]$5852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2383]$5850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2382]$5848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2381]$5846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2380]$5844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2379]$5842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2378]$5840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2377]$5838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2376]$5836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2375]$5834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2374]$5832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2373]$5830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2372]$5828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2371]$5826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2370]$5824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2369]$5822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2368]$5820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2367]$5818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2366]$5816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2365]$5814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2364]$5812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2363]$5810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2362]$5808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2361]$5806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2360]$5804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2359]$5802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2358]$5800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2357]$5798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2356]$5796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2355]$5794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2354]$5792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2353]$5790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2352]$5788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2351]$5786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2350]$5784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2349]$5782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2348]$5780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2347]$5778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2346]$5776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2345]$5774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2344]$5772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2343]$5770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2342]$5768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2341]$5766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2340]$5764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2339]$5762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2338]$5760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2337]$5758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2336]$5756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2335]$5754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2334]$5752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2333]$5750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2332]$5748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2331]$5746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2330]$5744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2329]$5742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2328]$5740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2327]$5738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2326]$5736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2325]$5734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2324]$5732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2323]$5730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2322]$5728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2321]$5726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2320]$5724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2319]$5722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2318]$5720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2317]$5718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2316]$5716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2315]$5714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2314]$5712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2313]$5710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2312]$5708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2311]$5706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2310]$5704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2309]$5702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2308]$5700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2307]$5698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2306]$5696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2305]$5694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2304]$5692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2303]$5690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2302]$5688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2301]$5686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2300]$5684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2299]$5682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2298]$5680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2297]$5678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2296]$5676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2295]$5674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2294]$5672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2293]$5670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2292]$5668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2291]$5666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2290]$5664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2289]$5662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2288]$5660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2287]$5658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2286]$5656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2285]$5654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2284]$5652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2283]$5650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2282]$5648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2281]$5646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2280]$5644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2279]$5642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2278]$5640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2277]$5638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2276]$5636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2275]$5634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2274]$5632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2273]$5630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2272]$5628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2271]$5626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2270]$5624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2269]$5622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2268]$5620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2267]$5618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2266]$5616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2265]$5614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2264]$5612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2263]$5610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2262]$5608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2261]$5606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2260]$5604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2259]$5602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2258]$5600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2257]$5598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2256]$5596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2255]$5594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2254]$5592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2253]$5590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2252]$5588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2251]$5586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2250]$5584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2249]$5582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2248]$5580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2247]$5578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2246]$5576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2245]$5574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2244]$5572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2243]$5570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2242]$5568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2241]$5566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2240]$5564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2239]$5562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2238]$5560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2237]$5558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2236]$5556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2235]$5554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2234]$5552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2233]$5550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2232]$5548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2231]$5546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2230]$5544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2229]$5542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2228]$5540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2227]$5538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2226]$5536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2225]$5534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2224]$5532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2223]$5530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2222]$5528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2221]$5526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2220]$5524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2219]$5522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2218]$5520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2217]$5518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2216]$5516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2215]$5514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2214]$5512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2213]$5510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2212]$5508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2211]$5506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2210]$5504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2209]$5502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2208]$5500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2207]$5498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2206]$5496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2205]$5494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2204]$5492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2203]$5490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2202]$5488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2201]$5486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2200]$5484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2199]$5482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2198]$5480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2197]$5478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2196]$5476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2195]$5474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2194]$5472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2193]$5470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2192]$5468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2191]$5466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2190]$5464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2189]$5462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2188]$5460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2187]$5458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2186]$5456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2185]$5454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2184]$5452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2183]$5450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2182]$5448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2181]$5446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2180]$5444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2179]$5442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2178]$5440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2177]$5438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2176]$5436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2175]$5434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2174]$5432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2173]$5430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2172]$5428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2171]$5426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2170]$5424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2169]$5422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2168]$5420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2167]$5418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2166]$5416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2165]$5414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2164]$5412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2163]$5410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2162]$5408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2161]$5406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2160]$5404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2159]$5402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2158]$5400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2157]$5398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2156]$5396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2155]$5394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2154]$5392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2153]$5390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2152]$5388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2151]$5386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2150]$5384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2149]$5382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2148]$5380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2147]$5378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2146]$5376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2145]$5374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2144]$5372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2143]$5370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2142]$5368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2141]$5366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2140]$5364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2139]$5362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2138]$5360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2137]$5358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2136]$5356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2135]$5354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2134]$5352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2133]$5350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2132]$5348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2131]$5346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2130]$5344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2129]$5342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2128]$5340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2127]$5338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2126]$5336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2125]$5334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2124]$5332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2123]$5330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2122]$5328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2121]$5326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2120]$5324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2119]$5322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2118]$5320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2117]$5318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2116]$5316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2115]$5314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2114]$5312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2113]$5310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2112]$5308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2111]$5306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2110]$5304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2109]$5302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2108]$5300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2107]$5298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2106]$5296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2105]$5294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2104]$5292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2103]$5290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2102]$5288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2101]$5286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2100]$5284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2099]$5282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2098]$5280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2097]$5278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2096]$5276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2095]$5274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2094]$5272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2093]$5270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2092]$5268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2091]$5266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2090]$5264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2089]$5262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2088]$5260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2087]$5258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2086]$5256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2085]$5254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2084]$5252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2083]$5250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2082]$5248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2081]$5246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2080]$5244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2079]$5242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2078]$5240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2077]$5238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2076]$5236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2075]$5234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2074]$5232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2073]$5230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2072]$5228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2071]$5226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2070]$5224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2069]$5222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2068]$5220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2067]$5218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2066]$5216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2065]$5214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2064]$5212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2063]$5210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2062]$5208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2061]$5206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2060]$5204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2059]$5202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2058]$5200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2057]$5198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2056]$5196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2055]$5194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2054]$5192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2053]$5190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2052]$5188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2051]$5186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2050]$5184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2049]$5182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2048]$5180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2047]$5178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2046]$5176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2045]$5174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2044]$5172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2043]$5170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2042]$5168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2041]$5166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2040]$5164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2039]$5162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2038]$5160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2037]$5158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2036]$5156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2035]$5154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2034]$5152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2033]$5150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2032]$5148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2031]$5146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2030]$5144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2029]$5142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2028]$5140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2027]$5138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2026]$5136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2025]$5134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2024]$5132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2023]$5130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2022]$5128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2021]$5126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2020]$5124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2019]$5122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2018]$5120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2017]$5118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2016]$5116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2015]$5114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2014]$5112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2013]$5110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2012]$5108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2011]$5106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2010]$5104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2009]$5102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2008]$5100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2007]$5098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2006]$5096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2005]$5094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2004]$5092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2003]$5090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2002]$5088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2001]$5086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2000]$5084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1999]$5082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1998]$5080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1997]$5078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1996]$5076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1995]$5074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1994]$5072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1993]$5070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1992]$5068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1991]$5066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1990]$5064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1989]$5062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1988]$5060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1987]$5058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1986]$5056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1985]$5054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1984]$5052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1983]$5050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1982]$5048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1981]$5046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1980]$5044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1979]$5042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1978]$5040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1977]$5038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1976]$5036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1975]$5034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1974]$5032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1973]$5030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1972]$5028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1971]$5026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1970]$5024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1969]$5022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1968]$5020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1967]$5018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1966]$5016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1965]$5014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1964]$5012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1963]$5010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1962]$5008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1961]$5006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1960]$5004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1959]$5002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1958]$5000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1957]$4998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1956]$4996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1955]$4994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1954]$4992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1953]$4990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1952]$4988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1951]$4986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1950]$4984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1949]$4982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1948]$4980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1947]$4978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1946]$4976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1945]$4974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1944]$4972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1943]$4970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1942]$4968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1941]$4966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1940]$4964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1939]$4962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1938]$4960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1937]$4958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1936]$4956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1935]$4954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1934]$4952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1933]$4950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1932]$4948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1931]$4946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1930]$4944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1929]$4942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1928]$4940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1927]$4938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1926]$4936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1925]$4934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1924]$4932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1923]$4930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1922]$4928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1921]$4926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1920]$4924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1919]$4922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1918]$4920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1917]$4918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1916]$4916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1915]$4914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1914]$4912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1913]$4910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1912]$4908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1911]$4906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1910]$4904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1909]$4902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1908]$4900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1907]$4898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1906]$4896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1905]$4894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1904]$4892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1903]$4890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1902]$4888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1901]$4886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1900]$4884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1899]$4882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1898]$4880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1897]$4878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1896]$4876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1895]$4874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1894]$4872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1893]$4870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1892]$4868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1891]$4866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1890]$4864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1889]$4862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1888]$4860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1887]$4858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1886]$4856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1885]$4854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1884]$4852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1883]$4850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1882]$4848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1881]$4846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1880]$4844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1879]$4842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1878]$4840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1877]$4838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1876]$4836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1875]$4834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1874]$4832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1873]$4830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1872]$4828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1871]$4826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1870]$4824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1869]$4822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1868]$4820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1867]$4818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1866]$4816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1865]$4814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1864]$4812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1863]$4810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1862]$4808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1861]$4806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1860]$4804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1859]$4802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1858]$4800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1857]$4798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1856]$4796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1855]$4794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1854]$4792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1853]$4790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1852]$4788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1851]$4786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1850]$4784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1849]$4782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1848]$4780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1847]$4778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1846]$4776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1845]$4774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1844]$4772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1843]$4770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1842]$4768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1841]$4766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1840]$4764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1839]$4762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1838]$4760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1837]$4758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1836]$4756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1835]$4754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1834]$4752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1833]$4750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1832]$4748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1831]$4746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1830]$4744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1829]$4742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1828]$4740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1827]$4738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1826]$4736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1825]$4734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1824]$4732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1823]$4730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1822]$4728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1821]$4726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1820]$4724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1819]$4722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1818]$4720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1817]$4718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1816]$4716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1815]$4714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1814]$4712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1813]$4710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1812]$4708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1811]$4706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1810]$4704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1809]$4702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1808]$4700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1807]$4698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1806]$4696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1805]$4694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1804]$4692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1803]$4690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1802]$4688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1801]$4686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1800]$4684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1799]$4682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1798]$4680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1797]$4678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1796]$4676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1795]$4674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1794]$4672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1793]$4670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1792]$4668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1791]$4666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1790]$4664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1789]$4662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1788]$4660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1787]$4658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1786]$4656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1785]$4654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1784]$4652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1783]$4650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1782]$4648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1781]$4646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1780]$4644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1779]$4642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1778]$4640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1777]$4638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1776]$4636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1775]$4634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1774]$4632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1773]$4630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1772]$4628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1771]$4626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1770]$4624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1769]$4622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1768]$4620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1767]$4618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1766]$4616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1765]$4614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1764]$4612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1763]$4610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1762]$4608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1761]$4606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1760]$4604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1759]$4602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1758]$4600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1757]$4598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1756]$4596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1755]$4594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1754]$4592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1753]$4590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1752]$4588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1751]$4586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1750]$4584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1749]$4582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1748]$4580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1747]$4578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1746]$4576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1745]$4574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1744]$4572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1743]$4570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1742]$4568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1741]$4566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1740]$4564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1739]$4562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1738]$4560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1737]$4558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1736]$4556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1735]$4554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1734]$4552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1733]$4550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1732]$4548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1731]$4546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1730]$4544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1729]$4542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1728]$4540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1727]$4538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1726]$4536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1725]$4534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1724]$4532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1723]$4530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1722]$4528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1721]$4526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1720]$4524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1719]$4522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1718]$4520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1717]$4518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1716]$4516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1715]$4514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1714]$4512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1713]$4510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1712]$4508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1711]$4506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1710]$4504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1709]$4502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1708]$4500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1707]$4498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1706]$4496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1705]$4494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1704]$4492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1703]$4490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1702]$4488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1701]$4486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1700]$4484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1699]$4482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1698]$4480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1697]$4478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1696]$4476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1695]$4474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1694]$4472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1693]$4470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1692]$4468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1691]$4466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1690]$4464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1689]$4462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1688]$4460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1687]$4458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1686]$4456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1685]$4454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1684]$4452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1683]$4450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1682]$4448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1681]$4446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1680]$4444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1679]$4442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1678]$4440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1677]$4438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1676]$4436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1675]$4434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1674]$4432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1673]$4430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1672]$4428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1671]$4426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1670]$4424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1669]$4422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1668]$4420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1667]$4418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1666]$4416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1665]$4414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1664]$4412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1663]$4410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1662]$4408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1661]$4406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1660]$4404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1659]$4402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1658]$4400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1657]$4398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1656]$4396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1655]$4394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1654]$4392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1653]$4390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1652]$4388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1651]$4386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1650]$4384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1649]$4382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1648]$4380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1647]$4378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1646]$4376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1645]$4374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1644]$4372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1643]$4370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1642]$4368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1641]$4366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1640]$4364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1639]$4362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1638]$4360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1637]$4358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1636]$4356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1635]$4354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1634]$4352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1633]$4350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1632]$4348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1631]$4346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1630]$4344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1629]$4342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1628]$4340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1627]$4338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1626]$4336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1625]$4334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1624]$4332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1623]$4330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1622]$4328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1621]$4326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1620]$4324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1619]$4322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1618]$4320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1617]$4318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1616]$4316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1615]$4314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1614]$4312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1613]$4310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1612]$4308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1611]$4306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1610]$4304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1609]$4302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1608]$4300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1607]$4298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1606]$4296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1605]$4294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1604]$4292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1603]$4290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1602]$4288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1601]$4286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1600]$4284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1599]$4282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1598]$4280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1597]$4278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1596]$4276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1595]$4274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1594]$4272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1593]$4270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1592]$4268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1591]$4266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1590]$4264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1589]$4262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1588]$4260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1587]$4258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1586]$4256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1585]$4254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1584]$4252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1583]$4250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1582]$4248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1581]$4246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1580]$4244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1579]$4242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1578]$4240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1577]$4238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1576]$4236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1575]$4234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1574]$4232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1573]$4230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1572]$4228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1571]$4226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1570]$4224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1569]$4222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1568]$4220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1567]$4218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1566]$4216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1565]$4214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1564]$4212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1563]$4210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1562]$4208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1561]$4206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1560]$4204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1559]$4202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1558]$4200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1557]$4198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1556]$4196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1555]$4194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1554]$4192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1553]$4190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1552]$4188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1551]$4186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1550]$4184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1549]$4182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1548]$4180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1547]$4178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1546]$4176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1545]$4174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1544]$4172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1543]$4170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1542]$4168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1541]$4166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1540]$4164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1539]$4162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1538]$4160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1537]$4158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1536]$4156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1535]$4154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1534]$4152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1533]$4150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1532]$4148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1531]$4146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1530]$4144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1529]$4142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1528]$4140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1527]$4138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1526]$4136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1525]$4134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1524]$4132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1523]$4130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1522]$4128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1521]$4126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1520]$4124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1519]$4122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1518]$4120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1517]$4118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1516]$4116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1515]$4114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1514]$4112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1513]$4110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1512]$4108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1511]$4106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1510]$4104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1509]$4102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1508]$4100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1507]$4098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1506]$4096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1505]$4094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1504]$4092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1503]$4090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1502]$4088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1501]$4086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1500]$4084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1499]$4082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1498]$4080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1497]$4078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1496]$4076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1495]$4074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1494]$4072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1493]$4070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1492]$4068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1491]$4066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1490]$4064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1489]$4062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1488]$4060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1487]$4058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1486]$4056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1485]$4054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1484]$4052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1483]$4050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1482]$4048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1481]$4046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1480]$4044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1479]$4042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1478]$4040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1477]$4038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1476]$4036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1475]$4034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1474]$4032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1473]$4030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1472]$4028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1471]$4026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1470]$4024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1469]$4022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1468]$4020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1467]$4018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1466]$4016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1465]$4014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1464]$4012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1463]$4010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1462]$4008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1461]$4006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1460]$4004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1459]$4002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1458]$4000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1457]$3998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1456]$3996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1455]$3994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1454]$3992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1453]$3990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1452]$3988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1451]$3986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1450]$3984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1449]$3982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1448]$3980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1447]$3978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1446]$3976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1445]$3974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1444]$3972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1443]$3970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1442]$3968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1441]$3966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1440]$3964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1439]$3962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1438]$3960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1437]$3958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1436]$3956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1435]$3954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1434]$3952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1433]$3950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1432]$3948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1431]$3946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1430]$3944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1429]$3942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1428]$3940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1427]$3938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1426]$3936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1425]$3934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1424]$3932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1423]$3930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1422]$3928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1421]$3926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1420]$3924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1419]$3922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1418]$3920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1417]$3918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1416]$3916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1415]$3914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1414]$3912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1413]$3910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1412]$3908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1411]$3906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1410]$3904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1409]$3902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1408]$3900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1407]$3898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1406]$3896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1405]$3894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1404]$3892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1403]$3890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1402]$3888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1401]$3886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1400]$3884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1399]$3882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1398]$3880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1397]$3878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1396]$3876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1395]$3874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1394]$3872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1393]$3870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1392]$3868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1391]$3866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1390]$3864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1389]$3862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1388]$3860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1387]$3858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1386]$3856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1385]$3854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1384]$3852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1383]$3850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1382]$3848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1381]$3846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1380]$3844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1379]$3842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1378]$3840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1377]$3838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1376]$3836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1375]$3834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1374]$3832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1373]$3830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1372]$3828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1371]$3826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1370]$3824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1369]$3822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1368]$3820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1367]$3818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1366]$3816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1365]$3814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1364]$3812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1363]$3810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1362]$3808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1361]$3806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1360]$3804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1359]$3802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1358]$3800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1357]$3798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1356]$3796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1355]$3794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1354]$3792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1353]$3790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1352]$3788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1351]$3786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1350]$3784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1349]$3782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1348]$3780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1347]$3778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1346]$3776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1345]$3774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1344]$3772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1343]$3770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1342]$3768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1341]$3766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1340]$3764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1339]$3762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1338]$3760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1337]$3758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1336]$3756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1335]$3754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1334]$3752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1333]$3750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1332]$3748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1331]$3746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1330]$3744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1329]$3742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1328]$3740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1327]$3738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1326]$3736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1325]$3734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1324]$3732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1323]$3730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1322]$3728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1321]$3726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1320]$3724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1319]$3722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1318]$3720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1317]$3718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1316]$3716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1315]$3714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1314]$3712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1313]$3710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1312]$3708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1311]$3706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1310]$3704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1309]$3702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1308]$3700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1307]$3698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1306]$3696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1305]$3694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1304]$3692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1303]$3690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1302]$3688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1301]$3686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1300]$3684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1299]$3682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1298]$3680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1297]$3678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1296]$3676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1295]$3674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1294]$3672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1293]$3670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1292]$3668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1291]$3666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1290]$3664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1289]$3662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1288]$3660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1287]$3658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1286]$3656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1285]$3654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1284]$3652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1283]$3650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1282]$3648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1281]$3646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1280]$3644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1279]$3642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1278]$3640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1277]$3638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1276]$3636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1275]$3634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1274]$3632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1273]$3630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1272]$3628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1271]$3626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1270]$3624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1269]$3622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1268]$3620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1267]$3618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1266]$3616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1265]$3614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1264]$3612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1263]$3610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1262]$3608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1261]$3606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1260]$3604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1259]$3602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1258]$3600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1257]$3598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1256]$3596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1255]$3594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1254]$3592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1253]$3590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1252]$3588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1251]$3586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1250]$3584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1249]$3582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1248]$3580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1247]$3578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1246]$3576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1245]$3574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1244]$3572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1243]$3570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1242]$3568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1241]$3566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1240]$3564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1239]$3562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1238]$3560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1237]$3558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1236]$3556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1235]$3554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1234]$3552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1233]$3550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1232]$3548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1231]$3546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1230]$3544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1229]$3542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1228]$3540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1227]$3538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1226]$3536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1225]$3534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1224]$3532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1223]$3530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1222]$3528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1221]$3526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1220]$3524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1219]$3522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1218]$3520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1217]$3518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1216]$3516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1215]$3514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1214]$3512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1213]$3510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1212]$3508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1211]$3506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1210]$3504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1209]$3502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1208]$3500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1207]$3498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1206]$3496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1205]$3494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1204]$3492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1203]$3490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1202]$3488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1201]$3486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1200]$3484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1199]$3482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1198]$3480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1197]$3478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1196]$3476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1195]$3474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1194]$3472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1193]$3470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1192]$3468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1191]$3466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1190]$3464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1189]$3462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1188]$3460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1187]$3458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1186]$3456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1185]$3454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1184]$3452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1183]$3450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1182]$3448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1181]$3446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1180]$3444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1179]$3442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1178]$3440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1177]$3438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1176]$3436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1175]$3434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1174]$3432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1173]$3430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1172]$3428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1171]$3426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1170]$3424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1169]$3422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1168]$3420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1167]$3418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1166]$3416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1165]$3414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1164]$3412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1163]$3410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1162]$3408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1161]$3406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1160]$3404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1159]$3402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1158]$3400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1157]$3398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1156]$3396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1155]$3394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1154]$3392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1153]$3390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1152]$3388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1151]$3386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1150]$3384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1149]$3382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1148]$3380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1147]$3378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1146]$3376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1145]$3374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1144]$3372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1143]$3370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1142]$3368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1141]$3366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1140]$3364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1139]$3362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1138]$3360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1137]$3358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1136]$3356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1135]$3354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1134]$3352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1133]$3350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1132]$3348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1131]$3346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1130]$3344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1129]$3342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1128]$3340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1127]$3338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1126]$3336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1125]$3334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1124]$3332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1123]$3330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1122]$3328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1121]$3326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1120]$3324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1119]$3322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1118]$3320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1117]$3318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1116]$3316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1115]$3314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1114]$3312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1113]$3310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1112]$3308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1111]$3306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1110]$3304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1109]$3302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1108]$3300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1107]$3298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1106]$3296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1105]$3294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1104]$3292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1103]$3290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1102]$3288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1101]$3286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1100]$3284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1099]$3282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1098]$3280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1097]$3278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1096]$3276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1095]$3274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1094]$3272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1093]$3270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1092]$3268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1091]$3266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1090]$3264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1089]$3262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1088]$3260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1087]$3258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1086]$3256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1085]$3254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1084]$3252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1083]$3250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1082]$3248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1081]$3246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1080]$3244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1079]$3242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1078]$3240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1077]$3238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1076]$3236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1075]$3234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1074]$3232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1073]$3230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1072]$3228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1071]$3226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1070]$3224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1069]$3222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1068]$3220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1067]$3218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1066]$3216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1065]$3214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1064]$3212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1063]$3210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1062]$3208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1061]$3206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1060]$3204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1059]$3202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1058]$3200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1057]$3198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1056]$3196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1055]$3194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1054]$3192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1053]$3190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1052]$3188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1051]$3186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1050]$3184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1049]$3182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1048]$3180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1047]$3178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1046]$3176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1045]$3174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1044]$3172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1043]$3170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1042]$3168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1041]$3166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1040]$3164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1039]$3162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1038]$3160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1037]$3158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1036]$3156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1035]$3154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1034]$3152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1033]$3150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1032]$3148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1031]$3146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1030]$3144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1029]$3142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1028]$3140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1027]$3138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1026]$3136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1025]$3134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1024]$3132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1023]$3130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1022]$3128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1021]$3126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1020]$3124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1019]$3122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1018]$3120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1017]$3118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1016]$3116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1015]$3114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1014]$3112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1013]$3110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1012]$3108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1011]$3106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1010]$3104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1009]$3102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1008]$3100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1007]$3098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1006]$3096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1005]$3094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1004]$3092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1003]$3090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1002]$3088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1001]$3086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1000]$3084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[999]$3082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[998]$3080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[997]$3078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[996]$3076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[995]$3074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[994]$3072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[993]$3070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[992]$3068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[991]$3066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[990]$3064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[989]$3062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[988]$3060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[987]$3058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[986]$3056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[985]$3054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[984]$3052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[983]$3050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[982]$3048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[981]$3046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[980]$3044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[979]$3042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[978]$3040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[977]$3038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[976]$3036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[975]$3034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[974]$3032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[973]$3030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[972]$3028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[971]$3026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[970]$3024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[969]$3022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[968]$3020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[967]$3018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[966]$3016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[965]$3014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[964]$3012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[963]$3010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[962]$3008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[961]$3006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[960]$3004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[959]$3002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[958]$3000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[957]$2998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[956]$2996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[955]$2994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[954]$2992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[953]$2990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[952]$2988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[951]$2986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[950]$2984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[949]$2982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[948]$2980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[947]$2978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[946]$2976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[945]$2974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[944]$2972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[943]$2970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[942]$2968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[941]$2966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[940]$2964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[939]$2962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[938]$2960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[937]$2958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[936]$2956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[935]$2954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[934]$2952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[933]$2950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[932]$2948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[931]$2946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[930]$2944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[929]$2942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[928]$2940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[927]$2938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[926]$2936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[925]$2934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[924]$2932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[923]$2930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[922]$2928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[921]$2926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[920]$2924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[919]$2922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[918]$2920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[917]$2918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[916]$2916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[915]$2914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[914]$2912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[913]$2910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[912]$2908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[911]$2906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[910]$2904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[909]$2902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[908]$2900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[907]$2898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[906]$2896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[905]$2894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[904]$2892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[903]$2890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[902]$2888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[901]$2886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[900]$2884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[899]$2882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[898]$2880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[897]$2878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[896]$2876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[895]$2874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[894]$2872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[893]$2870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[892]$2868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[891]$2866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[890]$2864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[889]$2862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[888]$2860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[887]$2858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[886]$2856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[885]$2854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[884]$2852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[883]$2850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[882]$2848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[881]$2846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[880]$2844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[879]$2842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[878]$2840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[877]$2838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[876]$2836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[875]$2834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[874]$2832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[873]$2830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[872]$2828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[871]$2826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[870]$2824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[869]$2822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[868]$2820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[867]$2818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[866]$2816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[865]$2814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[864]$2812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[863]$2810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[862]$2808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[861]$2806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[860]$2804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[859]$2802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[858]$2800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[857]$2798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[856]$2796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[855]$2794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[854]$2792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[853]$2790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[852]$2788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[851]$2786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[850]$2784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[849]$2782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[848]$2780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[847]$2778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[846]$2776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[845]$2774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[844]$2772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[843]$2770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[842]$2768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[841]$2766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[840]$2764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[839]$2762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[838]$2760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[837]$2758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[836]$2756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[835]$2754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[834]$2752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[833]$2750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[832]$2748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[831]$2746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[830]$2744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[829]$2742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[828]$2740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[827]$2738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[826]$2736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[825]$2734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[824]$2732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[823]$2730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[822]$2728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[821]$2726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[820]$2724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[819]$2722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[818]$2720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[817]$2718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[816]$2716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[815]$2714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[814]$2712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[813]$2710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[812]$2708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[811]$2706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[810]$2704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[809]$2702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[808]$2700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[807]$2698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[806]$2696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[805]$2694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[804]$2692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[803]$2690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[802]$2688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[801]$2686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[800]$2684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[799]$2682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[798]$2680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[797]$2678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[796]$2676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[795]$2674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[794]$2672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[793]$2670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[792]$2668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[791]$2666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[790]$2664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[789]$2662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[788]$2660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[787]$2658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[786]$2656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[785]$2654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[784]$2652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[783]$2650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[782]$2648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[781]$2646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[780]$2644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[779]$2642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[778]$2640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[777]$2638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[776]$2636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[775]$2634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[774]$2632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[773]$2630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[772]$2628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[771]$2626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[770]$2624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[769]$2622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[768]$2620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[767]$2618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[766]$2616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[765]$2614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[764]$2612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[763]$2610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[762]$2608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[761]$2606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[760]$2604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[759]$2602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[758]$2600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[757]$2598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[756]$2596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[755]$2594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[754]$2592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[753]$2590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[752]$2588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[751]$2586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[750]$2584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[749]$2582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[748]$2580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[747]$2578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[746]$2576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[745]$2574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[744]$2572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[743]$2570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[742]$2568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[741]$2566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[740]$2564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[739]$2562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[738]$2560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[737]$2558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[736]$2556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[735]$2554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[734]$2552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[733]$2550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[732]$2548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[731]$2546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[730]$2544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[729]$2542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[728]$2540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[727]$2538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[726]$2536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[725]$2534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[724]$2532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[723]$2530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[722]$2528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[721]$2526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[720]$2524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[719]$2522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[718]$2520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[717]$2518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[716]$2516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[715]$2514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[714]$2512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[713]$2510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[712]$2508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[711]$2506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[710]$2504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[709]$2502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[708]$2500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[707]$2498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[706]$2496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[705]$2494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[704]$2492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[703]$2490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[702]$2488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[701]$2486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[700]$2484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[699]$2482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[698]$2480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[697]$2478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[696]$2476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[695]$2474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[694]$2472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[693]$2470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[692]$2468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[691]$2466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[690]$2464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[689]$2462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[688]$2460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[687]$2458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[686]$2456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[685]$2454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[684]$2452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[683]$2450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[682]$2448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[681]$2446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[680]$2444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[679]$2442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[678]$2440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[677]$2438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[676]$2436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[675]$2434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[674]$2432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[673]$2430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[672]$2428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[671]$2426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[670]$2424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[669]$2422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[668]$2420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[667]$2418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[666]$2416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[665]$2414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[664]$2412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[663]$2410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[662]$2408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[661]$2406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[660]$2404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[659]$2402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[658]$2400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[657]$2398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[656]$2396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[655]$2394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[654]$2392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[653]$2390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[652]$2388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[651]$2386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[650]$2384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[649]$2382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[648]$2380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[647]$2378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[646]$2376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[645]$2374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[644]$2372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[643]$2370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[642]$2368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[641]$2366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[640]$2364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[639]$2362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[638]$2360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[637]$2358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[636]$2356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[635]$2354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[634]$2352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[633]$2350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[632]$2348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[631]$2346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[630]$2344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[629]$2342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[628]$2340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[627]$2338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[626]$2336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[625]$2334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[624]$2332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[623]$2330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[622]$2328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[621]$2326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[620]$2324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[619]$2322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[618]$2320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[617]$2318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[616]$2316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[615]$2314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[614]$2312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[613]$2310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[612]$2308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[611]$2306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[610]$2304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[609]$2302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[608]$2300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[607]$2298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[606]$2296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[605]$2294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[604]$2292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[603]$2290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[602]$2288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[601]$2286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[600]$2284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[599]$2282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[598]$2280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[597]$2278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[596]$2276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[595]$2274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[594]$2272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[593]$2270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[592]$2268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[591]$2266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[590]$2264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[589]$2262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[588]$2260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[587]$2258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[586]$2256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[585]$2254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[584]$2252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[583]$2250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[582]$2248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[581]$2246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[580]$2244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[579]$2242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[578]$2240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[577]$2238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[576]$2236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[575]$2234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[574]$2232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[573]$2230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[572]$2228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[571]$2226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[570]$2224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[569]$2222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[568]$2220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[567]$2218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[566]$2216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[565]$2214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[564]$2212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[563]$2210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[562]$2208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[561]$2206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[560]$2204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[559]$2202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[558]$2200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[557]$2198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[556]$2196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[555]$2194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[554]$2192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[553]$2190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[552]$2188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[551]$2186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[550]$2184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[549]$2182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[548]$2180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[547]$2178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[546]$2176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[545]$2174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[544]$2172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[543]$2170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[542]$2168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[541]$2166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[540]$2164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[539]$2162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[538]$2160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[537]$2158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[536]$2156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[535]$2154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[534]$2152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[533]$2150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[532]$2148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[531]$2146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[530]$2144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[529]$2142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[528]$2140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[527]$2138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[526]$2136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[525]$2134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[524]$2132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[523]$2130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[522]$2128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[521]$2126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[520]$2124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[519]$2122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[518]$2120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[517]$2118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[516]$2116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[515]$2114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[514]$2112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[513]$2110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[512]$2108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[511]$2106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[510]$2104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[509]$2102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[508]$2100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[507]$2098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[506]$2096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[505]$2094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[504]$2092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[503]$2090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[502]$2088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[501]$2086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[500]$2084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[499]$2082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[498]$2080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[497]$2078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[496]$2076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[495]$2074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[494]$2072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[493]$2070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[492]$2068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[491]$2066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[490]$2064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[489]$2062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[488]$2060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[487]$2058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[486]$2056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[485]$2054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[484]$2052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[483]$2050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[482]$2048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[481]$2046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[480]$2044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[479]$2042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[478]$2040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[477]$2038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[476]$2036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[475]$2034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[474]$2032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[473]$2030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[472]$2028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[471]$2026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[470]$2024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[469]$2022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[468]$2020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[467]$2018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[466]$2016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[465]$2014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[464]$2012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[463]$2010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[462]$2008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[461]$2006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[460]$2004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[459]$2002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[458]$2000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[457]$1998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[456]$1996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[455]$1994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[454]$1992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[453]$1990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[452]$1988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[451]$1986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[450]$1984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[449]$1982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[448]$1980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[447]$1978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[446]$1976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[445]$1974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[444]$1972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[443]$1970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[442]$1968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[441]$1966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[440]$1964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[439]$1962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[438]$1960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[437]$1958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[436]$1956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[435]$1954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[434]$1952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[433]$1950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[432]$1948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[431]$1946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[430]$1944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[429]$1942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[428]$1940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[427]$1938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[426]$1936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[425]$1934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[424]$1932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[423]$1930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[422]$1928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[421]$1926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[420]$1924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[419]$1922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[418]$1920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[417]$1918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[416]$1916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[415]$1914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[414]$1912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[413]$1910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[412]$1908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[411]$1906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[410]$1904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[409]$1902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[408]$1900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[407]$1898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[406]$1896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[405]$1894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[404]$1892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[403]$1890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[402]$1888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[401]$1886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[400]$1884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[399]$1882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[398]$1880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[397]$1878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[396]$1876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[395]$1874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[394]$1872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[393]$1870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[392]$1868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[391]$1866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[390]$1864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[389]$1862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[388]$1860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[387]$1858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[386]$1856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[385]$1854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[384]$1852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[383]$1850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[382]$1848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[381]$1846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[380]$1844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[379]$1842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[378]$1840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[377]$1838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[376]$1836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[375]$1834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[374]$1832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[373]$1830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[372]$1828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[371]$1826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[370]$1824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[369]$1822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[368]$1820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[367]$1818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[366]$1816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[365]$1814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[364]$1812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[363]$1810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[362]$1808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[361]$1806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[360]$1804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[359]$1802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[358]$1800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[357]$1798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[356]$1796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[355]$1794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[354]$1792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[353]$1790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[352]$1788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[351]$1786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[350]$1784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[349]$1782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[348]$1780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[347]$1778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[346]$1776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[345]$1774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[344]$1772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[343]$1770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[342]$1768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[341]$1766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[340]$1764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[339]$1762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[338]$1760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[337]$1758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[336]$1756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[335]$1754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[334]$1752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[333]$1750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[332]$1748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[331]$1746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[330]$1744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[329]$1742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[328]$1740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[327]$1738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[326]$1736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[325]$1734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[324]$1732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[323]$1730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[322]$1728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[321]$1726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[320]$1724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[319]$1722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[318]$1720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[317]$1718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[316]$1716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[315]$1714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[314]$1712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[313]$1710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[312]$1708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[311]$1706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[310]$1704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[309]$1702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[308]$1700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[307]$1698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[306]$1696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[305]$1694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[304]$1692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[303]$1690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[302]$1688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[301]$1686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[300]$1684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[299]$1682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[298]$1680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[297]$1678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[296]$1676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[295]$1674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[294]$1672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[293]$1670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[292]$1668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[291]$1666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[290]$1664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[289]$1662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[288]$1660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[287]$1658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[286]$1656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[285]$1654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[284]$1652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[283]$1650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[282]$1648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[281]$1646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[280]$1644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[279]$1642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[278]$1640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[277]$1638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[276]$1636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[275]$1634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[274]$1632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[273]$1630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[272]$1628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[271]$1626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[270]$1624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[269]$1622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[268]$1620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[267]$1618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[266]$1616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[265]$1614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[264]$1612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[263]$1610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[262]$1608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[261]$1606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[260]$1604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[259]$1602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[258]$1600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[257]$1598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[256]$1596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[255]$1594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[254]$1592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[253]$1590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[252]$1588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[251]$1586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[250]$1584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[249]$1582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[248]$1580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[247]$1578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[246]$1576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[245]$1574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[244]$1572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[243]$1570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[242]$1568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[241]$1566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[240]$1564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[239]$1562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[238]$1560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[237]$1558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[236]$1556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[235]$1554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[234]$1552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[233]$1550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[232]$1548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[231]$1546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[230]$1544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[229]$1542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[228]$1540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[227]$1538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[226]$1536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[225]$1534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[224]$1532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[223]$1530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[222]$1528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[221]$1526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[220]$1524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[219]$1522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[218]$1520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[217]$1518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[216]$1516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[215]$1514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[214]$1512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[213]$1510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[212]$1508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[211]$1506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[210]$1504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[209]$1502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[208]$1500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[207]$1498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[206]$1496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[205]$1494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[204]$1492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[203]$1490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[202]$1488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[201]$1486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[200]$1484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[199]$1482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[198]$1480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[197]$1478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[196]$1476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[195]$1474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[194]$1472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[193]$1470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[192]$1468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[191]$1466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[190]$1464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[189]$1462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[188]$1460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[187]$1458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[186]$1456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[185]$1454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[184]$1452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[183]$1450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[182]$1448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[181]$1446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[180]$1444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[179]$1442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[178]$1440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[177]$1438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$1436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$1434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$1432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$1430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$1428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$1426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$1424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$1422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$1420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$1418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$1416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$1414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$1412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$1410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$1408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$1406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$1404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$1402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$1400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$1398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$1396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$1394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$1392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$1390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$1388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$1386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$1384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$1382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$1380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$1378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$1376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$1374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$1372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$1370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$1368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$1366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$1364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$1362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$1360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$1358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$1356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$1354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$1352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$1350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$1348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$1346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$1344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$1342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$1340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$1338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$1336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$1334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$1332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$1330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$1328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$1326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$1324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$1322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$1320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$1318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$1316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$1314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$1312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$1310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$1308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$1306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$1304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$1302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$1300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$1298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$1296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$1294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$1292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$1290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$1288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$1286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$1284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$1282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$1280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$1278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$1276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$1274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$1272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$1270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$1268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$1266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$1264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$1262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$1260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$1258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$1256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$1254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$1252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$1250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$1248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$1246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$1244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$1090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$1088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$1086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$1084 ($dff) from module top.
Replaced 4096 DFF cells.

22.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8194 unused wires.
<suppressed ~1 debug messages>

22.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3910 debug messages>

22.29.9. Rerunning OPT passes. (Maybe there is more to do..)

22.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

22.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][14]$15459:
      Old ports: A=501635, B=32'11111111111101111100011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] 5'01111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][68]$15621:
      Old ports: A=32'11111111000101010111110011100011, B=378755, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][73]$15636:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][39]$15534:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][87]$15678:
      Old ports: A=38209299, B=32'11111110110101110010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][34]$15519:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][72]$15633:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][78]$15651:
      Old ports: A=370307, B=4563587, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [9:0] } = 30'000000000000101101001010000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][2]$15423:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][64]$15609:
      Old ports: A=1088915379, B=32'11111111110001111111011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [5] 6'001111 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][83]$15666:
      Old ports: A=32'11111111110001011010011010000011, B=5710371, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][38]$15531:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][84]$15669:
      Old ports: A=32973859, B=31925795, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [8:0] } = 30'000000011110111001001000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][10]$15447:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][13]$15456:
      Old ports: A=306184303, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][67]$15618:
      Old ports: A=32871, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][8]$15441:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][57]$15588:
      Old ports: A=329491, B=101161059, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][18]$15471:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][32]$15513:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][35]$15522:
      Old ports: A=15124275, B=267876115, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][22]$15483:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][9]$15444:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][21]$15480:
      Old ports: A=32'10111100100001111100011110000011, B=182976099, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 7'0011111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][36]$15525:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][74]$15639:
      Old ports: A=32'11111000000001111000000011100011, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] 9'000000001 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [9] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][29]$15504:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][86]$15675:
      Old ports: A=6761507, B=17247779, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [21] 20'00111001011000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][63]$15606:
      Old ports: A=32'11111110110001111110100011100011, B=32'11111111111101100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][58]$15591:
      Old ports: A=32'11111111110010001111011000010011, B=32'11111110000001100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [6:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][66]$15615:
      Old ports: A=16090547, B=18311267, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [3:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][5]$15432:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][79]$15654:
      Old ports: A=8761219, B=12955395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [6:0] } = 30'000000001000101101011110000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][4]$15429:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][41]$15540:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][7]$15438:
      Old ports: A=460051, B=385876207, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][45]$15552:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][56]$15585:
      Old ports: A=80215651, B=3504019, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][6]$15435:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][61]$15600:
      Old ports: A=436227, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [3:0] } = { 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][17]$15468:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][24]$15489:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][42]$15543:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][71]$15630:
      Old ports: A=32871, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][0]$15417:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][26]$15495:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][40]$15537:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][16]$15465:
      Old ports: A=32'11111110000001000010011000100011, B=251658351, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][53]$15576:
      Old ports: A=111, B=10864563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [1:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][15]$15462:
      Old ports: A=32'11111110000001000010011110000011, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][59]$15594:
      Old ports: A=150432867, B=46627939, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [12] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [11:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [20] 19'0111011110001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][49]$15564:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [4:0] } = { 9'111111101 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][70]$15627:
      Old ports: A=32'11111110111101110000111110100011, B=32'11111111000101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][62]$15603:
      Old ports: A=4621971, B=32'11111111000001111010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][48]$15561:
      Old ports: A=32'11111110100001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][85]$15672:
      Old ports: A=30877731, B=29829667, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [8:0] } = 30'000000011100111001010000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][19]$15474:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][11]$15450:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [4:0] } = { 8'11111110 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][80]$15657:
      Old ports: A=17149571, B=21343747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [6:0] } = 30'000000010000101101011100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][54]$15579:
      Old ports: A=3667859, B=12912819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][52]$15573:
      Old ports: A=32'11111110000001000010011110000011, B=499747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][81]$15660:
      Old ports: A=25535235, B=29730819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [7:0] } = { 9'000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [11] 11'00010110100 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [8] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][82]$15663:
      Old ports: A=38110611, B=14098467, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][50]$15567:
      Old ports: A=32'11101100111100000100111011100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][25]$15492:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][43]$15546:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][65]$15612:
      Old ports: A=4687763, B=16189235, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [7] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][30]$15507:
      Old ports: A=1542035, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [23:8] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][46]$15555:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][31]$15510:
      Old ports: A=16189363, B=32'10111100100001111100011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][75]$15642:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][69]$15624:
      Old ports: A=1509139, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [6:0] } = { 14'00000000000101 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [7] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][23]$15486:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][12]$15453:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][55]$15582:
      Old ports: A=101159523, B=3147667, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][88]$15681:
      Old ports: A=32'11111010111101110110100011100011, B=32'11110001100111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] 6'000110 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][77]$15648:
      Old ports: A=32'11111100000001111001101011100011, B=32'11110110010111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][44]$15549:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][47]$15558:
      Old ports: A=32'11111110100001000010011110000011, B=32'11110000111101110100011011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][3]$15426:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][33]$15516:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][27]$15498:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][37]$15528:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][20]$15477:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][28]$15501:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][76]$15645:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][60]$15597:
      Old ports: A=362131, B=460691, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [7:0] } = { 14'00000000000001 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][1]$15420:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][51]$15570:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] 6'000011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$12417:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418, B=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12418 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12419 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [4] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][34]$12447:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448, B=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12448 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12449 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [13:10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][27]$12426:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427, B=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12427 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12428 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][35]$12450:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451, B=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12451 [6] 2'10 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12452 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [9:5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][0]$12345:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346, B=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12346 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$12456:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457, B=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12457 [5] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12458 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12462:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463, B=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12463 [10] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12464 [7] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [6:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$12366:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367, B=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12367 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12368 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [24:22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [20:16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$12372:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373, B=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12373 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12374 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12369:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370, B=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [9] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12370 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12371 [4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [23:14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$12378:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379, B=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12379 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][43]$12474:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475, B=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12475 [9] 2'10 }, B={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12476 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$12381:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382, B=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12382 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12383 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][44]$12477:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$12478 [2] 1'1 }, B=3'000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$12441:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442, B=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12442 [5] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12443 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][30]$12435:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436, B=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12436 [8] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12437 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [21:18] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [3:0] } = { 13'0000000000001 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$12465:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466, B=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [22] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12466 [7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12467 [8] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [11:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [6:0] } = 25'0000000100010110100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12354:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355, B=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12355 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12356 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][15]$12390:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391, B=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12391 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12392 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12357:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358, B=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12358 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12359 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$12414:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415, B=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12415 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12416 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [6] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][31]$12438:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439, B=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12439 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12440 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [22:16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12363:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364, B=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12364 [5:4] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12365 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [20:16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][38]$12459:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460, B=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12460 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12461 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][17]$12396:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397, B=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [13] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12397 [4] }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12398 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [16:12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [27:23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [4] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12351:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352, B=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12352 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12353 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][16]$12393:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394, B=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12394 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12395 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][21]$12408:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409, B=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12409 [5] 1'1 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12410 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [23:15] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [12] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$12384:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385, B=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [15] 4'1001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12385 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12386 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [15:12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [29] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [14] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][10]$12375:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376, B=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12376 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12377 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [27:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][36]$12453:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454, B=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12454 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12455 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][25]$12420:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421, B=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12421 [5] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12422 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][29]$12432:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433, B=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12433 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [20] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12434 [12] 3'010 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][18]$12399:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400, B=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12400 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12401 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$12423:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424, B=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12424 [5] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12425 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [24:19] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][28]$12429:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430, B=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12430 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12431 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12402:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403, B=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12403 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12404 [7] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][20]$12405:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406, B=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12406 [8] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12407 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][33]$12444:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445, B=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12445 [4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12446 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][1]$12348:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349, B=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12349 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12350 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$12468:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469, B=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12469 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12470 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][14]$12387:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388, B=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12388 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12389 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$12411:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412, B=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [16] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12412 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12413 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [15] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][42]$12471:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472, B=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12472 [9] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12473 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [11:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [8:0] } = { 10'0000000111 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [10] 17'01110010000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12360:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361, B=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12361 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12362 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [4] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [7] 5'00011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][20]$10869:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870, B=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072
      New ports: A={ 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [23:22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [11:7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [24:23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10871 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][13]$10848:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849, B=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10849 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [6:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [18:11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][3]$10818:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819, B=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][12]$10845:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846, B=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060
      New ports: A={ 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10846 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][16]$10857:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858, B=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [20] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10858 [5] 2'10 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][21]$10872:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873, B=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073
      New ports: A={ 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [11:9] 2'10 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10874 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][14]$10851:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852, B=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10852 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10853 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][1]$10812:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813, B=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][0]$10809:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810, B=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10810 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10811 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][11]$10842:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843, B=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10843 [5:4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10844 [8:5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [6] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][15]$10854:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855, B=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064
      New ports: A={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10856 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][17]$10860:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861, B=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10861 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [9:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10862 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][22]$10875:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$10876 [0] }, B=3'000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][4]$10821:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822, B=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [7] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [16:13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10823 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][18]$10863:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864, B=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10864 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10865 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][19]$10866:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867, B=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [2] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [22] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [8:7] 4'0000 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][5]$10824:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825, B=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [27:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [14:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10826 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][2]$10815:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816, B=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [2] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10817 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][10]$10839:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840, B=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10841 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [26] 10'0101100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][6]$10827:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828, B=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [15:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10829 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [26] 10'0101100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][7]$10830:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831, B=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10831 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [15:14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10832 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [5] 10'0100100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][8]$10833:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834, B=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [14:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10834 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [16:12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10835 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [26] 11'01011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][9]$10836:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837, B=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10837 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [14:13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [5] 10'0100100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][6]$10059:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060, B=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10060 [10:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [18:11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10061 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [29:20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [29] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][5]$10056:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057, B=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10057 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10058 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [26] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][11]$10074:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10075 [0] }, B=3'000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][0]$10041:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042, B=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10042 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10043 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][10]$10071:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072, B=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [26:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10072 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [26:20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10073 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] 10'0110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][8]$10065:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066, B=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10066 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10067 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][2]$10047:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048, B=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [16:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10048 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10049 [8:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [10] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][4]$10053:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054, B=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [17:12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10054 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [17:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10055 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][3]$10050:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051, B=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10051 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [17:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10052 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][1]$10044:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045, B=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10045 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10046 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][7]$10062:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063, B=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10063 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10064 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [20:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [21] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [20] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][9]$10068:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069, B=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10069 [12:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [23:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10070 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [2] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$9672:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673, B=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [11:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9673 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$9674 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$9660:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661, B=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9661 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9662 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [10] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$9663:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664, B=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9664 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9665 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [27] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [26] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$9669:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670, B=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [17:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9670 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [27:25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9671 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$9666:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667, B=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [29:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9667 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9668 [20:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$9657:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658, B=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9658 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9659 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [18:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [29] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [3] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$9468:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [26] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [26:20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9469 [9:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9470 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [29] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$9471:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9472 [17:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9473 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [29] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$9465:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [18:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9466 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [10] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9467 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [19] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [29] 3'011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$9369:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9370 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9371 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$9372:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9373 [0] }, B=27'000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$9321:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9322 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9323 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$9297:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9298 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$9285:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9286 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$9279:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9280 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$9276:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\processor.inst_mux.input0
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9277 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }
      New connections: { \processor.inst_mux.input0 [31] \processor.inst_mux.input0 [1] } = { \processor.inst_mux.input0 [29] \processor.inst_mux.input0 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:50$7:
      Old ports: A=\processor.inst_mux.input0, B=0, Y=\processor.inst_mux.out
      New ports: A={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 186 changes.

22.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~267 debug messages>
Removed a total of 89 cells.

22.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3999 unused wires.
<suppressed ~1 debug messages>

22.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.29.16. Rerunning OPT passes. (Maybe there is more to do..)

22.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

22.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][10]$12375:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 3'101 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10825 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$12381:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10828 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12402:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [4] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10838 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][20]$12405:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'01 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10840 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][25]$12420:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10847 [18] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][27]$12426:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [7] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10850 [17] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12351:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10813 [25] = $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][30]$12435:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [16] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [16] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10855 [8] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][33]$12444:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [2] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10859 [15] = $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][38]$12459:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [19] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [19] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10867 [27] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12462:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'01 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10868 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12354:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10814 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$12465:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [11:7] }
      New ports: A={ 5'01110 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [11:7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10870 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][42]$12471:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [9] }
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [21] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10873 [9] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12357:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10816 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12363:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [6] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [6] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10819 [18] = $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12380 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$12366:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10820 [7] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12369:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [6] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10822 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12347 [30] }
  Optimizing cells in module \top.
Performed a total of 18 changes.

22.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

22.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.29.23. Rerunning OPT passes. (Maybe there is more to do..)

22.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

22.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

22.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.29.30. Finished OPT passes. (There is nothing left to do.)

22.30. Executing ICE40_WRAPCARRY pass (wrap carries).

22.31. Executing TECHMAP pass (map to technology primitives).

22.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

22.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1965 debug messages>

22.32. Executing OPT pass (performing simple optimizations).

22.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~978 debug messages>

22.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2976 debug messages>
Removed a total of 992 cells.

22.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

22.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 287 unused cells and 789 unused wires.
<suppressed ~288 debug messages>

22.32.5. Finished fast OPT passes.

22.33. Executing ICE40_OPT pass (performing simple optimizations).

22.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$980.slice[0].carry: CO=\clk_div.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$989.slice[0].carry: CO=\processor.PC.outAddr [2]

22.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~162 debug messages>

22.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

22.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

22.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

22.33.6. Rerunning OPT passes. (Removed registers in this run.)

22.33.7. Running ICE40 specific optimizations.

22.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

22.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.33.12. Finished OPT passes. (There is nothing left to do.)

22.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21612 to $_DFFE_PP_ for $techmap\clk_div.$0\clk_out[0:0] -> \clk_div.clk_out.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21740 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21741 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21742 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21743 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21744 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21745 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21746 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21747 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21773 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21774 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21775 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21776 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21777 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21778 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21779 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21780 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21781 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21782 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21783 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21784 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21785 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21786 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21787 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [11] -> \data_mem_inst.addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21808 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21809 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21810 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21811 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21812 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21813 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21814 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21815 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21816 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21817 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21818 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21819 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21820 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21821 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21822 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21823 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21824 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21825 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21826 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21827 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21828 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21829 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21830 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21831 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21832 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21833 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21834 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21835 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21836 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21837 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21838 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21839 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21840 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21841 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21842 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21843 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21844 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21845 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21846 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21847 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21848 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21849 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21850 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21851 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21852 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21853 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21854 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21855 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21856 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21857 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21858 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21859 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21860 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21861 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21862 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21863 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21864 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21865 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21866 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21867 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21868 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21869 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21870 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21871 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21872 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21873 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$691.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22147_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21874 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$703.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21972_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21875 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21876 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21877 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21878 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21879 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21880 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21881 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21882 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21883 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21884 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21885 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21886 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21887 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21888 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21889 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21890 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21891 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21892 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21893 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21894 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21895 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21896 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21897 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21898 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21899 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21900 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21901 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21902 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21903 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21904 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21905 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21906 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23162 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23163 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23164 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23165 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23166 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23167 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23168 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23169 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23170 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23171 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23172 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23173 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23174 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23175 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23176 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23177 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23178 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23179 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23180 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23181 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23182 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23183 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23184 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23185 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23186 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23187 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23188 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23189 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23190 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23191 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23192 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23193 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23398 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [0] -> \processor.branch_predictor_FSM.s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23399 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [1] -> \processor.branch_predictor_FSM.s [1].

22.35. Executing TECHMAP pass (map to technology primitives).

22.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

22.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~681 debug messages>

22.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~408 debug messages>

22.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$980.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$989.slice[0].carry ($lut).

22.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23244 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21609 (SB_DFF): \clk_div.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21610 (SB_DFF): \clk_div.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21608 (SB_DFF): \clk_div.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21611 (SB_DFF): \clk_div.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \processor.ex_mem_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21843 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21844 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21845 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21846 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21847 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21848 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21849 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21850 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21851 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21853 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21852 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21855 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21856 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21857 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21858 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21859 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21860 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21861 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21862 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21863 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21864 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21865 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21866 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21867 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21868 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21869 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21870 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21871 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21872 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21842 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21874 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21873 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21854 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22928 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22949 (SB_DFF): \processor.mem_wb_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22950 (SB_DFF): \processor.mem_wb_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22971 (SB_DFF): \processor.mem_wb_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22874 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22875 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22876 (SB_DFF): \processor.mem_wb_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22877 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22878 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \processor.ex_mem_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \processor.ex_mem_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22881 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \processor.ex_mem_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \processor.ex_mem_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22882 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22885 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \processor.ex_mem_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \processor.ex_mem_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22888 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \processor.ex_mem_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \processor.ex_mem_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22891 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22892 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22893 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22894 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22895 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \processor.ex_mem_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \processor.ex_mem_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22898 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \processor.ex_mem_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \processor.ex_mem_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22901 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22902 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \processor.ex_mem_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \processor.ex_mem_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \processor.ex_mem_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22908 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22909 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22910 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22911 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22912 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22913 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22914 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22915 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22916 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22917 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22918 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22919 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22920 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22921 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22922 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22923 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22924 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22925 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22906 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22927 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22926 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22929 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22930 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22931 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22932 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22933 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22934 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22935 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22936 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22937 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22938 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22939 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22940 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22941 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22942 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22943 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22944 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22945 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22946 (SB_DFF): \processor.mem_wb_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22947 (SB_DFF): \processor.mem_wb_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22948 (SB_DFF): \processor.mem_wb_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22951 (SB_DFF): \processor.mem_wb_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22952 (SB_DFF): \processor.mem_wb_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22953 (SB_DFF): \processor.mem_wb_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22954 (SB_DFF): \processor.mem_wb_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22955 (SB_DFF): \processor.mem_wb_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22956 (SB_DFF): \processor.mem_wb_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22957 (SB_DFF): \processor.mem_wb_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22958 (SB_DFF): \processor.mem_wb_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22959 (SB_DFF): \processor.mem_wb_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22960 (SB_DFF): \processor.mem_wb_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22961 (SB_DFF): \processor.mem_wb_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22962 (SB_DFF): \processor.mem_wb_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22963 (SB_DFF): \processor.mem_wb_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22964 (SB_DFF): \processor.mem_wb_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22965 (SB_DFF): \processor.mem_wb_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22966 (SB_DFF): \processor.mem_wb_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22967 (SB_DFF): \processor.mem_wb_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22968 (SB_DFF): \processor.mem_wb_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22969 (SB_DFF): \processor.mem_wb_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22970 (SB_DFF): \processor.mem_wb_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22973 (SB_DFF): \processor.mem_wb_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22974 (SB_DFF): \processor.mem_wb_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22975 (SB_DFF): \processor.mem_wb_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22976 (SB_DFF): \processor.mem_wb_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26779 (SB_DFF): \processor.ex_mem_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26780 (SB_DFF): \processor.ex_mem_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22979 (SB_DFF): \processor.mem_wb_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22980 (SB_DFF): \processor.mem_wb_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26783 (SB_DFF): \processor.ex_mem_reg.data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26784 (SB_DFF): \processor.ex_mem_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22983 (SB_DFF): \processor.mem_wb_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26786 (SB_DFF): \processor.ex_mem_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26787 (SB_DFF): \processor.ex_mem_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22986 (SB_DFF): \processor.mem_wb_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22987 (SB_DFF): \processor.mem_wb_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24062 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24063 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24064 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24065 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24066 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24067 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24068 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24069 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24070 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24071 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24072 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24073 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24074 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24075 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24076 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24077 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24078 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24079 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24080 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24081 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24082 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24083 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24084 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24085 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24086 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24087 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24088 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24089 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24090 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24091 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24092 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23162 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23163 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23164 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23165 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23166 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23167 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23168 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23169 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23170 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23171 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23172 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23173 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23174 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23175 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23176 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23177 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23178 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23179 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23180 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23181 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23182 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23183 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23184 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23185 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23186 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23187 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23188 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23189 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23190 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23191 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23192 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23193 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22988 (SB_DFF): \processor.mem_wb_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23227 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23228 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23229 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23230 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23231 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23232 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23238 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23239 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23240 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23241 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22972 (SB_DFF): \processor.mem_wb_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23243 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23242 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24215 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24216 (SB_DFF): \processor.id_ex_reg.data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24217 (SB_DFF): \processor.id_ex_reg.data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24218 (SB_DFF): \processor.id_ex_reg.data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24219 (SB_DFF): \processor.id_ex_reg.data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24220 (SB_DFF): \processor.id_ex_reg.data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24221 (SB_DFF): \processor.id_ex_reg.data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24222 (SB_DFF): \processor.id_ex_reg.data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24223 (SB_DFF): \processor.id_ex_reg.data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26788 (SB_DFF): \processor.ex_mem_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23397 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \processor.ex_mem_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23399 (SB_DFFE): \processor.branch_predictor_FSM.s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26774 (SB_DFF): \processor.ex_mem_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26775 (SB_DFF): \processor.ex_mem_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26776 (SB_DFF): \processor.ex_mem_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26777 (SB_DFF): \processor.ex_mem_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26778 (SB_DFF): \processor.ex_mem_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24052 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24053 (SB_DFF): \processor.id_ex_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24054 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24055 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24056 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24057 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24058 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24059 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24060 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24061 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23195 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23196 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23197 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23198 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23199 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23200 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23201 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23202 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23203 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23204 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23205 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23206 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23207 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23208 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23209 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23210 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23211 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23212 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23213 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23214 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23215 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23216 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23217 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23218 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23219 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23220 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23221 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23222 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23223 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23224 (SB_DFF): \processor.if_id_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23225 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24093 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24094 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24095 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24096 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24097 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24098 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24099 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24100 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24101 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24102 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24103 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24104 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24105 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24106 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24107 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24108 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24109 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24110 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24111 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24112 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24113 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24114 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24115 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24116 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24117 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24118 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24119 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24120 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24121 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24122 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24123 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24124 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24125 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24126 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24127 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24128 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24129 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24130 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24131 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24132 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24133 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24134 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24135 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24136 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24137 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24138 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24139 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24140 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24141 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24142 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24143 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24144 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24145 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24146 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24147 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24148 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24149 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24150 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24151 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24152 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24153 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24154 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24155 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24156 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24157 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24158 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24159 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24160 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24161 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24162 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24163 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24164 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24165 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24166 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24167 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24168 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24169 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24170 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24171 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24172 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24173 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24174 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24175 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24176 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24177 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24178 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24179 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24180 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24181 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24182 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24183 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24184 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24185 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24186 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24187 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24188 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24190 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24191 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24192 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24193 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24194 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24195 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24196 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24198 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24199 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23233 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23234 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23235 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23236 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23237 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24200 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24206 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24207 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24208 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24209 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24210 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24211 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24212 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24213 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24214 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23246 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23247 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23248 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23249 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23250 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23251 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23252 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23253 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23254 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23255 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23256 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24050 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23398 (SB_DFFE): \processor.branch_predictor_FSM.s [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23194 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26691 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26690 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \processor.ex_mem_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \processor.ex_mem_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \processor.ex_mem_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \processor.ex_mem_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \processor.ex_mem_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \processor.ex_mem_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26745 (SB_DFF): \processor.ex_mem_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \processor.ex_mem_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \processor.ex_mem_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \processor.ex_mem_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22879 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22880 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \processor.ex_mem_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22883 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \processor.ex_mem_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \processor.ex_mem_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22886 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22887 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \processor.ex_mem_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22889 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22890 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26789 (SB_DFF): \processor.ex_mem_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26757 (SB_DFF): \processor.ex_mem_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26742 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \processor.ex_mem_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \processor.ex_mem_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22896 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22897 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \processor.ex_mem_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22899 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22900 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26743 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26744 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22903 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22884 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22905 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22904 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22907 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26758 (SB_DFF): \processor.ex_mem_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26750 (SB_DFF): \processor.ex_mem_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26747 (SB_DFF): \processor.ex_mem_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26746 (SB_DFF): \processor.ex_mem_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26748 (SB_DFF): \processor.ex_mem_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26751 (SB_DFF): \processor.ex_mem_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26749 (SB_DFF): \processor.ex_mem_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26752 (SB_DFF): \processor.ex_mem_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26759 (SB_DFF): \processor.ex_mem_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26754 (SB_DFF): \processor.ex_mem_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26753 (SB_DFF): \processor.ex_mem_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26755 (SB_DFF): \processor.ex_mem_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26760 (SB_DFF): \processor.ex_mem_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26756 (SB_DFF): \processor.ex_mem_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26761 (SB_DFF): \processor.ex_mem_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26773 (SB_DFF): \processor.ex_mem_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26766 (SB_DFF): \processor.ex_mem_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26763 (SB_DFF): \processor.ex_mem_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26762 (SB_DFF): \processor.ex_mem_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26764 (SB_DFF): \processor.ex_mem_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26767 (SB_DFF): \processor.ex_mem_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26765 (SB_DFF): \processor.ex_mem_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26768 (SB_DFF): \processor.ex_mem_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26781 (SB_DFF): \processor.ex_mem_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26770 (SB_DFF): \processor.ex_mem_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26769 (SB_DFF): \processor.ex_mem_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26771 (SB_DFF): \processor.ex_mem_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26782 (SB_DFF): \processor.ex_mem_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26772 (SB_DFF): \processor.ex_mem_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23245 (SB_DFF): \processor.if_id_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24201 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24202 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24203 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24204 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24205 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22977 (SB_DFF): \processor.mem_wb_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22978 (SB_DFF): \processor.mem_wb_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24224 (SB_DFF): \processor.id_ex_reg.data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26785 (SB_DFF): \processor.ex_mem_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22981 (SB_DFF): \processor.mem_wb_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22982 (SB_DFF): \processor.mem_wb_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22984 (SB_DFF): \processor.mem_wb_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22985 (SB_DFF): \processor.mem_wb_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24225 (SB_DFF): \processor.id_ex_reg.data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24226 (SB_DFF): \processor.id_ex_reg.data_out [176] = 0

22.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$26635 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23013 (A=\processor.inst_mux.input0 [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23244 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21615 (A=1'0, B=$auto$wreduce.cc:460:run$925 [1], S=$auto$simplemap.cc:168:logic_reduce$21625) into $auto$simplemap.cc:420:simplemap_dff$21609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21616 (A=1'0, B=$auto$wreduce.cc:460:run$925 [2], S=$auto$simplemap.cc:168:logic_reduce$21625) into $auto$simplemap.cc:420:simplemap_dff$21610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21614 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$32981, S=$auto$simplemap.cc:168:logic_reduce$21625) into $auto$simplemap.cc:420:simplemap_dff$21608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21617 (A=1'0, B=$auto$wreduce.cc:460:run$925 [3], S=$auto$simplemap.cc:168:logic_reduce$21625) into $auto$simplemap.cc:420:simplemap_dff$21611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26630 (A=\processor.id_ex_reg.data_out [3], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26631 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$21840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26632 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$21841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26632 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22996 (A=\processor.inst_mux.input0 [0], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23227 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22997 (A=\processor.inst_mux.input0 [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23228 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22998 (A=\processor.inst_mux.input0 [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23229 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22999 (A=\processor.inst_mux.input0 [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23230 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23000 (A=\processor.inst_mux.input0 [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23231 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23001 (A=\processor.inst_mux.input0 [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23232 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23007 (A=\processor.inst_mux.input0 [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23238 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23008 (A=\processor.inst_mux.input0 [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23239 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23009 (A=\processor.inst_mux.input0 [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23240 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23010 (A=\processor.inst_mux.input0 [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23241 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23012 (A=\processor.inst_mux.input0 [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23243 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23011 (A=\processor.inst_mux.input0 [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23242 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23420 (A=\processor.if_id_reg.data_out [56], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26627 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26633 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26629 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23016 (A=\processor.inst_mux.input0 [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23499 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23017 (A=\processor.inst_mux.input0 [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23500 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23018 (A=\processor.inst_mux.input0 [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23501 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23015 (A=\processor.inst_mux.input0 [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23498 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23019 (A=\processor.inst_mux.input0 [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23502 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23011 (A=\processor.inst_mux.input0 [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23504 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23012 (A=\processor.inst_mux.input0 [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23505 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23013 (A=\processor.inst_mux.input0 [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23506 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23010 (A=\processor.inst_mux.input0 [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23503 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23388 (A=\processor.RegWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24052 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23389 (A=\processor.CSRR_signal, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23390 (A=\processor.MemWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24054 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23391 (A=\processor.MemRead1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24055 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23392 (A=\processor.Branch1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24056 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23393 (A=\processor.Auipc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24058 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23394 (A=\processor.Lui1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24059 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23395 (A=\processor.ALUSrc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24060 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23396 (A=\processor.Jalr1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24061 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23657 (A=\processor.RegA_mux.input0 [5], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24099 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23658 (A=\processor.RegA_mux.input0 [6], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24100 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23659 (A=\processor.RegA_mux.input0 [7], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23660 (A=\processor.RegA_mux.input0 [8], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23661 (A=\processor.RegA_mux.input0 [9], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23662 (A=\processor.RegA_mux.input0 [10], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24104 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23663 (A=\processor.RegA_mux.input0 [11], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24105 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23664 (A=\processor.RegA_mux.input0 [12], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24106 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23665 (A=\processor.RegA_mux.input0 [13], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24107 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23666 (A=\processor.RegA_mux.input0 [14], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23667 (A=\processor.RegA_mux.input0 [15], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23668 (A=\processor.RegA_mux.input0 [16], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24110 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23669 (A=\processor.RegA_mux.input0 [17], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24111 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23670 (A=\processor.RegA_mux.input0 [18], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24112 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23671 (A=\processor.RegA_mux.input0 [19], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24113 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23672 (A=\processor.RegA_mux.input0 [20], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24114 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23673 (A=\processor.RegA_mux.input0 [21], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24115 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23674 (A=\processor.RegA_mux.input0 [22], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24116 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23675 (A=\processor.RegA_mux.input0 [23], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24117 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23676 (A=\processor.RegA_mux.input0 [24], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23677 (A=\processor.RegA_mux.input0 [25], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24119 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23678 (A=\processor.RegA_mux.input0 [26], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24120 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23679 (A=\processor.RegA_mux.input0 [27], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24121 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23680 (A=\processor.RegA_mux.input0 [28], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24122 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23681 (A=\processor.RegA_mux.input0 [29], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24123 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23682 (A=\processor.RegA_mux.input0 [30], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24124 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23683 (A=\processor.RegA_mux.input0 [31], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24125 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29333 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23763_Y, S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24190 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29334 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23764_Y, S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24191 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29335 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23765_Y, S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24192 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29336 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23766_Y, S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24193 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29337 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29255 [2], S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24194 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29338 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29246 [2], S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24195 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29339 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29237 [2], S=$techmap$techmap\processor.alu_control.$procmux$862.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23754_Y) into $auto$simplemap.cc:420:simplemap_dff$24196 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28915 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28897, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$640.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23692_Y) into $auto$simplemap.cc:420:simplemap_dff$24198 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28916 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28893, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$640.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23692_Y) into $auto$simplemap.cc:420:simplemap_dff$24199 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23002 (A=\processor.inst_mux.input0 [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23233 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23003 (A=\processor.inst_mux.input0 [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23234 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23004 (A=\processor.inst_mux.input0 [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23235 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23005 (A=\processor.inst_mux.input0 [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23236 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23006 (A=\processor.inst_mux.input0 [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23237 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23421 (A=\processor.if_id_reg.data_out [47], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23422 (A=\processor.if_id_reg.data_out [48], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23423 (A=\processor.if_id_reg.data_out [49], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23424 (A=\processor.if_id_reg.data_out [50], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23425 (A=\processor.if_id_reg.data_out [51], B=1'0, S=\processor.RegA_AddrFwdFlush_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23416 (A=\processor.if_id_reg.data_out [52], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23417 (A=\processor.if_id_reg.data_out [53], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23418 (A=\processor.if_id_reg.data_out [54], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23419 (A=\processor.if_id_reg.data_out [55], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23015 (A=\processor.inst_mux.input0 [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23246 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23016 (A=\processor.inst_mux.input0 [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23247 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23017 (A=\processor.inst_mux.input0 [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23248 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23018 (A=\processor.inst_mux.input0 [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23249 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23019 (A=\processor.inst_mux.input0 [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23250 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23020 (A=\processor.inst_mux.input0 [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23251 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23021 (A=\processor.inst_mux.input0 [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23252 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23022 (A=\processor.inst_mux.input0 [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23253 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23023 (A=\processor.inst_mux.input0 [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23254 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23024 (A=\processor.inst_mux.input0 [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23255 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23025 (A=\processor.inst_mux.input0 [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23256 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23386 (A=\processor.Jump1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24050 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26634 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.ex_cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$30029 (A=1'0, B=$techmap$techmap\processor.alu_main.$procmux$727.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$26345_Y, S=$techmap$techmap\processor.alu_main.$procmux$727.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$26337_Y) into $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23014 (A=\processor.inst_mux.input0 [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23507 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23014 (A=\processor.inst_mux.input0 [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23245 (SB_DFF).

22.40. Executing ICE40_OPT pass (performing simple optimizations).

22.40.1. Running ICE40 specific optimizations.

22.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~144 debug messages>

22.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

22.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

22.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 81 unused cells and 2719 unused wires.
<suppressed ~84 debug messages>

22.40.6. Rerunning OPT passes. (Removed registers in this run.)

22.40.7. Running ICE40 specific optimizations.

22.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

22.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

22.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.40.12. Rerunning OPT passes. (Removed registers in this run.)

22.40.13. Running ICE40 specific optimizations.

22.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

22.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.40.18. Finished OPT passes. (There is nothing left to do.)

22.41. Executing TECHMAP pass (map to technology primitives).

22.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.41.2. Continuing TECHMAP pass.
No more expansions possible.

22.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

22.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

22.44. Executing ABC9 pass.

22.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

22.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1955 debug messages>

22.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~7 debug messages>
No more expansions possible.

22.44.7. Executing TECHMAP pass (map to technology primitives).

22.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~8 debug messages>

22.44.8. Executing OPT pass (performing simple optimizations).

22.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

22.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

22.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

22.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

22.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

22.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

22.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

22.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

22.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

22.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

22.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

22.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

22.44.8.16. Finished OPT passes. (There is nothing left to do.)

22.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 3144 cells with 19458 new cells, skipped 3705 cells.
  replaced 3 cell types:
     850 $_OR_
     134 $_XOR_
    2160 $_MUX_
  not replaced 14 cell types:
     168 $_NOT_
     721 $_AND_
       2 SB_MAC16
       1 SB_HFOSC
       1 SB_PLL40_CORE
     415 SB_DFF
     155 SB_DFFE
     104 SB_DFFSR
       4 SB_DFFSS
       2 SB_DFFESR
       1 SB_DFFN
      20 SB_RAM40_4K
     160 $__ICE40_CARRY_WRAPPER
    1951 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

22.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.9.3. Executing XAIGER backend.
<suppressed ~1014 debug messages>
Extracted 8453 AND gates and 24106 wires from module `top' to a netlist network with 875 inputs and 2036 outputs.

22.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

22.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    875/   2036  and =    6859  lev =   38 (2.47)  mem = 0.20 MB  box = 2111  bb = 1951
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    875/   2036  and =    9011  lev =   35 (1.96)  mem = 0.22 MB  ch = 1260  box = 2079  bb = 1951
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    9011.  Ch =  1158.  Total mem =    2.30 MB. Peak cut mem =    0.24 MB.
ABC: P:  Del = 10737.00.  Ar =    2727.0.  Edge =     9671.  Cut =    57688.  T =     0.01 sec
ABC: P:  Del = 10737.00.  Ar =    2679.0.  Edge =     9828.  Cut =    54302.  T =     0.01 sec
ABC: P:  Del = 10737.00.  Ar =    2355.0.  Edge =     7993.  Cut =    59714.  T =     0.01 sec
ABC: F:  Del = 10737.00.  Ar =    2176.0.  Edge =     7430.  Cut =    53256.  T =     0.01 sec
ABC: A:  Del = 10737.00.  Ar =    2105.0.  Edge =     6844.  Cut =    52685.  T =     0.01 sec
ABC: A:  Del = 10737.00.  Ar =    2097.0.  Edge =     6821.  Cut =    52679.  T =     0.02 sec
ABC: Total time =     0.06 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    875/   2036  and =    5840  lev =   37 (2.03)  mem = 0.19 MB  box = 2079  bb = 1951
ABC: Mapping (K=4)  :  lut =   2089  edge =    6766  lev =   18 (1.14)  levB =   44  mem = 0.09 MB
ABC: LUT = 2089 : 2=290 13.9 %  3=1010 48.3 %  4=789 37.8 %  Ave = 3.24
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.74 seconds, total: 1.74 seconds

22.44.9.6. Executing AIGER frontend.
<suppressed ~5835 debug messages>
Removed 8550 unused cells and 17338 unused wires.

22.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2092
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:      128
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:      967
Removing temp directory.

22.45. Executing ICE40_WRAPCARRY pass (wrap carries).

22.46. Executing TECHMAP pass (map to technology primitives).

22.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

22.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 236 unused cells and 24447 unused wires.

22.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2223
  1-LUT                3
  2-LUT              325
  3-LUT             1106
  4-LUT              789

Eliminating LUTs.
Number of LUTs:     2223
  1-LUT                3
  2-LUT              325
  3-LUT             1106
  4-LUT              789

Combining LUTs.
Number of LUTs:     2211
  1-LUT                3
  2-LUT              313
  3-LUT             1094
  4-LUT              801

Eliminated 0 LUTs.
Combined 12 LUTs.
<suppressed ~12790 debug messages>

22.48. Executing TECHMAP pass (map to technology primitives).

22.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010110000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111101101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001011010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000101100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000101100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101011110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001110100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110100110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100001111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100101111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
No more expansions possible.
<suppressed ~6852 debug messages>
Removed 0 unused cells and 4434 unused wires.

22.49. Executing AUTONAME pass.
Renamed 21588 objects in module top (40 iterations).
<suppressed ~5302 debug messages>

22.50. Executing HIERARCHY pass (managing design hierarchy).

22.50.1. Analyzing design hierarchy..
Top module:  \top

22.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

22.51. Printing statistics.

=== top ===

   Number of wires:               6581
   Number of wire bits:         138355
   Number of public wires:        6581
   Number of public wire bits:  138355
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3040
     SB_CARRY                      124
     SB_DFF                        415
     SB_DFFE                       155
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                      104
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2211
     SB_MAC16                        2
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    20

22.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.alu_main.ALUOut has an unprocessed 'init' attribute.
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 2 problems.

22.53. Executing BLIF backend.

23. Executing JSON backend.

24. Printing statistics.

=== top ===

   Number of wires:               6581
   Number of wire bits:         138355
   Number of public wires:        6581
   Number of public wire bits:  138355
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3040
     SB_CARRY                      124
     SB_DFF                        415
     SB_DFFE                       155
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                      104
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2211
     SB_MAC16                        2
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    20

Warnings: 5 unique messages, 6 total
End of script. Logfile hash: 959b3fd179, CPU: user 7.07s system 0.13s, MEM: 275.33 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 18% 25x opt_clean (1 sec), 15% 28x opt_expr (1 sec), ...
