
COORD_NCP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f958  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a0  20000000  0000f958  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001ba0  200000a0  0000f9f8  000180a0  2**3
                  ALLOC
  3 .stack        00002000  20001c40  00011598  000180a0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180a0  2**0
                  CONTENTS, READONLY
  5 .comment      000000a4  00000000  00000000  000180c8  2**0
                  CONTENTS, READONLY
  6 .debug_info   000670db  00000000  00000000  0001816c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000bd57  00000000  00000000  0007f247  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00019bdf  00000000  00000000  0008af9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001310  00000000  00000000  000a4b7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001810  00000000  00000000  000a5e8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002d610  00000000  00000000  000a769d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0003c37e  00000000  00000000  000d4cad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088cbb  00000000  00000000  0011102b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000039d4  00000000  00000000  00199ce8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20003c40 	.word	0x20003c40
       4:	00001ea9 	.word	0x00001ea9
       8:	00001ea5 	.word	0x00001ea5
       c:	00001ea5 	.word	0x00001ea5
	...
      2c:	00001ea5 	.word	0x00001ea5
	...
      38:	00001ea5 	.word	0x00001ea5
      3c:	00001ea5 	.word	0x00001ea5
      40:	00001ea5 	.word	0x00001ea5
      44:	00001ea5 	.word	0x00001ea5
      48:	00001ea5 	.word	0x00001ea5
      4c:	00001ea5 	.word	0x00001ea5
      50:	00000485 	.word	0x00000485
      54:	00001ea5 	.word	0x00001ea5
      58:	00001ea5 	.word	0x00001ea5
      5c:	00001ea5 	.word	0x00001ea5
      60:	00001ea5 	.word	0x00001ea5
      64:	00000975 	.word	0x00000975
      68:	00000985 	.word	0x00000985
      6c:	00000995 	.word	0x00000995
      70:	000009a5 	.word	0x000009a5
      74:	000009b5 	.word	0x000009b5
      78:	000009c5 	.word	0x000009c5
      7c:	00001ea5 	.word	0x00001ea5
      80:	00001ea5 	.word	0x00001ea5
      84:	00001ea5 	.word	0x00001ea5
      88:	00001e75 	.word	0x00001e75
      8c:	00001e85 	.word	0x00001e85
      90:	00001e95 	.word	0x00001e95
      94:	00001ea5 	.word	0x00001ea5
      98:	00001ea5 	.word	0x00001ea5
      9c:	00001ea5 	.word	0x00001ea5
      a0:	00001ea5 	.word	0x00001ea5
      a4:	00001ea5 	.word	0x00001ea5
      a8:	00001ea5 	.word	0x00001ea5
      ac:	00001ea5 	.word	0x00001ea5

000000b0 <deregister_tm_clones>:
      b0:	b508      	push	{r3, lr}
      b2:	4b06      	ldr	r3, [pc, #24]	; (cc <deregister_tm_clones+0x1c>)
      b4:	4806      	ldr	r0, [pc, #24]	; (d0 <deregister_tm_clones+0x20>)
      b6:	3303      	adds	r3, #3
      b8:	1a1b      	subs	r3, r3, r0
      ba:	2b06      	cmp	r3, #6
      bc:	d800      	bhi.n	c0 <deregister_tm_clones+0x10>
      be:	bd08      	pop	{r3, pc}
      c0:	4b04      	ldr	r3, [pc, #16]	; (d4 <deregister_tm_clones+0x24>)
      c2:	2b00      	cmp	r3, #0
      c4:	d0fb      	beq.n	be <deregister_tm_clones+0xe>
      c6:	4798      	blx	r3
      c8:	e7f9      	b.n	be <deregister_tm_clones+0xe>
      ca:	46c0      	nop			; (mov r8, r8)
      cc:	0000f958 	.word	0x0000f958
      d0:	0000f958 	.word	0x0000f958
      d4:	00000000 	.word	0x00000000

000000d8 <register_tm_clones>:
      d8:	b508      	push	{r3, lr}
      da:	4807      	ldr	r0, [pc, #28]	; (f8 <register_tm_clones+0x20>)
      dc:	4b07      	ldr	r3, [pc, #28]	; (fc <register_tm_clones+0x24>)
      de:	1a1b      	subs	r3, r3, r0
      e0:	109b      	asrs	r3, r3, #2
      e2:	0fda      	lsrs	r2, r3, #31
      e4:	18d3      	adds	r3, r2, r3
      e6:	1059      	asrs	r1, r3, #1
      e8:	d100      	bne.n	ec <register_tm_clones+0x14>
      ea:	bd08      	pop	{r3, pc}
      ec:	4a04      	ldr	r2, [pc, #16]	; (100 <register_tm_clones+0x28>)
      ee:	2a00      	cmp	r2, #0
      f0:	d0fb      	beq.n	ea <register_tm_clones+0x12>
      f2:	4790      	blx	r2
      f4:	e7f9      	b.n	ea <register_tm_clones+0x12>
      f6:	46c0      	nop			; (mov r8, r8)
      f8:	0000f958 	.word	0x0000f958
      fc:	0000f958 	.word	0x0000f958
     100:	00000000 	.word	0x00000000

00000104 <__do_global_dtors_aux>:
     104:	b510      	push	{r4, lr}
     106:	4c07      	ldr	r4, [pc, #28]	; (124 <__do_global_dtors_aux+0x20>)
     108:	7823      	ldrb	r3, [r4, #0]
     10a:	2b00      	cmp	r3, #0
     10c:	d109      	bne.n	122 <__do_global_dtors_aux+0x1e>
     10e:	f7ff ffcf 	bl	b0 <deregister_tm_clones>
     112:	4b05      	ldr	r3, [pc, #20]	; (128 <__do_global_dtors_aux+0x24>)
     114:	2b00      	cmp	r3, #0
     116:	d002      	beq.n	11e <__do_global_dtors_aux+0x1a>
     118:	4804      	ldr	r0, [pc, #16]	; (12c <__do_global_dtors_aux+0x28>)
     11a:	e000      	b.n	11e <__do_global_dtors_aux+0x1a>
     11c:	bf00      	nop
     11e:	2301      	movs	r3, #1
     120:	7023      	strb	r3, [r4, #0]
     122:	bd10      	pop	{r4, pc}
     124:	200000a0 	.word	0x200000a0
     128:	00000000 	.word	0x00000000
     12c:	0000f958 	.word	0x0000f958

00000130 <frame_dummy>:
     130:	b508      	push	{r3, lr}
     132:	4b09      	ldr	r3, [pc, #36]	; (158 <frame_dummy+0x28>)
     134:	2b00      	cmp	r3, #0
     136:	d003      	beq.n	140 <frame_dummy+0x10>
     138:	4808      	ldr	r0, [pc, #32]	; (15c <frame_dummy+0x2c>)
     13a:	4909      	ldr	r1, [pc, #36]	; (160 <frame_dummy+0x30>)
     13c:	e000      	b.n	140 <frame_dummy+0x10>
     13e:	bf00      	nop
     140:	4808      	ldr	r0, [pc, #32]	; (164 <frame_dummy+0x34>)
     142:	6803      	ldr	r3, [r0, #0]
     144:	2b00      	cmp	r3, #0
     146:	d003      	beq.n	150 <frame_dummy+0x20>
     148:	4b07      	ldr	r3, [pc, #28]	; (168 <frame_dummy+0x38>)
     14a:	2b00      	cmp	r3, #0
     14c:	d000      	beq.n	150 <frame_dummy+0x20>
     14e:	4798      	blx	r3
     150:	f7ff ffc2 	bl	d8 <register_tm_clones>
     154:	bd08      	pop	{r3, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000000 	.word	0x00000000
     15c:	0000f958 	.word	0x0000f958
     160:	200000a4 	.word	0x200000a4
     164:	0000f958 	.word	0x0000f958
     168:	00000000 	.word	0x00000000

0000016c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     16c:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     16e:	2000      	movs	r0, #0
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <delay_init+0x28>)
     172:	4798      	blx	r3
	cycles_per_ms /= 1000;
     174:	4c08      	ldr	r4, [pc, #32]	; (198 <delay_init+0x2c>)
     176:	21fa      	movs	r1, #250	; 0xfa
     178:	0089      	lsls	r1, r1, #2
     17a:	47a0      	blx	r4
     17c:	4b07      	ldr	r3, [pc, #28]	; (19c <delay_init+0x30>)
     17e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     180:	21fa      	movs	r1, #250	; 0xfa
     182:	0089      	lsls	r1, r1, #2
     184:	47a0      	blx	r4
     186:	4b06      	ldr	r3, [pc, #24]	; (1a0 <delay_init+0x34>)
     188:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     18a:	2205      	movs	r2, #5
     18c:	4b05      	ldr	r3, [pc, #20]	; (1a4 <delay_init+0x38>)
     18e:	601a      	str	r2, [r3, #0]
}
     190:	bd10      	pop	{r4, pc}
     192:	46c0      	nop			; (mov r8, r8)
     194:	00001851 	.word	0x00001851
     198:	0000cd95 	.word	0x0000cd95
     19c:	20000004 	.word	0x20000004
     1a0:	20000000 	.word	0x20000000
     1a4:	e000e010 	.word	0xe000e010

000001a8 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     1a8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     1aa:	4b08      	ldr	r3, [pc, #32]	; (1cc <delay_cycles_us+0x24>)
     1ac:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     1ae:	4a08      	ldr	r2, [pc, #32]	; (1d0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     1b0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1b2:	2180      	movs	r1, #128	; 0x80
     1b4:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     1b6:	e006      	b.n	1c6 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     1b8:	2c00      	cmp	r4, #0
     1ba:	d004      	beq.n	1c6 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     1bc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     1be:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1c0:	6813      	ldr	r3, [r2, #0]
     1c2:	420b      	tst	r3, r1
     1c4:	d0fc      	beq.n	1c0 <delay_cycles_us+0x18>
     1c6:	3801      	subs	r0, #1
     1c8:	d2f6      	bcs.n	1b8 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     1ca:	bd30      	pop	{r4, r5, pc}
     1cc:	20000000 	.word	0x20000000
     1d0:	e000e010 	.word	0xe000e010

000001d4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1d4:	4b0c      	ldr	r3, [pc, #48]	; (208 <cpu_irq_enter_critical+0x34>)
     1d6:	681b      	ldr	r3, [r3, #0]
     1d8:	2b00      	cmp	r3, #0
     1da:	d110      	bne.n	1fe <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1dc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1e0:	2b00      	cmp	r3, #0
     1e2:	d109      	bne.n	1f8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     1e4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1e6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1ea:	2200      	movs	r2, #0
     1ec:	4b07      	ldr	r3, [pc, #28]	; (20c <cpu_irq_enter_critical+0x38>)
     1ee:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1f0:	2201      	movs	r2, #1
     1f2:	4b07      	ldr	r3, [pc, #28]	; (210 <cpu_irq_enter_critical+0x3c>)
     1f4:	701a      	strb	r2, [r3, #0]
     1f6:	e002      	b.n	1fe <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1f8:	2200      	movs	r2, #0
     1fa:	4b05      	ldr	r3, [pc, #20]	; (210 <cpu_irq_enter_critical+0x3c>)
     1fc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1fe:	4b02      	ldr	r3, [pc, #8]	; (208 <cpu_irq_enter_critical+0x34>)
     200:	681a      	ldr	r2, [r3, #0]
     202:	3201      	adds	r2, #1
     204:	601a      	str	r2, [r3, #0]
}
     206:	4770      	bx	lr
     208:	200000bc 	.word	0x200000bc
     20c:	20000008 	.word	0x20000008
     210:	200000c0 	.word	0x200000c0

00000214 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     214:	4b08      	ldr	r3, [pc, #32]	; (238 <cpu_irq_leave_critical+0x24>)
     216:	681a      	ldr	r2, [r3, #0]
     218:	3a01      	subs	r2, #1
     21a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     21c:	681b      	ldr	r3, [r3, #0]
     21e:	2b00      	cmp	r3, #0
     220:	d109      	bne.n	236 <cpu_irq_leave_critical+0x22>
     222:	4b06      	ldr	r3, [pc, #24]	; (23c <cpu_irq_leave_critical+0x28>)
     224:	781b      	ldrb	r3, [r3, #0]
     226:	2b00      	cmp	r3, #0
     228:	d005      	beq.n	236 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     22a:	2201      	movs	r2, #1
     22c:	4b04      	ldr	r3, [pc, #16]	; (240 <cpu_irq_leave_critical+0x2c>)
     22e:	701a      	strb	r2, [r3, #0]
     230:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     234:	b662      	cpsie	i
	}
}
     236:	4770      	bx	lr
     238:	200000bc 	.word	0x200000bc
     23c:	200000c0 	.word	0x200000c0
     240:	20000008 	.word	0x20000008

00000244 <system_board_init>:




void system_board_init(void)
{
     244:	b5f0      	push	{r4, r5, r6, r7, lr}
     246:	4647      	mov	r7, r8
     248:	b480      	push	{r7}
     24a:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     24c:	ac01      	add	r4, sp, #4
     24e:	2601      	movs	r6, #1
     250:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     252:	2700      	movs	r7, #0
     254:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     256:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     258:	2013      	movs	r0, #19
     25a:	1c21      	adds	r1, r4, #0
     25c:	4d27      	ldr	r5, [pc, #156]	; (2fc <system_board_init+0xb8>)
     25e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     260:	4a27      	ldr	r2, [pc, #156]	; (300 <system_board_init+0xbc>)
     262:	4690      	mov	r8, r2
     264:	2380      	movs	r3, #128	; 0x80
     266:	031b      	lsls	r3, r3, #12
     268:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26a:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     26c:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     26e:	201c      	movs	r0, #28
     270:	1c21      	adds	r1, r4, #0
     272:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     274:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     276:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     278:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     27a:	2052      	movs	r0, #82	; 0x52
     27c:	1c21      	adds	r1, r4, #0
     27e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     280:	203e      	movs	r0, #62	; 0x3e
     282:	1c21      	adds	r1, r4, #0
     284:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     286:	203f      	movs	r0, #63	; 0x3f
     288:	1c21      	adds	r1, r4, #0
     28a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     28c:	202f      	movs	r0, #47	; 0x2f
     28e:	1c21      	adds	r1, r4, #0
     290:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     292:	2014      	movs	r0, #20
     294:	1c21      	adds	r1, r4, #0
     296:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     298:	2280      	movs	r2, #128	; 0x80
     29a:	02d2      	lsls	r2, r2, #11
     29c:	4b19      	ldr	r3, [pc, #100]	; (304 <system_board_init+0xc0>)
     29e:	619a      	str	r2, [r3, #24]
     2a0:	3b80      	subs	r3, #128	; 0x80
     2a2:	2280      	movs	r2, #128	; 0x80
     2a4:	05d2      	lsls	r2, r2, #23
     2a6:	619a      	str	r2, [r3, #24]
     2a8:	2280      	movs	r2, #128	; 0x80
     2aa:	0612      	lsls	r2, r2, #24
     2ac:	619a      	str	r2, [r3, #24]
     2ae:	2280      	movs	r2, #128	; 0x80
     2b0:	0212      	lsls	r2, r2, #8
     2b2:	619a      	str	r2, [r3, #24]
     2b4:	2380      	movs	r3, #128	; 0x80
     2b6:	035b      	lsls	r3, r3, #13
     2b8:	4642      	mov	r2, r8
     2ba:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     2bc:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     2be:	2053      	movs	r0, #83	; 0x53
     2c0:	1c21      	adds	r1, r4, #0
     2c2:	47a8      	blx	r5
	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     2c4:	4b10      	ldr	r3, [pc, #64]	; (308 <system_board_init+0xc4>)
     2c6:	6a19      	ldr	r1, [r3, #32]
     2c8:	2280      	movs	r2, #128	; 0x80
     2ca:	0392      	lsls	r2, r2, #14
     2cc:	430a      	orrs	r2, r1
     2ce:	621a      	str	r2, [r3, #32]
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     2d0:	2204      	movs	r2, #4
     2d2:	4b0e      	ldr	r3, [pc, #56]	; (30c <system_board_init+0xc8>)
     2d4:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     2d6:	466b      	mov	r3, sp
     2d8:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     2da:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     2dc:	2305      	movs	r3, #5
     2de:	466a      	mov	r2, sp
     2e0:	7013      	strb	r3, [r2, #0]
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     2e2:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     2e4:	2030      	movs	r0, #48	; 0x30
     2e6:	4669      	mov	r1, sp
     2e8:	4c09      	ldr	r4, [pc, #36]	; (310 <system_board_init+0xcc>)
     2ea:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     2ec:	2031      	movs	r0, #49	; 0x31
     2ee:	4669      	mov	r1, sp
     2f0:	47a0      	blx	r4
#endif

}
     2f2:	b002      	add	sp, #8
     2f4:	bc04      	pop	{r2}
     2f6:	4690      	mov	r8, r2
     2f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2fa:	46c0      	nop			; (mov r8, r8)
     2fc:	000004f1 	.word	0x000004f1
     300:	41004400 	.word	0x41004400
     304:	41004500 	.word	0x41004500
     308:	40000400 	.word	0x40000400
     30c:	42005400 	.word	0x42005400
     310:	00001a45 	.word	0x00001a45

00000314 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     314:	4b05      	ldr	r3, [pc, #20]	; (32c <_extint_enable+0x18>)
     316:	681a      	ldr	r2, [r3, #0]
     318:	b2d2      	uxtb	r2, r2
     31a:	2102      	movs	r1, #2
     31c:	430a      	orrs	r2, r1
     31e:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     320:	1c1a      	adds	r2, r3, #0
     322:	6813      	ldr	r3, [r2, #0]
     324:	0419      	lsls	r1, r3, #16
     326:	d4fc      	bmi.n	322 <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     328:	4770      	bx	lr
     32a:	46c0      	nop			; (mov r8, r8)
     32c:	40001800 	.word	0x40001800

00000330 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     330:	b500      	push	{lr}
     332:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     334:	4b12      	ldr	r3, [pc, #72]	; (380 <_system_extint_init+0x50>)
     336:	6999      	ldr	r1, [r3, #24]
     338:	2240      	movs	r2, #64	; 0x40
     33a:	430a      	orrs	r2, r1
     33c:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     33e:	a901      	add	r1, sp, #4
     340:	2300      	movs	r3, #0
     342:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     344:	2005      	movs	r0, #5
     346:	4b0f      	ldr	r3, [pc, #60]	; (384 <_system_extint_init+0x54>)
     348:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     34a:	2005      	movs	r0, #5
     34c:	4b0e      	ldr	r3, [pc, #56]	; (388 <_system_extint_init+0x58>)
     34e:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     350:	4b0e      	ldr	r3, [pc, #56]	; (38c <_system_extint_init+0x5c>)
     352:	681a      	ldr	r2, [r3, #0]
     354:	b2d2      	uxtb	r2, r2
     356:	2101      	movs	r1, #1
     358:	430a      	orrs	r2, r1
     35a:	701a      	strb	r2, [r3, #0]
     35c:	1c1a      	adds	r2, r3, #0
     35e:	6813      	ldr	r3, [r2, #0]
     360:	0419      	lsls	r1, r3, #16
     362:	d4fc      	bmi.n	35e <_system_extint_init+0x2e>
     364:	4b0a      	ldr	r3, [pc, #40]	; (390 <_system_extint_init+0x60>)
     366:	1c19      	adds	r1, r3, #0
     368:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     36a:	2200      	movs	r2, #0
     36c:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     36e:	428b      	cmp	r3, r1
     370:	d1fc      	bne.n	36c <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     372:	2210      	movs	r2, #16
     374:	4b07      	ldr	r3, [pc, #28]	; (394 <_system_extint_init+0x64>)
     376:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     378:	4b07      	ldr	r3, [pc, #28]	; (398 <_system_extint_init+0x68>)
     37a:	4798      	blx	r3
}
     37c:	b003      	add	sp, #12
     37e:	bd00      	pop	{pc}
     380:	40000400 	.word	0x40000400
     384:	00001965 	.word	0x00001965
     388:	000018d5 	.word	0x000018d5
     38c:	40001800 	.word	0x40001800
     390:	2000121c 	.word	0x2000121c
     394:	e000e100 	.word	0xe000e100
     398:	00000315 	.word	0x00000315

0000039c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     39c:	b5f0      	push	{r4, r5, r6, r7, lr}
     39e:	b083      	sub	sp, #12
     3a0:	1c05      	adds	r5, r0, #0
     3a2:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3a4:	a901      	add	r1, sp, #4
     3a6:	2300      	movs	r3, #0
     3a8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     3aa:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     3ac:	6863      	ldr	r3, [r4, #4]
     3ae:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     3b0:	7a23      	ldrb	r3, [r4, #8]
     3b2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     3b4:	7820      	ldrb	r0, [r4, #0]
     3b6:	4b15      	ldr	r3, [pc, #84]	; (40c <extint_chan_set_config+0x70>)
     3b8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     3ba:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     3bc:	2d1f      	cmp	r5, #31
     3be:	d800      	bhi.n	3c2 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     3c0:	4b13      	ldr	r3, [pc, #76]	; (410 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     3c2:	2107      	movs	r1, #7
     3c4:	4029      	ands	r1, r5
     3c6:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     3c8:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     3ca:	7aa2      	ldrb	r2, [r4, #10]
     3cc:	2a00      	cmp	r2, #0
     3ce:	d001      	beq.n	3d4 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     3d0:	2208      	movs	r2, #8
     3d2:	4310      	orrs	r0, r2
     3d4:	08ea      	lsrs	r2, r5, #3
     3d6:	0092      	lsls	r2, r2, #2
     3d8:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3da:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     3dc:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3de:	270f      	movs	r7, #15
     3e0:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3e2:	43be      	bics	r6, r7
     3e4:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3e6:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3e8:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     3ea:	7a62      	ldrb	r2, [r4, #9]
     3ec:	2a00      	cmp	r2, #0
     3ee:	d006      	beq.n	3fe <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     3f0:	695a      	ldr	r2, [r3, #20]
     3f2:	2101      	movs	r1, #1
     3f4:	40a9      	lsls	r1, r5
     3f6:	1c0d      	adds	r5, r1, #0
     3f8:	4315      	orrs	r5, r2
     3fa:	615d      	str	r5, [r3, #20]
     3fc:	e004      	b.n	408 <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     3fe:	695a      	ldr	r2, [r3, #20]
     400:	2101      	movs	r1, #1
     402:	40a9      	lsls	r1, r5
     404:	438a      	bics	r2, r1
     406:	615a      	str	r2, [r3, #20]
	}
}
     408:	b003      	add	sp, #12
     40a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     40c:	00001a45 	.word	0x00001a45
     410:	40001800 	.word	0x40001800

00000414 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     414:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     416:	2a00      	cmp	r2, #0
     418:	d10f      	bne.n	43a <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     41a:	008b      	lsls	r3, r1, #2
     41c:	4a08      	ldr	r2, [pc, #32]	; (440 <extint_register_callback+0x2c>)
     41e:	589a      	ldr	r2, [r3, r2]
     420:	2a00      	cmp	r2, #0
     422:	d104      	bne.n	42e <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     424:	1c19      	adds	r1, r3, #0
     426:	4b06      	ldr	r3, [pc, #24]	; (440 <extint_register_callback+0x2c>)
     428:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     42a:	2300      	movs	r3, #0
     42c:	e005      	b.n	43a <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     42e:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     430:	1a12      	subs	r2, r2, r0
     432:	1e50      	subs	r0, r2, #1
     434:	4182      	sbcs	r2, r0
     436:	4252      	negs	r2, r2
     438:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     43a:	1c18      	adds	r0, r3, #0
     43c:	4770      	bx	lr
     43e:	46c0      	nop			; (mov r8, r8)
     440:	2000121c 	.word	0x2000121c

00000444 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     444:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     446:	2900      	cmp	r1, #0
     448:	d107      	bne.n	45a <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     44a:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     44c:	281f      	cmp	r0, #31
     44e:	d800      	bhi.n	452 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     450:	4b03      	ldr	r3, [pc, #12]	; (460 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     452:	2201      	movs	r2, #1
     454:	4082      	lsls	r2, r0
     456:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     458:	2300      	movs	r3, #0
}
     45a:	1c18      	adds	r0, r3, #0
     45c:	4770      	bx	lr
     45e:	46c0      	nop			; (mov r8, r8)
     460:	40001800 	.word	0x40001800

00000464 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     464:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     466:	2900      	cmp	r1, #0
     468:	d107      	bne.n	47a <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     46a:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     46c:	281f      	cmp	r0, #31
     46e:	d800      	bhi.n	472 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     470:	4b03      	ldr	r3, [pc, #12]	; (480 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     472:	2201      	movs	r2, #1
     474:	4082      	lsls	r2, r0
     476:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     478:	2300      	movs	r3, #0
}
     47a:	1c18      	adds	r0, r3, #0
     47c:	4770      	bx	lr
     47e:	46c0      	nop			; (mov r8, r8)
     480:	40001800 	.word	0x40001800

00000484 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     484:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     486:	2200      	movs	r2, #0
     488:	4b16      	ldr	r3, [pc, #88]	; (4e4 <EIC_Handler+0x60>)
     48a:	701a      	strb	r2, [r3, #0]
     48c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     48e:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     490:	4d15      	ldr	r5, [pc, #84]	; (4e8 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     492:	4c14      	ldr	r4, [pc, #80]	; (4e4 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     494:	2b1f      	cmp	r3, #31
     496:	d910      	bls.n	4ba <EIC_Handler+0x36>
     498:	e019      	b.n	4ce <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     49a:	4914      	ldr	r1, [pc, #80]	; (4ec <EIC_Handler+0x68>)
     49c:	e000      	b.n	4a0 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     49e:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     4a0:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     4a2:	009b      	lsls	r3, r3, #2
     4a4:	595b      	ldr	r3, [r3, r5]
     4a6:	2b00      	cmp	r3, #0
     4a8:	d000      	beq.n	4ac <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     4aa:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     4ac:	7823      	ldrb	r3, [r4, #0]
     4ae:	3301      	adds	r3, #1
     4b0:	b2db      	uxtb	r3, r3
     4b2:	7023      	strb	r3, [r4, #0]
     4b4:	2b0f      	cmp	r3, #15
     4b6:	d814      	bhi.n	4e2 <EIC_Handler+0x5e>
     4b8:	e7ec      	b.n	494 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     4ba:	1c32      	adds	r2, r6, #0
     4bc:	401a      	ands	r2, r3
     4be:	2101      	movs	r1, #1
     4c0:	4091      	lsls	r1, r2
     4c2:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     4c4:	4909      	ldr	r1, [pc, #36]	; (4ec <EIC_Handler+0x68>)
     4c6:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     4c8:	4211      	tst	r1, r2
     4ca:	d1e6      	bne.n	49a <EIC_Handler+0x16>
     4cc:	e7ee      	b.n	4ac <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     4ce:	1c32      	adds	r2, r6, #0
     4d0:	401a      	ands	r2, r3
     4d2:	2101      	movs	r1, #1
     4d4:	4091      	lsls	r1, r2
     4d6:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     4d8:	2100      	movs	r1, #0
     4da:	6909      	ldr	r1, [r1, #16]
     4dc:	4211      	tst	r1, r2
     4de:	d1de      	bne.n	49e <EIC_Handler+0x1a>
     4e0:	e7e4      	b.n	4ac <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     4e2:	bd70      	pop	{r4, r5, r6, pc}
     4e4:	2000125c 	.word	0x2000125c
     4e8:	2000121c 	.word	0x2000121c
     4ec:	40001800 	.word	0x40001800

000004f0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin.
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4f0:	b500      	push	{lr}
     4f2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4f4:	ab01      	add	r3, sp, #4
     4f6:	2280      	movs	r2, #128	; 0x80
     4f8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4fa:	780a      	ldrb	r2, [r1, #0]
     4fc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4fe:	784a      	ldrb	r2, [r1, #1]
     500:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     502:	788a      	ldrb	r2, [r1, #2]
     504:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     506:	1c19      	adds	r1, r3, #0
     508:	4b01      	ldr	r3, [pc, #4]	; (510 <port_pin_set_config+0x20>)
     50a:	4798      	blx	r3
}
     50c:	b003      	add	sp, #12
     50e:	bd00      	pop	{pc}
     510:	00001a45 	.word	0x00001a45

00000514 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     514:	b510      	push	{r4, lr}
     516:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     518:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     51a:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     51c:	4299      	cmp	r1, r3
     51e:	d30c      	bcc.n	53a <_sercom_get_sync_baud_val+0x26>
     520:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     522:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     524:	1c60      	adds	r0, r4, #1
     526:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     528:	428b      	cmp	r3, r1
     52a:	d801      	bhi.n	530 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     52c:	1c04      	adds	r4, r0, #0
     52e:	e7f8      	b.n	522 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     530:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     532:	2cff      	cmp	r4, #255	; 0xff
     534:	d801      	bhi.n	53a <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     536:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     538:	2000      	movs	r0, #0
	}
}
     53a:	bd10      	pop	{r4, pc}
     53c:	0000      	movs	r0, r0
	...

00000540 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     540:	b5f0      	push	{r4, r5, r6, r7, lr}
     542:	465f      	mov	r7, fp
     544:	4656      	mov	r6, sl
     546:	464d      	mov	r5, r9
     548:	4644      	mov	r4, r8
     54a:	b4f0      	push	{r4, r5, r6, r7}
     54c:	b087      	sub	sp, #28
     54e:	1c06      	adds	r6, r0, #0
     550:	1c0d      	adds	r5, r1, #0
     552:	9204      	str	r2, [sp, #16]
     554:	aa10      	add	r2, sp, #64	; 0x40
     556:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     558:	1c32      	adds	r2, r6, #0
     55a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     55c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     55e:	428a      	cmp	r2, r1
     560:	d900      	bls.n	564 <_sercom_get_async_baud_val+0x24>
     562:	e0b3      	b.n	6cc <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     564:	2b00      	cmp	r3, #0
     566:	d14b      	bne.n	600 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     568:	2100      	movs	r1, #0
     56a:	1c32      	adds	r2, r6, #0
     56c:	4c5e      	ldr	r4, [pc, #376]	; (6e8 <_sercom_get_async_baud_val+0x1a8>)
     56e:	47a0      	blx	r4
     570:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     572:	1c2e      	adds	r6, r5, #0
     574:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     576:	2000      	movs	r0, #0
     578:	2100      	movs	r1, #0
     57a:	2200      	movs	r2, #0
     57c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     57e:	243f      	movs	r4, #63	; 0x3f
     580:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     582:	2501      	movs	r5, #1
     584:	46a8      	mov	r8, r5
     586:	9002      	str	r0, [sp, #8]
     588:	9103      	str	r1, [sp, #12]
     58a:	4661      	mov	r1, ip
     58c:	3920      	subs	r1, #32
     58e:	d403      	bmi.n	598 <_sercom_get_async_baud_val+0x58>
     590:	4640      	mov	r0, r8
     592:	4088      	lsls	r0, r1
     594:	4681      	mov	r9, r0
     596:	e005      	b.n	5a4 <_sercom_get_async_baud_val+0x64>
     598:	2120      	movs	r1, #32
     59a:	4665      	mov	r5, ip
     59c:	1b4c      	subs	r4, r1, r5
     59e:	4640      	mov	r0, r8
     5a0:	40e0      	lsrs	r0, r4
     5a2:	4681      	mov	r9, r0
     5a4:	4641      	mov	r1, r8
     5a6:	4664      	mov	r4, ip
     5a8:	40a1      	lsls	r1, r4
     5aa:	468a      	mov	sl, r1

		r = r << 1;
     5ac:	1c10      	adds	r0, r2, #0
     5ae:	1c19      	adds	r1, r3, #0
     5b0:	1880      	adds	r0, r0, r2
     5b2:	4159      	adcs	r1, r3
     5b4:	1c02      	adds	r2, r0, #0
     5b6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     5b8:	465d      	mov	r5, fp
     5ba:	464c      	mov	r4, r9
     5bc:	4225      	tst	r5, r4
     5be:	d002      	beq.n	5c6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     5c0:	4642      	mov	r2, r8
     5c2:	4302      	orrs	r2, r0
     5c4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     5c6:	429f      	cmp	r7, r3
     5c8:	d80c      	bhi.n	5e4 <_sercom_get_async_baud_val+0xa4>
     5ca:	d101      	bne.n	5d0 <_sercom_get_async_baud_val+0x90>
     5cc:	4296      	cmp	r6, r2
     5ce:	d809      	bhi.n	5e4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     5d0:	1b92      	subs	r2, r2, r6
     5d2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     5d4:	4650      	mov	r0, sl
     5d6:	9d02      	ldr	r5, [sp, #8]
     5d8:	4328      	orrs	r0, r5
     5da:	4649      	mov	r1, r9
     5dc:	9c03      	ldr	r4, [sp, #12]
     5de:	4321      	orrs	r1, r4
     5e0:	9002      	str	r0, [sp, #8]
     5e2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5e4:	4665      	mov	r5, ip
     5e6:	3d01      	subs	r5, #1
     5e8:	46ac      	mov	ip, r5
     5ea:	d2ce      	bcs.n	58a <_sercom_get_async_baud_val+0x4a>
     5ec:	9802      	ldr	r0, [sp, #8]
     5ee:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     5f0:	4b3c      	ldr	r3, [pc, #240]	; (6e4 <_sercom_get_async_baud_val+0x1a4>)
     5f2:	4a3b      	ldr	r2, [pc, #236]	; (6e0 <_sercom_get_async_baud_val+0x1a0>)
     5f4:	1a12      	subs	r2, r2, r0
     5f6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     5f8:	0c12      	lsrs	r2, r2, #16
     5fa:	041b      	lsls	r3, r3, #16
     5fc:	431a      	orrs	r2, r3
     5fe:	e062      	b.n	6c6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     600:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     602:	2b01      	cmp	r3, #1
     604:	d15f      	bne.n	6c6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     606:	0f4f      	lsrs	r7, r1, #29
     608:	46b9      	mov	r9, r7
     60a:	00cd      	lsls	r5, r1, #3
     60c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     60e:	2100      	movs	r1, #0
     610:	1c32      	adds	r2, r6, #0
     612:	2300      	movs	r3, #0
     614:	4c34      	ldr	r4, [pc, #208]	; (6e8 <_sercom_get_async_baud_val+0x1a8>)
     616:	47a0      	blx	r4
     618:	1c06      	adds	r6, r0, #0
     61a:	1c0f      	adds	r7, r1, #0
     61c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     61e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     620:	9602      	str	r6, [sp, #8]
     622:	9703      	str	r7, [sp, #12]
     624:	469a      	mov	sl, r3
     626:	4650      	mov	r0, sl
     628:	b2c0      	uxtb	r0, r0
     62a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     62c:	2100      	movs	r1, #0
     62e:	4688      	mov	r8, r1
     630:	2200      	movs	r2, #0
     632:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     634:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     636:	1c27      	adds	r7, r4, #0
     638:	3f20      	subs	r7, #32
     63a:	d403      	bmi.n	644 <_sercom_get_async_baud_val+0x104>
     63c:	1c2e      	adds	r6, r5, #0
     63e:	40be      	lsls	r6, r7
     640:	9601      	str	r6, [sp, #4]
     642:	e004      	b.n	64e <_sercom_get_async_baud_val+0x10e>
     644:	2020      	movs	r0, #32
     646:	1b07      	subs	r7, r0, r4
     648:	1c29      	adds	r1, r5, #0
     64a:	40f9      	lsrs	r1, r7
     64c:	9101      	str	r1, [sp, #4]
     64e:	1c2e      	adds	r6, r5, #0
     650:	40a6      	lsls	r6, r4
     652:	9600      	str	r6, [sp, #0]

		r = r << 1;
     654:	1c10      	adds	r0, r2, #0
     656:	1c19      	adds	r1, r3, #0
     658:	1880      	adds	r0, r0, r2
     65a:	4159      	adcs	r1, r3
     65c:	1c02      	adds	r2, r0, #0
     65e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     660:	465f      	mov	r7, fp
     662:	4037      	ands	r7, r6
     664:	46bc      	mov	ip, r7
     666:	9e01      	ldr	r6, [sp, #4]
     668:	464f      	mov	r7, r9
     66a:	403e      	ands	r6, r7
     66c:	4667      	mov	r7, ip
     66e:	433e      	orrs	r6, r7
     670:	d002      	beq.n	678 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     672:	1c2a      	adds	r2, r5, #0
     674:	4302      	orrs	r2, r0
     676:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     678:	9803      	ldr	r0, [sp, #12]
     67a:	4298      	cmp	r0, r3
     67c:	d80b      	bhi.n	696 <_sercom_get_async_baud_val+0x156>
     67e:	d102      	bne.n	686 <_sercom_get_async_baud_val+0x146>
     680:	9902      	ldr	r1, [sp, #8]
     682:	4291      	cmp	r1, r2
     684:	d807      	bhi.n	696 <_sercom_get_async_baud_val+0x156>
			r = r - d;
     686:	9e02      	ldr	r6, [sp, #8]
     688:	9f03      	ldr	r7, [sp, #12]
     68a:	1b92      	subs	r2, r2, r6
     68c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     68e:	4647      	mov	r7, r8
     690:	9800      	ldr	r0, [sp, #0]
     692:	4307      	orrs	r7, r0
     694:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     696:	3c01      	subs	r4, #1
     698:	d2cd      	bcs.n	636 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     69a:	4641      	mov	r1, r8
     69c:	4652      	mov	r2, sl
     69e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     6a0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     6a2:	4c12      	ldr	r4, [pc, #72]	; (6ec <_sercom_get_async_baud_val+0x1ac>)
     6a4:	42a3      	cmp	r3, r4
     6a6:	d908      	bls.n	6ba <_sercom_get_async_baud_val+0x17a>
     6a8:	9a05      	ldr	r2, [sp, #20]
     6aa:	3201      	adds	r2, #1
     6ac:	b2d2      	uxtb	r2, r2
     6ae:	9205      	str	r2, [sp, #20]
     6b0:	2601      	movs	r6, #1
     6b2:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     6b4:	4657      	mov	r7, sl
     6b6:	2f08      	cmp	r7, #8
     6b8:	d1b5      	bne.n	626 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6ba:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     6bc:	9805      	ldr	r0, [sp, #20]
     6be:	2808      	cmp	r0, #8
     6c0:	d004      	beq.n	6cc <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     6c2:	0342      	lsls	r2, r0, #13
     6c4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     6c6:	9c04      	ldr	r4, [sp, #16]
     6c8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     6ca:	2400      	movs	r4, #0
}
     6cc:	1c20      	adds	r0, r4, #0
     6ce:	b007      	add	sp, #28
     6d0:	bc3c      	pop	{r2, r3, r4, r5}
     6d2:	4690      	mov	r8, r2
     6d4:	4699      	mov	r9, r3
     6d6:	46a2      	mov	sl, r4
     6d8:	46ab      	mov	fp, r5
     6da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6dc:	46c0      	nop			; (mov r8, r8)
     6de:	46c0      	nop			; (mov r8, r8)
     6e0:	00000000 	.word	0x00000000
     6e4:	00000001 	.word	0x00000001
     6e8:	0000cef5 	.word	0x0000cef5
     6ec:	00001fff 	.word	0x00001fff

000006f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6f0:	b510      	push	{r4, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     6f6:	4b0f      	ldr	r3, [pc, #60]	; (734 <sercom_set_gclk_generator+0x44>)
     6f8:	781b      	ldrb	r3, [r3, #0]
     6fa:	2b00      	cmp	r3, #0
     6fc:	d001      	beq.n	702 <sercom_set_gclk_generator+0x12>
     6fe:	2900      	cmp	r1, #0
     700:	d00d      	beq.n	71e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     702:	a901      	add	r1, sp, #4
     704:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     706:	2013      	movs	r0, #19
     708:	4b0b      	ldr	r3, [pc, #44]	; (738 <sercom_set_gclk_generator+0x48>)
     70a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     70c:	2013      	movs	r0, #19
     70e:	4b0b      	ldr	r3, [pc, #44]	; (73c <sercom_set_gclk_generator+0x4c>)
     710:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     712:	4b08      	ldr	r3, [pc, #32]	; (734 <sercom_set_gclk_generator+0x44>)
     714:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     716:	2201      	movs	r2, #1
     718:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     71a:	2000      	movs	r0, #0
     71c:	e007      	b.n	72e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     71e:	4b05      	ldr	r3, [pc, #20]	; (734 <sercom_set_gclk_generator+0x44>)
     720:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     722:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     724:	1b14      	subs	r4, r2, r4
     726:	1e62      	subs	r2, r4, #1
     728:	4194      	sbcs	r4, r2
     72a:	4264      	negs	r4, r4
     72c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     72e:	b002      	add	sp, #8
     730:	bd10      	pop	{r4, pc}
     732:	46c0      	nop			; (mov r8, r8)
     734:	200000c4 	.word	0x200000c4
     738:	00001965 	.word	0x00001965
     73c:	000018d5 	.word	0x000018d5

00000740 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     740:	4b44      	ldr	r3, [pc, #272]	; (854 <_sercom_get_default_pad+0x114>)
     742:	4298      	cmp	r0, r3
     744:	d033      	beq.n	7ae <_sercom_get_default_pad+0x6e>
     746:	d806      	bhi.n	756 <_sercom_get_default_pad+0x16>
     748:	4b43      	ldr	r3, [pc, #268]	; (858 <_sercom_get_default_pad+0x118>)
     74a:	4298      	cmp	r0, r3
     74c:	d00d      	beq.n	76a <_sercom_get_default_pad+0x2a>
     74e:	4b43      	ldr	r3, [pc, #268]	; (85c <_sercom_get_default_pad+0x11c>)
     750:	4298      	cmp	r0, r3
     752:	d01b      	beq.n	78c <_sercom_get_default_pad+0x4c>
     754:	e06f      	b.n	836 <_sercom_get_default_pad+0xf6>
     756:	4b42      	ldr	r3, [pc, #264]	; (860 <_sercom_get_default_pad+0x120>)
     758:	4298      	cmp	r0, r3
     75a:	d04a      	beq.n	7f2 <_sercom_get_default_pad+0xb2>
     75c:	4b41      	ldr	r3, [pc, #260]	; (864 <_sercom_get_default_pad+0x124>)
     75e:	4298      	cmp	r0, r3
     760:	d058      	beq.n	814 <_sercom_get_default_pad+0xd4>
     762:	4b41      	ldr	r3, [pc, #260]	; (868 <_sercom_get_default_pad+0x128>)
     764:	4298      	cmp	r0, r3
     766:	d166      	bne.n	836 <_sercom_get_default_pad+0xf6>
     768:	e032      	b.n	7d0 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     76a:	2901      	cmp	r1, #1
     76c:	d065      	beq.n	83a <_sercom_get_default_pad+0xfa>
     76e:	2900      	cmp	r1, #0
     770:	d004      	beq.n	77c <_sercom_get_default_pad+0x3c>
     772:	2902      	cmp	r1, #2
     774:	d006      	beq.n	784 <_sercom_get_default_pad+0x44>
     776:	2903      	cmp	r1, #3
     778:	d006      	beq.n	788 <_sercom_get_default_pad+0x48>
     77a:	e001      	b.n	780 <_sercom_get_default_pad+0x40>
     77c:	483b      	ldr	r0, [pc, #236]	; (86c <_sercom_get_default_pad+0x12c>)
     77e:	e067      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     780:	2000      	movs	r0, #0
     782:	e065      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     784:	483a      	ldr	r0, [pc, #232]	; (870 <_sercom_get_default_pad+0x130>)
     786:	e063      	b.n	850 <_sercom_get_default_pad+0x110>
     788:	483a      	ldr	r0, [pc, #232]	; (874 <_sercom_get_default_pad+0x134>)
     78a:	e061      	b.n	850 <_sercom_get_default_pad+0x110>
     78c:	2901      	cmp	r1, #1
     78e:	d056      	beq.n	83e <_sercom_get_default_pad+0xfe>
     790:	2900      	cmp	r1, #0
     792:	d004      	beq.n	79e <_sercom_get_default_pad+0x5e>
     794:	2902      	cmp	r1, #2
     796:	d006      	beq.n	7a6 <_sercom_get_default_pad+0x66>
     798:	2903      	cmp	r1, #3
     79a:	d006      	beq.n	7aa <_sercom_get_default_pad+0x6a>
     79c:	e001      	b.n	7a2 <_sercom_get_default_pad+0x62>
     79e:	4836      	ldr	r0, [pc, #216]	; (878 <_sercom_get_default_pad+0x138>)
     7a0:	e056      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7a2:	2000      	movs	r0, #0
     7a4:	e054      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7a6:	4835      	ldr	r0, [pc, #212]	; (87c <_sercom_get_default_pad+0x13c>)
     7a8:	e052      	b.n	850 <_sercom_get_default_pad+0x110>
     7aa:	4835      	ldr	r0, [pc, #212]	; (880 <_sercom_get_default_pad+0x140>)
     7ac:	e050      	b.n	850 <_sercom_get_default_pad+0x110>
     7ae:	2901      	cmp	r1, #1
     7b0:	d047      	beq.n	842 <_sercom_get_default_pad+0x102>
     7b2:	2900      	cmp	r1, #0
     7b4:	d004      	beq.n	7c0 <_sercom_get_default_pad+0x80>
     7b6:	2902      	cmp	r1, #2
     7b8:	d006      	beq.n	7c8 <_sercom_get_default_pad+0x88>
     7ba:	2903      	cmp	r1, #3
     7bc:	d006      	beq.n	7cc <_sercom_get_default_pad+0x8c>
     7be:	e001      	b.n	7c4 <_sercom_get_default_pad+0x84>
     7c0:	4830      	ldr	r0, [pc, #192]	; (884 <_sercom_get_default_pad+0x144>)
     7c2:	e045      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7c4:	2000      	movs	r0, #0
     7c6:	e043      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7c8:	482f      	ldr	r0, [pc, #188]	; (888 <_sercom_get_default_pad+0x148>)
     7ca:	e041      	b.n	850 <_sercom_get_default_pad+0x110>
     7cc:	482f      	ldr	r0, [pc, #188]	; (88c <_sercom_get_default_pad+0x14c>)
     7ce:	e03f      	b.n	850 <_sercom_get_default_pad+0x110>
     7d0:	2901      	cmp	r1, #1
     7d2:	d038      	beq.n	846 <_sercom_get_default_pad+0x106>
     7d4:	2900      	cmp	r1, #0
     7d6:	d004      	beq.n	7e2 <_sercom_get_default_pad+0xa2>
     7d8:	2902      	cmp	r1, #2
     7da:	d006      	beq.n	7ea <_sercom_get_default_pad+0xaa>
     7dc:	2903      	cmp	r1, #3
     7de:	d006      	beq.n	7ee <_sercom_get_default_pad+0xae>
     7e0:	e001      	b.n	7e6 <_sercom_get_default_pad+0xa6>
     7e2:	482b      	ldr	r0, [pc, #172]	; (890 <_sercom_get_default_pad+0x150>)
     7e4:	e034      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7e6:	2000      	movs	r0, #0
     7e8:	e032      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ea:	482a      	ldr	r0, [pc, #168]	; (894 <_sercom_get_default_pad+0x154>)
     7ec:	e030      	b.n	850 <_sercom_get_default_pad+0x110>
     7ee:	482a      	ldr	r0, [pc, #168]	; (898 <_sercom_get_default_pad+0x158>)
     7f0:	e02e      	b.n	850 <_sercom_get_default_pad+0x110>
     7f2:	2901      	cmp	r1, #1
     7f4:	d029      	beq.n	84a <_sercom_get_default_pad+0x10a>
     7f6:	2900      	cmp	r1, #0
     7f8:	d004      	beq.n	804 <_sercom_get_default_pad+0xc4>
     7fa:	2902      	cmp	r1, #2
     7fc:	d006      	beq.n	80c <_sercom_get_default_pad+0xcc>
     7fe:	2903      	cmp	r1, #3
     800:	d006      	beq.n	810 <_sercom_get_default_pad+0xd0>
     802:	e001      	b.n	808 <_sercom_get_default_pad+0xc8>
     804:	4825      	ldr	r0, [pc, #148]	; (89c <_sercom_get_default_pad+0x15c>)
     806:	e023      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     808:	2000      	movs	r0, #0
     80a:	e021      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     80c:	4824      	ldr	r0, [pc, #144]	; (8a0 <_sercom_get_default_pad+0x160>)
     80e:	e01f      	b.n	850 <_sercom_get_default_pad+0x110>
     810:	4824      	ldr	r0, [pc, #144]	; (8a4 <_sercom_get_default_pad+0x164>)
     812:	e01d      	b.n	850 <_sercom_get_default_pad+0x110>
     814:	2901      	cmp	r1, #1
     816:	d01a      	beq.n	84e <_sercom_get_default_pad+0x10e>
     818:	2900      	cmp	r1, #0
     81a:	d004      	beq.n	826 <_sercom_get_default_pad+0xe6>
     81c:	2902      	cmp	r1, #2
     81e:	d006      	beq.n	82e <_sercom_get_default_pad+0xee>
     820:	2903      	cmp	r1, #3
     822:	d006      	beq.n	832 <_sercom_get_default_pad+0xf2>
     824:	e001      	b.n	82a <_sercom_get_default_pad+0xea>
     826:	4820      	ldr	r0, [pc, #128]	; (8a8 <_sercom_get_default_pad+0x168>)
     828:	e012      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     82a:	2000      	movs	r0, #0
     82c:	e010      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     82e:	481f      	ldr	r0, [pc, #124]	; (8ac <_sercom_get_default_pad+0x16c>)
     830:	e00e      	b.n	850 <_sercom_get_default_pad+0x110>
     832:	481f      	ldr	r0, [pc, #124]	; (8b0 <_sercom_get_default_pad+0x170>)
     834:	e00c      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     836:	2000      	movs	r0, #0
     838:	e00a      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     83a:	481e      	ldr	r0, [pc, #120]	; (8b4 <_sercom_get_default_pad+0x174>)
     83c:	e008      	b.n	850 <_sercom_get_default_pad+0x110>
     83e:	481e      	ldr	r0, [pc, #120]	; (8b8 <_sercom_get_default_pad+0x178>)
     840:	e006      	b.n	850 <_sercom_get_default_pad+0x110>
     842:	481e      	ldr	r0, [pc, #120]	; (8bc <_sercom_get_default_pad+0x17c>)
     844:	e004      	b.n	850 <_sercom_get_default_pad+0x110>
     846:	481e      	ldr	r0, [pc, #120]	; (8c0 <_sercom_get_default_pad+0x180>)
     848:	e002      	b.n	850 <_sercom_get_default_pad+0x110>
     84a:	481e      	ldr	r0, [pc, #120]	; (8c4 <_sercom_get_default_pad+0x184>)
     84c:	e000      	b.n	850 <_sercom_get_default_pad+0x110>
     84e:	481e      	ldr	r0, [pc, #120]	; (8c8 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
     850:	4770      	bx	lr
     852:	46c0      	nop			; (mov r8, r8)
     854:	42001000 	.word	0x42001000
     858:	42000800 	.word	0x42000800
     85c:	42000c00 	.word	0x42000c00
     860:	42001800 	.word	0x42001800
     864:	42001c00 	.word	0x42001c00
     868:	42001400 	.word	0x42001400
     86c:	00080002 	.word	0x00080002
     870:	000a0002 	.word	0x000a0002
     874:	000b0002 	.word	0x000b0002
     878:	00100002 	.word	0x00100002
     87c:	00120002 	.word	0x00120002
     880:	00130002 	.word	0x00130002
     884:	00080003 	.word	0x00080003
     888:	000a0003 	.word	0x000a0003
     88c:	000b0003 	.word	0x000b0003
     890:	00100003 	.word	0x00100003
     894:	00120003 	.word	0x00120003
     898:	00130003 	.word	0x00130003
     89c:	00530005 	.word	0x00530005
     8a0:	003e0005 	.word	0x003e0005
     8a4:	00520005 	.word	0x00520005
     8a8:	003e0003 	.word	0x003e0003
     8ac:	00180003 	.word	0x00180003
     8b0:	00190003 	.word	0x00190003
     8b4:	00090002 	.word	0x00090002
     8b8:	00110002 	.word	0x00110002
     8bc:	00090003 	.word	0x00090003
     8c0:	00110003 	.word	0x00110003
     8c4:	003f0005 	.word	0x003f0005
     8c8:	003f0003 	.word	0x003f0003

000008cc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8cc:	b570      	push	{r4, r5, r6, lr}
     8ce:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8d0:	4a0c      	ldr	r2, [pc, #48]	; (904 <_sercom_get_sercom_inst_index+0x38>)
     8d2:	466b      	mov	r3, sp
     8d4:	ca70      	ldmia	r2!, {r4, r5, r6}
     8d6:	c370      	stmia	r3!, {r4, r5, r6}
     8d8:	ca32      	ldmia	r2!, {r1, r4, r5}
     8da:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8dc:	9e00      	ldr	r6, [sp, #0]
     8de:	4286      	cmp	r6, r0
     8e0:	d006      	beq.n	8f0 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8e2:	2301      	movs	r3, #1
     8e4:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8e6:	4669      	mov	r1, sp
     8e8:	5852      	ldr	r2, [r2, r1]
     8ea:	4282      	cmp	r2, r0
     8ec:	d103      	bne.n	8f6 <_sercom_get_sercom_inst_index+0x2a>
     8ee:	e000      	b.n	8f2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8f0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8f2:	b2d8      	uxtb	r0, r3
     8f4:	e003      	b.n	8fe <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8f6:	3301      	adds	r3, #1
     8f8:	2b06      	cmp	r3, #6
     8fa:	d1f3      	bne.n	8e4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     8fc:	2000      	movs	r0, #0
}
     8fe:	b006      	add	sp, #24
     900:	bd70      	pop	{r4, r5, r6, pc}
     902:	46c0      	nop			; (mov r8, r8)
     904:	0000eb5c 	.word	0x0000eb5c

00000908 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     908:	4770      	bx	lr
     90a:	46c0      	nop			; (mov r8, r8)

0000090c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     90e:	4b0a      	ldr	r3, [pc, #40]	; (938 <_sercom_set_handler+0x2c>)
     910:	781b      	ldrb	r3, [r3, #0]
     912:	2b00      	cmp	r3, #0
     914:	d10c      	bne.n	930 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     916:	4f09      	ldr	r7, [pc, #36]	; (93c <_sercom_set_handler+0x30>)
     918:	4e09      	ldr	r6, [pc, #36]	; (940 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     91a:	4d0a      	ldr	r5, [pc, #40]	; (944 <_sercom_set_handler+0x38>)
     91c:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     91e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     920:	195a      	adds	r2, r3, r5
     922:	6014      	str	r4, [r2, #0]
     924:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     926:	2b18      	cmp	r3, #24
     928:	d1f9      	bne.n	91e <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     92a:	2201      	movs	r2, #1
     92c:	4b02      	ldr	r3, [pc, #8]	; (938 <_sercom_set_handler+0x2c>)
     92e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     930:	0080      	lsls	r0, r0, #2
     932:	4b02      	ldr	r3, [pc, #8]	; (93c <_sercom_set_handler+0x30>)
     934:	50c1      	str	r1, [r0, r3]
}
     936:	bdf0      	pop	{r4, r5, r6, r7, pc}
     938:	200000c8 	.word	0x200000c8
     93c:	200000cc 	.word	0x200000cc
     940:	00000909 	.word	0x00000909
     944:	20001260 	.word	0x20001260

00000948 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     948:	b510      	push	{r4, lr}
     94a:	b082      	sub	sp, #8
     94c:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     94e:	4668      	mov	r0, sp
     950:	4905      	ldr	r1, [pc, #20]	; (968 <_sercom_get_interrupt_vector+0x20>)
     952:	2206      	movs	r2, #6
     954:	4b05      	ldr	r3, [pc, #20]	; (96c <_sercom_get_interrupt_vector+0x24>)
     956:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     958:	1c20      	adds	r0, r4, #0
     95a:	4b05      	ldr	r3, [pc, #20]	; (970 <_sercom_get_interrupt_vector+0x28>)
     95c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     95e:	466b      	mov	r3, sp
     960:	5618      	ldrsb	r0, [r3, r0]
}
     962:	b002      	add	sp, #8
     964:	bd10      	pop	{r4, pc}
     966:	46c0      	nop			; (mov r8, r8)
     968:	0000eb74 	.word	0x0000eb74
     96c:	0000cf81 	.word	0x0000cf81
     970:	000008cd 	.word	0x000008cd

00000974 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     974:	b508      	push	{r3, lr}
     976:	4b02      	ldr	r3, [pc, #8]	; (980 <SERCOM0_Handler+0xc>)
     978:	681b      	ldr	r3, [r3, #0]
     97a:	2000      	movs	r0, #0
     97c:	4798      	blx	r3
     97e:	bd08      	pop	{r3, pc}
     980:	200000cc 	.word	0x200000cc

00000984 <SERCOM1_Handler>:
     984:	b508      	push	{r3, lr}
     986:	4b02      	ldr	r3, [pc, #8]	; (990 <SERCOM1_Handler+0xc>)
     988:	685b      	ldr	r3, [r3, #4]
     98a:	2001      	movs	r0, #1
     98c:	4798      	blx	r3
     98e:	bd08      	pop	{r3, pc}
     990:	200000cc 	.word	0x200000cc

00000994 <SERCOM2_Handler>:
     994:	b508      	push	{r3, lr}
     996:	4b02      	ldr	r3, [pc, #8]	; (9a0 <SERCOM2_Handler+0xc>)
     998:	689b      	ldr	r3, [r3, #8]
     99a:	2002      	movs	r0, #2
     99c:	4798      	blx	r3
     99e:	bd08      	pop	{r3, pc}
     9a0:	200000cc 	.word	0x200000cc

000009a4 <SERCOM3_Handler>:
     9a4:	b508      	push	{r3, lr}
     9a6:	4b02      	ldr	r3, [pc, #8]	; (9b0 <SERCOM3_Handler+0xc>)
     9a8:	68db      	ldr	r3, [r3, #12]
     9aa:	2003      	movs	r0, #3
     9ac:	4798      	blx	r3
     9ae:	bd08      	pop	{r3, pc}
     9b0:	200000cc 	.word	0x200000cc

000009b4 <SERCOM4_Handler>:
     9b4:	b508      	push	{r3, lr}
     9b6:	4b02      	ldr	r3, [pc, #8]	; (9c0 <SERCOM4_Handler+0xc>)
     9b8:	691b      	ldr	r3, [r3, #16]
     9ba:	2004      	movs	r0, #4
     9bc:	4798      	blx	r3
     9be:	bd08      	pop	{r3, pc}
     9c0:	200000cc 	.word	0x200000cc

000009c4 <SERCOM5_Handler>:
     9c4:	b508      	push	{r3, lr}
     9c6:	4b02      	ldr	r3, [pc, #8]	; (9d0 <SERCOM5_Handler+0xc>)
     9c8:	695b      	ldr	r3, [r3, #20]
     9ca:	2005      	movs	r0, #5
     9cc:	4798      	blx	r3
     9ce:	bd08      	pop	{r3, pc}
     9d0:	200000cc 	.word	0x200000cc

000009d4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9d6:	465f      	mov	r7, fp
     9d8:	4656      	mov	r6, sl
     9da:	464d      	mov	r5, r9
     9dc:	4644      	mov	r4, r8
     9de:	b4f0      	push	{r4, r5, r6, r7}
     9e0:	b089      	sub	sp, #36	; 0x24
     9e2:	1c07      	adds	r7, r0, #0
     9e4:	1c0d      	adds	r5, r1, #0
     9e6:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9e8:	6039      	str	r1, [r7, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9ea:	680b      	ldr	r3, [r1, #0]
     9ec:	0798      	lsls	r0, r3, #30
     9ee:	d400      	bmi.n	9f2 <spi_init+0x1e>
     9f0:	e08d      	b.n	b0e <spi_init+0x13a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
     9f4:	9103      	str	r1, [sp, #12]
     9f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     9f8:	9204      	str	r2, [sp, #16]
     9fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
     9fc:	9305      	str	r3, [sp, #20]
     9fe:	6b60      	ldr	r0, [r4, #52]	; 0x34
     a00:	9006      	str	r0, [sp, #24]
     a02:	2600      	movs	r6, #0

	if (port_index < PORT_INST_NUM) {
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a04:	46b1      	mov	r9, r6
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a06:	221f      	movs	r2, #31
     a08:	4690      	mov	r8, r2
     a0a:	b2f1      	uxtb	r1, r6
     a0c:	00b3      	lsls	r3, r6, #2
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     a0e:	aa03      	add	r2, sp, #12
     a10:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     a12:	2800      	cmp	r0, #0
     a14:	d102      	bne.n	a1c <spi_init+0x48>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     a16:	1c28      	adds	r0, r5, #0
     a18:	4b8d      	ldr	r3, [pc, #564]	; (c50 <spi_init+0x27c>)
     a1a:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     a1c:	1c41      	adds	r1, r0, #1
     a1e:	d029      	beq.n	a74 <spi_init+0xa0>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a20:	0402      	lsls	r2, r0, #16
     a22:	0c12      	lsrs	r2, r2, #16
     a24:	4694      	mov	ip, r2
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     a26:	0c03      	lsrs	r3, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a28:	b2da      	uxtb	r2, r3
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a2a:	4649      	mov	r1, r9
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a2c:	0618      	lsls	r0, r3, #24
     a2e:	d403      	bmi.n	a38 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     a30:	0951      	lsrs	r1, r2, #5
     a32:	01c9      	lsls	r1, r1, #7
     a34:	4b87      	ldr	r3, [pc, #540]	; (c54 <spi_init+0x280>)
     a36:	18c9      	adds	r1, r1, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a38:	4640      	mov	r0, r8
     a3a:	4010      	ands	r0, r2

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a3c:	180b      	adds	r3, r1, r0
     a3e:	3340      	adds	r3, #64	; 0x40
     a40:	781b      	ldrb	r3, [r3, #0]
     a42:	469a      	mov	sl, r3
		return SYSTEM_PINMUX_GPIO;
     a44:	2380      	movs	r3, #128	; 0x80
     a46:	469b      	mov	fp, r3
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a48:	4653      	mov	r3, sl
     a4a:	07db      	lsls	r3, r3, #31
     a4c:	d50c      	bpl.n	a68 <spi_init+0x94>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a4e:	0840      	lsrs	r0, r0, #1
     a50:	1809      	adds	r1, r1, r0
     a52:	3130      	adds	r1, #48	; 0x30
     a54:	780b      	ldrb	r3, [r1, #0]
     a56:	b2db      	uxtb	r3, r3

	if (pin_index & 1) {
     a58:	07d0      	lsls	r0, r2, #31
     a5a:	d502      	bpl.n	a62 <spi_init+0x8e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a5c:	091b      	lsrs	r3, r3, #4
     a5e:	469b      	mov	fp, r3
     a60:	e002      	b.n	a68 <spi_init+0x94>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a62:	220f      	movs	r2, #15
     a64:	4013      	ands	r3, r2
     a66:	469b      	mov	fp, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a68:	45dc      	cmp	ip, fp
     a6a:	d003      	beq.n	a74 <spi_init+0xa0>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a6c:	2300      	movs	r3, #0
     a6e:	603b      	str	r3, [r7, #0]
			return STATUS_ERR_DENIED;
     a70:	201c      	movs	r0, #28
     a72:	e0e5      	b.n	c40 <spi_init+0x26c>
     a74:	3601      	adds	r6, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a76:	2e04      	cmp	r6, #4
     a78:	d1c7      	bne.n	a0a <spi_init+0x36>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a7a:	2013      	movs	r0, #19
     a7c:	4b76      	ldr	r3, [pc, #472]	; (c58 <spi_init+0x284>)
     a7e:	4798      	blx	r3
     a80:	1c01      	adds	r1, r0, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a82:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a84:	2600      	movs	r6, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a86:	2b01      	cmp	r3, #1
     a88:	d111      	bne.n	aae <spi_init+0xda>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a8a:	69a0      	ldr	r0, [r4, #24]
     a8c:	aa02      	add	r2, sp, #8
     a8e:	4b73      	ldr	r3, [pc, #460]	; (c5c <spi_init+0x288>)
     a90:	4798      	blx	r3
     a92:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a94:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a96:	2b00      	cmp	r3, #0
     a98:	d000      	beq.n	a9c <spi_init+0xc8>
     a9a:	e0d1      	b.n	c40 <spi_init+0x26c>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a9c:	68eb      	ldr	r3, [r5, #12]
     a9e:	b2db      	uxtb	r3, r3
     aa0:	aa02      	add	r2, sp, #8
     aa2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     aa4:	201c      	movs	r0, #28
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     aa6:	429a      	cmp	r2, r3
     aa8:	d000      	beq.n	aac <spi_init+0xd8>
     aaa:	e0c9      	b.n	c40 <spi_init+0x26c>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE_SPI_MASTER;
     aac:	260c      	movs	r6, #12
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE_SPI_SLAVE;
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     aae:	68a2      	ldr	r2, [r4, #8]
     ab0:	6861      	ldr	r1, [r4, #4]
     ab2:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     ab4:	68e3      	ldr	r3, [r4, #12]
     ab6:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     ab8:	4332      	orrs	r2, r6

	/* Set SPI character size */
	ctrlb |= config->character_size;
     aba:	7c23      	ldrb	r3, [r4, #16]

	if (config->run_in_standby) {
     abc:	7c61      	ldrb	r1, [r4, #17]
     abe:	2900      	cmp	r1, #0
     ac0:	d001      	beq.n	ac6 <spi_init+0xf2>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ac2:	2180      	movs	r1, #128	; 0x80
     ac4:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     ac6:	7ca1      	ldrb	r1, [r4, #18]
     ac8:	2900      	cmp	r1, #0
     aca:	d002      	beq.n	ad2 <spi_init+0xfe>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     acc:	2180      	movs	r1, #128	; 0x80
     ace:	0289      	lsls	r1, r1, #10
     ad0:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ad2:	7ce1      	ldrb	r1, [r4, #19]
     ad4:	2900      	cmp	r1, #0
     ad6:	d002      	beq.n	ade <spi_init+0x10a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     ad8:	2180      	movs	r1, #128	; 0x80
     ada:	0089      	lsls	r1, r1, #2
     adc:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ade:	7d21      	ldrb	r1, [r4, #20]
     ae0:	2900      	cmp	r1, #0
     ae2:	d002      	beq.n	aea <spi_init+0x116>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ae4:	2180      	movs	r1, #128	; 0x80
     ae6:	0189      	lsls	r1, r1, #6
     ae8:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     aea:	6829      	ldr	r1, [r5, #0]
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     aec:	2002      	movs	r0, #2
     aee:	4302      	orrs	r2, r0

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     af0:	428a      	cmp	r2, r1
     af2:	d108      	bne.n	b06 <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
     af4:	686a      	ldr	r2, [r5, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     af6:	429a      	cmp	r2, r3
     af8:	d105      	bne.n	b06 <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     afa:	7823      	ldrb	r3, [r4, #0]
     afc:	717b      	strb	r3, [r7, #5]
		module->character_size = config->character_size;
     afe:	7c23      	ldrb	r3, [r4, #16]
     b00:	71bb      	strb	r3, [r7, #6]
		return STATUS_OK;
     b02:	2000      	movs	r0, #0
     b04:	e09c      	b.n	c40 <spi_init+0x26c>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     b06:	2300      	movs	r3, #0
     b08:	603b      	str	r3, [r7, #0]

	return STATUS_ERR_DENIED;
     b0a:	201c      	movs	r0, #28
     b0c:	e098      	b.n	c40 <spi_init+0x26c>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b0e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     b10:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b12:	07d9      	lsls	r1, r3, #31
     b14:	d500      	bpl.n	b18 <spi_init+0x144>
     b16:	e093      	b.n	c40 <spi_init+0x26c>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b18:	1c28      	adds	r0, r5, #0
     b1a:	4b51      	ldr	r3, [pc, #324]	; (c60 <spi_init+0x28c>)
     b1c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b1e:	4b51      	ldr	r3, [pc, #324]	; (c64 <spi_init+0x290>)
     b20:	6a19      	ldr	r1, [r3, #32]
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     b22:	1c82      	adds	r2, r0, #2
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     b24:	2601      	movs	r6, #1
     b26:	4096      	lsls	r6, r2
     b28:	1c32      	adds	r2, r6, #0
     b2a:	430a      	orrs	r2, r1
     b2c:	621a      	str	r2, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b2e:	a907      	add	r1, sp, #28
     b30:	2624      	movs	r6, #36	; 0x24
     b32:	5da3      	ldrb	r3, [r4, r6]
     b34:	700b      	strb	r3, [r1, #0]
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b36:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b38:	b2c0      	uxtb	r0, r0
     b3a:	4680      	mov	r8, r0
     b3c:	4b4a      	ldr	r3, [pc, #296]	; (c68 <spi_init+0x294>)
     b3e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b40:	4640      	mov	r0, r8
     b42:	4b4a      	ldr	r3, [pc, #296]	; (c6c <spi_init+0x298>)
     b44:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b46:	5da0      	ldrb	r0, [r4, r6]
     b48:	2100      	movs	r1, #0
     b4a:	4b49      	ldr	r3, [pc, #292]	; (c70 <spi_init+0x29c>)
     b4c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b4e:	7823      	ldrb	r3, [r4, #0]
     b50:	2b01      	cmp	r3, #1
     b52:	d103      	bne.n	b5c <spi_init+0x188>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE_SPI_MASTER;
     b54:	682a      	ldr	r2, [r5, #0]
     b56:	230c      	movs	r3, #12
     b58:	4313      	orrs	r3, r2
     b5a:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b5c:	683e      	ldr	r6, [r7, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b5e:	ab02      	add	r3, sp, #8
     b60:	2280      	movs	r2, #128	; 0x80
     b62:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b64:	2200      	movs	r2, #0
     b66:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b68:	2101      	movs	r1, #1
     b6a:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b6c:	70da      	strb	r2, [r3, #3]

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;

	uint32_t pad_pinmuxes[] = {
     b6e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     b70:	9203      	str	r2, [sp, #12]
     b72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b74:	9304      	str	r3, [sp, #16]
     b76:	6b20      	ldr	r0, [r4, #48]	; 0x30
     b78:	9005      	str	r0, [sp, #20]
     b7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
     b7c:	9106      	str	r1, [sp, #24]
     b7e:	2500      	movs	r5, #0
     b80:	b2e9      	uxtb	r1, r5
     b82:	00ab      	lsls	r3, r5, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b84:	aa03      	add	r2, sp, #12
     b86:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b88:	2800      	cmp	r0, #0
     b8a:	d102      	bne.n	b92 <spi_init+0x1be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b8c:	1c30      	adds	r0, r6, #0
     b8e:	4a30      	ldr	r2, [pc, #192]	; (c50 <spi_init+0x27c>)
     b90:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b92:	1c43      	adds	r3, r0, #1
     b94:	d006      	beq.n	ba4 <spi_init+0x1d0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b96:	4669      	mov	r1, sp
     b98:	7208      	strb	r0, [r1, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b9a:	0c00      	lsrs	r0, r0, #16
     b9c:	b2c0      	uxtb	r0, r0
     b9e:	a902      	add	r1, sp, #8
     ba0:	4a34      	ldr	r2, [pc, #208]	; (c74 <spi_init+0x2a0>)
     ba2:	4790      	blx	r2
     ba4:	3501      	adds	r5, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     ba6:	2d04      	cmp	r5, #4
     ba8:	d1ea      	bne.n	b80 <spi_init+0x1ac>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     baa:	7823      	ldrb	r3, [r4, #0]
     bac:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     bae:	7c23      	ldrb	r3, [r4, #16]
     bb0:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     bb2:	7ca3      	ldrb	r3, [r4, #18]
     bb4:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     bb6:	7d23      	ldrb	r3, [r4, #20]
     bb8:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     bba:	2200      	movs	r2, #0
     bbc:	466b      	mov	r3, sp
     bbe:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bc0:	7823      	ldrb	r3, [r4, #0]
     bc2:	2b01      	cmp	r3, #1
     bc4:	d114      	bne.n	bf0 <spi_init+0x21c>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bc6:	6838      	ldr	r0, [r7, #0]
     bc8:	4b25      	ldr	r3, [pc, #148]	; (c60 <spi_init+0x28c>)
     bca:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bcc:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bce:	b2c0      	uxtb	r0, r0
     bd0:	4b21      	ldr	r3, [pc, #132]	; (c58 <spi_init+0x284>)
     bd2:	4798      	blx	r3
     bd4:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bd6:	69a0      	ldr	r0, [r4, #24]
     bd8:	466a      	mov	r2, sp
     bda:	3206      	adds	r2, #6
     bdc:	4b1f      	ldr	r3, [pc, #124]	; (c5c <spi_init+0x288>)
     bde:	4798      	blx	r3
     be0:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     be2:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     be4:	2b00      	cmp	r3, #0
     be6:	d12b      	bne.n	c40 <spi_init+0x26c>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     be8:	466b      	mov	r3, sp
     bea:	3306      	adds	r3, #6
     bec:	781b      	ldrb	r3, [r3, #0]
     bee:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bf0:	68a2      	ldr	r2, [r4, #8]
     bf2:	6863      	ldr	r3, [r4, #4]
     bf4:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     bf6:	68e0      	ldr	r0, [r4, #12]
     bf8:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
     bfa:	7c23      	ldrb	r3, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bfc:	7c61      	ldrb	r1, [r4, #17]
     bfe:	2900      	cmp	r1, #0
     c00:	d103      	bne.n	c0a <spi_init+0x236>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     c02:	491d      	ldr	r1, [pc, #116]	; (c78 <spi_init+0x2a4>)
     c04:	6809      	ldr	r1, [r1, #0]
     c06:	0388      	lsls	r0, r1, #14
     c08:	d501      	bpl.n	c0e <spi_init+0x23a>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     c0a:	2180      	movs	r1, #128	; 0x80
     c0c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     c0e:	7ca1      	ldrb	r1, [r4, #18]
     c10:	2900      	cmp	r1, #0
     c12:	d002      	beq.n	c1a <spi_init+0x246>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c14:	2180      	movs	r1, #128	; 0x80
     c16:	0289      	lsls	r1, r1, #10
     c18:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c1a:	7ce1      	ldrb	r1, [r4, #19]
     c1c:	2900      	cmp	r1, #0
     c1e:	d002      	beq.n	c26 <spi_init+0x252>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c20:	2180      	movs	r1, #128	; 0x80
     c22:	0089      	lsls	r1, r1, #2
     c24:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c26:	7d21      	ldrb	r1, [r4, #20]
     c28:	2900      	cmp	r1, #0
     c2a:	d002      	beq.n	c32 <spi_init+0x25e>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c2c:	2180      	movs	r1, #128	; 0x80
     c2e:	0189      	lsls	r1, r1, #6
     c30:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c32:	6831      	ldr	r1, [r6, #0]
     c34:	430a      	orrs	r2, r1
     c36:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c38:	6872      	ldr	r2, [r6, #4]
     c3a:	4313      	orrs	r3, r2
     c3c:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c3e:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c40:	b009      	add	sp, #36	; 0x24
     c42:	bc3c      	pop	{r2, r3, r4, r5}
     c44:	4690      	mov	r8, r2
     c46:	4699      	mov	r9, r3
     c48:	46a2      	mov	sl, r4
     c4a:	46ab      	mov	fp, r5
     c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c4e:	46c0      	nop			; (mov r8, r8)
     c50:	00000741 	.word	0x00000741
     c54:	41004400 	.word	0x41004400
     c58:	00001981 	.word	0x00001981
     c5c:	00000515 	.word	0x00000515
     c60:	000008cd 	.word	0x000008cd
     c64:	40000400 	.word	0x40000400
     c68:	00001965 	.word	0x00001965
     c6c:	000018d5 	.word	0x000018d5
     c70:	000006f1 	.word	0x000006f1
     c74:	00001a45 	.word	0x00001a45
     c78:	41002000 	.word	0x41002000

00000c7c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c7c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c7e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c80:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c82:	2c01      	cmp	r4, #1
     c84:	d16d      	bne.n	d62 <spi_select_slave+0xe6>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c86:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c88:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c8a:	2c00      	cmp	r4, #0
     c8c:	d169      	bne.n	d62 <spi_select_slave+0xe6>
#  endif
	{
		if (select) {
     c8e:	2a00      	cmp	r2, #0
     c90:	d058      	beq.n	d44 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c92:	784b      	ldrb	r3, [r1, #1]
     c94:	2b00      	cmp	r3, #0
     c96:	d045      	beq.n	d24 <spi_select_slave+0xa8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     c98:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c9a:	699b      	ldr	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c9c:	07da      	lsls	r2, r3, #31
     c9e:	d40f      	bmi.n	cc0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     ca0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ca2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     ca4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ca6:	2900      	cmp	r1, #0
     ca8:	d103      	bne.n	cb2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     caa:	095a      	lsrs	r2, r3, #5
     cac:	01d2      	lsls	r2, r2, #7
     cae:	4c2e      	ldr	r4, [pc, #184]	; (d68 <spi_select_slave+0xec>)
     cb0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cb2:	211f      	movs	r1, #31
     cb4:	400b      	ands	r3, r1
     cb6:	2101      	movs	r1, #1
     cb8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     cba:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     cbc:	2305      	movs	r3, #5
     cbe:	e050      	b.n	d62 <spi_select_slave+0xe6>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     cc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc6:	2c00      	cmp	r4, #0
     cc8:	d103      	bne.n	cd2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     cca:	095a      	lsrs	r2, r3, #5
     ccc:	01d2      	lsls	r2, r2, #7
     cce:	4c26      	ldr	r4, [pc, #152]	; (d68 <spi_select_slave+0xec>)
     cd0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cd2:	241f      	movs	r4, #31
     cd4:	4023      	ands	r3, r4
     cd6:	2401      	movs	r4, #1
     cd8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cda:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     cdc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cde:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ce0:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     ce2:	07d4      	lsls	r4, r2, #31
     ce4:	d500      	bpl.n	ce8 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     ce6:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     ce8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cea:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cec:	2a00      	cmp	r2, #0
     cee:	d138      	bne.n	d62 <spi_select_slave+0xe6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cf0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cf2:	2104      	movs	r1, #4
     cf4:	6993      	ldr	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     cf6:	420b      	tst	r3, r1
     cf8:	d0fc      	beq.n	cf4 <spi_select_slave+0x78>
     cfa:	6991      	ldr	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cfc:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cfe:	074c      	lsls	r4, r1, #29
     d00:	d52f      	bpl.n	d62 <spi_select_slave+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d02:	6993      	ldr	r3, [r2, #24]
     d04:	0359      	lsls	r1, r3, #13
     d06:	d504      	bpl.n	d12 <spi_select_slave+0x96>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     d08:	6993      	ldr	r3, [r2, #24]
     d0a:	0c1b      	lsrs	r3, r3, #16
     d0c:	2104      	movs	r1, #4
     d0e:	430b      	orrs	r3, r1
     d10:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d12:	7983      	ldrb	r3, [r0, #6]
     d14:	2b01      	cmp	r3, #1
     d16:	d102      	bne.n	d1e <spi_select_slave+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d18:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d1a:	2300      	movs	r3, #0
     d1c:	e021      	b.n	d62 <spi_select_slave+0xe6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d1e:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d20:	2300      	movs	r3, #0
     d22:	e01e      	b.n	d62 <spi_select_slave+0xe6>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d24:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d26:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d28:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d2a:	2900      	cmp	r1, #0
     d2c:	d103      	bne.n	d36 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
     d2e:	095a      	lsrs	r2, r3, #5
     d30:	01d2      	lsls	r2, r2, #7
     d32:	4c0d      	ldr	r4, [pc, #52]	; (d68 <spi_select_slave+0xec>)
     d34:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d36:	211f      	movs	r1, #31
     d38:	400b      	ands	r3, r1
     d3a:	2101      	movs	r1, #1
     d3c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d3e:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d40:	2300      	movs	r3, #0
     d42:	e00e      	b.n	d62 <spi_select_slave+0xe6>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d44:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d46:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d48:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d4a:	2900      	cmp	r1, #0
     d4c:	d103      	bne.n	d56 <spi_select_slave+0xda>
		return &(ports[port_index]->Group[group_index]);
     d4e:	095a      	lsrs	r2, r3, #5
     d50:	01d2      	lsls	r2, r2, #7
     d52:	4905      	ldr	r1, [pc, #20]	; (d68 <spi_select_slave+0xec>)
     d54:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d56:	211f      	movs	r1, #31
     d58:	400b      	ands	r3, r1
     d5a:	2101      	movs	r1, #1
     d5c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d5e:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d60:	2300      	movs	r3, #0
}
     d62:	1c18      	adds	r0, r3, #0
     d64:	bd10      	pop	{r4, pc}
     d66:	46c0      	nop			; (mov r8, r8)
     d68:	41004400 	.word	0x41004400

00000d6c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d6e:	465f      	mov	r7, fp
     d70:	4656      	mov	r6, sl
     d72:	464d      	mov	r5, r9
     d74:	4644      	mov	r4, r8
     d76:	b4f0      	push	{r4, r5, r6, r7}
     d78:	b091      	sub	sp, #68	; 0x44
     d7a:	1c05      	adds	r5, r0, #0
     d7c:	1c0c      	adds	r4, r1, #0
     d7e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d80:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d82:	1c08      	adds	r0, r1, #0
     d84:	4bad      	ldr	r3, [pc, #692]	; (103c <usart_init+0x2d0>)
     d86:	4798      	blx	r3
     d88:	1c02      	adds	r2, r0, #0
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d8a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d8c:	2005      	movs	r0, #5

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d8e:	07d9      	lsls	r1, r3, #31
     d90:	d500      	bpl.n	d94 <usart_init+0x28>
     d92:	e14b      	b.n	102c <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d94:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d96:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d98:	079f      	lsls	r7, r3, #30
     d9a:	d500      	bpl.n	d9e <usart_init+0x32>
     d9c:	e146      	b.n	102c <usart_init+0x2c0>
     d9e:	4ba8      	ldr	r3, [pc, #672]	; (1040 <usart_init+0x2d4>)
     da0:	6a18      	ldr	r0, [r3, #32]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     da2:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     da4:	2701      	movs	r7, #1
     da6:	408f      	lsls	r7, r1
     da8:	1c39      	adds	r1, r7, #0
     daa:	4301      	orrs	r1, r0
     dac:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     dae:	a90f      	add	r1, sp, #60	; 0x3c
     db0:	272d      	movs	r7, #45	; 0x2d
     db2:	5df3      	ldrb	r3, [r6, r7]
     db4:	700b      	strb	r3, [r1, #0]
	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     db6:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     db8:	b2d2      	uxtb	r2, r2
     dba:	4690      	mov	r8, r2
     dbc:	1c10      	adds	r0, r2, #0
     dbe:	4ba1      	ldr	r3, [pc, #644]	; (1044 <usart_init+0x2d8>)
     dc0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     dc2:	4640      	mov	r0, r8
     dc4:	4ba0      	ldr	r3, [pc, #640]	; (1048 <usart_init+0x2dc>)
     dc6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     dc8:	5df0      	ldrb	r0, [r6, r7]
     dca:	2100      	movs	r1, #0
     dcc:	4b9f      	ldr	r3, [pc, #636]	; (104c <usart_init+0x2e0>)
     dce:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     dd0:	7af3      	ldrb	r3, [r6, #11]
     dd2:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     dd4:	2324      	movs	r3, #36	; 0x24
     dd6:	5cf3      	ldrb	r3, [r6, r3]
     dd8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     dda:	2325      	movs	r3, #37	; 0x25
     ddc:	5cf3      	ldrb	r3, [r6, r3]
     dde:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     de0:	7ef3      	ldrb	r3, [r6, #27]
     de2:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     de4:	7f33      	ldrb	r3, [r6, #28]
     de6:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     de8:	6829      	ldr	r1, [r5, #0]
     dea:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dec:	1c08      	adds	r0, r1, #0
     dee:	4b93      	ldr	r3, [pc, #588]	; (103c <usart_init+0x2d0>)
     df0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     df2:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     df4:	2200      	movs	r2, #0
     df6:	466b      	mov	r3, sp
     df8:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     dfa:	8a32      	ldrh	r2, [r6, #16]
     dfc:	9202      	str	r2, [sp, #8]
     dfe:	2380      	movs	r3, #128	; 0x80
     e00:	01db      	lsls	r3, r3, #7
     e02:	429a      	cmp	r2, r3
     e04:	d021      	beq.n	e4a <usart_init+0xde>
     e06:	2380      	movs	r3, #128	; 0x80
     e08:	01db      	lsls	r3, r3, #7
     e0a:	429a      	cmp	r2, r3
     e0c:	d804      	bhi.n	e18 <usart_init+0xac>
     e0e:	2380      	movs	r3, #128	; 0x80
     e10:	019b      	lsls	r3, r3, #6
     e12:	429a      	cmp	r2, r3
     e14:	d011      	beq.n	e3a <usart_init+0xce>
     e16:	e008      	b.n	e2a <usart_init+0xbe>
     e18:	23c0      	movs	r3, #192	; 0xc0
     e1a:	01db      	lsls	r3, r3, #7
     e1c:	9f02      	ldr	r7, [sp, #8]
     e1e:	429f      	cmp	r7, r3
     e20:	d00f      	beq.n	e42 <usart_init+0xd6>
     e22:	2380      	movs	r3, #128	; 0x80
     e24:	021b      	lsls	r3, r3, #8
     e26:	429f      	cmp	r7, r3
     e28:	d003      	beq.n	e32 <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e2a:	2710      	movs	r7, #16
     e2c:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e2e:	2700      	movs	r7, #0
     e30:	e00e      	b.n	e50 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     e32:	2703      	movs	r7, #3
     e34:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e36:	2700      	movs	r7, #0
     e38:	e00a      	b.n	e50 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e3a:	2710      	movs	r7, #16
     e3c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e3e:	2701      	movs	r7, #1
     e40:	e006      	b.n	e50 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e42:	2708      	movs	r7, #8
     e44:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e46:	2701      	movs	r7, #1
     e48:	e002      	b.n	e50 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e4a:	2708      	movs	r7, #8
     e4c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e4e:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e50:	6831      	ldr	r1, [r6, #0]
     e52:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     e54:	68f2      	ldr	r2, [r6, #12]
     e56:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e58:	6973      	ldr	r3, [r6, #20]
     e5a:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e5c:	7e31      	ldrb	r1, [r6, #24]
     e5e:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e60:	2326      	movs	r3, #38	; 0x26
     e62:	5cf3      	ldrb	r3, [r6, r3]
     e64:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     e66:	6873      	ldr	r3, [r6, #4]
     e68:	2b00      	cmp	r3, #0
     e6a:	d013      	beq.n	e94 <usart_init+0x128>
     e6c:	2280      	movs	r2, #128	; 0x80
     e6e:	0552      	lsls	r2, r2, #21
     e70:	4293      	cmp	r3, r2
     e72:	d12e      	bne.n	ed2 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e74:	2327      	movs	r3, #39	; 0x27
     e76:	5cf3      	ldrb	r3, [r6, r3]
     e78:	2b00      	cmp	r3, #0
     e7a:	d12e      	bne.n	eda <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e7c:	6a37      	ldr	r7, [r6, #32]
     e7e:	b2c0      	uxtb	r0, r0
     e80:	4b73      	ldr	r3, [pc, #460]	; (1050 <usart_init+0x2e4>)
     e82:	4798      	blx	r3
     e84:	1c01      	adds	r1, r0, #0
     e86:	1c38      	adds	r0, r7, #0
     e88:	466a      	mov	r2, sp
     e8a:	3226      	adds	r2, #38	; 0x26
     e8c:	4b71      	ldr	r3, [pc, #452]	; (1054 <usart_init+0x2e8>)
     e8e:	4798      	blx	r3
     e90:	1c03      	adds	r3, r0, #0
     e92:	e01f      	b.n	ed4 <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e94:	2327      	movs	r3, #39	; 0x27
     e96:	5cf3      	ldrb	r3, [r6, r3]
     e98:	2b00      	cmp	r3, #0
     e9a:	d00a      	beq.n	eb2 <usart_init+0x146>
				status_code =
     e9c:	9a06      	ldr	r2, [sp, #24]
     e9e:	9200      	str	r2, [sp, #0]
     ea0:	6a30      	ldr	r0, [r6, #32]
     ea2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     ea4:	466a      	mov	r2, sp
     ea6:	3226      	adds	r2, #38	; 0x26
     ea8:	1c3b      	adds	r3, r7, #0
     eaa:	4f6b      	ldr	r7, [pc, #428]	; (1058 <usart_init+0x2ec>)
     eac:	47b8      	blx	r7
     eae:	1c03      	adds	r3, r0, #0
     eb0:	e010      	b.n	ed4 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     eb2:	6a31      	ldr	r1, [r6, #32]
     eb4:	9107      	str	r1, [sp, #28]
     eb6:	b2c0      	uxtb	r0, r0
     eb8:	4b65      	ldr	r3, [pc, #404]	; (1050 <usart_init+0x2e4>)
     eba:	4798      	blx	r3
     ebc:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ebe:	9a06      	ldr	r2, [sp, #24]
     ec0:	9200      	str	r2, [sp, #0]
     ec2:	9807      	ldr	r0, [sp, #28]
     ec4:	466a      	mov	r2, sp
     ec6:	3226      	adds	r2, #38	; 0x26
     ec8:	1c3b      	adds	r3, r7, #0
     eca:	4f63      	ldr	r7, [pc, #396]	; (1058 <usart_init+0x2ec>)
     ecc:	47b8      	blx	r7
     ece:	1c03      	adds	r3, r0, #0
     ed0:	e000      	b.n	ed4 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     ed2:	2300      	movs	r3, #0
     ed4:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     ed6:	d000      	beq.n	eda <usart_init+0x16e>
     ed8:	e0a8      	b.n	102c <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     eda:	7e73      	ldrb	r3, [r6, #25]
     edc:	2b00      	cmp	r3, #0
     ede:	d002      	beq.n	ee6 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ee0:	7eb3      	ldrb	r3, [r6, #26]
     ee2:	4641      	mov	r1, r8
     ee4:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ee6:	682a      	ldr	r2, [r5, #0]
     ee8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     eea:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     eec:	2b00      	cmp	r3, #0
     eee:	d1fc      	bne.n	eea <usart_init+0x17e>
     ef0:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     ef2:	466b      	mov	r3, sp
     ef4:	3326      	adds	r3, #38	; 0x26
     ef6:	881b      	ldrh	r3, [r3, #0]
     ef8:	4642      	mov	r2, r8
     efa:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     efc:	464b      	mov	r3, r9
     efe:	9f03      	ldr	r7, [sp, #12]
     f00:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     f02:	9f04      	ldr	r7, [sp, #16]
     f04:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     f06:	6871      	ldr	r1, [r6, #4]
     f08:	430b      	orrs	r3, r1
		config->sample_rate |
     f0a:	9f02      	ldr	r7, [sp, #8]
     f0c:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     f0e:	4652      	mov	r2, sl
     f10:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     f12:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     f14:	4659      	mov	r1, fp
     f16:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     f18:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     f1a:	2327      	movs	r3, #39	; 0x27
     f1c:	5cf3      	ldrb	r3, [r6, r3]
     f1e:	2b00      	cmp	r3, #0
     f20:	d101      	bne.n	f26 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_INT_CLK;
     f22:	2304      	movs	r3, #4
     f24:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f26:	7e71      	ldrb	r1, [r6, #25]
     f28:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f2a:	7f33      	ldrb	r3, [r6, #28]
     f2c:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f2e:	4319      	orrs	r1, r3
     f30:	7af2      	ldrb	r2, [r6, #11]
     f32:	7ab3      	ldrb	r3, [r6, #10]
     f34:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f36:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f38:	7f73      	ldrb	r3, [r6, #29]
     f3a:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f3c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     f3e:	2324      	movs	r3, #36	; 0x24
     f40:	5cf3      	ldrb	r3, [r6, r3]
     f42:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f44:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     f46:	2325      	movs	r3, #37	; 0x25
     f48:	5cf3      	ldrb	r3, [r6, r3]
     f4a:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f4c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f4e:	8933      	ldrh	r3, [r6, #8]
     f50:	2bff      	cmp	r3, #255	; 0xff
     f52:	d00b      	beq.n	f6c <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f54:	7ef2      	ldrb	r2, [r6, #27]
     f56:	2a00      	cmp	r2, #0
     f58:	d003      	beq.n	f62 <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     f5a:	22a0      	movs	r2, #160	; 0xa0
     f5c:	04d2      	lsls	r2, r2, #19
     f5e:	4317      	orrs	r7, r2
     f60:	e002      	b.n	f68 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f62:	2280      	movs	r2, #128	; 0x80
     f64:	0452      	lsls	r2, r2, #17
     f66:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     f68:	4319      	orrs	r1, r3
     f6a:	e005      	b.n	f78 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f6c:	7ef3      	ldrb	r3, [r6, #27]
     f6e:	2b00      	cmp	r3, #0
     f70:	d002      	beq.n	f78 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f72:	2380      	movs	r3, #128	; 0x80
     f74:	04db      	lsls	r3, r3, #19
     f76:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f78:	232c      	movs	r3, #44	; 0x2c
     f7a:	5cf3      	ldrb	r3, [r6, r3]
     f7c:	2b00      	cmp	r3, #0
     f7e:	d103      	bne.n	f88 <usart_init+0x21c>
     f80:	4b36      	ldr	r3, [pc, #216]	; (105c <usart_init+0x2f0>)
     f82:	681b      	ldr	r3, [r3, #0]
     f84:	039a      	lsls	r2, r3, #14
     f86:	d501      	bpl.n	f8c <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f88:	2380      	movs	r3, #128	; 0x80
     f8a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f8c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f8e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f90:	2b00      	cmp	r3, #0
     f92:	d1fc      	bne.n	f8e <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f94:	4643      	mov	r3, r8
     f96:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f98:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f9a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f9c:	2b00      	cmp	r3, #0
     f9e:	d1fc      	bne.n	f9a <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     fa0:	4641      	mov	r1, r8
     fa2:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     fa4:	ab0e      	add	r3, sp, #56	; 0x38
     fa6:	2280      	movs	r2, #128	; 0x80
     fa8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     faa:	2200      	movs	r2, #0
     fac:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     fae:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     fb0:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     fb2:	6b32      	ldr	r2, [r6, #48]	; 0x30
     fb4:	920a      	str	r2, [sp, #40]	; 0x28
     fb6:	6b73      	ldr	r3, [r6, #52]	; 0x34
     fb8:	930b      	str	r3, [sp, #44]	; 0x2c
     fba:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     fbc:	970c      	str	r7, [sp, #48]	; 0x30
     fbe:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     fc0:	960d      	str	r6, [sp, #52]	; 0x34
     fc2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fc4:	ae0e      	add	r6, sp, #56	; 0x38
     fc6:	b2f9      	uxtb	r1, r7
     fc8:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fca:	aa0a      	add	r2, sp, #40	; 0x28
     fcc:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     fce:	2800      	cmp	r0, #0
     fd0:	d102      	bne.n	fd8 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fd2:	1c20      	adds	r0, r4, #0
     fd4:	4a22      	ldr	r2, [pc, #136]	; (1060 <usart_init+0x2f4>)
     fd6:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fd8:	1c43      	adds	r3, r0, #1
     fda:	d005      	beq.n	fe8 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fdc:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fde:	0c00      	lsrs	r0, r0, #16
     fe0:	b2c0      	uxtb	r0, r0
     fe2:	1c31      	adds	r1, r6, #0
     fe4:	4a1f      	ldr	r2, [pc, #124]	; (1064 <usart_init+0x2f8>)
     fe6:	4790      	blx	r2
     fe8:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     fea:	2f04      	cmp	r7, #4
     fec:	d1eb      	bne.n	fc6 <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     fee:	2300      	movs	r3, #0
     ff0:	60eb      	str	r3, [r5, #12]
     ff2:	612b      	str	r3, [r5, #16]
     ff4:	616b      	str	r3, [r5, #20]
     ff6:	61ab      	str	r3, [r5, #24]
     ff8:	61eb      	str	r3, [r5, #28]
     ffa:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     ffc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     ffe:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1000:	2200      	movs	r2, #0
    1002:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1004:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1006:	2330      	movs	r3, #48	; 0x30
    1008:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    100a:	2331      	movs	r3, #49	; 0x31
    100c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    100e:	2332      	movs	r3, #50	; 0x32
    1010:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1012:	2333      	movs	r3, #51	; 0x33
    1014:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1016:	6828      	ldr	r0, [r5, #0]
    1018:	4b08      	ldr	r3, [pc, #32]	; (103c <usart_init+0x2d0>)
    101a:	4798      	blx	r3
    101c:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    101e:	4912      	ldr	r1, [pc, #72]	; (1068 <usart_init+0x2fc>)
    1020:	4b12      	ldr	r3, [pc, #72]	; (106c <usart_init+0x300>)
    1022:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1024:	00a4      	lsls	r4, r4, #2
    1026:	4b12      	ldr	r3, [pc, #72]	; (1070 <usart_init+0x304>)
    1028:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    102a:	2000      	movs	r0, #0
}
    102c:	b011      	add	sp, #68	; 0x44
    102e:	bc3c      	pop	{r2, r3, r4, r5}
    1030:	4690      	mov	r8, r2
    1032:	4699      	mov	r9, r3
    1034:	46a2      	mov	sl, r4
    1036:	46ab      	mov	fp, r5
    1038:	bdf0      	pop	{r4, r5, r6, r7, pc}
    103a:	46c0      	nop			; (mov r8, r8)
    103c:	000008cd 	.word	0x000008cd
    1040:	40000400 	.word	0x40000400
    1044:	00001965 	.word	0x00001965
    1048:	000018d5 	.word	0x000018d5
    104c:	000006f1 	.word	0x000006f1
    1050:	00001981 	.word	0x00001981
    1054:	00000515 	.word	0x00000515
    1058:	00000541 	.word	0x00000541
    105c:	41002000 	.word	0x41002000
    1060:	00000741 	.word	0x00000741
    1064:	00001a45 	.word	0x00001a45
    1068:	000011c1 	.word	0x000011c1
    106c:	0000090d 	.word	0x0000090d
    1070:	20001260 	.word	0x20001260

00001074 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    1074:	b510      	push	{r4, lr}
    1076:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1078:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    107a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    107c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    107e:	2c00      	cmp	r4, #0
    1080:	d00d      	beq.n	109e <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1082:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1084:	0c12      	lsrs	r2, r2, #16
		return STATUS_BUSY;
    1086:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1088:	2a00      	cmp	r2, #0
    108a:	d108      	bne.n	109e <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    108c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    108e:	2a00      	cmp	r2, #0
    1090:	d1fc      	bne.n	108c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1092:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1094:	2102      	movs	r1, #2
    1096:	699a      	ldr	r2, [r3, #24]
    1098:	420a      	tst	r2, r1
    109a:	d0fc      	beq.n	1096 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    109c:	2000      	movs	r0, #0
}
    109e:	bd10      	pop	{r4, pc}

000010a0 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    10a0:	b510      	push	{r4, lr}
    10a2:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10a4:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10a6:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    10a8:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10aa:	2a00      	cmp	r2, #0
    10ac:	d036      	beq.n	111c <usart_read_wait+0x7c>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    10b0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    10b2:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10b4:	2b00      	cmp	r3, #0
    10b6:	d131      	bne.n	111c <usart_read_wait+0x7c>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10b8:	69a3      	ldr	r3, [r4, #24]
    10ba:	075a      	lsls	r2, r3, #29
    10bc:	d52e      	bpl.n	111c <usart_read_wait+0x7c>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10be:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    10c0:	2b00      	cmp	r3, #0
    10c2:	d1fc      	bne.n	10be <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10c4:	69a3      	ldr	r3, [r4, #24]
    10c6:	0c1b      	lsrs	r3, r3, #16
    10c8:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10ca:	069a      	lsls	r2, r3, #26
    10cc:	d023      	beq.n	1116 <usart_read_wait+0x76>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10ce:	079a      	lsls	r2, r3, #30
    10d0:	d503      	bpl.n	10da <usart_read_wait+0x3a>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10d2:	2302      	movs	r3, #2
    10d4:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    10d6:	201a      	movs	r0, #26
    10d8:	e020      	b.n	111c <usart_read_wait+0x7c>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10da:	075a      	lsls	r2, r3, #29
    10dc:	d503      	bpl.n	10e6 <usart_read_wait+0x46>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10de:	2304      	movs	r3, #4
    10e0:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    10e2:	201e      	movs	r0, #30
    10e4:	e01a      	b.n	111c <usart_read_wait+0x7c>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10e6:	07da      	lsls	r2, r3, #31
    10e8:	d503      	bpl.n	10f2 <usart_read_wait+0x52>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10ea:	2301      	movs	r3, #1
    10ec:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    10ee:	2013      	movs	r0, #19
    10f0:	e014      	b.n	111c <usart_read_wait+0x7c>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10f2:	06da      	lsls	r2, r3, #27
    10f4:	d506      	bpl.n	1104 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    10f6:	69a3      	ldr	r3, [r4, #24]
    10f8:	0c1b      	lsrs	r3, r3, #16
    10fa:	2210      	movs	r2, #16
    10fc:	4313      	orrs	r3, r2
    10fe:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    1100:	2042      	movs	r0, #66	; 0x42
    1102:	e00b      	b.n	111c <usart_read_wait+0x7c>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1104:	069a      	lsls	r2, r3, #26
    1106:	d506      	bpl.n	1116 <usart_read_wait+0x76>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1108:	69a3      	ldr	r3, [r4, #24]
    110a:	0c1b      	lsrs	r3, r3, #16
    110c:	2220      	movs	r2, #32
    110e:	4313      	orrs	r3, r2
    1110:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1112:	2041      	movs	r0, #65	; 0x41
    1114:	e002      	b.n	111c <usart_read_wait+0x7c>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1116:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1118:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    111a:	2000      	movs	r0, #0
}
    111c:	bd10      	pop	{r4, pc}
    111e:	46c0      	nop			; (mov r8, r8)

00001120 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1120:	b5f0      	push	{r4, r5, r6, r7, lr}
    1122:	4657      	mov	r7, sl
    1124:	464e      	mov	r6, r9
    1126:	4645      	mov	r5, r8
    1128:	b4e0      	push	{r5, r6, r7}
    112a:	b082      	sub	sp, #8
    112c:	1c06      	adds	r6, r0, #0
    112e:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1130:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1132:	2a00      	cmp	r2, #0
    1134:	d039      	beq.n	11aa <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1136:	79b3      	ldrb	r3, [r6, #6]
		return STATUS_ERR_DENIED;
    1138:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    113a:	2b00      	cmp	r3, #0
    113c:	d035      	beq.n	11aa <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    113e:	6835      	ldr	r5, [r6, #0]
    1140:	4692      	mov	sl, r2

	uint16_t rx_pos = 0;
    1142:	2700      	movs	r7, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1144:	2404      	movs	r4, #4
    1146:	481c      	ldr	r0, [pc, #112]	; (11b8 <usart_read_buffer_wait+0x98>)
    1148:	4681      	mov	r9, r0
    114a:	e029      	b.n	11a0 <usart_read_buffer_wait+0x80>
    114c:	69aa      	ldr	r2, [r5, #24]
    114e:	4222      	tst	r2, r4
    1150:	d104      	bne.n	115c <usart_read_buffer_wait+0x3c>
				break;
			} else if (i == USART_TIMEOUT) {
    1152:	2b01      	cmp	r3, #1
    1154:	d021      	beq.n	119a <usart_read_buffer_wait+0x7a>
    1156:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1158:	2b00      	cmp	r3, #0
    115a:	d1f7      	bne.n	114c <usart_read_buffer_wait+0x2c>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    115c:	4669      	mov	r1, sp
    115e:	3106      	adds	r1, #6
    1160:	2300      	movs	r3, #0
    1162:	800b      	strh	r3, [r1, #0]

		retval = usart_read_wait(module, &received_data);
    1164:	1c30      	adds	r0, r6, #0
    1166:	4a15      	ldr	r2, [pc, #84]	; (11bc <usart_read_buffer_wait+0x9c>)
    1168:	4790      	blx	r2

		if (retval != STATUS_OK) {
    116a:	2800      	cmp	r0, #0
    116c:	d11d      	bne.n	11aa <usart_read_buffer_wait+0x8a>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    116e:	1c7b      	adds	r3, r7, #1
    1170:	b29b      	uxth	r3, r3
    1172:	466a      	mov	r2, sp
    1174:	3206      	adds	r2, #6
    1176:	8812      	ldrh	r2, [r2, #0]
    1178:	4640      	mov	r0, r8
    117a:	55c2      	strb	r2, [r0, r7]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    117c:	7971      	ldrb	r1, [r6, #5]
    117e:	2901      	cmp	r1, #1
    1180:	d103      	bne.n	118a <usart_read_buffer_wait+0x6a>
			rx_data[rx_pos++] = (received_data >> 8);
    1182:	1cb9      	adds	r1, r7, #2
    1184:	0a12      	lsrs	r2, r2, #8
    1186:	54c2      	strb	r2, [r0, r3]
    1188:	b28b      	uxth	r3, r1
    118a:	4652      	mov	r2, sl
    118c:	3a01      	subs	r2, #1
    118e:	b292      	uxth	r2, r2
    1190:	4692      	mov	sl, r2
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    1192:	2a00      	cmp	r2, #0
    1194:	d103      	bne.n	119e <usart_read_buffer_wait+0x7e>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    1196:	2000      	movs	r0, #0
    1198:	e007      	b.n	11aa <usart_read_buffer_wait+0x8a>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    119a:	2012      	movs	r0, #18
    119c:	e005      	b.n	11aa <usart_read_buffer_wait+0x8a>
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    119e:	1c1f      	adds	r7, r3, #0
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    11a0:	69ab      	ldr	r3, [r5, #24]
    11a2:	4223      	tst	r3, r4
    11a4:	d1da      	bne.n	115c <usart_read_buffer_wait+0x3c>
    11a6:	464b      	mov	r3, r9
    11a8:	e7d0      	b.n	114c <usart_read_buffer_wait+0x2c>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    11aa:	b002      	add	sp, #8
    11ac:	bc1c      	pop	{r2, r3, r4}
    11ae:	4690      	mov	r8, r2
    11b0:	4699      	mov	r9, r3
    11b2:	46a2      	mov	sl, r4
    11b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	0000ffff 	.word	0x0000ffff
    11bc:	000010a1 	.word	0x000010a1

000011c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    11c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    11c2:	0080      	lsls	r0, r0, #2
    11c4:	4b68      	ldr	r3, [pc, #416]	; (1368 <_usart_interrupt_handler+0x1a8>)
    11c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    11c8:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11ca:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    11cc:	2b00      	cmp	r3, #0
    11ce:	d1fc      	bne.n	11ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    11d0:	69a3      	ldr	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    11d2:	6966      	ldr	r6, [r4, #20]
    11d4:	0236      	lsls	r6, r6, #8
    11d6:	0e36      	lsrs	r6, r6, #24
    11d8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    11da:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    11dc:	5ceb      	ldrb	r3, [r5, r3]
    11de:	2230      	movs	r2, #48	; 0x30
    11e0:	5caf      	ldrb	r7, [r5, r2]
    11e2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    11e4:	07f1      	lsls	r1, r6, #31
    11e6:	d520      	bpl.n	122a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    11e8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    11ea:	0c1b      	lsrs	r3, r3, #16
    11ec:	d01b      	beq.n	1226 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    11ee:	6aab      	ldr	r3, [r5, #40]	; 0x28
    11f0:	781a      	ldrb	r2, [r3, #0]
    11f2:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    11f4:	1c59      	adds	r1, r3, #1
    11f6:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    11f8:	7969      	ldrb	r1, [r5, #5]
    11fa:	2901      	cmp	r1, #1
    11fc:	d104      	bne.n	1208 <_usart_interrupt_handler+0x48>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    11fe:	7859      	ldrb	r1, [r3, #1]
    1200:	0209      	lsls	r1, r1, #8
    1202:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1204:	3302      	adds	r3, #2
    1206:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1208:	05d3      	lsls	r3, r2, #23
    120a:	0ddb      	lsrs	r3, r3, #23
    120c:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    120e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1210:	0c1b      	lsrs	r3, r3, #16
    1212:	3b01      	subs	r3, #1
    1214:	b29b      	uxth	r3, r3
    1216:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1218:	2b00      	cmp	r3, #0
    121a:	d106      	bne.n	122a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    121c:	2301      	movs	r3, #1
    121e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1220:	2302      	movs	r3, #2
    1222:	75a3      	strb	r3, [r4, #22]
    1224:	e001      	b.n	122a <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1226:	2301      	movs	r3, #1
    1228:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    122a:	07b2      	lsls	r2, r6, #30
    122c:	d509      	bpl.n	1242 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    122e:	2302      	movs	r3, #2
    1230:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1232:	2200      	movs	r2, #0
    1234:	2333      	movs	r3, #51	; 0x33
    1236:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1238:	07fb      	lsls	r3, r7, #31
    123a:	d502      	bpl.n	1242 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    123c:	1c28      	adds	r0, r5, #0
    123e:	68e9      	ldr	r1, [r5, #12]
    1240:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1242:	0772      	lsls	r2, r6, #29
    1244:	d571      	bpl.n	132a <_usart_interrupt_handler+0x16a>

		if (module->remaining_rx_buffer_length) {
    1246:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1248:	b29b      	uxth	r3, r3
    124a:	2b00      	cmp	r3, #0
    124c:	d06b      	beq.n	1326 <_usart_interrupt_handler+0x166>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    124e:	69a3      	ldr	r3, [r4, #24]
    1250:	0c1b      	lsrs	r3, r3, #16
    1252:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1254:	0719      	lsls	r1, r3, #28
    1256:	d402      	bmi.n	125e <_usart_interrupt_handler+0x9e>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1258:	223f      	movs	r2, #63	; 0x3f
    125a:	4013      	ands	r3, r2
    125c:	e001      	b.n	1262 <_usart_interrupt_handler+0xa2>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    125e:	2237      	movs	r2, #55	; 0x37
    1260:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1262:	2b00      	cmp	r3, #0
    1264:	d03c      	beq.n	12e0 <_usart_interrupt_handler+0x120>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1266:	079a      	lsls	r2, r3, #30
    1268:	d508      	bpl.n	127c <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    126a:	221a      	movs	r2, #26
    126c:	2332      	movs	r3, #50	; 0x32
    126e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1270:	69a2      	ldr	r2, [r4, #24]
    1272:	0c12      	lsrs	r2, r2, #16
    1274:	2302      	movs	r3, #2
    1276:	4313      	orrs	r3, r2
    1278:	8363      	strh	r3, [r4, #26]
    127a:	e02b      	b.n	12d4 <_usart_interrupt_handler+0x114>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    127c:	0759      	lsls	r1, r3, #29
    127e:	d508      	bpl.n	1292 <_usart_interrupt_handler+0xd2>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1280:	221e      	movs	r2, #30
    1282:	2332      	movs	r3, #50	; 0x32
    1284:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    1286:	69a2      	ldr	r2, [r4, #24]
    1288:	0c12      	lsrs	r2, r2, #16
    128a:	2304      	movs	r3, #4
    128c:	4313      	orrs	r3, r2
    128e:	8363      	strh	r3, [r4, #26]
    1290:	e020      	b.n	12d4 <_usart_interrupt_handler+0x114>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1292:	07da      	lsls	r2, r3, #31
    1294:	d508      	bpl.n	12a8 <_usart_interrupt_handler+0xe8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1296:	2213      	movs	r2, #19
    1298:	2332      	movs	r3, #50	; 0x32
    129a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    129c:	69a2      	ldr	r2, [r4, #24]
    129e:	0c12      	lsrs	r2, r2, #16
    12a0:	2301      	movs	r3, #1
    12a2:	4313      	orrs	r3, r2
    12a4:	8363      	strh	r3, [r4, #26]
    12a6:	e015      	b.n	12d4 <_usart_interrupt_handler+0x114>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    12a8:	06d9      	lsls	r1, r3, #27
    12aa:	d508      	bpl.n	12be <_usart_interrupt_handler+0xfe>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    12ac:	2242      	movs	r2, #66	; 0x42
    12ae:	2332      	movs	r3, #50	; 0x32
    12b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    12b2:	69a2      	ldr	r2, [r4, #24]
    12b4:	0c12      	lsrs	r2, r2, #16
    12b6:	2310      	movs	r3, #16
    12b8:	4313      	orrs	r3, r2
    12ba:	8363      	strh	r3, [r4, #26]
    12bc:	e00a      	b.n	12d4 <_usart_interrupt_handler+0x114>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    12be:	2220      	movs	r2, #32
    12c0:	421a      	tst	r2, r3
    12c2:	d007      	beq.n	12d4 <_usart_interrupt_handler+0x114>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    12c4:	2241      	movs	r2, #65	; 0x41
    12c6:	2332      	movs	r3, #50	; 0x32
    12c8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    12ca:	69a2      	ldr	r2, [r4, #24]
    12cc:	0c12      	lsrs	r2, r2, #16
    12ce:	2320      	movs	r3, #32
    12d0:	4313      	orrs	r3, r2
    12d2:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    12d4:	077a      	lsls	r2, r7, #29
    12d6:	d528      	bpl.n	132a <_usart_interrupt_handler+0x16a>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    12d8:	1c28      	adds	r0, r5, #0
    12da:	696b      	ldr	r3, [r5, #20]
    12dc:	4798      	blx	r3
    12de:	e024      	b.n	132a <_usart_interrupt_handler+0x16a>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    12e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    12e2:	05d2      	lsls	r2, r2, #23
    12e4:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    12e6:	b2d3      	uxtb	r3, r2
    12e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    12ea:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    12ec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12ee:	1c59      	adds	r1, r3, #1
    12f0:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    12f2:	7969      	ldrb	r1, [r5, #5]
    12f4:	2901      	cmp	r1, #1
    12f6:	d104      	bne.n	1302 <_usart_interrupt_handler+0x142>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    12f8:	0a12      	lsrs	r2, r2, #8
    12fa:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    12fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12fe:	3301      	adds	r3, #1
    1300:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1302:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1304:	b29b      	uxth	r3, r3
    1306:	3b01      	subs	r3, #1
    1308:	b29b      	uxth	r3, r3
    130a:	85ab      	strh	r3, [r5, #44]	; 0x2c
    130c:	2b00      	cmp	r3, #0
    130e:	d10c      	bne.n	132a <_usart_interrupt_handler+0x16a>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1310:	2304      	movs	r3, #4
    1312:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1314:	2200      	movs	r2, #0
    1316:	2332      	movs	r3, #50	; 0x32
    1318:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    131a:	07ba      	lsls	r2, r7, #30
    131c:	d505      	bpl.n	132a <_usart_interrupt_handler+0x16a>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    131e:	1c28      	adds	r0, r5, #0
    1320:	692b      	ldr	r3, [r5, #16]
    1322:	4798      	blx	r3
    1324:	e001      	b.n	132a <_usart_interrupt_handler+0x16a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1326:	2304      	movs	r3, #4
    1328:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    132a:	06f1      	lsls	r1, r6, #27
    132c:	d507      	bpl.n	133e <_usart_interrupt_handler+0x17e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    132e:	2310      	movs	r3, #16
    1330:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1332:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1334:	06fa      	lsls	r2, r7, #27
    1336:	d502      	bpl.n	133e <_usart_interrupt_handler+0x17e>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1338:	1c28      	adds	r0, r5, #0
    133a:	69eb      	ldr	r3, [r5, #28]
    133c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    133e:	06b1      	lsls	r1, r6, #26
    1340:	d507      	bpl.n	1352 <_usart_interrupt_handler+0x192>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1342:	2320      	movs	r3, #32
    1344:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1346:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1348:	073a      	lsls	r2, r7, #28
    134a:	d502      	bpl.n	1352 <_usart_interrupt_handler+0x192>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    134c:	1c28      	adds	r0, r5, #0
    134e:	69ab      	ldr	r3, [r5, #24]
    1350:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1352:	0731      	lsls	r1, r6, #28
    1354:	d507      	bpl.n	1366 <_usart_interrupt_handler+0x1a6>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1356:	2308      	movs	r3, #8
    1358:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    135a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    135c:	06ba      	lsls	r2, r7, #26
    135e:	d502      	bpl.n	1366 <_usart_interrupt_handler+0x1a6>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1360:	6a2b      	ldr	r3, [r5, #32]
    1362:	1c28      	adds	r0, r5, #0
    1364:	4798      	blx	r3
		}
	}
#endif
}
    1366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1368:	20001260 	.word	0x20001260

0000136c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    136c:	b508      	push	{r3, lr}
	switch (clock_source) {
    136e:	2808      	cmp	r0, #8
    1370:	d833      	bhi.n	13da <system_clock_source_get_hz+0x6e>
    1372:	0080      	lsls	r0, r0, #2
    1374:	4b1b      	ldr	r3, [pc, #108]	; (13e4 <system_clock_source_get_hz+0x78>)
    1376:	581b      	ldr	r3, [r3, r0]
    1378:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    137a:	2080      	movs	r0, #128	; 0x80
    137c:	0200      	lsls	r0, r0, #8
    137e:	e02f      	b.n	13e0 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1380:	4b19      	ldr	r3, [pc, #100]	; (13e8 <system_clock_source_get_hz+0x7c>)
    1382:	6918      	ldr	r0, [r3, #16]
    1384:	e02c      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1386:	4b19      	ldr	r3, [pc, #100]	; (13ec <system_clock_source_get_hz+0x80>)
    1388:	6a18      	ldr	r0, [r3, #32]
    138a:	0580      	lsls	r0, r0, #22
    138c:	0f80      	lsrs	r0, r0, #30
    138e:	4b18      	ldr	r3, [pc, #96]	; (13f0 <system_clock_source_get_hz+0x84>)
    1390:	40c3      	lsrs	r3, r0
    1392:	1c18      	adds	r0, r3, #0
    1394:	e024      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1396:	4b14      	ldr	r3, [pc, #80]	; (13e8 <system_clock_source_get_hz+0x7c>)
    1398:	6958      	ldr	r0, [r3, #20]
    139a:	e021      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    139c:	4b12      	ldr	r3, [pc, #72]	; (13e8 <system_clock_source_get_hz+0x7c>)
    139e:	681b      	ldr	r3, [r3, #0]
    13a0:	2002      	movs	r0, #2
    13a2:	4018      	ands	r0, r3
    13a4:	d01c      	beq.n	13e0 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13a6:	4911      	ldr	r1, [pc, #68]	; (13ec <system_clock_source_get_hz+0x80>)
    13a8:	2210      	movs	r2, #16
    13aa:	68cb      	ldr	r3, [r1, #12]
    13ac:	421a      	tst	r2, r3
    13ae:	d0fc      	beq.n	13aa <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    13b0:	4b0d      	ldr	r3, [pc, #52]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13b2:	681b      	ldr	r3, [r3, #0]
    13b4:	075a      	lsls	r2, r3, #29
    13b6:	d512      	bpl.n	13de <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13b8:	2000      	movs	r0, #0
    13ba:	4b0e      	ldr	r3, [pc, #56]	; (13f4 <system_clock_source_get_hz+0x88>)
    13bc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    13be:	4b0a      	ldr	r3, [pc, #40]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13c0:	689b      	ldr	r3, [r3, #8]
    13c2:	041b      	lsls	r3, r3, #16
    13c4:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13c6:	4358      	muls	r0, r3
    13c8:	e00a      	b.n	13e0 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13ca:	4b08      	ldr	r3, [pc, #32]	; (13ec <system_clock_source_get_hz+0x80>)
    13cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
			return 0;
    13ce:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13d0:	075a      	lsls	r2, r3, #29
    13d2:	d505      	bpl.n	13e0 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    13d4:	4b04      	ldr	r3, [pc, #16]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13d6:	68d8      	ldr	r0, [r3, #12]
    13d8:	e002      	b.n	13e0 <system_clock_source_get_hz+0x74>
#endif

	default:
		return 0;
    13da:	2000      	movs	r0, #0
    13dc:	e000      	b.n	13e0 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    13de:	4806      	ldr	r0, [pc, #24]	; (13f8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    13e0:	bd08      	pop	{r3, pc}
    13e2:	46c0      	nop			; (mov r8, r8)
    13e4:	0000eb7c 	.word	0x0000eb7c
    13e8:	200000e4 	.word	0x200000e4
    13ec:	40000800 	.word	0x40000800
    13f0:	007a1200 	.word	0x007a1200
    13f4:	00001981 	.word	0x00001981
    13f8:	02dc6c00 	.word	0x02dc6c00

000013fc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    13fc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    13fe:	4b0c      	ldr	r3, [pc, #48]	; (1430 <system_clock_source_osc8m_set_config+0x34>)
    1400:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1402:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1404:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1406:	7840      	ldrb	r0, [r0, #1]
    1408:	2201      	movs	r2, #1
    140a:	4010      	ands	r0, r2
    140c:	0180      	lsls	r0, r0, #6
    140e:	2640      	movs	r6, #64	; 0x40
    1410:	43b4      	bics	r4, r6
    1412:	4304      	orrs	r4, r0
    1414:	402a      	ands	r2, r5
    1416:	01d0      	lsls	r0, r2, #7
    1418:	2280      	movs	r2, #128	; 0x80
    141a:	4394      	bics	r4, r2
    141c:	1c22      	adds	r2, r4, #0
    141e:	4302      	orrs	r2, r0
    1420:	2003      	movs	r0, #3
    1422:	4001      	ands	r1, r0
    1424:	0209      	lsls	r1, r1, #8
    1426:	4803      	ldr	r0, [pc, #12]	; (1434 <system_clock_source_osc8m_set_config+0x38>)
    1428:	4002      	ands	r2, r0
    142a:	430a      	orrs	r2, r1
    142c:	621a      	str	r2, [r3, #32]
}
    142e:	bd70      	pop	{r4, r5, r6, pc}
    1430:	40000800 	.word	0x40000800
    1434:	fffffcff 	.word	0xfffffcff

00001438 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1438:	b5f0      	push	{r4, r5, r6, r7, lr}
    143a:	464f      	mov	r7, r9
    143c:	4646      	mov	r6, r8
    143e:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1440:	4a19      	ldr	r2, [pc, #100]	; (14a8 <system_clock_source_osc32k_set_config+0x70>)
    1442:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1444:	7841      	ldrb	r1, [r0, #1]
    1446:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1448:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    144a:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    144c:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    144e:	7943      	ldrb	r3, [r0, #5]
    1450:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    1452:	7880      	ldrb	r0, [r0, #2]
    1454:	2301      	movs	r3, #1
    1456:	4018      	ands	r0, r3
    1458:	0080      	lsls	r0, r0, #2
    145a:	2104      	movs	r1, #4
    145c:	438c      	bics	r4, r1
    145e:	4304      	orrs	r4, r0
    1460:	4660      	mov	r0, ip
    1462:	4018      	ands	r0, r3
    1464:	00c0      	lsls	r0, r0, #3
    1466:	2108      	movs	r1, #8
    1468:	438c      	bics	r4, r1
    146a:	4304      	orrs	r4, r0
    146c:	1c18      	adds	r0, r3, #0
    146e:	4038      	ands	r0, r7
    1470:	0180      	lsls	r0, r0, #6
    1472:	2740      	movs	r7, #64	; 0x40
    1474:	43bc      	bics	r4, r7
    1476:	4304      	orrs	r4, r0
    1478:	1c18      	adds	r0, r3, #0
    147a:	4030      	ands	r0, r6
    147c:	01c0      	lsls	r0, r0, #7
    147e:	2680      	movs	r6, #128	; 0x80
    1480:	43b4      	bics	r4, r6
    1482:	4304      	orrs	r4, r0
    1484:	2007      	movs	r0, #7
    1486:	4028      	ands	r0, r5
    1488:	0200      	lsls	r0, r0, #8
    148a:	4d08      	ldr	r5, [pc, #32]	; (14ac <system_clock_source_osc32k_set_config+0x74>)
    148c:	402c      	ands	r4, r5
    148e:	4304      	orrs	r4, r0
    1490:	4649      	mov	r1, r9
    1492:	400b      	ands	r3, r1
    1494:	0319      	lsls	r1, r3, #12
    1496:	4806      	ldr	r0, [pc, #24]	; (14b0 <system_clock_source_osc32k_set_config+0x78>)
    1498:	1c23      	adds	r3, r4, #0
    149a:	4003      	ands	r3, r0
    149c:	430b      	orrs	r3, r1
    149e:	6193      	str	r3, [r2, #24]
}
    14a0:	bc0c      	pop	{r2, r3}
    14a2:	4690      	mov	r8, r2
    14a4:	4699      	mov	r9, r3
    14a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14a8:	40000800 	.word	0x40000800
    14ac:	fffff8ff 	.word	0xfffff8ff
    14b0:	ffffefff 	.word	0xffffefff

000014b4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    14b4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14b6:	7a02      	ldrb	r2, [r0, #8]
    14b8:	0692      	lsls	r2, r2, #26
    14ba:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    14bc:	8943      	ldrh	r3, [r0, #10]
    14be:	059b      	lsls	r3, r3, #22
    14c0:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14c2:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    14c4:	4b15      	ldr	r3, [pc, #84]	; (151c <system_clock_source_dfll_set_config+0x68>)
    14c6:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    14c8:	8881      	ldrh	r1, [r0, #4]
    14ca:	8842      	ldrh	r2, [r0, #2]
    14cc:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    14ce:	79c4      	ldrb	r4, [r0, #7]
    14d0:	7982      	ldrb	r2, [r0, #6]
    14d2:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    14d4:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    14d6:	7841      	ldrb	r1, [r0, #1]
    14d8:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    14da:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    14dc:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    14de:	7803      	ldrb	r3, [r0, #0]
    14e0:	2b04      	cmp	r3, #4
    14e2:	d10f      	bne.n	1504 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14e4:	7b02      	ldrb	r2, [r0, #12]
    14e6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    14e8:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14ea:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    14ec:	89c3      	ldrh	r3, [r0, #14]
    14ee:	041b      	lsls	r3, r3, #16
    14f0:	490b      	ldr	r1, [pc, #44]	; (1520 <system_clock_source_dfll_set_config+0x6c>)
    14f2:	400b      	ands	r3, r1
    14f4:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    14f6:	4b09      	ldr	r3, [pc, #36]	; (151c <system_clock_source_dfll_set_config+0x68>)
    14f8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    14fa:	6819      	ldr	r1, [r3, #0]
    14fc:	2204      	movs	r2, #4
    14fe:	430a      	orrs	r2, r1
    1500:	601a      	str	r2, [r3, #0]
    1502:	e009      	b.n	1518 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1504:	2b20      	cmp	r3, #32
    1506:	d107      	bne.n	1518 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
    1508:	8a02      	ldrh	r2, [r0, #16]
    150a:	4b04      	ldr	r3, [pc, #16]	; (151c <system_clock_source_dfll_set_config+0x68>)
    150c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    150e:	6819      	ldr	r1, [r3, #0]
    1510:	2284      	movs	r2, #132	; 0x84
    1512:	00d2      	lsls	r2, r2, #3
    1514:	430a      	orrs	r2, r1
    1516:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1518:	bd10      	pop	{r4, pc}
    151a:	46c0      	nop			; (mov r8, r8)
    151c:	200000e4 	.word	0x200000e4
    1520:	03ff0000 	.word	0x03ff0000

00001524 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1524:	2808      	cmp	r0, #8
    1526:	d846      	bhi.n	15b6 <system_clock_source_enable+0x92>
    1528:	0080      	lsls	r0, r0, #2
    152a:	4b24      	ldr	r3, [pc, #144]	; (15bc <system_clock_source_enable+0x98>)
    152c:	581b      	ldr	r3, [r3, r0]
    152e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1530:	2000      	movs	r0, #0
    1532:	e041      	b.n	15b8 <system_clock_source_enable+0x94>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1534:	4b22      	ldr	r3, [pc, #136]	; (15c0 <system_clock_source_enable+0x9c>)
    1536:	6a19      	ldr	r1, [r3, #32]
    1538:	2202      	movs	r2, #2
    153a:	430a      	orrs	r2, r1
    153c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    153e:	2000      	movs	r0, #0
    1540:	e03a      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1542:	4b1f      	ldr	r3, [pc, #124]	; (15c0 <system_clock_source_enable+0x9c>)
    1544:	6999      	ldr	r1, [r3, #24]
    1546:	2202      	movs	r2, #2
    1548:	430a      	orrs	r2, r1
    154a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    154c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    154e:	e033      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1550:	4b1b      	ldr	r3, [pc, #108]	; (15c0 <system_clock_source_enable+0x9c>)
    1552:	691a      	ldr	r2, [r3, #16]
    1554:	b292      	uxth	r2, r2
    1556:	2102      	movs	r1, #2
    1558:	430a      	orrs	r2, r1
    155a:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    155c:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    155e:	e02b      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1560:	4b17      	ldr	r3, [pc, #92]	; (15c0 <system_clock_source_enable+0x9c>)
    1562:	695a      	ldr	r2, [r3, #20]
    1564:	b292      	uxth	r2, r2
    1566:	2102      	movs	r1, #2
    1568:	430a      	orrs	r2, r1
    156a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    156c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    156e:	e023      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1570:	4b14      	ldr	r3, [pc, #80]	; (15c4 <system_clock_source_enable+0xa0>)
    1572:	6819      	ldr	r1, [r3, #0]
    1574:	2202      	movs	r2, #2
    1576:	430a      	orrs	r2, r1
    1578:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    157a:	681a      	ldr	r2, [r3, #0]
    157c:	4b12      	ldr	r3, [pc, #72]	; (15c8 <system_clock_source_enable+0xa4>)
    157e:	401a      	ands	r2, r3
    1580:	4b0f      	ldr	r3, [pc, #60]	; (15c0 <system_clock_source_enable+0x9c>)
    1582:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1584:	1c19      	adds	r1, r3, #0
    1586:	2210      	movs	r2, #16
    1588:	68cb      	ldr	r3, [r1, #12]
    158a:	421a      	tst	r2, r3
    158c:	d0fc      	beq.n	1588 <system_clock_source_enable+0x64>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    158e:	4a0d      	ldr	r2, [pc, #52]	; (15c4 <system_clock_source_enable+0xa0>)
    1590:	6891      	ldr	r1, [r2, #8]
    1592:	4b0b      	ldr	r3, [pc, #44]	; (15c0 <system_clock_source_enable+0x9c>)
    1594:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1596:	6851      	ldr	r1, [r2, #4]
    1598:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    159a:	6812      	ldr	r2, [r2, #0]
    159c:	b292      	uxth	r2, r2
    159e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15a0:	2000      	movs	r0, #0
    15a2:	e009      	b.n	15b8 <system_clock_source_enable+0x94>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    15a4:	4b06      	ldr	r3, [pc, #24]	; (15c0 <system_clock_source_enable+0x9c>)
    15a6:	6c59      	ldr	r1, [r3, #68]	; 0x44
    15a8:	b2c9      	uxtb	r1, r1
    15aa:	2202      	movs	r2, #2
    15ac:	4311      	orrs	r1, r2
    15ae:	2244      	movs	r2, #68	; 0x44
    15b0:	5499      	strb	r1, [r3, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15b2:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    15b4:	e000      	b.n	15b8 <system_clock_source_enable+0x94>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    15b6:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    15b8:	4770      	bx	lr
    15ba:	46c0      	nop			; (mov r8, r8)
    15bc:	0000eba0 	.word	0x0000eba0
    15c0:	40000800 	.word	0x40000800
    15c4:	200000e4 	.word	0x200000e4
    15c8:	0000ff7f 	.word	0x0000ff7f

000015cc <system_clock_init>:
 * This function will apply the settings in conf_clocks.h when run from the user
 * application. All clock sources and GCLK generators are running when this function
 * returns.
 */
void system_clock_init(void)
{
    15cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15ce:	4657      	mov	r7, sl
    15d0:	464e      	mov	r6, r9
    15d2:	4645      	mov	r5, r8
    15d4:	b4e0      	push	{r5, r6, r7}
    15d6:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    15d8:	4b4a      	ldr	r3, [pc, #296]	; (1704 <system_clock_init+0x138>)
    15da:	22c2      	movs	r2, #194	; 0xc2
    15dc:	00d2      	lsls	r2, r2, #3
    15de:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    15e0:	4a49      	ldr	r2, [pc, #292]	; (1708 <system_clock_init+0x13c>)
    15e2:	6851      	ldr	r1, [r2, #4]
    15e4:	201e      	movs	r0, #30
    15e6:	4381      	bics	r1, r0
    15e8:	2004      	movs	r0, #4
    15ea:	4680      	mov	r8, r0
    15ec:	4301      	orrs	r1, r0
    15ee:	6051      	str	r1, [r2, #4]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> SYSCTRL_FUSES_OSC32K_Pos);
    15f0:	4a46      	ldr	r2, [pc, #280]	; (170c <system_clock_init+0x140>)
    15f2:	6811      	ldr	r1, [r2, #0]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    15f4:	04c9      	lsls	r1, r1, #19
    15f6:	0e49      	lsrs	r1, r1, #25
    15f8:	0409      	lsls	r1, r1, #16
    15fa:	6998      	ldr	r0, [r3, #24]
    15fc:	4a44      	ldr	r2, [pc, #272]	; (1710 <system_clock_init+0x144>)
    15fe:	4002      	ands	r2, r0
    1600:	430a      	orrs	r2, r1
    1602:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    1604:	a80a      	add	r0, sp, #40	; 0x28
    1606:	2601      	movs	r6, #1
    1608:	7046      	strb	r6, [r0, #1]
	config->enable_32khz_output = true;
    160a:	7086      	strb	r6, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    160c:	7106      	strb	r6, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    160e:	2407      	movs	r4, #7
    1610:	7004      	strb	r4, [r0, #0]
	config->write_once          = false;
    1612:	2200      	movs	r2, #0
    1614:	4691      	mov	r9, r2
    1616:	7142      	strb	r2, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    1618:	70c6      	strb	r6, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    161a:	4b3e      	ldr	r3, [pc, #248]	; (1714 <system_clock_init+0x148>)
    161c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    161e:	2004      	movs	r0, #4
    1620:	4f3d      	ldr	r7, [pc, #244]	; (1718 <system_clock_init+0x14c>)
    1622:	47b8      	blx	r7
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1624:	a805      	add	r0, sp, #20
    1626:	2500      	movs	r5, #0
    1628:	464a      	mov	r2, r9
    162a:	8042      	strh	r2, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    162c:	8082      	strh	r2, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    162e:	7185      	strb	r5, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1630:	71c5      	strb	r5, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    1632:	7204      	strb	r4, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1634:	233f      	movs	r3, #63	; 0x3f
    1636:	8143      	strh	r3, [r0, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1638:	4642      	mov	r2, r8
    163a:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
    163c:	7045      	strb	r5, [r0, #1]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    163e:	4642      	mov	r2, r8
    1640:	8202      	strh	r2, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1642:	7304      	strb	r4, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1644:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1646:	4b35      	ldr	r3, [pc, #212]	; (171c <system_clock_init+0x150>)
    1648:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    164a:	a804      	add	r0, sp, #16
    164c:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    164e:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1650:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1652:	4b33      	ldr	r3, [pc, #204]	; (1720 <system_clock_init+0x154>)
    1654:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1656:	2006      	movs	r0, #6
    1658:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    165a:	4b32      	ldr	r3, [pc, #200]	; (1724 <system_clock_init+0x158>)
    165c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    165e:	ac01      	add	r4, sp, #4
    1660:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1662:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1664:	2306      	movs	r3, #6
    1666:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    1668:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    166a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    166c:	2001      	movs	r0, #1
    166e:	1c21      	adds	r1, r4, #0
    1670:	4b2d      	ldr	r3, [pc, #180]	; (1728 <system_clock_init+0x15c>)
    1672:	4699      	mov	r9, r3
    1674:	4798      	blx	r3
    1676:	2001      	movs	r0, #1
    1678:	4a2c      	ldr	r2, [pc, #176]	; (172c <system_clock_init+0x160>)
    167a:	4690      	mov	r8, r2
    167c:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    167e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
	config->output_enable      = false;
    1680:	7265      	strb	r5, [r4, #9]
    1682:	2304      	movs	r3, #4
    1684:	7023      	strb	r3, [r4, #0]
    1686:	2320      	movs	r3, #32
    1688:	469a      	mov	sl, r3
    168a:	6063      	str	r3, [r4, #4]
    168c:	7226      	strb	r6, [r4, #8]
    168e:	2002      	movs	r0, #2
    1690:	1c21      	adds	r1, r4, #0
    1692:	47c8      	blx	r9
    1694:	2002      	movs	r0, #2
    1696:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1698:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
    169a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    169c:	7265      	strb	r5, [r4, #9]
    169e:	2303      	movs	r3, #3
    16a0:	7023      	strb	r3, [r4, #0]
    16a2:	4652      	mov	r2, sl
    16a4:	6062      	str	r2, [r4, #4]
    16a6:	2004      	movs	r0, #4
    16a8:	1c21      	adds	r1, r4, #0
    16aa:	47c8      	blx	r9
    16ac:	2004      	movs	r0, #4
    16ae:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    16b0:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    16b2:	2000      	movs	r0, #0
    16b4:	1c21      	adds	r1, r4, #0
    16b6:	4b1e      	ldr	r3, [pc, #120]	; (1730 <system_clock_init+0x164>)
    16b8:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    16ba:	2000      	movs	r0, #0
    16bc:	4b1d      	ldr	r3, [pc, #116]	; (1734 <system_clock_init+0x168>)
    16be:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    16c0:	2007      	movs	r0, #7
    16c2:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    16c4:	490f      	ldr	r1, [pc, #60]	; (1704 <system_clock_init+0x138>)
    16c6:	22d0      	movs	r2, #208	; 0xd0
    16c8:	68cb      	ldr	r3, [r1, #12]
    16ca:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    16cc:	2bd0      	cmp	r3, #208	; 0xd0
    16ce:	d1fb      	bne.n	16c8 <system_clock_init+0xfc>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    16d0:	4a19      	ldr	r2, [pc, #100]	; (1738 <system_clock_init+0x16c>)
    16d2:	2300      	movs	r3, #0
    16d4:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    16d6:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    16d8:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    16da:	a901      	add	r1, sp, #4
    16dc:	2201      	movs	r2, #1
    16de:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    16e0:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
    16e2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    16e4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    16e6:	2307      	movs	r3, #7
    16e8:	700b      	strb	r3, [r1, #0]
    16ea:	2000      	movs	r0, #0
    16ec:	4b0e      	ldr	r3, [pc, #56]	; (1728 <system_clock_init+0x15c>)
    16ee:	4798      	blx	r3
    16f0:	2000      	movs	r0, #0
    16f2:	4b0e      	ldr	r3, [pc, #56]	; (172c <system_clock_init+0x160>)
    16f4:	4798      	blx	r3
#endif
}
    16f6:	b00c      	add	sp, #48	; 0x30
    16f8:	bc1c      	pop	{r2, r3, r4}
    16fa:	4690      	mov	r8, r2
    16fc:	4699      	mov	r9, r3
    16fe:	46a2      	mov	sl, r4
    1700:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1702:	46c0      	nop			; (mov r8, r8)
    1704:	40000800 	.word	0x40000800
    1708:	41004000 	.word	0x41004000
    170c:	00806024 	.word	0x00806024
    1710:	ff80ffff 	.word	0xff80ffff
    1714:	00001439 	.word	0x00001439
    1718:	00001525 	.word	0x00001525
    171c:	000014b5 	.word	0x000014b5
    1720:	000013fd 	.word	0x000013fd
    1724:	0000173d 	.word	0x0000173d
    1728:	00001761 	.word	0x00001761
    172c:	00001811 	.word	0x00001811
    1730:	00001965 	.word	0x00001965
    1734:	000018d5 	.word	0x000018d5
    1738:	40000400 	.word	0x40000400

0000173c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    173c:	4b06      	ldr	r3, [pc, #24]	; (1758 <system_gclk_init+0x1c>)
    173e:	6999      	ldr	r1, [r3, #24]
    1740:	2208      	movs	r2, #8
    1742:	430a      	orrs	r2, r1
    1744:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1746:	2201      	movs	r2, #1
    1748:	4b04      	ldr	r3, [pc, #16]	; (175c <system_gclk_init+0x20>)
    174a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    174c:	1c19      	adds	r1, r3, #0
    174e:	680b      	ldr	r3, [r1, #0]
    1750:	4213      	tst	r3, r2
    1752:	d1fc      	bne.n	174e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1754:	4770      	bx	lr
    1756:	46c0      	nop			; (mov r8, r8)
    1758:	40000400 	.word	0x40000400
    175c:	40000c00 	.word	0x40000c00

00001760 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1762:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1764:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1766:	780d      	ldrb	r5, [r1, #0]
    1768:	022d      	lsls	r5, r5, #8
    176a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    176c:	784b      	ldrb	r3, [r1, #1]
    176e:	2b00      	cmp	r3, #0
    1770:	d002      	beq.n	1778 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1772:	2380      	movs	r3, #128	; 0x80
    1774:	02db      	lsls	r3, r3, #11
    1776:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1778:	7a4b      	ldrb	r3, [r1, #9]
    177a:	2b00      	cmp	r3, #0
    177c:	d002      	beq.n	1784 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    177e:	2380      	movs	r3, #128	; 0x80
    1780:	031b      	lsls	r3, r3, #12
    1782:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1784:	684c      	ldr	r4, [r1, #4]
    1786:	2c01      	cmp	r4, #1
    1788:	d917      	bls.n	17ba <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    178a:	1e63      	subs	r3, r4, #1
    178c:	421c      	tst	r4, r3
    178e:	d10f      	bne.n	17b0 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1790:	2c02      	cmp	r4, #2
    1792:	d906      	bls.n	17a2 <system_gclk_gen_set_config+0x42>
    1794:	2302      	movs	r3, #2
    1796:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1798:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    179a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    179c:	429c      	cmp	r4, r3
    179e:	d8fb      	bhi.n	1798 <system_gclk_gen_set_config+0x38>
    17a0:	e000      	b.n	17a4 <system_gclk_gen_set_config+0x44>
    17a2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    17a4:	0217      	lsls	r7, r2, #8
    17a6:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    17a8:	2380      	movs	r3, #128	; 0x80
    17aa:	035b      	lsls	r3, r3, #13
    17ac:	431d      	orrs	r5, r3
    17ae:	e004      	b.n	17ba <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    17b0:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    17b2:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    17b4:	2380      	movs	r3, #128	; 0x80
    17b6:	029b      	lsls	r3, r3, #10
    17b8:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    17ba:	7a0b      	ldrb	r3, [r1, #8]
    17bc:	2b00      	cmp	r3, #0
    17be:	d002      	beq.n	17c6 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    17c0:	2380      	movs	r3, #128	; 0x80
    17c2:	039b      	lsls	r3, r3, #14
    17c4:	431d      	orrs	r5, r3
 * \retval true if the module has completed synchronization
 * \retval false if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) {
    17c6:	4a0e      	ldr	r2, [pc, #56]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17c8:	6813      	ldr	r3, [r2, #0]
	}

	while (system_gclk_is_syncing()) {
    17ca:	0419      	lsls	r1, r3, #16
    17cc:	d4fc      	bmi.n	17c8 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    17ce:	4b0d      	ldr	r3, [pc, #52]	; (1804 <system_gclk_gen_set_config+0xa4>)
    17d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    17d2:	4b0d      	ldr	r3, [pc, #52]	; (1808 <system_gclk_gen_set_config+0xa8>)
    17d4:	701e      	strb	r6, [r3, #0]
    17d6:	490a      	ldr	r1, [pc, #40]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17d8:	680b      	ldr	r3, [r1, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    17da:	041a      	lsls	r2, r3, #16
    17dc:	d4fc      	bmi.n	17d8 <system_gclk_gen_set_config+0x78>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    17de:	4b08      	ldr	r3, [pc, #32]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17e0:	609f      	str	r7, [r3, #8]
    17e2:	1c1a      	adds	r2, r3, #0
    17e4:	6813      	ldr	r3, [r2, #0]

	while (system_gclk_is_syncing()) {
    17e6:	0419      	lsls	r1, r3, #16
    17e8:	d4fc      	bmi.n	17e4 <system_gclk_gen_set_config+0x84>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    17ea:	4b05      	ldr	r3, [pc, #20]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17ec:	6859      	ldr	r1, [r3, #4]
    17ee:	2280      	movs	r2, #128	; 0x80
    17f0:	0252      	lsls	r2, r2, #9
    17f2:	400a      	ands	r2, r1
    17f4:	4315      	orrs	r5, r2
    17f6:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    17f8:	4b04      	ldr	r3, [pc, #16]	; (180c <system_gclk_gen_set_config+0xac>)
    17fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    17fe:	46c0      	nop			; (mov r8, r8)
    1800:	40000c00 	.word	0x40000c00
    1804:	000001d5 	.word	0x000001d5
    1808:	40000c08 	.word	0x40000c08
    180c:	00000215 	.word	0x00000215

00001810 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1810:	b510      	push	{r4, lr}
    1812:	1c04      	adds	r4, r0, #0
    1814:	4a0a      	ldr	r2, [pc, #40]	; (1840 <system_gclk_gen_enable+0x30>)
    1816:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1818:	0419      	lsls	r1, r3, #16
    181a:	d4fc      	bmi.n	1816 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    181c:	4b09      	ldr	r3, [pc, #36]	; (1844 <system_gclk_gen_enable+0x34>)
    181e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1820:	4b09      	ldr	r3, [pc, #36]	; (1848 <system_gclk_gen_enable+0x38>)
    1822:	701c      	strb	r4, [r3, #0]
    1824:	4a06      	ldr	r2, [pc, #24]	; (1840 <system_gclk_gen_enable+0x30>)
    1826:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1828:	0419      	lsls	r1, r3, #16
    182a:	d4fc      	bmi.n	1826 <system_gclk_gen_enable+0x16>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    182c:	4b04      	ldr	r3, [pc, #16]	; (1840 <system_gclk_gen_enable+0x30>)
    182e:	6859      	ldr	r1, [r3, #4]
    1830:	2280      	movs	r2, #128	; 0x80
    1832:	0252      	lsls	r2, r2, #9
    1834:	430a      	orrs	r2, r1
    1836:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1838:	4b04      	ldr	r3, [pc, #16]	; (184c <system_gclk_gen_enable+0x3c>)
    183a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    183c:	bd10      	pop	{r4, pc}
    183e:	46c0      	nop			; (mov r8, r8)
    1840:	40000c00 	.word	0x40000c00
    1844:	000001d5 	.word	0x000001d5
    1848:	40000c04 	.word	0x40000c04
    184c:	00000215 	.word	0x00000215

00001850 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1850:	b570      	push	{r4, r5, r6, lr}
    1852:	1c04      	adds	r4, r0, #0
    1854:	4a18      	ldr	r2, [pc, #96]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1856:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1858:	0419      	lsls	r1, r3, #16
    185a:	d4fc      	bmi.n	1856 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    185c:	4b17      	ldr	r3, [pc, #92]	; (18bc <system_gclk_gen_get_hz+0x6c>)
    185e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1860:	4b17      	ldr	r3, [pc, #92]	; (18c0 <system_gclk_gen_get_hz+0x70>)
    1862:	701c      	strb	r4, [r3, #0]
    1864:	4a14      	ldr	r2, [pc, #80]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1866:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1868:	0419      	lsls	r1, r3, #16
    186a:	d4fc      	bmi.n	1866 <system_gclk_gen_get_hz+0x16>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    186c:	4e12      	ldr	r6, [pc, #72]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    186e:	6870      	ldr	r0, [r6, #4]
    1870:	04c0      	lsls	r0, r0, #19
    1872:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1874:	4b13      	ldr	r3, [pc, #76]	; (18c4 <system_gclk_gen_get_hz+0x74>)
    1876:	4798      	blx	r3
    1878:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    187a:	4b11      	ldr	r3, [pc, #68]	; (18c0 <system_gclk_gen_get_hz+0x70>)
    187c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    187e:	6876      	ldr	r6, [r6, #4]
    1880:	02f6      	lsls	r6, r6, #11
    1882:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1884:	4b10      	ldr	r3, [pc, #64]	; (18c8 <system_gclk_gen_get_hz+0x78>)
    1886:	701c      	strb	r4, [r3, #0]
    1888:	4a0b      	ldr	r2, [pc, #44]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    188a:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    188c:	0419      	lsls	r1, r3, #16
    188e:	d4fc      	bmi.n	188a <system_gclk_gen_get_hz+0x3a>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1890:	4b09      	ldr	r3, [pc, #36]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1892:	689c      	ldr	r4, [r3, #8]
    1894:	0224      	lsls	r4, r4, #8
    1896:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1898:	4b0c      	ldr	r3, [pc, #48]	; (18cc <system_gclk_gen_get_hz+0x7c>)
    189a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    189c:	2e00      	cmp	r6, #0
    189e:	d107      	bne.n	18b0 <system_gclk_gen_get_hz+0x60>
    18a0:	2c01      	cmp	r4, #1
    18a2:	d907      	bls.n	18b4 <system_gclk_gen_get_hz+0x64>
		gen_input_hz /= divider;
    18a4:	1c28      	adds	r0, r5, #0
    18a6:	1c21      	adds	r1, r4, #0
    18a8:	4b09      	ldr	r3, [pc, #36]	; (18d0 <system_gclk_gen_get_hz+0x80>)
    18aa:	4798      	blx	r3
    18ac:	1c05      	adds	r5, r0, #0
    18ae:	e001      	b.n	18b4 <system_gclk_gen_get_hz+0x64>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    18b0:	3401      	adds	r4, #1
    18b2:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    18b4:	1c28      	adds	r0, r5, #0
    18b6:	bd70      	pop	{r4, r5, r6, pc}
    18b8:	40000c00 	.word	0x40000c00
    18bc:	000001d5 	.word	0x000001d5
    18c0:	40000c04 	.word	0x40000c04
    18c4:	0000136d 	.word	0x0000136d
    18c8:	40000c08 	.word	0x40000c08
    18cc:	00000215 	.word	0x00000215
    18d0:	0000cd95 	.word	0x0000cd95

000018d4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    18d4:	b510      	push	{r4, lr}
    18d6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18d8:	4b06      	ldr	r3, [pc, #24]	; (18f4 <system_gclk_chan_enable+0x20>)
    18da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    18dc:	4b06      	ldr	r3, [pc, #24]	; (18f8 <system_gclk_chan_enable+0x24>)
    18de:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    18e0:	4b06      	ldr	r3, [pc, #24]	; (18fc <system_gclk_chan_enable+0x28>)
    18e2:	6819      	ldr	r1, [r3, #0]
    18e4:	0c09      	lsrs	r1, r1, #16
    18e6:	2280      	movs	r2, #128	; 0x80
    18e8:	01d2      	lsls	r2, r2, #7
    18ea:	430a      	orrs	r2, r1
    18ec:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18ee:	4b04      	ldr	r3, [pc, #16]	; (1900 <system_gclk_chan_enable+0x2c>)
    18f0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18f2:	bd10      	pop	{r4, pc}
    18f4:	000001d5 	.word	0x000001d5
    18f8:	40000c02 	.word	0x40000c02
    18fc:	40000c00 	.word	0x40000c00
    1900:	00000215 	.word	0x00000215

00001904 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1904:	b510      	push	{r4, lr}
    1906:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1908:	4b10      	ldr	r3, [pc, #64]	; (194c <system_gclk_chan_disable+0x48>)
    190a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    190c:	4b10      	ldr	r3, [pc, #64]	; (1950 <system_gclk_chan_disable+0x4c>)
    190e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1910:	4b10      	ldr	r3, [pc, #64]	; (1954 <system_gclk_chan_disable+0x50>)
    1912:	6818      	ldr	r0, [r3, #0]
    1914:	0100      	lsls	r0, r0, #4
    1916:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1918:	8859      	ldrh	r1, [r3, #2]
    191a:	4a0f      	ldr	r2, [pc, #60]	; (1958 <system_gclk_chan_disable+0x54>)
    191c:	400a      	ands	r2, r1
    191e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1920:	681a      	ldr	r2, [r3, #0]
    1922:	0c12      	lsrs	r2, r2, #16
    1924:	490d      	ldr	r1, [pc, #52]	; (195c <system_gclk_chan_disable+0x58>)
    1926:	400a      	ands	r2, r1
    1928:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    192a:	1c19      	adds	r1, r3, #0
    192c:	2280      	movs	r2, #128	; 0x80
    192e:	01d2      	lsls	r2, r2, #7
    1930:	680b      	ldr	r3, [r1, #0]
    1932:	0c1b      	lsrs	r3, r3, #16
    1934:	4213      	tst	r3, r2
    1936:	d1fb      	bne.n	1930 <system_gclk_chan_disable+0x2c>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1938:	4b06      	ldr	r3, [pc, #24]	; (1954 <system_gclk_chan_disable+0x50>)
    193a:	0201      	lsls	r1, r0, #8
    193c:	8858      	ldrh	r0, [r3, #2]
    193e:	4a06      	ldr	r2, [pc, #24]	; (1958 <system_gclk_chan_disable+0x54>)
    1940:	4002      	ands	r2, r0
    1942:	430a      	orrs	r2, r1
    1944:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1946:	4b06      	ldr	r3, [pc, #24]	; (1960 <system_gclk_chan_disable+0x5c>)
    1948:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    194a:	bd10      	pop	{r4, pc}
    194c:	000001d5 	.word	0x000001d5
    1950:	40000c02 	.word	0x40000c02
    1954:	40000c00 	.word	0x40000c00
    1958:	fffff0ff 	.word	0xfffff0ff
    195c:	ffffbfff 	.word	0xffffbfff
    1960:	00000215 	.word	0x00000215

00001964 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1964:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1966:	780c      	ldrb	r4, [r1, #0]
    1968:	0224      	lsls	r4, r4, #8
    196a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    196c:	4b02      	ldr	r3, [pc, #8]	; (1978 <system_gclk_chan_set_config+0x14>)
    196e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1970:	b2a4      	uxth	r4, r4
    1972:	4b02      	ldr	r3, [pc, #8]	; (197c <system_gclk_chan_set_config+0x18>)
    1974:	805c      	strh	r4, [r3, #2]
}
    1976:	bd10      	pop	{r4, pc}
    1978:	00001905 	.word	0x00001905
    197c:	40000c00 	.word	0x40000c00

00001980 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1980:	b510      	push	{r4, lr}
    1982:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1984:	4b06      	ldr	r3, [pc, #24]	; (19a0 <system_gclk_chan_get_hz+0x20>)
    1986:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1988:	4b06      	ldr	r3, [pc, #24]	; (19a4 <system_gclk_chan_get_hz+0x24>)
    198a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    198c:	4b06      	ldr	r3, [pc, #24]	; (19a8 <system_gclk_chan_get_hz+0x28>)
    198e:	681c      	ldr	r4, [r3, #0]
    1990:	0124      	lsls	r4, r4, #4
    1992:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1994:	4b05      	ldr	r3, [pc, #20]	; (19ac <system_gclk_chan_get_hz+0x2c>)
    1996:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1998:	1c20      	adds	r0, r4, #0
    199a:	4b05      	ldr	r3, [pc, #20]	; (19b0 <system_gclk_chan_get_hz+0x30>)
    199c:	4798      	blx	r3
}
    199e:	bd10      	pop	{r4, pc}
    19a0:	000001d5 	.word	0x000001d5
    19a4:	40000c02 	.word	0x40000c02
    19a8:	40000c00 	.word	0x40000c00
    19ac:	00000215 	.word	0x00000215
    19b0:	00001851 	.word	0x00001851

000019b4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    19b4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    19b6:	78d3      	ldrb	r3, [r2, #3]
    19b8:	2b00      	cmp	r3, #0
    19ba:	d11f      	bne.n	19fc <_system_pinmux_config+0x48>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    19bc:	7813      	ldrb	r3, [r2, #0]
    19be:	2b80      	cmp	r3, #128	; 0x80
    19c0:	d004      	beq.n	19cc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    19c2:	061b      	lsls	r3, r3, #24
    19c4:	2480      	movs	r4, #128	; 0x80
    19c6:	0264      	lsls	r4, r4, #9
    19c8:	4323      	orrs	r3, r4
    19ca:	e000      	b.n	19ce <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    19cc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    19ce:	7854      	ldrb	r4, [r2, #1]
    19d0:	2502      	movs	r5, #2
    19d2:	43ac      	bics	r4, r5
    19d4:	d10a      	bne.n	19ec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    19d6:	7894      	ldrb	r4, [r2, #2]
    19d8:	2c00      	cmp	r4, #0
    19da:	d103      	bne.n	19e4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    19dc:	2480      	movs	r4, #128	; 0x80
    19de:	02a4      	lsls	r4, r4, #10
    19e0:	4323      	orrs	r3, r4
    19e2:	e002      	b.n	19ea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    19e4:	24c0      	movs	r4, #192	; 0xc0
    19e6:	02e4      	lsls	r4, r4, #11
    19e8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    19ea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    19ec:	7854      	ldrb	r4, [r2, #1]
    19ee:	3c01      	subs	r4, #1
    19f0:	b2e4      	uxtb	r4, r4
    19f2:	2c01      	cmp	r4, #1
    19f4:	d804      	bhi.n	1a00 <_system_pinmux_config+0x4c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    19f6:	4c12      	ldr	r4, [pc, #72]	; (1a40 <_system_pinmux_config+0x8c>)
    19f8:	4023      	ands	r3, r4
    19fa:	e001      	b.n	1a00 <_system_pinmux_config+0x4c>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    19fc:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    19fe:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1a00:	040d      	lsls	r5, r1, #16
    1a02:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a04:	24a0      	movs	r4, #160	; 0xa0
    1a06:	05e4      	lsls	r4, r4, #23
    1a08:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1a0a:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a0c:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1a0e:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a10:	24d0      	movs	r4, #208	; 0xd0
    1a12:	0624      	lsls	r4, r4, #24
    1a14:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1a16:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a18:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1a1a:	78d4      	ldrb	r4, [r2, #3]
    1a1c:	2c00      	cmp	r4, #0
    1a1e:	d10d      	bne.n	1a3c <_system_pinmux_config+0x88>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1a20:	035c      	lsls	r4, r3, #13
    1a22:	d505      	bpl.n	1a30 <_system_pinmux_config+0x7c>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1a24:	7893      	ldrb	r3, [r2, #2]
    1a26:	2b01      	cmp	r3, #1
    1a28:	d101      	bne.n	1a2e <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1a2a:	6181      	str	r1, [r0, #24]
    1a2c:	e000      	b.n	1a30 <_system_pinmux_config+0x7c>
			} else {
				port->OUTCLR.reg = pin_mask;
    1a2e:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1a30:	7853      	ldrb	r3, [r2, #1]
    1a32:	3b01      	subs	r3, #1
    1a34:	b2db      	uxtb	r3, r3
    1a36:	2b01      	cmp	r3, #1
    1a38:	d800      	bhi.n	1a3c <_system_pinmux_config+0x88>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1a3a:	6081      	str	r1, [r0, #8]
		}
	}
}
    1a3c:	bd30      	pop	{r4, r5, pc}
    1a3e:	46c0      	nop			; (mov r8, r8)
    1a40:	fffbffff 	.word	0xfffbffff

00001a44 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin.
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1a44:	b508      	push	{r3, lr}
    1a46:	1c03      	adds	r3, r0, #0
    1a48:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a4a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1a4c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a4e:	2900      	cmp	r1, #0
    1a50:	d103      	bne.n	1a5a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1a52:	0958      	lsrs	r0, r3, #5
    1a54:	01c0      	lsls	r0, r0, #7
    1a56:	4904      	ldr	r1, [pc, #16]	; (1a68 <system_pinmux_pin_set_config+0x24>)
    1a58:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1a5a:	211f      	movs	r1, #31
    1a5c:	400b      	ands	r3, r1
    1a5e:	2101      	movs	r1, #1
    1a60:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1a62:	4b02      	ldr	r3, [pc, #8]	; (1a6c <system_pinmux_pin_set_config+0x28>)
    1a64:	4798      	blx	r3
}
    1a66:	bd08      	pop	{r3, pc}
    1a68:	41004400 	.word	0x41004400
    1a6c:	000019b5 	.word	0x000019b5

00001a70 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1a70:	4770      	bx	lr
    1a72:	46c0      	nop			; (mov r8, r8)

00001a74 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1a74:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1a76:	4b04      	ldr	r3, [pc, #16]	; (1a88 <system_init+0x14>)
    1a78:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1a7a:	4b04      	ldr	r3, [pc, #16]	; (1a8c <system_init+0x18>)
    1a7c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1a7e:	4b04      	ldr	r3, [pc, #16]	; (1a90 <system_init+0x1c>)
    1a80:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1a82:	4b04      	ldr	r3, [pc, #16]	; (1a94 <system_init+0x20>)
    1a84:	4798      	blx	r3
}
    1a86:	bd08      	pop	{r3, pc}
    1a88:	000015cd 	.word	0x000015cd
    1a8c:	00000245 	.word	0x00000245
    1a90:	00001a71 	.word	0x00001a71
    1a94:	00000331 	.word	0x00000331

00001a98 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1a98:	b570      	push	{r4, r5, r6, lr}
    1a9a:	b084      	sub	sp, #16
    1a9c:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1a9e:	ab01      	add	r3, sp, #4
    1aa0:	4a0a      	ldr	r2, [pc, #40]	; (1acc <_tc_get_inst_index+0x34>)
    1aa2:	ca70      	ldmia	r2!, {r4, r5, r6}
    1aa4:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1aa6:	9b01      	ldr	r3, [sp, #4]
    1aa8:	4283      	cmp	r3, r0
    1aaa:	d00a      	beq.n	1ac2 <_tc_get_inst_index+0x2a>
    1aac:	9c02      	ldr	r4, [sp, #8]
    1aae:	4284      	cmp	r4, r0
    1ab0:	d005      	beq.n	1abe <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1ab2:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1ab4:	9d03      	ldr	r5, [sp, #12]
    1ab6:	428d      	cmp	r5, r1
    1ab8:	d105      	bne.n	1ac6 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1aba:	2002      	movs	r0, #2
    1abc:	e002      	b.n	1ac4 <_tc_get_inst_index+0x2c>
    1abe:	2001      	movs	r0, #1
    1ac0:	e000      	b.n	1ac4 <_tc_get_inst_index+0x2c>
    1ac2:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1ac4:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1ac6:	b004      	add	sp, #16
    1ac8:	bd70      	pop	{r4, r5, r6, pc}
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	0000ebc4 	.word	0x0000ebc4

00001ad0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ad2:	464f      	mov	r7, r9
    1ad4:	4646      	mov	r6, r8
    1ad6:	b4c0      	push	{r6, r7}
    1ad8:	b087      	sub	sp, #28
    1ada:	1c04      	adds	r4, r0, #0
    1adc:	1c0d      	adds	r5, r1, #0
    1ade:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1ae0:	1c08      	adds	r0, r1, #0
    1ae2:	4b97      	ldr	r3, [pc, #604]	; (1d40 <tc_init+0x270>)
    1ae4:	4798      	blx	r3
    1ae6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1ae8:	4f96      	ldr	r7, [pc, #600]	; (1d44 <tc_init+0x274>)
    1aea:	1c39      	adds	r1, r7, #0
    1aec:	310c      	adds	r1, #12
    1aee:	a805      	add	r0, sp, #20
    1af0:	2203      	movs	r2, #3
    1af2:	4e95      	ldr	r6, [pc, #596]	; (1d48 <tc_init+0x278>)
    1af4:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1af6:	1c39      	adds	r1, r7, #0
    1af8:	3110      	adds	r1, #16
    1afa:	a803      	add	r0, sp, #12
    1afc:	2206      	movs	r2, #6
    1afe:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1b00:	2300      	movs	r3, #0
    1b02:	60a3      	str	r3, [r4, #8]
    1b04:	60e3      	str	r3, [r4, #12]
    1b06:	6123      	str	r3, [r4, #16]
    1b08:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1b0a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1b0c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1b0e:	4648      	mov	r0, r9
    1b10:	0082      	lsls	r2, r0, #2
    1b12:	4b8e      	ldr	r3, [pc, #568]	; (1d4c <tc_init+0x27c>)
    1b14:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1b16:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1b18:	4641      	mov	r1, r8
    1b1a:	788b      	ldrb	r3, [r1, #2]
    1b1c:	2b08      	cmp	r3, #8
    1b1e:	d104      	bne.n	1b2a <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1b20:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1b22:	464a      	mov	r2, r9
    1b24:	07d2      	lsls	r2, r2, #31
    1b26:	d400      	bmi.n	1b2a <tc_init+0x5a>
    1b28:	e105      	b.n	1d36 <tc_init+0x266>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1b2a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1b2c:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1b2e:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1b30:	07d9      	lsls	r1, r3, #31
    1b32:	d500      	bpl.n	1b36 <tc_init+0x66>
    1b34:	e0ff      	b.n	1d36 <tc_init+0x266>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1b36:	68eb      	ldr	r3, [r5, #12]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1b38:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1b3a:	00da      	lsls	r2, r3, #3
    1b3c:	d500      	bpl.n	1b40 <tc_init+0x70>
    1b3e:	e0fa      	b.n	1d36 <tc_init+0x266>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1b40:	682b      	ldr	r3, [r5, #0]
    1b42:	0799      	lsls	r1, r3, #30
    1b44:	d500      	bpl.n	1b48 <tc_init+0x78>
    1b46:	e0f6      	b.n	1d36 <tc_init+0x266>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1b48:	4642      	mov	r2, r8
    1b4a:	7c13      	ldrb	r3, [r2, #16]
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d00c      	beq.n	1b6a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b50:	a902      	add	r1, sp, #8
    1b52:	2301      	movs	r3, #1
    1b54:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1b56:	2200      	movs	r2, #0
    1b58:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1b5a:	4640      	mov	r0, r8
    1b5c:	6980      	ldr	r0, [r0, #24]
    1b5e:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b60:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b62:	4642      	mov	r2, r8
    1b64:	7d10      	ldrb	r0, [r2, #20]
    1b66:	4b7a      	ldr	r3, [pc, #488]	; (1d50 <tc_init+0x280>)
    1b68:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1b6a:	4640      	mov	r0, r8
    1b6c:	7f03      	ldrb	r3, [r0, #28]
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d00b      	beq.n	1b8a <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b72:	a902      	add	r1, sp, #8
    1b74:	2301      	movs	r3, #1
    1b76:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1b78:	2200      	movs	r2, #0
    1b7a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1b7c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1b7e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b80:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b82:	6a03      	ldr	r3, [r0, #32]
    1b84:	b2d8      	uxtb	r0, r3
    1b86:	4b72      	ldr	r3, [pc, #456]	; (1d50 <tc_init+0x280>)
    1b88:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1b8a:	4b72      	ldr	r3, [pc, #456]	; (1d54 <tc_init+0x284>)
    1b8c:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1b8e:	4648      	mov	r0, r9
    1b90:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1b92:	a803      	add	r0, sp, #12
    1b94:	5a12      	ldrh	r2, [r2, r0]
    1b96:	430a      	orrs	r2, r1
    1b98:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1b9a:	4641      	mov	r1, r8
    1b9c:	788b      	ldrb	r3, [r1, #2]
    1b9e:	2b08      	cmp	r3, #8
    1ba0:	d108      	bne.n	1bb4 <tc_init+0xe4>
    1ba2:	4b6c      	ldr	r3, [pc, #432]	; (1d54 <tc_init+0x284>)
    1ba4:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1ba6:	4648      	mov	r0, r9
    1ba8:	3001      	adds	r0, #1
    1baa:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1bac:	a903      	add	r1, sp, #12
    1bae:	5a41      	ldrh	r1, [r0, r1]
    1bb0:	430a      	orrs	r2, r1
    1bb2:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1bb4:	a901      	add	r1, sp, #4
    1bb6:	4642      	mov	r2, r8
    1bb8:	7813      	ldrb	r3, [r2, #0]
    1bba:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1bbc:	ab05      	add	r3, sp, #20
    1bbe:	4648      	mov	r0, r9
    1bc0:	5c1e      	ldrb	r6, [r3, r0]
    1bc2:	1c30      	adds	r0, r6, #0
    1bc4:	4b64      	ldr	r3, [pc, #400]	; (1d58 <tc_init+0x288>)
    1bc6:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1bc8:	1c30      	adds	r0, r6, #0
    1bca:	4b64      	ldr	r3, [pc, #400]	; (1d5c <tc_init+0x28c>)
    1bcc:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1bce:	4641      	mov	r1, r8
    1bd0:	8888      	ldrh	r0, [r1, #4]
    1bd2:	890b      	ldrh	r3, [r1, #8]
    1bd4:	4303      	orrs	r3, r0
    1bd6:	7988      	ldrb	r0, [r1, #6]
    1bd8:	788a      	ldrb	r2, [r1, #2]
    1bda:	4310      	orrs	r0, r2
    1bdc:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1bde:	784b      	ldrb	r3, [r1, #1]
    1be0:	2b00      	cmp	r3, #0
    1be2:	d002      	beq.n	1bea <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1be4:	2380      	movs	r3, #128	; 0x80
    1be6:	011b      	lsls	r3, r3, #4
    1be8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1bea:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1bec:	227f      	movs	r2, #127	; 0x7f
    1bee:	89cb      	ldrh	r3, [r1, #14]
    1bf0:	0a1b      	lsrs	r3, r3, #8
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1bf2:	4393      	bics	r3, r2
    1bf4:	d1fb      	bne.n	1bee <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1bf6:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1bf8:	4642      	mov	r2, r8
    1bfa:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    1bfc:	1e43      	subs	r3, r0, #1
    1bfe:	4198      	sbcs	r0, r3
    1c00:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1c02:	7b93      	ldrb	r3, [r2, #14]
    1c04:	2b00      	cmp	r3, #0
    1c06:	d001      	beq.n	1c0c <tc_init+0x13c>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1c08:	2301      	movs	r3, #1
    1c0a:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c0c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c0e:	227f      	movs	r2, #127	; 0x7f
    1c10:	89cb      	ldrh	r3, [r1, #14]
    1c12:	0a1b      	lsrs	r3, r3, #8
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1c14:	4393      	bics	r3, r2
    1c16:	d1fb      	bne.n	1c10 <tc_init+0x140>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1c18:	23ff      	movs	r3, #255	; 0xff
    1c1a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1c1c:	2800      	cmp	r0, #0
    1c1e:	d006      	beq.n	1c2e <tc_init+0x15e>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c20:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c22:	227f      	movs	r2, #127	; 0x7f
    1c24:	89cb      	ldrh	r3, [r1, #14]
    1c26:	0a1b      	lsrs	r3, r3, #8
		while (tc_is_syncing(module_inst)) {
    1c28:	4393      	bics	r3, r2
    1c2a:	d1fb      	bne.n	1c24 <tc_init+0x154>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1c2c:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1c2e:	4643      	mov	r3, r8
    1c30:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1c32:	7adb      	ldrb	r3, [r3, #11]
    1c34:	2b00      	cmp	r3, #0
    1c36:	d001      	beq.n	1c3c <tc_init+0x16c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c38:	2310      	movs	r3, #16
    1c3a:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1c3c:	4641      	mov	r1, r8
    1c3e:	7b0b      	ldrb	r3, [r1, #12]
    1c40:	2b00      	cmp	r3, #0
    1c42:	d001      	beq.n	1c48 <tc_init+0x178>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c44:	2320      	movs	r3, #32
    1c46:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c48:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c4a:	227f      	movs	r2, #127	; 0x7f
    1c4c:	89cb      	ldrh	r3, [r1, #14]
    1c4e:	0a1b      	lsrs	r3, r3, #8
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1c50:	4393      	bics	r3, r2
    1c52:	d1fb      	bne.n	1c4c <tc_init+0x17c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1c54:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c56:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c58:	217f      	movs	r1, #127	; 0x7f
    1c5a:	89d3      	ldrh	r3, [r2, #14]
    1c5c:	0a1b      	lsrs	r3, r3, #8

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1c5e:	438b      	bics	r3, r1
    1c60:	d1fb      	bne.n	1c5a <tc_init+0x18a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1c62:	7923      	ldrb	r3, [r4, #4]
    1c64:	2b04      	cmp	r3, #4
    1c66:	d005      	beq.n	1c74 <tc_init+0x1a4>
    1c68:	2b08      	cmp	r3, #8
    1c6a:	d048      	beq.n	1cfe <tc_init+0x22e>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1c6c:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1c6e:	2b00      	cmp	r3, #0
    1c70:	d161      	bne.n	1d36 <tc_init+0x266>
    1c72:	e028      	b.n	1cc6 <tc_init+0x1f6>
    1c74:	217f      	movs	r1, #127	; 0x7f
    1c76:	89d3      	ldrh	r3, [r2, #14]
    1c78:	0a1b      	lsrs	r3, r3, #8
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1c7a:	438b      	bics	r3, r1
    1c7c:	d1fb      	bne.n	1c76 <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1c7e:	2328      	movs	r3, #40	; 0x28
    1c80:	4642      	mov	r2, r8
    1c82:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1c84:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c86:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c88:	227f      	movs	r2, #127	; 0x7f
    1c8a:	89cb      	ldrh	r3, [r1, #14]
    1c8c:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1c8e:	4393      	bics	r3, r2
    1c90:	d1fb      	bne.n	1c8a <tc_init+0x1ba>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1c92:	2329      	movs	r3, #41	; 0x29
    1c94:	4640      	mov	r0, r8
    1c96:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1c98:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c9a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c9c:	227f      	movs	r2, #127	; 0x7f
    1c9e:	89cb      	ldrh	r3, [r1, #14]
    1ca0:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1ca2:	4393      	bics	r3, r2
    1ca4:	d1fb      	bne.n	1c9e <tc_init+0x1ce>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1ca6:	232a      	movs	r3, #42	; 0x2a
    1ca8:	4641      	mov	r1, r8
    1caa:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1cac:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cae:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cb0:	227f      	movs	r2, #127	; 0x7f
    1cb2:	89cb      	ldrh	r3, [r1, #14]
    1cb4:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1cb6:	4393      	bics	r3, r2
    1cb8:	d1fb      	bne.n	1cb2 <tc_init+0x1e2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1cba:	232b      	movs	r3, #43	; 0x2b
    1cbc:	4642      	mov	r2, r8
    1cbe:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1cc0:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1cc2:	2000      	movs	r0, #0
    1cc4:	e037      	b.n	1d36 <tc_init+0x266>
    1cc6:	217f      	movs	r1, #127	; 0x7f
    1cc8:	89d3      	ldrh	r3, [r2, #14]
    1cca:	0a1b      	lsrs	r3, r3, #8

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1ccc:	438b      	bics	r3, r1
    1cce:	d1fb      	bne.n	1cc8 <tc_init+0x1f8>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1cd0:	4640      	mov	r0, r8
    1cd2:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1cd4:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cd6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cd8:	227f      	movs	r2, #127	; 0x7f
    1cda:	89cb      	ldrh	r3, [r1, #14]
    1cdc:	0a1b      	lsrs	r3, r3, #8

			while (tc_is_syncing(module_inst)) {
    1cde:	4393      	bics	r3, r2
    1ce0:	d1fb      	bne.n	1cda <tc_init+0x20a>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1ce2:	4641      	mov	r1, r8
    1ce4:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1ce6:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ce8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cea:	227f      	movs	r2, #127	; 0x7f
    1cec:	89cb      	ldrh	r3, [r1, #14]
    1cee:	0a1b      	lsrs	r3, r3, #8
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1cf0:	4393      	bics	r3, r2
    1cf2:	d1fb      	bne.n	1cec <tc_init+0x21c>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1cf4:	4642      	mov	r2, r8
    1cf6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1cf8:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1cfa:	2000      	movs	r0, #0
    1cfc:	e01b      	b.n	1d36 <tc_init+0x266>
    1cfe:	217f      	movs	r1, #127	; 0x7f
    1d00:	89d3      	ldrh	r3, [r2, #14]
    1d02:	0a1b      	lsrs	r3, r3, #8

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1d04:	438b      	bics	r3, r1
    1d06:	d1fb      	bne.n	1d00 <tc_init+0x230>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1d08:	4643      	mov	r3, r8
    1d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1d0c:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d0e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d10:	227f      	movs	r2, #127	; 0x7f
    1d12:	89cb      	ldrh	r3, [r1, #14]
    1d14:	0a1b      	lsrs	r3, r3, #8

			while (tc_is_syncing(module_inst)) {
    1d16:	4393      	bics	r3, r2
    1d18:	d1fb      	bne.n	1d12 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1d1a:	4640      	mov	r0, r8
    1d1c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1d1e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d20:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d22:	227f      	movs	r2, #127	; 0x7f
    1d24:	89cb      	ldrh	r3, [r1, #14]
    1d26:	0a1b      	lsrs	r3, r3, #8
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1d28:	4393      	bics	r3, r2
    1d2a:	d1fb      	bne.n	1d24 <tc_init+0x254>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1d2c:	4641      	mov	r1, r8
    1d2e:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1d30:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1d32:	2000      	movs	r0, #0
    1d34:	e7ff      	b.n	1d36 <tc_init+0x266>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1d36:	b007      	add	sp, #28
    1d38:	bc0c      	pop	{r2, r3}
    1d3a:	4690      	mov	r8, r2
    1d3c:	4699      	mov	r9, r3
    1d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d40:	00001a99 	.word	0x00001a99
    1d44:	0000ebc4 	.word	0x0000ebc4
    1d48:	0000cf81 	.word	0x0000cf81
    1d4c:	20001278 	.word	0x20001278
    1d50:	00001a45 	.word	0x00001a45
    1d54:	40000400 	.word	0x40000400
    1d58:	00001965 	.word	0x00001965
    1d5c:	000018d5 	.word	0x000018d5

00001d60 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1d60:	6802      	ldr	r2, [r0, #0]
    1d62:	217f      	movs	r1, #127	; 0x7f
    1d64:	89d3      	ldrh	r3, [r2, #14]
    1d66:	0a1b      	lsrs	r3, r3, #8

	while (tc_is_syncing(module_inst)) {
    1d68:	438b      	bics	r3, r1
    1d6a:	d1fb      	bne.n	1d64 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1d6c:	7903      	ldrb	r3, [r0, #4]
    1d6e:	2b04      	cmp	r3, #4
    1d70:	d005      	beq.n	1d7e <tc_get_count_value+0x1e>
    1d72:	2b08      	cmp	r3, #8
    1d74:	d009      	beq.n	1d8a <tc_get_count_value+0x2a>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1d76:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1d78:	2b00      	cmp	r3, #0
    1d7a:	d108      	bne.n	1d8e <tc_get_count_value+0x2e>
    1d7c:	e002      	b.n	1d84 <tc_get_count_value+0x24>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1d7e:	6910      	ldr	r0, [r2, #16]
    1d80:	b2c0      	uxtb	r0, r0
    1d82:	e004      	b.n	1d8e <tc_get_count_value+0x2e>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1d84:	6910      	ldr	r0, [r2, #16]
    1d86:	b280      	uxth	r0, r0
    1d88:	e001      	b.n	1d8e <tc_get_count_value+0x2e>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    1d8a:	6910      	ldr	r0, [r2, #16]
    1d8c:	e7ff      	b.n	1d8e <tc_get_count_value+0x2e>
	}

	Assert(false);
	return 0;
}
    1d8e:	4770      	bx	lr

00001d90 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1d90:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1d92:	6804      	ldr	r4, [r0, #0]
    1d94:	257f      	movs	r5, #127	; 0x7f
    1d96:	89e3      	ldrh	r3, [r4, #14]
    1d98:	0a1b      	lsrs	r3, r3, #8

	while (tc_is_syncing(module_inst)) {
    1d9a:	43ab      	bics	r3, r5
    1d9c:	d1fb      	bne.n	1d96 <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1d9e:	7903      	ldrb	r3, [r0, #4]
    1da0:	2b04      	cmp	r3, #4
    1da2:	d005      	beq.n	1db0 <tc_set_compare_value+0x20>
    1da4:	2b08      	cmp	r3, #8
    1da6:	d014      	beq.n	1dd2 <tc_set_compare_value+0x42>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1da8:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1daa:	2b00      	cmp	r3, #0
    1dac:	d119      	bne.n	1de2 <tc_set_compare_value+0x52>
    1dae:	e007      	b.n	1dc0 <tc_set_compare_value+0x30>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1db0:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    1db2:	2901      	cmp	r1, #1
    1db4:	d815      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    1db6:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    1db8:	1861      	adds	r1, r4, r1
    1dba:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    1dbc:	2000      	movs	r0, #0
    1dbe:	e010      	b.n	1de2 <tc_set_compare_value+0x52>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1dc0:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    1dc2:	2901      	cmp	r1, #1
    1dc4:	d80d      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    1dc6:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    1dc8:	310c      	adds	r1, #12
    1dca:	0049      	lsls	r1, r1, #1
    1dcc:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    1dce:	2000      	movs	r0, #0
    1dd0:	e007      	b.n	1de2 <tc_set_compare_value+0x52>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1dd2:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    1dd4:	2901      	cmp	r1, #1
    1dd6:	d804      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    1dd8:	3106      	adds	r1, #6
    1dda:	0089      	lsls	r1, r1, #2
    1ddc:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    1dde:	2000      	movs	r0, #0
    1de0:	e7ff      	b.n	1de2 <tc_set_compare_value+0x52>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    1de2:	bd30      	pop	{r4, r5, pc}

00001de4 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1de4:	1c93      	adds	r3, r2, #2
    1de6:	009b      	lsls	r3, r3, #2
    1de8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1dea:	2a02      	cmp	r2, #2
    1dec:	d104      	bne.n	1df8 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1dee:	7e02      	ldrb	r2, [r0, #24]
    1df0:	2310      	movs	r3, #16
    1df2:	4313      	orrs	r3, r2
    1df4:	7603      	strb	r3, [r0, #24]
    1df6:	e00c      	b.n	1e12 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1df8:	2a03      	cmp	r2, #3
    1dfa:	d104      	bne.n	1e06 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1dfc:	7e02      	ldrb	r2, [r0, #24]
    1dfe:	2320      	movs	r3, #32
    1e00:	4313      	orrs	r3, r2
    1e02:	7603      	strb	r3, [r0, #24]
    1e04:	e005      	b.n	1e12 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1e06:	2301      	movs	r3, #1
    1e08:	4093      	lsls	r3, r2
    1e0a:	1c1a      	adds	r2, r3, #0
    1e0c:	7e03      	ldrb	r3, [r0, #24]
    1e0e:	431a      	orrs	r2, r3
    1e10:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1e12:	2000      	movs	r0, #0
    1e14:	4770      	bx	lr
    1e16:	46c0      	nop			; (mov r8, r8)

00001e18 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1e18:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1e1a:	0080      	lsls	r0, r0, #2
    1e1c:	4b14      	ldr	r3, [pc, #80]	; (1e70 <_tc_interrupt_handler+0x58>)
    1e1e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1e20:	6823      	ldr	r3, [r4, #0]
    1e22:	68dd      	ldr	r5, [r3, #12]
    1e24:	0c2d      	lsrs	r5, r5, #16
    1e26:	7e23      	ldrb	r3, [r4, #24]
    1e28:	401d      	ands	r5, r3
    1e2a:	7e63      	ldrb	r3, [r4, #25]
    1e2c:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1e2e:	07ea      	lsls	r2, r5, #31
    1e30:	d505      	bpl.n	1e3e <_tc_interrupt_handler+0x26>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1e32:	1c20      	adds	r0, r4, #0
    1e34:	68a3      	ldr	r3, [r4, #8]
    1e36:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1e38:	2301      	movs	r3, #1
    1e3a:	6822      	ldr	r2, [r4, #0]
    1e3c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1e3e:	07ab      	lsls	r3, r5, #30
    1e40:	d505      	bpl.n	1e4e <_tc_interrupt_handler+0x36>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1e42:	1c20      	adds	r0, r4, #0
    1e44:	68e2      	ldr	r2, [r4, #12]
    1e46:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1e48:	2302      	movs	r3, #2
    1e4a:	6822      	ldr	r2, [r4, #0]
    1e4c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1e4e:	06eb      	lsls	r3, r5, #27
    1e50:	d505      	bpl.n	1e5e <_tc_interrupt_handler+0x46>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1e52:	1c20      	adds	r0, r4, #0
    1e54:	6922      	ldr	r2, [r4, #16]
    1e56:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1e58:	2310      	movs	r3, #16
    1e5a:	6822      	ldr	r2, [r4, #0]
    1e5c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1e5e:	06ab      	lsls	r3, r5, #26
    1e60:	d505      	bpl.n	1e6e <_tc_interrupt_handler+0x56>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1e62:	1c20      	adds	r0, r4, #0
    1e64:	6962      	ldr	r2, [r4, #20]
    1e66:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1e68:	6823      	ldr	r3, [r4, #0]
    1e6a:	2220      	movs	r2, #32
    1e6c:	739a      	strb	r2, [r3, #14]
	}
}
    1e6e:	bd38      	pop	{r3, r4, r5, pc}
    1e70:	20001278 	.word	0x20001278

00001e74 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1e74:	b508      	push	{r3, lr}
    1e76:	2000      	movs	r0, #0
    1e78:	4b01      	ldr	r3, [pc, #4]	; (1e80 <TC3_Handler+0xc>)
    1e7a:	4798      	blx	r3
    1e7c:	bd08      	pop	{r3, pc}
    1e7e:	46c0      	nop			; (mov r8, r8)
    1e80:	00001e19 	.word	0x00001e19

00001e84 <TC4_Handler>:
    1e84:	b508      	push	{r3, lr}
    1e86:	2001      	movs	r0, #1
    1e88:	4b01      	ldr	r3, [pc, #4]	; (1e90 <TC4_Handler+0xc>)
    1e8a:	4798      	blx	r3
    1e8c:	bd08      	pop	{r3, pc}
    1e8e:	46c0      	nop			; (mov r8, r8)
    1e90:	00001e19 	.word	0x00001e19

00001e94 <TC5_Handler>:
    1e94:	b508      	push	{r3, lr}
    1e96:	2002      	movs	r0, #2
    1e98:	4b01      	ldr	r3, [pc, #4]	; (1ea0 <TC5_Handler+0xc>)
    1e9a:	4798      	blx	r3
    1e9c:	bd08      	pop	{r3, pc}
    1e9e:	46c0      	nop			; (mov r8, r8)
    1ea0:	00001e19 	.word	0x00001e19

00001ea4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1ea4:	e7fe      	b.n	1ea4 <Dummy_Handler>
    1ea6:	46c0      	nop			; (mov r8, r8)

00001ea8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1ea8:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1eaa:	4b19      	ldr	r3, [pc, #100]	; (1f10 <Reset_Handler+0x68>)
    1eac:	4a19      	ldr	r2, [pc, #100]	; (1f14 <Reset_Handler+0x6c>)
    1eae:	429a      	cmp	r2, r3
    1eb0:	d003      	beq.n	1eba <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1eb2:	4b19      	ldr	r3, [pc, #100]	; (1f18 <Reset_Handler+0x70>)
    1eb4:	4a16      	ldr	r2, [pc, #88]	; (1f10 <Reset_Handler+0x68>)
    1eb6:	429a      	cmp	r2, r3
    1eb8:	d304      	bcc.n	1ec4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1eba:	4b18      	ldr	r3, [pc, #96]	; (1f1c <Reset_Handler+0x74>)
    1ebc:	4a18      	ldr	r2, [pc, #96]	; (1f20 <Reset_Handler+0x78>)
    1ebe:	429a      	cmp	r2, r3
    1ec0:	d310      	bcc.n	1ee4 <Reset_Handler+0x3c>
    1ec2:	e01b      	b.n	1efc <Reset_Handler+0x54>
    1ec4:	4b17      	ldr	r3, [pc, #92]	; (1f24 <Reset_Handler+0x7c>)
    1ec6:	4814      	ldr	r0, [pc, #80]	; (1f18 <Reset_Handler+0x70>)
    1ec8:	3003      	adds	r0, #3
    1eca:	1ac0      	subs	r0, r0, r3
    1ecc:	0880      	lsrs	r0, r0, #2
    1ece:	3001      	adds	r0, #1
    1ed0:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1ed2:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1ed4:	490e      	ldr	r1, [pc, #56]	; (1f10 <Reset_Handler+0x68>)
    1ed6:	4a0f      	ldr	r2, [pc, #60]	; (1f14 <Reset_Handler+0x6c>)
    1ed8:	58d4      	ldr	r4, [r2, r3]
    1eda:	50cc      	str	r4, [r1, r3]
    1edc:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1ede:	4283      	cmp	r3, r0
    1ee0:	d1fa      	bne.n	1ed8 <Reset_Handler+0x30>
    1ee2:	e7ea      	b.n	1eba <Reset_Handler+0x12>
    1ee4:	4b0e      	ldr	r3, [pc, #56]	; (1f20 <Reset_Handler+0x78>)
    1ee6:	1d1a      	adds	r2, r3, #4
    1ee8:	490c      	ldr	r1, [pc, #48]	; (1f1c <Reset_Handler+0x74>)
    1eea:	3103      	adds	r1, #3
    1eec:	1a89      	subs	r1, r1, r2
    1eee:	0889      	lsrs	r1, r1, #2
    1ef0:	0089      	lsls	r1, r1, #2
    1ef2:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1ef4:	2100      	movs	r1, #0
    1ef6:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1ef8:	4293      	cmp	r3, r2
    1efa:	d1fc      	bne.n	1ef6 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1efc:	4b0a      	ldr	r3, [pc, #40]	; (1f28 <Reset_Handler+0x80>)
    1efe:	217f      	movs	r1, #127	; 0x7f
    1f00:	4a0a      	ldr	r2, [pc, #40]	; (1f2c <Reset_Handler+0x84>)
    1f02:	438a      	bics	r2, r1
    1f04:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1f06:	4b0a      	ldr	r3, [pc, #40]	; (1f30 <Reset_Handler+0x88>)
    1f08:	4798      	blx	r3

        /* Branch to main function */
        main();
    1f0a:	4b0a      	ldr	r3, [pc, #40]	; (1f34 <Reset_Handler+0x8c>)
    1f0c:	4798      	blx	r3
    1f0e:	e7fe      	b.n	1f0e <Reset_Handler+0x66>
    1f10:	20000000 	.word	0x20000000
    1f14:	0000f958 	.word	0x0000f958
    1f18:	200000a0 	.word	0x200000a0
    1f1c:	20001c40 	.word	0x20001c40
    1f20:	200000a0 	.word	0x200000a0
    1f24:	20000004 	.word	0x20000004
    1f28:	e000ed00 	.word	0xe000ed00
    1f2c:	00000000 	.word	0x00000000
    1f30:	0000cf39 	.word	0x0000cf39
    1f34:	0000c725 	.word	0x0000c725

00001f38 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f3a:	4647      	mov	r7, r8
    1f3c:	b480      	push	{r7}
    1f3e:	1c0c      	adds	r4, r1, #0
    1f40:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1f42:	2800      	cmp	r0, #0
    1f44:	d10c      	bne.n	1f60 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    1f46:	2a00      	cmp	r2, #0
    1f48:	dd0d      	ble.n	1f66 <_read+0x2e>
    1f4a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1f4c:	4e09      	ldr	r6, [pc, #36]	; (1f74 <_read+0x3c>)
    1f4e:	4d0a      	ldr	r5, [pc, #40]	; (1f78 <_read+0x40>)
    1f50:	6830      	ldr	r0, [r6, #0]
    1f52:	1c21      	adds	r1, r4, #0
    1f54:	682b      	ldr	r3, [r5, #0]
    1f56:	4798      	blx	r3
		ptr++;
    1f58:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1f5a:	42bc      	cmp	r4, r7
    1f5c:	d1f8      	bne.n	1f50 <_read+0x18>
    1f5e:	e004      	b.n	1f6a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    1f60:	2001      	movs	r0, #1
    1f62:	4240      	negs	r0, r0
    1f64:	e002      	b.n	1f6c <_read+0x34>
	}

	for (; len > 0; --len) {
    1f66:	2000      	movs	r0, #0
    1f68:	e000      	b.n	1f6c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    1f6a:	4640      	mov	r0, r8
	}
	return nChars;
}
    1f6c:	bc04      	pop	{r2}
    1f6e:	4690      	mov	r8, r2
    1f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f72:	46c0      	nop			; (mov r8, r8)
    1f74:	2000128c 	.word	0x2000128c
    1f78:	20001284 	.word	0x20001284

00001f7c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f7e:	4647      	mov	r7, r8
    1f80:	b480      	push	{r7}
    1f82:	1c0e      	adds	r6, r1, #0
    1f84:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    1f86:	3801      	subs	r0, #1
    1f88:	2802      	cmp	r0, #2
    1f8a:	d810      	bhi.n	1fae <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1f8c:	2a00      	cmp	r2, #0
    1f8e:	d011      	beq.n	1fb4 <_write+0x38>
    1f90:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1f92:	4b0d      	ldr	r3, [pc, #52]	; (1fc8 <_write+0x4c>)
    1f94:	4698      	mov	r8, r3
    1f96:	4f0d      	ldr	r7, [pc, #52]	; (1fcc <_write+0x50>)
    1f98:	4643      	mov	r3, r8
    1f9a:	6818      	ldr	r0, [r3, #0]
    1f9c:	5d31      	ldrb	r1, [r6, r4]
    1f9e:	683b      	ldr	r3, [r7, #0]
    1fa0:	4798      	blx	r3
    1fa2:	2800      	cmp	r0, #0
    1fa4:	db08      	blt.n	1fb8 <_write+0x3c>
			return -1;
		}
		++nChars;
    1fa6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1fa8:	42a5      	cmp	r5, r4
    1faa:	d1f5      	bne.n	1f98 <_write+0x1c>
    1fac:	e007      	b.n	1fbe <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    1fae:	2001      	movs	r0, #1
    1fb0:	4240      	negs	r0, r0
    1fb2:	e005      	b.n	1fc0 <_write+0x44>
	}

	for (; len != 0; --len) {
    1fb4:	2000      	movs	r0, #0
    1fb6:	e003      	b.n	1fc0 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    1fb8:	2001      	movs	r0, #1
    1fba:	4240      	negs	r0, r0
    1fbc:	e000      	b.n	1fc0 <_write+0x44>
		}
		++nChars;
    1fbe:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    1fc0:	bc04      	pop	{r2}
    1fc2:	4690      	mov	r8, r2
    1fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fc6:	46c0      	nop			; (mov r8, r8)
    1fc8:	2000128c 	.word	0x2000128c
    1fcc:	20001288 	.word	0x20001288

00001fd0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1fd0:	4b06      	ldr	r3, [pc, #24]	; (1fec <_sbrk+0x1c>)
    1fd2:	681b      	ldr	r3, [r3, #0]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d102      	bne.n	1fde <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    1fd8:	4a05      	ldr	r2, [pc, #20]	; (1ff0 <_sbrk+0x20>)
    1fda:	4b04      	ldr	r3, [pc, #16]	; (1fec <_sbrk+0x1c>)
    1fdc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1fde:	4a03      	ldr	r2, [pc, #12]	; (1fec <_sbrk+0x1c>)
    1fe0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    1fe2:	1818      	adds	r0, r3, r0
    1fe4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    1fe6:	1c18      	adds	r0, r3, #0
    1fe8:	4770      	bx	lr
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	200000fc 	.word	0x200000fc
    1ff0:	20003c40 	.word	0x20003c40

00001ff4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    1ff4:	2001      	movs	r0, #1
}
    1ff6:	4240      	negs	r0, r0
    1ff8:	4770      	bx	lr
    1ffa:	46c0      	nop			; (mov r8, r8)

00001ffc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1ffc:	2380      	movs	r3, #128	; 0x80
    1ffe:	019b      	lsls	r3, r3, #6
    2000:	604b      	str	r3, [r1, #4]

	return 0;
}
    2002:	2000      	movs	r0, #0
    2004:	4770      	bx	lr
    2006:	46c0      	nop			; (mov r8, r8)

00002008 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2008:	2001      	movs	r0, #1
    200a:	4770      	bx	lr

0000200c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    200c:	2000      	movs	r0, #0
    200e:	4770      	bx	lr

00002010 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2010:	b570      	push	{r4, r5, r6, lr}
    2012:	b082      	sub	sp, #8
    2014:	1c05      	adds	r5, r0, #0
    2016:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2018:	2200      	movs	r2, #0
    201a:	466b      	mov	r3, sp
    201c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    201e:	4c06      	ldr	r4, [pc, #24]	; (2038 <usart_serial_getchar+0x28>)
    2020:	1c28      	adds	r0, r5, #0
    2022:	4669      	mov	r1, sp
    2024:	3106      	adds	r1, #6
    2026:	47a0      	blx	r4
    2028:	2800      	cmp	r0, #0
    202a:	d1f9      	bne.n	2020 <usart_serial_getchar+0x10>

	*c = temp;
    202c:	466b      	mov	r3, sp
    202e:	3306      	adds	r3, #6
    2030:	881b      	ldrh	r3, [r3, #0]
    2032:	7033      	strb	r3, [r6, #0]
}
    2034:	b002      	add	sp, #8
    2036:	bd70      	pop	{r4, r5, r6, pc}
    2038:	000010a1 	.word	0x000010a1

0000203c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    203c:	b570      	push	{r4, r5, r6, lr}
    203e:	1c06      	adds	r6, r0, #0
    2040:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2042:	4c03      	ldr	r4, [pc, #12]	; (2050 <usart_serial_putchar+0x14>)
    2044:	1c30      	adds	r0, r6, #0
    2046:	1c29      	adds	r1, r5, #0
    2048:	47a0      	blx	r4
    204a:	2800      	cmp	r0, #0
    204c:	d1fa      	bne.n	2044 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    204e:	bd70      	pop	{r4, r5, r6, pc}
    2050:	00001075 	.word	0x00001075

00002054 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    2054:	b500      	push	{lr}
    2056:	b083      	sub	sp, #12
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    2058:	4813      	ldr	r0, [pc, #76]	; (20a8 <USART_HOST_ISR_VECT+0x54>)
    205a:	4669      	mov	r1, sp
    205c:	3107      	adds	r1, #7
    205e:	2201      	movs	r2, #1
    2060:	4b12      	ldr	r3, [pc, #72]	; (20ac <USART_HOST_ISR_VECT+0x58>)
    2062:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2064:	b672      	cpsid	i
    2066:	f3bf 8f5f 	dmb	sy
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    206a:	2200      	movs	r2, #0
    206c:	4b10      	ldr	r3, [pc, #64]	; (20b0 <USART_HOST_ISR_VECT+0x5c>)
    206e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    2070:	4b10      	ldr	r3, [pc, #64]	; (20b4 <USART_HOST_ISR_VECT+0x60>)
    2072:	781a      	ldrb	r2, [r3, #0]
    2074:	3201      	adds	r2, #1
    2076:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
    2078:	4b0f      	ldr	r3, [pc, #60]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    207a:	781b      	ldrb	r3, [r3, #0]
    207c:	466a      	mov	r2, sp
    207e:	79d1      	ldrb	r1, [r2, #7]
    2080:	4a0e      	ldr	r2, [pc, #56]	; (20bc <USART_HOST_ISR_VECT+0x68>)
    2082:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    2084:	2b9b      	cmp	r3, #155	; 0x9b
    2086:	d103      	bne.n	2090 <USART_HOST_ISR_VECT+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    2088:	2200      	movs	r2, #0
    208a:	4b0b      	ldr	r3, [pc, #44]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    208c:	701a      	strb	r2, [r3, #0]
    208e:	e002      	b.n	2096 <USART_HOST_ISR_VECT+0x42>
	} else {
		serial_rx_buf_tail++;
    2090:	3301      	adds	r3, #1
    2092:	4a09      	ldr	r2, [pc, #36]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    2094:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2096:	2201      	movs	r2, #1
    2098:	4b05      	ldr	r3, [pc, #20]	; (20b0 <USART_HOST_ISR_VECT+0x5c>)
    209a:	701a      	strb	r2, [r3, #0]
    209c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    20a0:	b662      	cpsie	i
}
    20a2:	b003      	add	sp, #12
    20a4:	bd00      	pop	{pc}
    20a6:	46c0      	nop			; (mov r8, r8)
    20a8:	2000019c 	.word	0x2000019c
    20ac:	00001121 	.word	0x00001121
    20b0:	20000008 	.word	0x20000008
    20b4:	200001d1 	.word	0x200001d1
    20b8:	200001d0 	.word	0x200001d0
    20bc:	20000100 	.word	0x20000100

000020c0 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    20c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    20c2:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    20c4:	2380      	movs	r3, #128	; 0x80
    20c6:	05db      	lsls	r3, r3, #23
    20c8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    20ca:	2300      	movs	r3, #0
    20cc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    20ce:	22ff      	movs	r2, #255	; 0xff
    20d0:	4668      	mov	r0, sp
    20d2:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    20d4:	2200      	movs	r2, #0
    20d6:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    20d8:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    20da:	2196      	movs	r1, #150	; 0x96
    20dc:	0189      	lsls	r1, r1, #6
    20de:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    20e0:	2601      	movs	r6, #1
    20e2:	2124      	movs	r1, #36	; 0x24
    20e4:	5446      	strb	r6, [r0, r1]
	config->transmitter_enable = true;
    20e6:	2125      	movs	r1, #37	; 0x25
    20e8:	5446      	strb	r6, [r0, r1]
	config->clock_polarity_inverted = false;
    20ea:	2126      	movs	r1, #38	; 0x26
    20ec:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    20ee:	2127      	movs	r1, #39	; 0x27
    20f0:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    20f2:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    20f4:	212c      	movs	r1, #44	; 0x2c
    20f6:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    20f8:	212d      	movs	r1, #45	; 0x2d
    20fa:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    20fc:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    20fe:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2100:	76c3      	strb	r3, [r0, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2102:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    2104:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    2106:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                        = 19;
    2108:	2313      	movs	r3, #19
    210a:	7683      	strb	r3, [r0, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    210c:	7742      	strb	r2, [r0, #29]
#if SAMD || SAMR21
	struct usart_config host_uart_config;
	/* Configure USART for unit test output */
	usart_get_config_defaults(&host_uart_config);
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    210e:	2380      	movs	r3, #128	; 0x80
    2110:	035b      	lsls	r3, r3, #13
    2112:	9303      	str	r3, [sp, #12]

	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    2114:	4b2a      	ldr	r3, [pc, #168]	; (21c0 <sio2host_init+0x100>)
    2116:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    2118:	4b2a      	ldr	r3, [pc, #168]	; (21c4 <sio2host_init+0x104>)
    211a:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    211c:	2301      	movs	r3, #1
    211e:	425b      	negs	r3, r3
    2120:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    2122:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2124:	4c28      	ldr	r4, [pc, #160]	; (21c8 <sio2host_init+0x108>)
    2126:	4b29      	ldr	r3, [pc, #164]	; (21cc <sio2host_init+0x10c>)
    2128:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    212a:	4a29      	ldr	r2, [pc, #164]	; (21d0 <sio2host_init+0x110>)
    212c:	4b29      	ldr	r3, [pc, #164]	; (21d4 <sio2host_init+0x114>)
    212e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2130:	4a29      	ldr	r2, [pc, #164]	; (21d8 <sio2host_init+0x118>)
    2132:	4b2a      	ldr	r3, [pc, #168]	; (21dc <sio2host_init+0x11c>)
    2134:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2136:	1c20      	adds	r0, r4, #0
    2138:	4929      	ldr	r1, [pc, #164]	; (21e0 <sio2host_init+0x120>)
    213a:	466a      	mov	r2, sp
    213c:	4b29      	ldr	r3, [pc, #164]	; (21e4 <sio2host_init+0x124>)
    213e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2140:	4f29      	ldr	r7, [pc, #164]	; (21e8 <sio2host_init+0x128>)
    2142:	683b      	ldr	r3, [r7, #0]
    2144:	6898      	ldr	r0, [r3, #8]
    2146:	2100      	movs	r1, #0
    2148:	4d28      	ldr	r5, [pc, #160]	; (21ec <sio2host_init+0x12c>)
    214a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    214c:	683b      	ldr	r3, [r7, #0]
    214e:	6858      	ldr	r0, [r3, #4]
    2150:	2100      	movs	r1, #0
    2152:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2154:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2156:	1c28      	adds	r0, r5, #0
    2158:	4b25      	ldr	r3, [pc, #148]	; (21f0 <sio2host_init+0x130>)
    215a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    215c:	231f      	movs	r3, #31
    215e:	4018      	ands	r0, r3
    2160:	4086      	lsls	r6, r0
    2162:	4b24      	ldr	r3, [pc, #144]	; (21f4 <sio2host_init+0x134>)
    2164:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2166:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2168:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    216a:	2b00      	cmp	r3, #0
    216c:	d1fc      	bne.n	2168 <sio2host_init+0xa8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    216e:	682a      	ldr	r2, [r5, #0]
    2170:	2302      	movs	r3, #2
    2172:	4313      	orrs	r3, r2
    2174:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2176:	4b14      	ldr	r3, [pc, #80]	; (21c8 <sio2host_init+0x108>)
    2178:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    217a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    217c:	2a00      	cmp	r2, #0
    217e:	d1fc      	bne.n	217a <sio2host_init+0xba>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    2180:	6859      	ldr	r1, [r3, #4]
    2182:	2280      	movs	r2, #128	; 0x80
    2184:	0252      	lsls	r2, r2, #9
    2186:	430a      	orrs	r2, r1
    2188:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    218a:	2101      	movs	r1, #1
    218c:	4a0e      	ldr	r2, [pc, #56]	; (21c8 <sio2host_init+0x108>)
    218e:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2190:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2192:	2a00      	cmp	r2, #0
    2194:	d1fc      	bne.n	2190 <sio2host_init+0xd0>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    2196:	6859      	ldr	r1, [r3, #4]
    2198:	2280      	movs	r2, #128	; 0x80
    219a:	0292      	lsls	r2, r2, #10
    219c:	430a      	orrs	r2, r1
    219e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    21a0:	2201      	movs	r2, #1
    21a2:	4b09      	ldr	r3, [pc, #36]	; (21c8 <sio2host_init+0x108>)
    21a4:	719a      	strb	r2, [r3, #6]
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
	USART_HOST_RX_ISR_ENABLE();
    21a6:	2000      	movs	r0, #0
    21a8:	4913      	ldr	r1, [pc, #76]	; (21f8 <sio2host_init+0x138>)
    21aa:	4b14      	ldr	r3, [pc, #80]	; (21fc <sio2host_init+0x13c>)
    21ac:	4798      	blx	r3
    21ae:	2204      	movs	r2, #4
    21b0:	4b0b      	ldr	r3, [pc, #44]	; (21e0 <sio2host_init+0x120>)
    21b2:	759a      	strb	r2, [r3, #22]
    21b4:	2280      	movs	r2, #128	; 0x80
    21b6:	0092      	lsls	r2, r2, #2
    21b8:	4b0e      	ldr	r3, [pc, #56]	; (21f4 <sio2host_init+0x134>)
    21ba:	601a      	str	r2, [r3, #0]
}
    21bc:	b011      	add	sp, #68	; 0x44
    21be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21c0:	001b0005 	.word	0x001b0005
    21c4:	001c0005 	.word	0x001c0005
    21c8:	2000019c 	.word	0x2000019c
    21cc:	2000128c 	.word	0x2000128c
    21d0:	0000203d 	.word	0x0000203d
    21d4:	20001288 	.word	0x20001288
    21d8:	00002011 	.word	0x00002011
    21dc:	20001284 	.word	0x20001284
    21e0:	42001400 	.word	0x42001400
    21e4:	00000d6d 	.word	0x00000d6d
    21e8:	2000003c 	.word	0x2000003c
    21ec:	0000d461 	.word	0x0000d461
    21f0:	00000949 	.word	0x00000949
    21f4:	e000e100 	.word	0xe000e100
    21f8:	00002055 	.word	0x00002055
    21fc:	0000090d 	.word	0x0000090d

00002200 <mac_task>:
 * MLME and MCPS queues are removed alternately, starting with MLME queue.
 *
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
    2200:	b510      	push	{r4, lr}
	uint8_t *event = NULL;
	bool processed_event = false;

	if (!mac_busy) {
    2202:	4b11      	ldr	r3, [pc, #68]	; (2248 <mac_task+0x48>)
    2204:	781b      	ldrb	r3, [r3, #0]
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
	uint8_t *event = NULL;
	bool processed_event = false;
    2206:	2400      	movs	r4, #0

	if (!mac_busy) {
    2208:	2b00      	cmp	r3, #0
    220a:	d10e      	bne.n	222a <mac_task+0x2a>
		/* Check whether queue is empty */
		if (nhle_mac_q.size != 0) {
    220c:	4b0f      	ldr	r3, [pc, #60]	; (224c <mac_task+0x4c>)
    220e:	7a1b      	ldrb	r3, [r3, #8]
    2210:	2b00      	cmp	r3, #0
    2212:	d00a      	beq.n	222a <mac_task+0x2a>
			event = (uint8_t *)qmm_queue_remove(&nhle_mac_q, NULL);
    2214:	480d      	ldr	r0, [pc, #52]	; (224c <mac_task+0x4c>)
    2216:	2100      	movs	r1, #0
    2218:	4b0d      	ldr	r3, [pc, #52]	; (2250 <mac_task+0x50>)
    221a:	4798      	blx	r3

			/* If an event has been detected, handle it. */
			if (NULL != event) {
    221c:	2800      	cmp	r0, #0
    221e:	d003      	beq.n	2228 <mac_task+0x28>
				/* Process event due to NHLE requests */
				dispatch_event(event);
    2220:	4b0c      	ldr	r3, [pc, #48]	; (2254 <mac_task+0x54>)
    2222:	4798      	blx	r3
				processed_event = true;
    2224:	2401      	movs	r4, #1
    2226:	e000      	b.n	222a <mac_task+0x2a>
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
	uint8_t *event = NULL;
	bool processed_event = false;
    2228:	2400      	movs	r4, #0
	/*
	 * Internal event queue should be dispatched
	 * irrespective of the dispatcher state.
	 */
	/* Check whether queue is empty */
	if (tal_mac_q.size != 0) {
    222a:	4b0b      	ldr	r3, [pc, #44]	; (2258 <mac_task+0x58>)
    222c:	7a1b      	ldrb	r3, [r3, #8]
    222e:	2b00      	cmp	r3, #0
    2230:	d008      	beq.n	2244 <mac_task+0x44>
		event = (uint8_t *)qmm_queue_remove(&tal_mac_q, NULL);
    2232:	4809      	ldr	r0, [pc, #36]	; (2258 <mac_task+0x58>)
    2234:	2100      	movs	r1, #0
    2236:	4b06      	ldr	r3, [pc, #24]	; (2250 <mac_task+0x50>)
    2238:	4798      	blx	r3

		/* If an event has been detected, handle it. */
		if (NULL != event) {
    223a:	2800      	cmp	r0, #0
    223c:	d002      	beq.n	2244 <mac_task+0x44>
			dispatch_event(event);
    223e:	4b05      	ldr	r3, [pc, #20]	; (2254 <mac_task+0x54>)
    2240:	4798      	blx	r3
			processed_event = true;
    2242:	2401      	movs	r4, #1
		}
	}

	return processed_event;
}
    2244:	1c20      	adds	r0, r4, #0
    2246:	bd10      	pop	{r4, pc}
    2248:	20001365 	.word	0x20001365
    224c:	200012b8 	.word	0x200012b8
    2250:	0000a0c5 	.word	0x0000a0c5
    2254:	00005135 	.word	0x00005135
    2258:	20001320 	.word	0x20001320

0000225c <wpan_init>:
/* === Prototypes ========================================================== */

/* === Implementation ====================================================== */

retval_t wpan_init(void)
{
    225c:	b508      	push	{r3, lr}
	/* Init queue used for MAC to next higher layer communication */
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&mac_nhle_q, MAC_NHLE_QUEUE_CAPACITY);
#else
	qmm_queue_init(&mac_nhle_q);
    225e:	4803      	ldr	r0, [pc, #12]	; (226c <wpan_init+0x10>)
    2260:	4b03      	ldr	r3, [pc, #12]	; (2270 <wpan_init+0x14>)
    2262:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	/*
	 * Initialize MAC.
	 */
	return mac_init();
    2264:	4b03      	ldr	r3, [pc, #12]	; (2274 <wpan_init+0x18>)
    2266:	4798      	blx	r3
}
    2268:	bd08      	pop	{r3, pc}
    226a:	46c0      	nop			; (mov r8, r8)
    226c:	20001368 	.word	0x20001368
    2270:	0000a029 	.word	0x0000a029
    2274:	000070bd 	.word	0x000070bd

00002278 <wpan_task>:

bool wpan_task(void)
{
    2278:	b510      	push	{r4, lr}
	bool event_processed;
	uint8_t *event = NULL;

	/* mac_task returns true if a request was processed completely */
	event_processed = mac_task();
    227a:	4b09      	ldr	r3, [pc, #36]	; (22a0 <wpan_task+0x28>)
    227c:	4798      	blx	r3
    227e:	1c04      	adds	r4, r0, #0

	/*
	 * MAC to NHLE event queue should be dispatched
	 * irrespective of the dispatcher state.
	 */
	event = (uint8_t *)qmm_queue_remove(&mac_nhle_q, NULL);
    2280:	4808      	ldr	r0, [pc, #32]	; (22a4 <wpan_task+0x2c>)
    2282:	2100      	movs	r1, #0
    2284:	4b08      	ldr	r3, [pc, #32]	; (22a8 <wpan_task+0x30>)
    2286:	4798      	blx	r3

	/* If an event has been detected, handle it. */
	if (NULL != event) {
    2288:	2800      	cmp	r0, #0
    228a:	d002      	beq.n	2292 <wpan_task+0x1a>
		dispatch_event(event);
    228c:	4b07      	ldr	r3, [pc, #28]	; (22ac <wpan_task+0x34>)
    228e:	4798      	blx	r3
		event_processed = true;
    2290:	2401      	movs	r4, #1
	}

#ifdef ENABLE_RTB
	rtb_task();
#endif  /* ENABLE_RTB */
	tal_task();
    2292:	4b07      	ldr	r3, [pc, #28]	; (22b0 <wpan_task+0x38>)
    2294:	4798      	blx	r3
	pal_task();
    2296:	4b07      	ldr	r3, [pc, #28]	; (22b4 <wpan_task+0x3c>)
    2298:	4798      	blx	r3

	return (event_processed);
}
    229a:	1c20      	adds	r0, r4, #0
    229c:	bd10      	pop	{r4, pc}
    229e:	46c0      	nop			; (mov r8, r8)
    22a0:	00002201 	.word	0x00002201
    22a4:	20001368 	.word	0x20001368
    22a8:	0000a0c5 	.word	0x0000a0c5
    22ac:	00005135 	.word	0x00005135
    22b0:	0000a4d9 	.word	0x0000a4d9
    22b4:	00009de9 	.word	0x00009de9

000022b8 <wpan_mcps_data_req>:
		uint8_t msduLength,
		uint8_t *msdu,
		uint8_t msduHandle,
		uint8_t TxOptions)
#endif  /* MAC_SECURITY */
{
    22b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22ba:	465f      	mov	r7, fp
    22bc:	4656      	mov	r6, sl
    22be:	464d      	mov	r5, r9
    22c0:	4644      	mov	r4, r8
    22c2:	b4f0      	push	{r4, r5, r6, r7}
    22c4:	4683      	mov	fp, r0
    22c6:	1c0e      	adds	r6, r1, #0
    22c8:	1c15      	adds	r5, r2, #0
    22ca:	4698      	mov	r8, r3
    22cc:	ab0a      	add	r3, sp, #40	; 0x28
    22ce:	781b      	ldrb	r3, [r3, #0]
    22d0:	469a      	mov	sl, r3
    22d2:	ab0b      	add	r3, sp, #44	; 0x2c
    22d4:	781b      	ldrb	r3, [r3, #0]
    22d6:	4699      	mov	r9, r3
	mcps_data_req_t *mcps_data_req;
	uint8_t *payload_pos;

	if (msduLength > aMaxMACPayloadSize) {
		/* Frame is too long and thus rejected immediately */
		return false;
    22d8:	2000      	movs	r0, #0
{
	buffer_t *buffer_header;
	mcps_data_req_t *mcps_data_req;
	uint8_t *payload_pos;

	if (msduLength > aMaxMACPayloadSize) {
    22da:	2a76      	cmp	r2, #118	; 0x76
    22dc:	d85a      	bhi.n	2394 <wpan_mcps_data_req+0xdc>
		/* Frame is too long and thus rejected immediately */
		return false;
	}

	/* Allocate a large buffer for mcps data request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    22de:	209c      	movs	r0, #156	; 0x9c
    22e0:	4b2f      	ldr	r3, [pc, #188]	; (23a0 <wpan_mcps_data_req+0xe8>)
    22e2:	4798      	blx	r3
    22e4:	1e07      	subs	r7, r0, #0

	if (NULL == buffer_header) {
    22e6:	d054      	beq.n	2392 <wpan_mcps_data_req+0xda>
		return false;
	}

	/* Get the buffer body from buffer header */

	mcps_data_req =  (mcps_data_req_t *)BMM_BUFFER_POINTER(buffer_header);
    22e8:	7803      	ldrb	r3, [r0, #0]
    22ea:	7844      	ldrb	r4, [r0, #1]
    22ec:	0224      	lsls	r4, r4, #8
    22ee:	431c      	orrs	r4, r3
    22f0:	7883      	ldrb	r3, [r0, #2]
    22f2:	041b      	lsls	r3, r3, #16
    22f4:	431c      	orrs	r4, r3
    22f6:	78c3      	ldrb	r3, [r0, #3]
    22f8:	061b      	lsls	r3, r3, #24
    22fa:	431c      	orrs	r4, r3

	/* Construct mcps_data_req_t message */
	mcps_data_req->cmdcode = MCPS_DATA_REQUEST;
    22fc:	2303      	movs	r3, #3
    22fe:	7023      	strb	r3, [r4, #0]

	/* Source addr mode */
	mcps_data_req->SrcAddrMode = SrcAddrMode;
    2300:	465b      	mov	r3, fp
    2302:	7063      	strb	r3, [r4, #1]

	/* Destination addr spec */
	mcps_data_req->DstAddrMode = DstAddrSpec->AddrMode;
    2304:	7833      	ldrb	r3, [r6, #0]
    2306:	70a3      	strb	r3, [r4, #2]

#ifdef TEST_HARNESS_BIG_ENDIAN
	mcps_data_req->DstPANId = CPU_ENDIAN_TO_LE16(DstAddrSpec->PANId);
#else
	mcps_data_req->DstPANId = DstAddrSpec->PANId;
    2308:	7871      	ldrb	r1, [r6, #1]
    230a:	78b2      	ldrb	r2, [r6, #2]
    230c:	70e1      	strb	r1, [r4, #3]
    230e:	7122      	strb	r2, [r4, #4]
#endif

	if ((WPAN_ADDRMODE_SHORT == mcps_data_req->DstAddrMode) ||
    2310:	3b02      	subs	r3, #2
    2312:	b2db      	uxtb	r3, r3
    2314:	2b01      	cmp	r3, #1
    2316:	d82a      	bhi.n	236e <wpan_mcps_data_req+0xb6>
			(WPAN_ADDRMODE_LONG  == mcps_data_req->DstAddrMode)) {
		/*
		 * In case a short address is indicated, but the address is not
		 * properly set, the entire address is first cleared.
		 */
		mcps_data_req->DstAddr = 0;
    2318:	2300      	movs	r3, #0
    231a:	7163      	strb	r3, [r4, #5]
    231c:	71a3      	strb	r3, [r4, #6]
    231e:	71e3      	strb	r3, [r4, #7]
    2320:	7223      	strb	r3, [r4, #8]
    2322:	7263      	strb	r3, [r4, #9]
    2324:	72a3      	strb	r3, [r4, #10]
    2326:	72e3      	strb	r3, [r4, #11]
    2328:	7323      	strb	r3, [r4, #12]
		ADDR_COPY_DST_SRC_64(mcps_data_req->DstAddr,
    232a:	78f3      	ldrb	r3, [r6, #3]
    232c:	7932      	ldrb	r2, [r6, #4]
    232e:	0212      	lsls	r2, r2, #8
    2330:	431a      	orrs	r2, r3
    2332:	7973      	ldrb	r3, [r6, #5]
    2334:	041b      	lsls	r3, r3, #16
    2336:	431a      	orrs	r2, r3
    2338:	79b3      	ldrb	r3, [r6, #6]
    233a:	061b      	lsls	r3, r3, #24
    233c:	431a      	orrs	r2, r3
    233e:	79f1      	ldrb	r1, [r6, #7]
    2340:	7a33      	ldrb	r3, [r6, #8]
    2342:	021b      	lsls	r3, r3, #8
    2344:	430b      	orrs	r3, r1
    2346:	7a71      	ldrb	r1, [r6, #9]
    2348:	0409      	lsls	r1, r1, #16
    234a:	430b      	orrs	r3, r1
    234c:	7ab1      	ldrb	r1, [r6, #10]
    234e:	0609      	lsls	r1, r1, #24
    2350:	430b      	orrs	r3, r1
    2352:	7162      	strb	r2, [r4, #5]
    2354:	0a11      	lsrs	r1, r2, #8
    2356:	71a1      	strb	r1, [r4, #6]
    2358:	0c11      	lsrs	r1, r2, #16
    235a:	71e1      	strb	r1, [r4, #7]
    235c:	0e12      	lsrs	r2, r2, #24
    235e:	7222      	strb	r2, [r4, #8]
    2360:	7263      	strb	r3, [r4, #9]
    2362:	0a1a      	lsrs	r2, r3, #8
    2364:	72a2      	strb	r2, [r4, #10]
    2366:	0c1a      	lsrs	r2, r3, #16
    2368:	72e2      	strb	r2, [r4, #11]
    236a:	0e1b      	lsrs	r3, r3, #24
    236c:	7323      	strb	r3, [r4, #12]
				DstAddrSpec->Addr.long_address);
	}

	/* Other fields */
	mcps_data_req->msduHandle = msduHandle;
    236e:	4653      	mov	r3, sl
    2370:	7363      	strb	r3, [r4, #13]
	mcps_data_req->TxOptions = TxOptions;
    2372:	464b      	mov	r3, r9
    2374:	73a3      	strb	r3, [r4, #14]
	mcps_data_req->KeySource = KeySource;
	mcps_data_req->KeyIdMode = KeyIdMode;
	mcps_data_req->KeyIndex = KeyIndex;
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	mcps_data_req->msduLength = msduLength;
    2376:	73e5      	strb	r5, [r4, #15]

	/* Find the position where the data payload is to be updated */
	payload_pos = ((uint8_t *)mcps_data_req) +
    2378:	1b64      	subs	r4, r4, r5
    237a:	1c20      	adds	r0, r4, #0
    237c:	309a      	adds	r0, #154	; 0x9a
			(LARGE_BUFFER_SIZE - FCS_LEN - msduLength);

	/* Copy the payload to the end of buffer */
	memcpy(payload_pos, msdu, msduLength);
    237e:	4641      	mov	r1, r8
    2380:	1c2a      	adds	r2, r5, #0
    2382:	4b08      	ldr	r3, [pc, #32]	; (23a4 <wpan_mcps_data_req+0xec>)
    2384:	4798      	blx	r3
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2386:	4808      	ldr	r0, [pc, #32]	; (23a8 <wpan_mcps_data_req+0xf0>)
    2388:	1c39      	adds	r1, r7, #0
    238a:	4b08      	ldr	r3, [pc, #32]	; (23ac <wpan_mcps_data_req+0xf4>)
    238c:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    238e:	2001      	movs	r0, #1
    2390:	e000      	b.n	2394 <wpan_mcps_data_req+0xdc>
	/* Allocate a large buffer for mcps data request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2392:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2394:	bc3c      	pop	{r2, r3, r4, r5}
    2396:	4690      	mov	r8, r2
    2398:	4699      	mov	r9, r3
    239a:	46a2      	mov	sl, r4
    239c:	46ab      	mov	fp, r5
    239e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    23a0:	00009e71 	.word	0x00009e71
    23a4:	0000cf81 	.word	0x0000cf81
    23a8:	200012b8 	.word	0x200012b8
    23ac:	0000a041 	.word	0x0000a041

000023b0 <wpan_mlme_associate_resp>:

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
bool wpan_mlme_associate_resp(uint64_t DeviceAddress,
		uint16_t AssocShortAddress,
		uint8_t status)
{
    23b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23b2:	4647      	mov	r7, r8
    23b4:	b480      	push	{r7}
    23b6:	1c07      	adds	r7, r0, #0
    23b8:	1c0e      	adds	r6, r1, #0
    23ba:	4690      	mov	r8, r2
    23bc:	1c1d      	adds	r5, r3, #0
	buffer_t *buffer_header;
	mlme_associate_resp_t *mlme_associate_resp;

	/* Allocate a small buffer for association response */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    23be:	209c      	movs	r0, #156	; 0x9c
    23c0:	4a16      	ldr	r2, [pc, #88]	; (241c <wpan_mlme_associate_resp+0x6c>)
    23c2:	4790      	blx	r2
    23c4:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    23c6:	d024      	beq.n	2412 <wpan_mlme_associate_resp+0x62>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_associate_resp = (mlme_associate_resp_t *)BMM_BUFFER_POINTER(
    23c8:	7803      	ldrb	r3, [r0, #0]
    23ca:	7844      	ldrb	r4, [r0, #1]
    23cc:	0224      	lsls	r4, r4, #8
    23ce:	431c      	orrs	r4, r3
    23d0:	7883      	ldrb	r3, [r0, #2]
    23d2:	041b      	lsls	r3, r3, #16
    23d4:	431c      	orrs	r4, r3
    23d6:	78c3      	ldrb	r3, [r0, #3]
    23d8:	061b      	lsls	r3, r3, #24
    23da:	431c      	orrs	r4, r3
			buffer_header);

	/* Construct mlme_associate_resp_t message */
	mlme_associate_resp->cmdcode = MLME_ASSOCIATE_RESPONSE;
    23dc:	2302      	movs	r3, #2
    23de:	7023      	strb	r3, [r4, #0]
#ifdef TEST_HARNESS_BIG_ENDIAN
	mlme_associate_resp->DeviceAddress  = CPU_ENDIAN_TO_LE64(DeviceAddress);
	mlme_associate_resp->AssocShortAddress = CPU_ENDIAN_TO_LE16(
			AssocShortAddress);
#else
	mlme_associate_resp->DeviceAddress  = DeviceAddress;
    23e0:	7067      	strb	r7, [r4, #1]
    23e2:	0a3b      	lsrs	r3, r7, #8
    23e4:	70a3      	strb	r3, [r4, #2]
    23e6:	0c3b      	lsrs	r3, r7, #16
    23e8:	70e3      	strb	r3, [r4, #3]
    23ea:	0e3f      	lsrs	r7, r7, #24
    23ec:	7127      	strb	r7, [r4, #4]
    23ee:	7166      	strb	r6, [r4, #5]
    23f0:	0a33      	lsrs	r3, r6, #8
    23f2:	71a3      	strb	r3, [r4, #6]
    23f4:	0c33      	lsrs	r3, r6, #16
    23f6:	71e3      	strb	r3, [r4, #7]
    23f8:	0e36      	lsrs	r6, r6, #24
    23fa:	7226      	strb	r6, [r4, #8]
	mlme_associate_resp->AssocShortAddress = AssocShortAddress;
    23fc:	4642      	mov	r2, r8
    23fe:	7262      	strb	r2, [r4, #9]
    2400:	4642      	mov	r2, r8
    2402:	0a13      	lsrs	r3, r2, #8
    2404:	72a3      	strb	r3, [r4, #10]
#endif
	mlme_associate_resp->status = status;
    2406:	72e5      	strb	r5, [r4, #11]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2408:	4805      	ldr	r0, [pc, #20]	; (2420 <wpan_mlme_associate_resp+0x70>)
    240a:	4b06      	ldr	r3, [pc, #24]	; (2424 <wpan_mlme_associate_resp+0x74>)
    240c:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    240e:	2001      	movs	r0, #1
    2410:	e000      	b.n	2414 <wpan_mlme_associate_resp+0x64>
	/* Allocate a small buffer for association response */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2412:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2414:	bc04      	pop	{r2}
    2416:	4690      	mov	r8, r2
    2418:	bdf0      	pop	{r4, r5, r6, r7, pc}
    241a:	46c0      	nop			; (mov r8, r8)
    241c:	00009e71 	.word	0x00009e71
    2420:	200012b8 	.word	0x200012b8
    2424:	0000a041 	.word	0x0000a041

00002428 <wpan_mlme_reset_req>:
}

#endif /* (MAC_ORPHAN_INDICATION_RESPONSE == 1) */

bool wpan_mlme_reset_req(bool SetDefaultPib)
{
    2428:	b510      	push	{r4, lr}
    242a:	1c04      	adds	r4, r0, #0
	buffer_t *buffer_header;
	mlme_reset_req_t *mlme_reset_req;

	/* Allocate a small buffer for reset request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    242c:	209c      	movs	r0, #156	; 0x9c
    242e:	4b0c      	ldr	r3, [pc, #48]	; (2460 <wpan_mlme_reset_req+0x38>)
    2430:	4798      	blx	r3
    2432:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    2434:	d011      	beq.n	245a <wpan_mlme_reset_req+0x32>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_reset_req = (mlme_reset_req_t *)BMM_BUFFER_POINTER(buffer_header);
    2436:	7802      	ldrb	r2, [r0, #0]
    2438:	7843      	ldrb	r3, [r0, #1]
    243a:	021b      	lsls	r3, r3, #8
    243c:	4313      	orrs	r3, r2
    243e:	7882      	ldrb	r2, [r0, #2]
    2440:	0412      	lsls	r2, r2, #16
    2442:	4313      	orrs	r3, r2
    2444:	78c2      	ldrb	r2, [r0, #3]
    2446:	0612      	lsls	r2, r2, #24
    2448:	4313      	orrs	r3, r2

	/* Update the reset request structure */
	mlme_reset_req->cmdcode = MLME_RESET_REQUEST;
    244a:	2209      	movs	r2, #9
    244c:	701a      	strb	r2, [r3, #0]
	mlme_reset_req->SetDefaultPIB = SetDefaultPib;
    244e:	705c      	strb	r4, [r3, #1]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2450:	4804      	ldr	r0, [pc, #16]	; (2464 <wpan_mlme_reset_req+0x3c>)
    2452:	4b05      	ldr	r3, [pc, #20]	; (2468 <wpan_mlme_reset_req+0x40>)
    2454:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    2456:	2001      	movs	r0, #1
    2458:	e000      	b.n	245c <wpan_mlme_reset_req+0x34>
	/* Allocate a small buffer for reset request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    245a:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    245c:	bd10      	pop	{r4, pc}
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	00009e71 	.word	0x00009e71
    2464:	200012b8 	.word	0x200012b8
    2468:	0000a041 	.word	0x0000a041

0000246c <wpan_mlme_get_req>:
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
bool wpan_mlme_get_req(uint8_t PIBAttribute, uint8_t PIBAttributeIndex)
#else
bool wpan_mlme_get_req(uint8_t PIBAttribute)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
{
    246c:	b510      	push	{r4, lr}
    246e:	1c04      	adds	r4, r0, #0
	buffer_t *buffer_header;
	mlme_get_req_t *mlme_get_req;

	/* Allocate a large buffer for get request as maximum beacon payload
	 * should be accommodated */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    2470:	209c      	movs	r0, #156	; 0x9c
    2472:	4b0c      	ldr	r3, [pc, #48]	; (24a4 <wpan_mlme_get_req+0x38>)
    2474:	4798      	blx	r3
    2476:	1e01      	subs	r1, r0, #0

	/* Check for buffer availability */
	if (NULL == buffer_header) {
    2478:	d011      	beq.n	249e <wpan_mlme_get_req+0x32>
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_get_req = (mlme_get_req_t *)BMM_BUFFER_POINTER(buffer_header);
    247a:	7802      	ldrb	r2, [r0, #0]
    247c:	7843      	ldrb	r3, [r0, #1]
    247e:	021b      	lsls	r3, r3, #8
    2480:	4313      	orrs	r3, r2
    2482:	7882      	ldrb	r2, [r0, #2]
    2484:	0412      	lsls	r2, r2, #16
    2486:	4313      	orrs	r3, r2
    2488:	78c2      	ldrb	r2, [r0, #3]
    248a:	0612      	lsls	r2, r2, #24
    248c:	4313      	orrs	r3, r2

	/* Update the get request structure */
	mlme_get_req->cmdcode = MLME_GET_REQUEST;
    248e:	2208      	movs	r2, #8
    2490:	701a      	strb	r2, [r3, #0]
	mlme_get_req->PIBAttribute = PIBAttribute;
    2492:	705c      	strb	r4, [r3, #1]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2494:	4804      	ldr	r0, [pc, #16]	; (24a8 <wpan_mlme_get_req+0x3c>)
    2496:	4b05      	ldr	r3, [pc, #20]	; (24ac <wpan_mlme_get_req+0x40>)
    2498:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    249a:	2001      	movs	r0, #1
    249c:	e000      	b.n	24a0 <wpan_mlme_get_req+0x34>
	 * should be accommodated */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	/* Check for buffer availability */
	if (NULL == buffer_header) {
		return false;
    249e:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    24a0:	bd10      	pop	{r4, pc}
    24a2:	46c0      	nop			; (mov r8, r8)
    24a4:	00009e71 	.word	0x00009e71
    24a8:	200012b8 	.word	0x200012b8
    24ac:	0000a041 	.word	0x0000a041

000024b0 <wpan_mlme_set_req>:
		void *PIBAttributeValue)
#else
bool wpan_mlme_set_req(uint8_t PIBAttribute,
		void *PIBAttributeValue)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
{
    24b0:	b570      	push	{r4, r5, r6, lr}
    24b2:	1c05      	adds	r5, r0, #0
    24b4:	1c0e      	adds	r6, r1, #0

	/*
	 * Allocate a large buffer for set request as maximum beacon payload
	 * should be accommodated
	 */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    24b6:	209c      	movs	r0, #156	; 0x9c
    24b8:	4b10      	ldr	r3, [pc, #64]	; (24fc <wpan_mlme_set_req+0x4c>)
    24ba:	4798      	blx	r3
    24bc:	1e04      	subs	r4, r0, #0

	/* Check for buffer availability */
	if (NULL == buffer_header) {
    24be:	d01a      	beq.n	24f6 <wpan_mlme_set_req+0x46>
		return false;
	}

	/* Get size of PIB attribute to be set */
	pib_attribute_octet_no = mac_get_pib_attribute_size(PIBAttribute);
    24c0:	1c28      	adds	r0, r5, #0
    24c2:	4b0f      	ldr	r3, [pc, #60]	; (2500 <wpan_mlme_set_req+0x50>)
    24c4:	4798      	blx	r3
    24c6:	1c02      	adds	r2, r0, #0

	/* Get the buffer body from buffer header */
	mlme_set_req = (mlme_set_req_t *)BMM_BUFFER_POINTER(buffer_header);
    24c8:	7821      	ldrb	r1, [r4, #0]
    24ca:	7863      	ldrb	r3, [r4, #1]
    24cc:	021b      	lsls	r3, r3, #8
    24ce:	430b      	orrs	r3, r1
    24d0:	78a1      	ldrb	r1, [r4, #2]
    24d2:	0409      	lsls	r1, r1, #16
    24d4:	430b      	orrs	r3, r1
    24d6:	78e1      	ldrb	r1, [r4, #3]
    24d8:	0609      	lsls	r1, r1, #24
    24da:	430b      	orrs	r3, r1

	/* Construct mlme_set_req_t message */
	mlme_set_req->cmdcode = MLME_SET_REQUEST;
    24dc:	2106      	movs	r1, #6
    24de:	7019      	strb	r1, [r3, #0]

	/* Attribute and attribute value length */
	mlme_set_req->PIBAttribute = PIBAttribute;
    24e0:	705d      	strb	r5, [r3, #1]
				(void *)PIBAttributeValue,
				(size_t)pib_attribute_octet_no);
	}

#else
	memcpy((void *)&(mlme_set_req->PIBAttributeValue),
    24e2:	1c98      	adds	r0, r3, #2
    24e4:	1c31      	adds	r1, r6, #0
    24e6:	4b07      	ldr	r3, [pc, #28]	; (2504 <wpan_mlme_set_req+0x54>)
    24e8:	4798      	blx	r3
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    24ea:	4807      	ldr	r0, [pc, #28]	; (2508 <wpan_mlme_set_req+0x58>)
    24ec:	1c21      	adds	r1, r4, #0
    24ee:	4b07      	ldr	r3, [pc, #28]	; (250c <wpan_mlme_set_req+0x5c>)
    24f0:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    24f2:	2001      	movs	r0, #1
    24f4:	e000      	b.n	24f8 <wpan_mlme_set_req+0x48>
	 */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	/* Check for buffer availability */
	if (NULL == buffer_header) {
		return false;
    24f6:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    24f8:	bd70      	pop	{r4, r5, r6, pc}
    24fa:	46c0      	nop			; (mov r8, r8)
    24fc:	00009e71 	.word	0x00009e71
    2500:	0000777d 	.word	0x0000777d
    2504:	0000cf81 	.word	0x0000cf81
    2508:	200012b8 	.word	0x200012b8
    250c:	0000a041 	.word	0x0000a041

00002510 <wpan_mlme_scan_req>:
#if (MAC_SCAN_SUPPORT == 1)
bool wpan_mlme_scan_req(uint8_t ScanType,
		uint32_t ScanChannels,
		uint8_t ScanDuration,
		uint8_t ChannelPage)
{
    2510:	b5f0      	push	{r4, r5, r6, r7, lr}
    2512:	464f      	mov	r7, r9
    2514:	b480      	push	{r7}
    2516:	4681      	mov	r9, r0
    2518:	1c0e      	adds	r6, r1, #0
    251a:	1c15      	adds	r5, r2, #0
    251c:	1c1f      	adds	r7, r3, #0
	buffer_t *buffer_header;
	mlme_scan_req_t *mlme_scan_req;

	/* Allocate a small buffer for scan request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    251e:	209c      	movs	r0, #156	; 0x9c
    2520:	4911      	ldr	r1, [pc, #68]	; (2568 <wpan_mlme_scan_req+0x58>)
    2522:	4788      	blx	r1
    2524:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    2526:	d01b      	beq.n	2560 <wpan_mlme_scan_req+0x50>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_scan_req = (mlme_scan_req_t *)BMM_BUFFER_POINTER(buffer_header);
    2528:	7803      	ldrb	r3, [r0, #0]
    252a:	7844      	ldrb	r4, [r0, #1]
    252c:	0224      	lsls	r4, r4, #8
    252e:	431c      	orrs	r4, r3
    2530:	7883      	ldrb	r3, [r0, #2]
    2532:	041b      	lsls	r3, r3, #16
    2534:	431c      	orrs	r4, r3
    2536:	78c3      	ldrb	r3, [r0, #3]
    2538:	061b      	lsls	r3, r3, #24
    253a:	431c      	orrs	r4, r3

	/* Update the scan request structure */
	mlme_scan_req->cmdcode = MLME_SCAN_REQUEST;
    253c:	230b      	movs	r3, #11
    253e:	7023      	strb	r3, [r4, #0]
	mlme_scan_req->ScanType = ScanType;
    2540:	464b      	mov	r3, r9
    2542:	7063      	strb	r3, [r4, #1]
	mlme_scan_req->ScanChannels = ScanChannels;
    2544:	70a6      	strb	r6, [r4, #2]
    2546:	0a33      	lsrs	r3, r6, #8
    2548:	70e3      	strb	r3, [r4, #3]
    254a:	0c33      	lsrs	r3, r6, #16
    254c:	7123      	strb	r3, [r4, #4]
    254e:	0e36      	lsrs	r6, r6, #24
    2550:	7166      	strb	r6, [r4, #5]
	mlme_scan_req->ScanDuration = ScanDuration;
    2552:	71a5      	strb	r5, [r4, #6]
	mlme_scan_req->ChannelPage = ChannelPage;
    2554:	71e7      	strb	r7, [r4, #7]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2556:	4805      	ldr	r0, [pc, #20]	; (256c <wpan_mlme_scan_req+0x5c>)
    2558:	4b05      	ldr	r3, [pc, #20]	; (2570 <wpan_mlme_scan_req+0x60>)
    255a:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    255c:	2001      	movs	r0, #1
    255e:	e000      	b.n	2562 <wpan_mlme_scan_req+0x52>
	/* Allocate a small buffer for scan request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2560:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2562:	bc04      	pop	{r2}
    2564:	4691      	mov	r9, r2
    2566:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2568:	00009e71 	.word	0x00009e71
    256c:	200012b8 	.word	0x200012b8
    2570:	0000a041 	.word	0x0000a041

00002574 <wpan_mlme_start_req>:
		uint8_t BeaconKeyIdMode,
		uint8_t *BeaconKeySource,
		uint8_t BeaconKeyIndex
#endif
		)
{
    2574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2576:	465f      	mov	r7, fp
    2578:	4656      	mov	r6, sl
    257a:	464d      	mov	r5, r9
    257c:	4644      	mov	r4, r8
    257e:	b4f0      	push	{r4, r5, r6, r7}
    2580:	1c04      	adds	r4, r0, #0
    2582:	468b      	mov	fp, r1
    2584:	1c15      	adds	r5, r2, #0
    2586:	469a      	mov	sl, r3
    2588:	ab0a      	add	r3, sp, #40	; 0x28
    258a:	781b      	ldrb	r3, [r3, #0]
    258c:	4699      	mov	r9, r3
    258e:	ab0b      	add	r3, sp, #44	; 0x2c
    2590:	781b      	ldrb	r3, [r3, #0]
    2592:	4698      	mov	r8, r3
    2594:	ab0c      	add	r3, sp, #48	; 0x30
    2596:	781f      	ldrb	r7, [r3, #0]
    2598:	ab0d      	add	r3, sp, #52	; 0x34
    259a:	781e      	ldrb	r6, [r3, #0]
	buffer_t *buffer_header;
	mlme_start_req_t *mlme_start_req;

	/* Allocate a small buffer for start request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    259c:	209c      	movs	r0, #156	; 0x9c
    259e:	4b15      	ldr	r3, [pc, #84]	; (25f4 <wpan_mlme_start_req+0x80>)
    25a0:	4798      	blx	r3
    25a2:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    25a4:	d01e      	beq.n	25e4 <wpan_mlme_start_req+0x70>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_start_req = (mlme_start_req_t *)BMM_BUFFER_POINTER(buffer_header);
    25a6:	7802      	ldrb	r2, [r0, #0]
    25a8:	7843      	ldrb	r3, [r0, #1]
    25aa:	021b      	lsls	r3, r3, #8
    25ac:	4313      	orrs	r3, r2
    25ae:	7882      	ldrb	r2, [r0, #2]
    25b0:	0412      	lsls	r2, r2, #16
    25b2:	4313      	orrs	r3, r2
    25b4:	78c2      	ldrb	r2, [r0, #3]
    25b6:	0612      	lsls	r2, r2, #24
    25b8:	4313      	orrs	r3, r2

	/* Update the start request structure */
	mlme_start_req->cmdcode = MLME_START_REQUEST;
    25ba:	220d      	movs	r2, #13
    25bc:	701a      	strb	r2, [r3, #0]

#ifdef TEST_HARNESS_BIG_ENDIAN
	mlme_start_req->PANId = CPU_ENDIAN_TO_LE16(PANId);
#else
	mlme_start_req->PANId = PANId;
    25be:	705c      	strb	r4, [r3, #1]
    25c0:	0a24      	lsrs	r4, r4, #8
    25c2:	709c      	strb	r4, [r3, #2]
#endif
	mlme_start_req->LogicalChannel = LogicalChannel;
    25c4:	465a      	mov	r2, fp
    25c6:	70da      	strb	r2, [r3, #3]
	mlme_start_req->BeaconOrder = BeaconOrder;
    25c8:	4652      	mov	r2, sl
    25ca:	715a      	strb	r2, [r3, #5]
	mlme_start_req->SuperframeOrder = SuperframeOrder;
    25cc:	464a      	mov	r2, r9
    25ce:	719a      	strb	r2, [r3, #6]
	mlme_start_req->PANCoordinator = PANCoordinator;
    25d0:	4642      	mov	r2, r8
    25d2:	71da      	strb	r2, [r3, #7]
	mlme_start_req->BatteryLifeExtension = BatteryLifeExtension;
    25d4:	721f      	strb	r7, [r3, #8]
	mlme_start_req->CoordRealignment = CoordRealignment;
    25d6:	725e      	strb	r6, [r3, #9]
	mlme_start_req->ChannelPage = ChannelPage;
    25d8:	711d      	strb	r5, [r3, #4]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    25da:	4807      	ldr	r0, [pc, #28]	; (25f8 <wpan_mlme_start_req+0x84>)
    25dc:	4b07      	ldr	r3, [pc, #28]	; (25fc <wpan_mlme_start_req+0x88>)
    25de:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    25e0:	2001      	movs	r0, #1
    25e2:	e000      	b.n	25e6 <wpan_mlme_start_req+0x72>
	/* Allocate a small buffer for start request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    25e4:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    25e6:	bc3c      	pop	{r2, r3, r4, r5}
    25e8:	4690      	mov	r8, r2
    25ea:	4699      	mov	r9, r3
    25ec:	46a2      	mov	sl, r4
    25ee:	46ab      	mov	fp, r5
    25f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25f2:	46c0      	nop			; (mov r8, r8)
    25f4:	00009e71 	.word	0x00009e71
    25f8:	200012b8 	.word	0x200012b8
    25fc:	0000a041 	.word	0x0000a041

00002600 <mac_gen_mlme_associate_conf>:
 * @param assoc_short_addr Allocated short address
 */
void mac_gen_mlme_associate_conf(buffer_t *buf_ptr,
		uint8_t status,
		uint16_t assoc_short_addr)
{
    2600:	b510      	push	{r4, lr}
    2602:	1c03      	adds	r3, r0, #0
	/* Reuse the associate request buffer for associate confirm. */
	mlme_associate_conf_t *assoc_conf
    2604:	7804      	ldrb	r4, [r0, #0]
    2606:	7840      	ldrb	r0, [r0, #1]
    2608:	0200      	lsls	r0, r0, #8
    260a:	4320      	orrs	r0, r4
    260c:	789c      	ldrb	r4, [r3, #2]
    260e:	0424      	lsls	r4, r4, #16
    2610:	4320      	orrs	r0, r4
    2612:	78dc      	ldrb	r4, [r3, #3]
    2614:	0624      	lsls	r4, r4, #24
    2616:	4320      	orrs	r0, r4
		= (mlme_associate_conf_t *)BMM_BUFFER_POINTER(buf_ptr);

	assoc_conf->cmdcode = MLME_ASSOCIATE_CONFIRM;
    2618:	2414      	movs	r4, #20
    261a:	7004      	strb	r4, [r0, #0]
	assoc_conf->status = status;
    261c:	70c1      	strb	r1, [r0, #3]
	assoc_conf->AssocShortAddress = assoc_short_addr;
    261e:	7042      	strb	r2, [r0, #1]
    2620:	0a12      	lsrs	r2, r2, #8
    2622:	7082      	strb	r2, [r0, #2]

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    2624:	4802      	ldr	r0, [pc, #8]	; (2630 <mac_gen_mlme_associate_conf+0x30>)
    2626:	1c19      	adds	r1, r3, #0
    2628:	4b02      	ldr	r3, [pc, #8]	; (2634 <mac_gen_mlme_associate_conf+0x34>)
    262a:	4798      	blx	r3
}
    262c:	bd10      	pop	{r4, pc}
    262e:	46c0      	nop			; (mov r8, r8)
    2630:	20001368 	.word	0x20001368
    2634:	0000a041 	.word	0x0000a041

00002638 <mac_t_assocresponsetime_cb>:
 * frame
 *
 * @param callback_parameter Callback parameter
 */
void mac_t_assocresponsetime_cb(void *callback_parameter)
{
    2638:	b530      	push	{r4, r5, lr}
    263a:	b083      	sub	sp, #12
	/*
	 * Association response is not received within time, hence generate
	 * mlme association confirm with MAC_NO_DATA using the buffer stored in
	 * mac_conf_buf_ptr.
	 */
	mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    263c:	4b0f      	ldr	r3, [pc, #60]	; (267c <mac_t_assocresponsetime_cb+0x44>)
    263e:	6818      	ldr	r0, [r3, #0]
    2640:	21eb      	movs	r1, #235	; 0xeb
    2642:	4a0f      	ldr	r2, [pc, #60]	; (2680 <mac_t_assocresponsetime_cb+0x48>)
    2644:	4b0f      	ldr	r3, [pc, #60]	; (2684 <mac_t_assocresponsetime_cb+0x4c>)
    2646:	4798      	blx	r3
			MAC_NO_DATA,
			BROADCAST);

	/* Restore the mac poll state in case of association failure. */
	mac_poll_state = MAC_POLL_IDLE;
    2648:	2400      	movs	r4, #0
    264a:	4b0f      	ldr	r3, [pc, #60]	; (2688 <mac_t_assocresponsetime_cb+0x50>)
    264c:	701c      	strb	r4, [r3, #0]

	/* Set the default parameters. */
	panid = macPANId_def;
    264e:	4669      	mov	r1, sp
    2650:	3106      	adds	r1, #6
    2652:	2501      	movs	r5, #1
    2654:	426d      	negs	r5, r5
    2656:	800d      	strh	r5, [r1, #0]
#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId, (void *)&panid);
    2658:	2050      	movs	r0, #80	; 0x50
    265a:	4b0c      	ldr	r3, [pc, #48]	; (268c <mac_t_assocresponsetime_cb+0x54>)
    265c:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
	set_status = set_status;
#endif
	mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    265e:	4b0c      	ldr	r3, [pc, #48]	; (2690 <mac_t_assocresponsetime_cb+0x58>)
    2660:	729d      	strb	r5, [r3, #10]
    2662:	72dd      	strb	r5, [r3, #11]
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    2664:	701c      	strb	r4, [r3, #0]
    2666:	705c      	strb	r4, [r3, #1]
    2668:	709c      	strb	r4, [r3, #2]
    266a:	70dc      	strb	r4, [r3, #3]
    266c:	711c      	strb	r4, [r3, #4]
    266e:	715c      	strb	r4, [r3, #5]
    2670:	719c      	strb	r4, [r3, #6]
    2672:	71dc      	strb	r4, [r3, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = CLEAR_ADDR_64; */

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    2674:	4b07      	ldr	r3, [pc, #28]	; (2694 <mac_t_assocresponsetime_cb+0x5c>)
    2676:	4798      	blx	r3

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    2678:	b003      	add	sp, #12
    267a:	bd30      	pop	{r4, r5, pc}
    267c:	200012c8 	.word	0x200012c8
    2680:	0000ffff 	.word	0x0000ffff
    2684:	00002601 	.word	0x00002601
    2688:	200012a9 	.word	0x200012a9
    268c:	00007741 	.word	0x00007741
    2690:	20001300 	.word	0x20001300
    2694:	00006e09 	.word	0x00006e09

00002698 <mlme_associate_request>:
 * with a coordinator.
 *
 * @param m Pointer to MLME association request parameters
 */
void mlme_associate_request(uint8_t *m)
{
    2698:	b5f0      	push	{r4, r5, r6, r7, lr}
    269a:	b085      	sub	sp, #20
    269c:	1c04      	adds	r4, r0, #0
	mlme_associate_req_t mar;
	memcpy(&mar, BMM_BUFFER_POINTER((buffer_t *)m),
    269e:	7803      	ldrb	r3, [r0, #0]
    26a0:	7841      	ldrb	r1, [r0, #1]
    26a2:	0209      	lsls	r1, r1, #8
    26a4:	4319      	orrs	r1, r3
    26a6:	7883      	ldrb	r3, [r0, #2]
    26a8:	041b      	lsls	r3, r3, #16
    26aa:	4319      	orrs	r1, r3
    26ac:	78c3      	ldrb	r3, [r0, #3]
    26ae:	061b      	lsls	r3, r3, #24
    26b0:	4319      	orrs	r1, r3
    26b2:	4668      	mov	r0, sp
    26b4:	220f      	movs	r2, #15
    26b6:	4b80      	ldr	r3, [pc, #512]	; (28b8 <mlme_associate_request+0x220>)
    26b8:	4798      	blx	r3
	/*
	 * Store the buffer which was received from the NHLE as it will be
	 * reused
	 * while sending MLME association confirmation to the NHLE.
	 */
	mac_conf_buf_ptr = m;
    26ba:	4b80      	ldr	r3, [pc, #512]	; (28bc <mlme_associate_request+0x224>)
    26bc:	601c      	str	r4, [r3, #0]

#ifndef REDUCED_PARAM_CHECK
	if ((FCF_SHORT_ADDR != mar.CoordAddrMode) &&
    26be:	4668      	mov	r0, sp
    26c0:	78c3      	ldrb	r3, [r0, #3]
    26c2:	1e9a      	subs	r2, r3, #2
    26c4:	b2d2      	uxtb	r2, r2
    26c6:	2a01      	cmp	r2, #1
    26c8:	d905      	bls.n	26d6 <mlme_associate_request+0x3e>
			(FCF_LONG_ADDR != mar.CoordAddrMode)) {
		mac_gen_mlme_associate_conf((buffer_t *)m,
    26ca:	1c20      	adds	r0, r4, #0
    26cc:	21e8      	movs	r1, #232	; 0xe8
    26ce:	4a7c      	ldr	r2, [pc, #496]	; (28c0 <mlme_associate_request+0x228>)
    26d0:	4b7c      	ldr	r3, [pc, #496]	; (28c4 <mlme_associate_request+0x22c>)
    26d2:	4798      	blx	r3
    26d4:	e0ee      	b.n	28b4 <mlme_associate_request+0x21c>

		return;
	}
#endif  /* REDUCED_PARAM_CHECK */

	if (FCF_SHORT_ADDR == mar.CoordAddrMode) {
    26d6:	2b02      	cmp	r3, #2
    26d8:	d105      	bne.n	26e6 <mlme_associate_request+0x4e>
		ADDR_COPY_DST_SRC_16(mac_pib.mac_CoordShortAddress,
    26da:	4b7b      	ldr	r3, [pc, #492]	; (28c8 <mlme_associate_request+0x230>)
    26dc:	7982      	ldrb	r2, [r0, #6]
    26de:	729a      	strb	r2, [r3, #10]
    26e0:	79c2      	ldrb	r2, [r0, #7]
    26e2:	72da      	strb	r2, [r3, #11]
    26e4:	e01d      	b.n	2722 <mlme_associate_request+0x8a>
				mar.CoordAddress.short_address);
	} else {
		ADDR_COPY_DST_SRC_64(mac_pib.mac_CoordExtendedAddress,
    26e6:	4b78      	ldr	r3, [pc, #480]	; (28c8 <mlme_associate_request+0x230>)
    26e8:	466d      	mov	r5, sp
    26ea:	88c2      	ldrh	r2, [r0, #6]
    26ec:	8901      	ldrh	r1, [r0, #8]
    26ee:	0409      	lsls	r1, r1, #16
    26f0:	4311      	orrs	r1, r2
    26f2:	8940      	ldrh	r0, [r0, #10]
    26f4:	89aa      	ldrh	r2, [r5, #12]
    26f6:	0412      	lsls	r2, r2, #16
    26f8:	4302      	orrs	r2, r0
    26fa:	7019      	strb	r1, [r3, #0]
    26fc:	0a08      	lsrs	r0, r1, #8
    26fe:	7058      	strb	r0, [r3, #1]
    2700:	0c08      	lsrs	r0, r1, #16
    2702:	7098      	strb	r0, [r3, #2]
    2704:	0e09      	lsrs	r1, r1, #24
    2706:	70d9      	strb	r1, [r3, #3]
    2708:	711a      	strb	r2, [r3, #4]
    270a:	0a11      	lsrs	r1, r2, #8
    270c:	7159      	strb	r1, [r3, #5]
    270e:	0c11      	lsrs	r1, r2, #16
    2710:	7199      	strb	r1, [r3, #6]
    2712:	0e12      	lsrs	r2, r2, #24
    2714:	71da      	strb	r2, [r3, #7]
		/*
		 * Since the coordinator used its extended address, we need to
		 * mark
		 * this also in its short address.
		 */
		mac_pib.mac_CoordShortAddress = CCPU_ENDIAN_TO_LE16(
    2716:	2202      	movs	r2, #2
    2718:	4252      	negs	r2, r2
    271a:	729a      	strb	r2, [r3, #10]
    271c:	2201      	movs	r2, #1
    271e:	4252      	negs	r2, r2
    2720:	72da      	strb	r2, [r3, #11]

	/* Set the PAN ID. */
#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId, (void *)&mar.CoordPANId);
    2722:	2050      	movs	r0, #80	; 0x50
    2724:	a901      	add	r1, sp, #4
    2726:	4b69      	ldr	r3, [pc, #420]	; (28cc <mlme_associate_request+0x234>)
    2728:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	mac_trx_wakeup();
    272a:	4b69      	ldr	r3, [pc, #420]	; (28d0 <mlme_associate_request+0x238>)
    272c:	4798      	blx	r3

	/*
	 * Use the mlme association request buffer for transmitting an
	 * association request frame.
	 */
	frame_info_t *assoc_req_frame
    272e:	7823      	ldrb	r3, [r4, #0]
    2730:	7865      	ldrb	r5, [r4, #1]
    2732:	022d      	lsls	r5, r5, #8
    2734:	431d      	orrs	r5, r3
    2736:	78a3      	ldrb	r3, [r4, #2]
    2738:	041b      	lsls	r3, r3, #16
    273a:	431d      	orrs	r5, r3
    273c:	78e3      	ldrb	r3, [r4, #3]
    273e:	061b      	lsls	r3, r3, #24
    2740:	431d      	orrs	r5, r3
		= (frame_info_t *)(BMM_BUFFER_POINTER((buffer_t *)m));

	assoc_req_frame->msg_type = ASSOCIATIONREQUEST;
    2742:	2301      	movs	r3, #1
    2744:	702b      	strb	r3, [r5, #0]
	assoc_req_frame->buffer_header = (buffer_t *)m;
    2746:	706c      	strb	r4, [r5, #1]
    2748:	0a22      	lsrs	r2, r4, #8
    274a:	70aa      	strb	r2, [r5, #2]
    274c:	0c22      	lsrs	r2, r4, #16
    274e:	70ea      	strb	r2, [r5, #3]
    2750:	0e22      	lsrs	r2, r4, #24
    2752:	712a      	strb	r2, [r5, #4]
					ASSOC_REQ_PAYLOAD_LEN - 2; /* Add 2
	                                                           * octets for
	                                                           * FCS. */

	/* Update the payload field. */
	*frame_ptr++ = ASSOCIATIONREQUEST;
    2754:	2298      	movs	r2, #152	; 0x98
    2756:	54ab      	strb	r3, [r5, r2]
	/* Build the capability info. */
	*frame_ptr = mar.CapabilityInformation;
    2758:	4668      	mov	r0, sp
    275a:	7b82      	ldrb	r2, [r0, #14]
    275c:	2399      	movs	r3, #153	; 0x99
    275e:	54ea      	strb	r2, [r5, r3]
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;

	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    2760:	4b5c      	ldr	r3, [pc, #368]	; (28d4 <mlme_associate_request+0x23c>)
    2762:	781a      	ldrb	r2, [r3, #0]
    2764:	7859      	ldrb	r1, [r3, #1]
    2766:	0209      	lsls	r1, r1, #8
    2768:	4311      	orrs	r1, r2
    276a:	789a      	ldrb	r2, [r3, #2]
    276c:	0412      	lsls	r2, r2, #16
    276e:	4311      	orrs	r1, r2
    2770:	78da      	ldrb	r2, [r3, #3]
    2772:	0612      	lsls	r2, r2, #24
    2774:	4311      	orrs	r1, r2
    2776:	7918      	ldrb	r0, [r3, #4]
    2778:	795a      	ldrb	r2, [r3, #5]
    277a:	0212      	lsls	r2, r2, #8
    277c:	4302      	orrs	r2, r0
    277e:	7998      	ldrb	r0, [r3, #6]
    2780:	0400      	lsls	r0, r0, #16
    2782:	4302      	orrs	r2, r0
    2784:	79db      	ldrb	r3, [r3, #7]
    2786:	061b      	lsls	r3, r3, #24
    2788:	431a      	orrs	r2, r3
			2 + /* 2 octets for Source PAN-Id */
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
    278a:	1c2b      	adds	r3, r5, #0
    278c:	3390      	adds	r3, #144	; 0x90
    278e:	1c2e      	adds	r6, r5, #0
    2790:	3698      	adds	r6, #152	; 0x98
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    2792:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    2794:	0610      	lsls	r0, r2, #24
    2796:	0a09      	lsrs	r1, r1, #8
    2798:	4301      	orrs	r1, r0
    279a:	0a12      	lsrs	r2, r2, #8
    279c:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    279e:	42b3      	cmp	r3, r6
    27a0:	d1f7      	bne.n	2792 <mlme_associate_request+0xfa>
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    27a2:	23ff      	movs	r3, #255	; 0xff
    27a4:	228e      	movs	r2, #142	; 0x8e
    27a6:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    27a8:	228f      	movs	r2, #143	; 0x8f
    27aa:	54ab      	strb	r3, [r5, r2]
	/* Source PAN-Id is broadcast PAN ID */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(bc_addr, frame_ptr);

	/* Destination address */
	if (FCF_SHORT_ADDR == mar.CoordAddrMode) {
    27ac:	4669      	mov	r1, sp
    27ae:	78cb      	ldrb	r3, [r1, #3]
    27b0:	2b02      	cmp	r3, #2
    27b2:	d10e      	bne.n	27d2 <mlme_associate_request+0x13a>
		frame_ptr -= 2;
    27b4:	1c2e      	adds	r6, r5, #0
    27b6:	368c      	adds	r6, #140	; 0x8c
		convert_16_bit_to_byte_array(mac_pib.mac_CoordShortAddress,
    27b8:	4a43      	ldr	r2, [pc, #268]	; (28c8 <mlme_associate_request+0x230>)
    27ba:	7a91      	ldrb	r1, [r2, #10]
    27bc:	7ad3      	ldrb	r3, [r2, #11]
    27be:	021b      	lsls	r3, r3, #8
    27c0:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    27c2:	228c      	movs	r2, #140	; 0x8c
    27c4:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    27c6:	0a1b      	lsrs	r3, r3, #8
    27c8:	228d      	movs	r2, #141	; 0x8d
    27ca:	54ab      	strb	r3, [r5, r2]
				frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    27cc:	4f42      	ldr	r7, [pc, #264]	; (28d8 <mlme_associate_request+0x240>)

	/* Get the payload pointer again to add the MHR. */
	frame_ptr = temp_frame_ptr;

	/* Update the length. */
	frame_len = ASSOC_REQ_PAYLOAD_LEN +
    27ce:	2015      	movs	r0, #21
    27d0:	e023      	b.n	281a <mlme_associate_request+0x182>
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 8;
    27d2:	1c2e      	adds	r6, r5, #0
    27d4:	3686      	adds	r6, #134	; 0x86
		frame_len += 6; /* Add further 6 octets for long Destination
		                 * Address */

		convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
    27d6:	4b3c      	ldr	r3, [pc, #240]	; (28c8 <mlme_associate_request+0x230>)
    27d8:	781a      	ldrb	r2, [r3, #0]
    27da:	7859      	ldrb	r1, [r3, #1]
    27dc:	0209      	lsls	r1, r1, #8
    27de:	4311      	orrs	r1, r2
    27e0:	789a      	ldrb	r2, [r3, #2]
    27e2:	0412      	lsls	r2, r2, #16
    27e4:	4311      	orrs	r1, r2
    27e6:	78da      	ldrb	r2, [r3, #3]
    27e8:	0612      	lsls	r2, r2, #24
    27ea:	4311      	orrs	r1, r2
    27ec:	7918      	ldrb	r0, [r3, #4]
    27ee:	795a      	ldrb	r2, [r3, #5]
    27f0:	0212      	lsls	r2, r2, #8
    27f2:	4302      	orrs	r2, r0
    27f4:	7998      	ldrb	r0, [r3, #6]
    27f6:	0400      	lsls	r0, r0, #16
    27f8:	4302      	orrs	r2, r0
    27fa:	79db      	ldrb	r3, [r3, #7]
    27fc:	061b      	lsls	r3, r3, #24
    27fe:	431a      	orrs	r2, r3
    2800:	1c33      	adds	r3, r6, #0
    2802:	1c2f      	adds	r7, r5, #0
    2804:	378e      	adds	r7, #142	; 0x8e
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    2806:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    2808:	0610      	lsls	r0, r2, #24
    280a:	0a09      	lsrs	r1, r1, #8
    280c:	4301      	orrs	r1, r0
    280e:	0a12      	lsrs	r2, r2, #8
    2810:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    2812:	42bb      	cmp	r3, r7
    2814:	d1f7      	bne.n	2806 <mlme_associate_request+0x16e>
				frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    2816:	4f31      	ldr	r7, [pc, #196]	; (28dc <mlme_associate_request+0x244>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 8;
		frame_len += 6; /* Add further 6 octets for long Destination
    2818:	201b      	movs	r0, #27
				FCF_ACK_REQUEST;
	}

	/* Destination PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    281a:	4a2e      	ldr	r2, [pc, #184]	; (28d4 <mlme_associate_request+0x23c>)
    281c:	7c91      	ldrb	r1, [r2, #18]
    281e:	7cd3      	ldrb	r3, [r2, #19]
    2820:	021b      	lsls	r3, r3, #8
    2822:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2824:	1eb2      	subs	r2, r6, #2
    2826:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    2828:	1e72      	subs	r2, r6, #1
    282a:	0a1b      	lsrs	r3, r3, #8
    282c:	7013      	strb	r3, [r2, #0]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    282e:	4a26      	ldr	r2, [pc, #152]	; (28c8 <mlme_associate_request+0x230>)
    2830:	7dd3      	ldrb	r3, [r2, #23]
    2832:	1c59      	adds	r1, r3, #1
    2834:	75d1      	strb	r1, [r2, #23]
    2836:	1ef1      	subs	r1, r6, #3
    2838:	700b      	strb	r3, [r1, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    283a:	1f73      	subs	r3, r6, #5
    283c:	2123      	movs	r1, #35	; 0x23
    283e:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    2840:	1f33      	subs	r3, r6, #4
    2842:	0a3a      	lsrs	r2, r7, #8
    2844:	701a      	strb	r2, [r3, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    2846:	3e06      	subs	r6, #6
    2848:	7030      	strb	r0, [r6, #0]

	/* Finished building of frame. */
	assoc_req_frame->mpdu = frame_ptr;
    284a:	746e      	strb	r6, [r5, #17]
    284c:	0a33      	lsrs	r3, r6, #8
    284e:	74ab      	strb	r3, [r5, #18]
    2850:	0c33      	lsrs	r3, r6, #16
    2852:	74eb      	strb	r3, [r5, #19]
    2854:	0e36      	lsrs	r6, r6, #24
    2856:	752e      	strb	r6, [r5, #20]

	/* Set the channel page passed by the request. */
	status = set_tal_pib_internal(phyCurrentPage,
    2858:	2004      	movs	r0, #4
    285a:	4669      	mov	r1, sp
    285c:	3102      	adds	r1, #2
    285e:	4e1b      	ldr	r6, [pc, #108]	; (28cc <mlme_associate_request+0x234>)
    2860:	47b0      	blx	r6
    2862:	1c07      	adds	r7, r0, #0
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == status);
#endif

	/* Set the channel passed by the request. */
	status_2 = set_tal_pib_internal(phyCurrentChannel,
    2864:	2000      	movs	r0, #0
    2866:	4669      	mov	r1, sp
    2868:	3101      	adds	r1, #1
    286a:	47b0      	blx	r6

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == status_2);
#endif

	if ((MAC_SUCCESS == status) && (MAC_SUCCESS == status_2)) {
    286c:	4307      	orrs	r7, r0
    286e:	b2f8      	uxtb	r0, r7
    2870:	2800      	cmp	r0, #0
    2872:	d118      	bne.n	28a6 <mlme_associate_request+0x20e>
		 * In all other cases the frame is transmitted using unslotted
		 * CSMA-CA.
		 */
		csma_mode_t cur_csma_mode;

		if (MAC_SYNC_BEFORE_ASSOC == mac_sync_state) {
    2874:	4b1a      	ldr	r3, [pc, #104]	; (28e0 <mlme_associate_request+0x248>)
    2876:	7819      	ldrb	r1, [r3, #0]
			cur_csma_mode = CSMA_SLOTTED;
    2878:	3903      	subs	r1, #3
    287a:	1e4b      	subs	r3, r1, #1
    287c:	4199      	sbcs	r1, r3
    287e:	2303      	movs	r3, #3
    2880:	1a59      	subs	r1, r3, r1
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
		}

		status = tal_tx_frame(assoc_req_frame, cur_csma_mode, true);
    2882:	1c28      	adds	r0, r5, #0
    2884:	2201      	movs	r2, #1
    2886:	4b17      	ldr	r3, [pc, #92]	; (28e4 <mlme_associate_request+0x24c>)
    2888:	4798      	blx	r3
		 * with unslotted CSMA-CA and frame retry.
		 */
		status = tal_tx_frame(assoc_req_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

		if (MAC_SUCCESS == status) {
    288a:	2800      	cmp	r0, #0
    288c:	d103      	bne.n	2896 <mlme_associate_request+0x1fe>
			MAKE_MAC_BUSY();
    288e:	2201      	movs	r2, #1
    2890:	4b15      	ldr	r3, [pc, #84]	; (28e8 <mlme_associate_request+0x250>)
    2892:	701a      	strb	r2, [r3, #0]
    2894:	e00e      	b.n	28b4 <mlme_associate_request+0x21c>
		} else {
			mac_gen_mlme_associate_conf((buffer_t *)m,
    2896:	1c20      	adds	r0, r4, #0
    2898:	21e1      	movs	r1, #225	; 0xe1
    289a:	4a09      	ldr	r2, [pc, #36]	; (28c0 <mlme_associate_request+0x228>)
    289c:	4b09      	ldr	r3, [pc, #36]	; (28c4 <mlme_associate_request+0x22c>)
    289e:	4798      	blx	r3
					MAC_CHANNEL_ACCESS_FAILURE,
					INVALID_SHORT_ADDRESS);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    28a0:	4b12      	ldr	r3, [pc, #72]	; (28ec <mlme_associate_request+0x254>)
    28a2:	4798      	blx	r3
    28a4:	e006      	b.n	28b4 <mlme_associate_request+0x21c>
		}
	} else {
		mac_gen_mlme_associate_conf((buffer_t *)m,
    28a6:	1c20      	adds	r0, r4, #0
    28a8:	21e1      	movs	r1, #225	; 0xe1
    28aa:	4a05      	ldr	r2, [pc, #20]	; (28c0 <mlme_associate_request+0x228>)
    28ac:	4b05      	ldr	r3, [pc, #20]	; (28c4 <mlme_associate_request+0x22c>)
    28ae:	4798      	blx	r3
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    28b0:	4b0e      	ldr	r3, [pc, #56]	; (28ec <mlme_associate_request+0x254>)
    28b2:	4798      	blx	r3
	}
} /* mlme_associate_request */
    28b4:	b005      	add	sp, #20
    28b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28b8:	0000cf81 	.word	0x0000cf81
    28bc:	200012c8 	.word	0x200012c8
    28c0:	0000ffff 	.word	0x0000ffff
    28c4:	00002601 	.word	0x00002601
    28c8:	20001300 	.word	0x20001300
    28cc:	00007741 	.word	0x00007741
    28d0:	00006e69 	.word	0x00006e69
    28d4:	20001518 	.word	0x20001518
    28d8:	0000c823 	.word	0x0000c823
    28dc:	0000cc23 	.word	0x0000cc23
    28e0:	200012c2 	.word	0x200012c2
    28e4:	0000ba3d 	.word	0x0000ba3d
    28e8:	20001365 	.word	0x20001365
    28ec:	00006e09 	.word	0x00006e09

000028f0 <mac_process_associate_request>:
 *
 * @param assoc_req Specifies a pointer to the received association request
 * frame
 */
void mac_process_associate_request(buffer_t *assoc_req)
{
    28f0:	b538      	push	{r3, r4, r5, lr}
    28f2:	1c01      	adds	r1, r0, #0
	/* Use the frame reception buffer for association indication. */
	mlme_associate_ind_t *mai = (mlme_associate_ind_t *)BMM_BUFFER_POINTER(
    28f4:	7802      	ldrb	r2, [r0, #0]
    28f6:	7843      	ldrb	r3, [r0, #1]
    28f8:	021b      	lsls	r3, r3, #8
    28fa:	4313      	orrs	r3, r2
    28fc:	7882      	ldrb	r2, [r0, #2]
    28fe:	0412      	lsls	r2, r2, #16
    2900:	4313      	orrs	r3, r2
    2902:	78c2      	ldrb	r2, [r0, #3]
    2904:	0612      	lsls	r2, r2, #24
    2906:	4313      	orrs	r3, r2
	 * If the coordinator has macAssociationPermit set to false, and
	 * receives an
	 * association request command from a device, the command shall be
	 * ignored.
	 */
	if (!mac_pib.mac_AssociationPermit) {
    2908:	4a19      	ldr	r2, [pc, #100]	; (2970 <mac_process_associate_request+0x80>)
    290a:	7c12      	ldrb	r2, [r2, #16]
    290c:	2a00      	cmp	r2, #0
    290e:	d102      	bne.n	2916 <mac_process_associate_request+0x26>
		bmm_buffer_free(assoc_req);
    2910:	4b18      	ldr	r3, [pc, #96]	; (2974 <mac_process_associate_request+0x84>)
    2912:	4798      	blx	r3
		return;
    2914:	e02a      	b.n	296c <mac_process_associate_request+0x7c>
	}

	/* Build the MLME association indication parameters. */
	ADDR_COPY_DST_SRC_64(mai->DeviceAddress,
    2916:	4a18      	ldr	r2, [pc, #96]	; (2978 <mac_process_associate_request+0x88>)
    2918:	7cd0      	ldrb	r0, [r2, #19]
    291a:	7d14      	ldrb	r4, [r2, #20]
    291c:	0224      	lsls	r4, r4, #8
    291e:	4304      	orrs	r4, r0
    2920:	7d50      	ldrb	r0, [r2, #21]
    2922:	0400      	lsls	r0, r0, #16
    2924:	4304      	orrs	r4, r0
    2926:	7d90      	ldrb	r0, [r2, #22]
    2928:	0600      	lsls	r0, r0, #24
    292a:	4304      	orrs	r4, r0
    292c:	7dd5      	ldrb	r5, [r2, #23]
    292e:	7e10      	ldrb	r0, [r2, #24]
    2930:	0200      	lsls	r0, r0, #8
    2932:	4328      	orrs	r0, r5
    2934:	7e55      	ldrb	r5, [r2, #25]
    2936:	042d      	lsls	r5, r5, #16
    2938:	4328      	orrs	r0, r5
    293a:	7e95      	ldrb	r5, [r2, #26]
    293c:	062d      	lsls	r5, r5, #24
    293e:	4328      	orrs	r0, r5
    2940:	705c      	strb	r4, [r3, #1]
    2942:	0a25      	lsrs	r5, r4, #8
    2944:	709d      	strb	r5, [r3, #2]
    2946:	0c25      	lsrs	r5, r4, #16
    2948:	70dd      	strb	r5, [r3, #3]
    294a:	0e24      	lsrs	r4, r4, #24
    294c:	711c      	strb	r4, [r3, #4]
    294e:	7158      	strb	r0, [r3, #5]
    2950:	0a04      	lsrs	r4, r0, #8
    2952:	719c      	strb	r4, [r3, #6]
    2954:	0c04      	lsrs	r4, r0, #16
    2956:	71dc      	strb	r4, [r3, #7]
    2958:	0e00      	lsrs	r0, r0, #24
    295a:	7218      	strb	r0, [r3, #8]
			mac_parse_data.src_addr.long_address);
	mai->CapabilityInformation
		= mac_parse_data.mac_payload_data.assoc_req_data.
    295c:	2022      	movs	r0, #34	; 0x22
    295e:	5c12      	ldrb	r2, [r2, r0]
    2960:	725a      	strb	r2, [r3, #9]
			capability_info;
	mai->cmdcode = MLME_ASSOCIATE_INDICATION;
    2962:	2213      	movs	r2, #19
    2964:	701a      	strb	r2, [r3, #0]

	/* Append the MLME associate indication to the MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, assoc_req);
    2966:	4805      	ldr	r0, [pc, #20]	; (297c <mac_process_associate_request+0x8c>)
    2968:	4b05      	ldr	r3, [pc, #20]	; (2980 <mac_process_associate_request+0x90>)
    296a:	4798      	blx	r3
}
    296c:	bd38      	pop	{r3, r4, r5, pc}
    296e:	46c0      	nop			; (mov r8, r8)
    2970:	20001300 	.word	0x20001300
    2974:	00009e85 	.word	0x00009e85
    2978:	20001330 	.word	0x20001330
    297c:	20001368 	.word	0x20001368
    2980:	0000a041 	.word	0x0000a041

00002984 <mlme_associate_response>:
 * MLME association indication primitive.
 *
 * @param m Pointer to association response parameters
 */
void mlme_associate_response(uint8_t *m)
{
    2984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2986:	4684      	mov	ip, r0
	uint8_t *frame_ptr;
	uint8_t *temp_frame_ptr;
	uint16_t fcf;

	mlme_associate_resp_t mar;
	memcpy(&mar, BMM_BUFFER_POINTER((buffer_t *)m),
    2988:	7803      	ldrb	r3, [r0, #0]
    298a:	7844      	ldrb	r4, [r0, #1]
    298c:	0224      	lsls	r4, r4, #8
    298e:	431c      	orrs	r4, r3
    2990:	7883      	ldrb	r3, [r0, #2]
    2992:	041b      	lsls	r3, r3, #16
    2994:	431c      	orrs	r4, r3
    2996:	78c3      	ldrb	r3, [r0, #3]
    2998:	061b      	lsls	r3, r3, #24
    299a:	431c      	orrs	r4, r3
    299c:	7861      	ldrb	r1, [r4, #1]
    299e:	78a2      	ldrb	r2, [r4, #2]
    29a0:	0212      	lsls	r2, r2, #8
    29a2:	430a      	orrs	r2, r1
    29a4:	78e1      	ldrb	r1, [r4, #3]
    29a6:	0409      	lsls	r1, r1, #16
    29a8:	430a      	orrs	r2, r1
    29aa:	7921      	ldrb	r1, [r4, #4]
    29ac:	0609      	lsls	r1, r1, #24
    29ae:	430a      	orrs	r2, r1
    29b0:	7961      	ldrb	r1, [r4, #5]
    29b2:	79a5      	ldrb	r5, [r4, #6]
    29b4:	022d      	lsls	r5, r5, #8
    29b6:	430d      	orrs	r5, r1
    29b8:	79e1      	ldrb	r1, [r4, #7]
    29ba:	0409      	lsls	r1, r1, #16
    29bc:	430d      	orrs	r5, r1
    29be:	7a23      	ldrb	r3, [r4, #8]
    29c0:	061b      	lsls	r3, r3, #24
    29c2:	431d      	orrs	r5, r3
    29c4:	7a61      	ldrb	r1, [r4, #9]
    29c6:	7aa3      	ldrb	r3, [r4, #10]
    29c8:	021b      	lsls	r3, r3, #8
    29ca:	430b      	orrs	r3, r1
    29cc:	7ae0      	ldrb	r0, [r4, #11]

	/*
	 * A MLME associate response can only be processed
	 * in the MAC_PAN_COORD_STARTED or MAC_COORDINATOR state.
	 */
	if ((MAC_PAN_COORD_STARTED != mac_state) &&
    29ce:	493b      	ldr	r1, [pc, #236]	; (2abc <mlme_associate_response+0x138>)
    29d0:	7809      	ldrb	r1, [r1, #0]
    29d2:	3902      	subs	r1, #2
    29d4:	b2c9      	uxtb	r1, r1
    29d6:	2901      	cmp	r1, #1
    29d8:	d903      	bls.n	29e2 <mlme_associate_response+0x5e>
			(MAC_COORDINATOR != mac_state)
			) {
		bmm_buffer_free((buffer_t *)m);
    29da:	4660      	mov	r0, ip
    29dc:	4b38      	ldr	r3, [pc, #224]	; (2ac0 <mlme_associate_response+0x13c>)
    29de:	4798      	blx	r3
    29e0:	e06b      	b.n	2aba <mlme_associate_response+0x136>
		return;
	}

	/* Build the Association Response frame. */
	assoc_resp_frame->msg_type = ASSOCIATIONRESPONSE;
    29e2:	2102      	movs	r1, #2
    29e4:	7021      	strb	r1, [r4, #0]
					ASSOC_RESP_PAYLOAD_LEN - 2; /* Add 2
	                                                            * octets for
	                                                            * FCS. */

	/* Update the payload field. */
	*frame_ptr++ = ASSOCIATIONRESPONSE;
    29e6:	2696      	movs	r6, #150	; 0x96
    29e8:	55a1      	strb	r1, [r4, r6]
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    29ea:	2197      	movs	r1, #151	; 0x97
    29ec:	5463      	strb	r3, [r4, r1]
    data[1] = (value >> 8) & 0xFF;
    29ee:	0a1b      	lsrs	r3, r3, #8
    29f0:	2198      	movs	r1, #152	; 0x98
    29f2:	5463      	strb	r3, [r4, r1]
	/* Add the short address allocated for the device. */
	convert_16_bit_to_byte_array(mar.AssocShortAddress, frame_ptr);
	frame_ptr += 2;

	/* Build the association status. */
	*frame_ptr = mar.status;
    29f4:	2399      	movs	r3, #153	; 0x99
    29f6:	54e0      	strb	r0, [r4, r3]
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    29f8:	4b32      	ldr	r3, [pc, #200]	; (2ac4 <mlme_associate_response+0x140>)
    29fa:	7819      	ldrb	r1, [r3, #0]
    29fc:	785f      	ldrb	r7, [r3, #1]
    29fe:	023f      	lsls	r7, r7, #8
    2a00:	430f      	orrs	r7, r1
    2a02:	7899      	ldrb	r1, [r3, #2]
    2a04:	0409      	lsls	r1, r1, #16
    2a06:	430f      	orrs	r7, r1
    2a08:	78d9      	ldrb	r1, [r3, #3]
    2a0a:	0609      	lsls	r1, r1, #24
    2a0c:	430f      	orrs	r7, r1
    2a0e:	7919      	ldrb	r1, [r3, #4]
    2a10:	795e      	ldrb	r6, [r3, #5]
    2a12:	0236      	lsls	r6, r6, #8
    2a14:	430e      	orrs	r6, r1
    2a16:	7999      	ldrb	r1, [r3, #6]
    2a18:	0409      	lsls	r1, r1, #16
    2a1a:	430e      	orrs	r6, r1
    2a1c:	79db      	ldrb	r3, [r3, #7]
    2a1e:	061b      	lsls	r3, r3, #24
    2a20:	431e      	orrs	r6, r3
			8 + /* 8 octets for long Destination Address */
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
    2a22:	1c23      	adds	r3, r4, #0
    2a24:	338e      	adds	r3, #142	; 0x8e
    2a26:	1c20      	adds	r0, r4, #0
    2a28:	3096      	adds	r0, #150	; 0x96
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    2a2a:	701f      	strb	r7, [r3, #0]
        value = value >> 8;
    2a2c:	0631      	lsls	r1, r6, #24
    2a2e:	0a3f      	lsrs	r7, r7, #8
    2a30:	430f      	orrs	r7, r1
    2a32:	0a36      	lsrs	r6, r6, #8
    2a34:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    2a36:	4283      	cmp	r3, r0
    2a38:	d1f7      	bne.n	2a2a <mlme_associate_response+0xa6>
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Build the Destination address. */
	frame_ptr -= 8;
    2a3a:	1c23      	adds	r3, r4, #0
    2a3c:	3386      	adds	r3, #134	; 0x86
    2a3e:	1c21      	adds	r1, r4, #0
    2a40:	318e      	adds	r1, #142	; 0x8e
    {
        data[index++] = value & 0xFF;
    2a42:	701a      	strb	r2, [r3, #0]
        value = value >> 8;
    2a44:	062e      	lsls	r6, r5, #24
    2a46:	0a12      	lsrs	r2, r2, #8
    2a48:	4332      	orrs	r2, r6
    2a4a:	0a2d      	lsrs	r5, r5, #8
    2a4c:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    2a4e:	428b      	cmp	r3, r1
    2a50:	d1f7      	bne.n	2a42 <mlme_associate_response+0xbe>
	convert_64_bit_to_byte_array(mar.DeviceAddress, frame_ptr);

	/* Build the Destination PAN ID. */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    2a52:	4a1c      	ldr	r2, [pc, #112]	; (2ac4 <mlme_associate_response+0x140>)
    2a54:	7c91      	ldrb	r1, [r2, #18]
    2a56:	7cd3      	ldrb	r3, [r2, #19]
    2a58:	021b      	lsls	r3, r3, #8
    2a5a:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2a5c:	2284      	movs	r2, #132	; 0x84
    2a5e:	54a3      	strb	r3, [r4, r2]
    data[1] = (value >> 8) & 0xFF;
    2a60:	0a1b      	lsrs	r3, r3, #8
    2a62:	2285      	movs	r2, #133	; 0x85
    2a64:	54a3      	strb	r3, [r4, r2]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    2a66:	4d18      	ldr	r5, [pc, #96]	; (2ac8 <mlme_associate_response+0x144>)
    2a68:	7deb      	ldrb	r3, [r5, #23]
    2a6a:	1c5a      	adds	r2, r3, #1
    2a6c:	75ea      	strb	r2, [r5, #23]
    2a6e:	2283      	movs	r2, #131	; 0x83
    2a70:	54a3      	strb	r3, [r4, r2]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2a72:	2263      	movs	r2, #99	; 0x63
    2a74:	2381      	movs	r3, #129	; 0x81
    2a76:	54e2      	strb	r2, [r4, r3]
    data[1] = (value >> 8) & 0xFF;
    2a78:	22cc      	movs	r2, #204	; 0xcc
    2a7a:	2382      	movs	r3, #130	; 0x82
    2a7c:	54e2      	strb	r2, [r4, r3]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    2a7e:	221b      	movs	r2, #27
    2a80:	2380      	movs	r3, #128	; 0x80
    2a82:	54e2      	strb	r2, [r4, r3]
			FCF_ACK_REQUEST;
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
    2a84:	1c23      	adds	r3, r4, #0
    2a86:	3380      	adds	r3, #128	; 0x80
	*frame_ptr = frame_len;

	/* Finished building of frame. */
	assoc_resp_frame->mpdu = frame_ptr;
    2a88:	7463      	strb	r3, [r4, #17]
    2a8a:	0a1a      	lsrs	r2, r3, #8
    2a8c:	74a2      	strb	r2, [r4, #18]
    2a8e:	0c1a      	lsrs	r2, r3, #16
    2a90:	74e2      	strb	r2, [r4, #19]
    2a92:	0e1b      	lsrs	r3, r3, #24
    2a94:	7523      	strb	r3, [r4, #20]

#if (MAC_INDIRECT_DATA_FFD == 1)
	/* Indirect transmission not ongoing yet. */
	assoc_resp_frame->indirect_in_transit = false;
    2a96:	2300      	movs	r3, #0
    2a98:	7223      	strb	r3, [r4, #8]

		return;
	}

#else
	qmm_queue_append(&indirect_data_q, (buffer_t *)m);
    2a9a:	480c      	ldr	r0, [pc, #48]	; (2acc <mlme_associate_response+0x148>)
    2a9c:	4661      	mov	r1, ip
    2a9e:	4b0c      	ldr	r3, [pc, #48]	; (2ad0 <mlme_associate_response+0x14c>)
    2aa0:	4798      	blx	r3
	/*
	 * If an FFD does have pending data,
	 * the MAC persistence timer needs to be started.
	 */
	assoc_resp_frame->persistence_time
		= mac_pib.mac_TransactionPersistenceTime;
    2aa2:	7a2a      	ldrb	r2, [r5, #8]
    2aa4:	7a6b      	ldrb	r3, [r5, #9]
    2aa6:	71a2      	strb	r2, [r4, #6]
    2aa8:	71e3      	strb	r3, [r4, #7]
 * If an FFD does have pending data, the MAC persistence timer
 * needs to be started.
 */
static inline void mac_check_persistence_timer(void)
{
	if (!pal_is_timer_running(T_Data_Persistence)) {
    2aaa:	4b0a      	ldr	r3, [pc, #40]	; (2ad4 <mlme_associate_response+0x150>)
    2aac:	7818      	ldrb	r0, [r3, #0]
    2aae:	4b0a      	ldr	r3, [pc, #40]	; (2ad8 <mlme_associate_response+0x154>)
    2ab0:	4798      	blx	r3
    2ab2:	2800      	cmp	r0, #0
    2ab4:	d101      	bne.n	2aba <mlme_associate_response+0x136>
		mac_start_persistence_timer();
    2ab6:	4b09      	ldr	r3, [pc, #36]	; (2adc <mlme_associate_response+0x158>)
    2ab8:	4798      	blx	r3
	mac_check_persistence_timer();
} /* mlme_associate_response */
    2aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2abc:	20001364 	.word	0x20001364
    2ac0:	00009e85 	.word	0x00009e85
    2ac4:	20001518 	.word	0x20001518
    2ac8:	20001300 	.word	0x20001300
    2acc:	20001294 	.word	0x20001294
    2ad0:	0000a041 	.word	0x0000a041
    2ad4:	200013e8 	.word	0x200013e8
    2ad8:	00009ddd 	.word	0x00009ddd
    2adc:	000067a9 	.word	0x000067a9

00002ae0 <mac_process_associate_response>:
 * command frame.
 *
 * @param assoc_resp Association response receive buffer
 */
void mac_process_associate_response(buffer_t *assoc_resp)
{
    2ae0:	b570      	push	{r4, r5, r6, lr}
    2ae2:	b082      	sub	sp, #8
	uint16_t panid;
	uint16_t short_addr;
#if (_DEBUG_ > 0)
	retval_t set_status;
#endif
	uint8_t status
    2ae4:	2324      	movs	r3, #36	; 0x24
    2ae6:	4a31      	ldr	r2, [pc, #196]	; (2bac <mac_process_associate_response+0xcc>)
    2ae8:	5cd5      	ldrb	r5, [r2, r3]
		= mac_parse_data.mac_payload_data.assoc_response_data.
			assoc_status;

	/* Free the buffer received for association response frame. */
	bmm_buffer_free(assoc_resp);
    2aea:	4b31      	ldr	r3, [pc, #196]	; (2bb0 <mac_process_associate_response+0xd0>)
    2aec:	4798      	blx	r3

	if (ASSOCIATION_SUCCESSFUL == status) {
    2aee:	2d00      	cmp	r5, #0
    2af0:	d13b      	bne.n	2b6a <mac_process_associate_response+0x8a>
		/* Set the short address received in association response frame.
		**/
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    2af2:	4c30      	ldr	r4, [pc, #192]	; (2bb4 <mac_process_associate_response+0xd4>)
    2af4:	2053      	movs	r0, #83	; 0x53
    2af6:	1c21      	adds	r1, r4, #0
    2af8:	4b2f      	ldr	r3, [pc, #188]	; (2bb8 <mac_process_associate_response+0xd8>)
    2afa:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		short_addr
			= mac_parse_data.mac_payload_data.assoc_response_data.
    2afc:	7823      	ldrb	r3, [r4, #0]
    2afe:	1c20      	adds	r0, r4, #0
    2b00:	3822      	subs	r0, #34	; 0x22
    2b02:	7862      	ldrb	r2, [r4, #1]
    2b04:	0212      	lsls	r2, r2, #8
    2b06:	431a      	orrs	r2, r3
				short_addr;

		ADDR_COPY_DST_SRC_64(mac_pib.mac_CoordExtendedAddress,
    2b08:	4b2c      	ldr	r3, [pc, #176]	; (2bbc <mac_process_associate_response+0xdc>)
    2b0a:	7cc1      	ldrb	r1, [r0, #19]
    2b0c:	7d04      	ldrb	r4, [r0, #20]
    2b0e:	0224      	lsls	r4, r4, #8
    2b10:	430c      	orrs	r4, r1
    2b12:	7d41      	ldrb	r1, [r0, #21]
    2b14:	0409      	lsls	r1, r1, #16
    2b16:	430c      	orrs	r4, r1
    2b18:	7d81      	ldrb	r1, [r0, #22]
    2b1a:	0609      	lsls	r1, r1, #24
    2b1c:	430c      	orrs	r4, r1
    2b1e:	7dc6      	ldrb	r6, [r0, #23]
    2b20:	7e01      	ldrb	r1, [r0, #24]
    2b22:	0209      	lsls	r1, r1, #8
    2b24:	4331      	orrs	r1, r6
    2b26:	7e46      	ldrb	r6, [r0, #25]
    2b28:	0436      	lsls	r6, r6, #16
    2b2a:	4331      	orrs	r1, r6
    2b2c:	7e80      	ldrb	r0, [r0, #26]
    2b2e:	0600      	lsls	r0, r0, #24
    2b30:	4301      	orrs	r1, r0
    2b32:	701c      	strb	r4, [r3, #0]
    2b34:	0a20      	lsrs	r0, r4, #8
    2b36:	7058      	strb	r0, [r3, #1]
    2b38:	0c20      	lsrs	r0, r4, #16
    2b3a:	7098      	strb	r0, [r3, #2]
    2b3c:	0e24      	lsrs	r4, r4, #24
    2b3e:	70dc      	strb	r4, [r3, #3]
    2b40:	7119      	strb	r1, [r3, #4]
    2b42:	0a08      	lsrs	r0, r1, #8
    2b44:	7158      	strb	r0, [r3, #5]
    2b46:	0c08      	lsrs	r0, r1, #16
    2b48:	7198      	strb	r0, [r3, #6]
    2b4a:	0e09      	lsrs	r1, r1, #24
    2b4c:	71d9      	strb	r1, [r3, #7]
				mac_parse_data.src_addr.long_address);

		/* Node is properly associated now */
		mac_state = MAC_ASSOCIATED;
    2b4e:	2101      	movs	r1, #1
    2b50:	4b1b      	ldr	r3, [pc, #108]	; (2bc0 <mac_process_associate_response+0xe0>)
    2b52:	7019      	strb	r1, [r3, #0]
		mac_poll_state = MAC_POLL_IDLE;
    2b54:	4b1b      	ldr	r3, [pc, #108]	; (2bc4 <mac_process_associate_response+0xe4>)
    2b56:	2100      	movs	r1, #0
    2b58:	7019      	strb	r1, [r3, #0]

		if (MAC_SYNC_BEFORE_ASSOC == mac_sync_state) {
    2b5a:	4b1b      	ldr	r3, [pc, #108]	; (2bc8 <mac_process_associate_response+0xe8>)
    2b5c:	781b      	ldrb	r3, [r3, #0]
    2b5e:	2b03      	cmp	r3, #3
    2b60:	d11a      	bne.n	2b98 <mac_process_associate_response+0xb8>
			mac_sync_state = MAC_SYNC_TRACKING_BEACON;
    2b62:	2102      	movs	r1, #2
    2b64:	4b18      	ldr	r3, [pc, #96]	; (2bc8 <mac_process_associate_response+0xe8>)
    2b66:	7019      	strb	r1, [r3, #0]
    2b68:	e016      	b.n	2b98 <mac_process_associate_response+0xb8>
		}
	} else {
		/* Restore the default values. */
		mac_poll_state = MAC_POLL_IDLE;
    2b6a:	2400      	movs	r4, #0
    2b6c:	4b15      	ldr	r3, [pc, #84]	; (2bc4 <mac_process_associate_response+0xe4>)
    2b6e:	701c      	strb	r4, [r3, #0]

		panid = macPANId_def;
    2b70:	4669      	mov	r1, sp
    2b72:	3106      	adds	r1, #6
    2b74:	2601      	movs	r6, #1
    2b76:	4276      	negs	r6, r6
    2b78:	800e      	strh	r6, [r1, #0]

#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&panid);
    2b7a:	2050      	movs	r0, #80	; 0x50
    2b7c:	4b0e      	ldr	r3, [pc, #56]	; (2bb8 <mac_process_associate_response+0xd8>)
    2b7e:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    2b80:	4b0e      	ldr	r3, [pc, #56]	; (2bbc <mac_process_associate_response+0xdc>)
    2b82:	729e      	strb	r6, [r3, #10]
    2b84:	72de      	strb	r6, [r3, #11]
		memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    2b86:	701c      	strb	r4, [r3, #0]
    2b88:	705c      	strb	r4, [r3, #1]
    2b8a:	709c      	strb	r4, [r3, #2]
    2b8c:	70dc      	strb	r4, [r3, #3]
    2b8e:	711c      	strb	r4, [r3, #4]
    2b90:	715c      	strb	r4, [r3, #5]
    2b92:	719c      	strb	r4, [r3, #6]
    2b94:	71dc      	strb	r4, [r3, #7]
				sizeof(mac_pib.mac_CoordExtendedAddress));
		/* mac_pib.mac_CoordExtendedAddress = CLEAR_ADDR_64; */

		short_addr = INVALID_SHORT_ADDRESS;
    2b96:	4a0d      	ldr	r2, [pc, #52]	; (2bcc <mac_process_associate_response+0xec>)

	/*
	 * The MLME association request buffer is stored in mac_conf_buf_ptr,
	 * which is reused to generate MLME association confirmation.
	 */
	mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    2b98:	4b0d      	ldr	r3, [pc, #52]	; (2bd0 <mac_process_associate_response+0xf0>)
    2b9a:	6818      	ldr	r0, [r3, #0]
    2b9c:	1c29      	adds	r1, r5, #0
    2b9e:	4b0d      	ldr	r3, [pc, #52]	; (2bd4 <mac_process_associate_response+0xf4>)
    2ba0:	4798      	blx	r3
			status,
			short_addr);

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    2ba2:	4b0d      	ldr	r3, [pc, #52]	; (2bd8 <mac_process_associate_response+0xf8>)
    2ba4:	4798      	blx	r3
} /* mac_process_associate_response */
    2ba6:	b002      	add	sp, #8
    2ba8:	bd70      	pop	{r4, r5, r6, pc}
    2baa:	46c0      	nop			; (mov r8, r8)
    2bac:	20001330 	.word	0x20001330
    2bb0:	00009e85 	.word	0x00009e85
    2bb4:	20001352 	.word	0x20001352
    2bb8:	00007741 	.word	0x00007741
    2bbc:	20001300 	.word	0x20001300
    2bc0:	20001364 	.word	0x20001364
    2bc4:	200012a9 	.word	0x200012a9
    2bc8:	200012c2 	.word	0x200012c2
    2bcc:	0000ffff 	.word	0x0000ffff
    2bd0:	200012c8 	.word	0x200012c8
    2bd4:	00002601 	.word	0x00002601
    2bd8:	00006e09 	.word	0x00006e09

00002bdc <mac_t_response_wait_cb>:
 *        data request frame.
 *
 * @param callback_parameter Callback parameter.
 */
void mac_t_response_wait_cb(void *callback_parameter)
{
    2bdc:	b530      	push	{r4, r5, lr}
    2bde:	b083      	sub	sp, #12
	uint32_t response_time_us;
	retval_t timer_status;
	bool status;

	response_time_us = TAL_CONVERT_SYMBOLS_TO_US(
    2be0:	4b12      	ldr	r3, [pc, #72]	; (2c2c <mac_t_response_wait_cb+0x50>)
    2be2:	7b9a      	ldrb	r2, [r3, #14]
    2be4:	7bd9      	ldrb	r1, [r3, #15]
    2be6:	0209      	lsls	r1, r1, #8
    2be8:	1c0d      	adds	r5, r1, #0
    2bea:	4315      	orrs	r5, r2

	/*
	 * No explicit destination address attached, so use current values of
	 * PIB attributes macCoordShortAddress or macCoordExtendedAddress.
	 */
	status = mac_build_and_tx_data_req(false, true, 0, NULL, 0);
    2bec:	2300      	movs	r3, #0
    2bee:	9300      	str	r3, [sp, #0]
    2bf0:	2000      	movs	r0, #0
    2bf2:	2101      	movs	r1, #1
    2bf4:	2200      	movs	r2, #0
    2bf6:	4c0e      	ldr	r4, [pc, #56]	; (2c30 <mac_t_response_wait_cb+0x54>)
    2bf8:	47a0      	blx	r4

	if (!status) {
    2bfa:	2800      	cmp	r0, #0
    2bfc:	d106      	bne.n	2c0c <mac_t_response_wait_cb+0x30>
		/*
		 * Data request could not be transmitted, hence association
		 * confirmation
		 * is generated using the buffer stored in mac_conf_buf_ptr.
		 */
		mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    2bfe:	4b0d      	ldr	r3, [pc, #52]	; (2c34 <mac_t_response_wait_cb+0x58>)
    2c00:	6818      	ldr	r0, [r3, #0]
    2c02:	21e1      	movs	r1, #225	; 0xe1
    2c04:	4a0c      	ldr	r2, [pc, #48]	; (2c38 <mac_t_response_wait_cb+0x5c>)
    2c06:	4b0d      	ldr	r3, [pc, #52]	; (2c3c <mac_t_response_wait_cb+0x60>)
    2c08:	4798      	blx	r3
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);
		return;
    2c0a:	e00d      	b.n	2c28 <mac_t_response_wait_cb+0x4c>
	}

	timer_status = pal_timer_start(T_Poll_Wait_Time,
    2c0c:	4b0c      	ldr	r3, [pc, #48]	; (2c40 <mac_t_response_wait_cb+0x64>)
    2c0e:	7818      	ldrb	r0, [r3, #0]
{
	uint32_t response_time_us;
	retval_t timer_status;
	bool status;

	response_time_us = TAL_CONVERT_SYMBOLS_TO_US(
    2c10:	0129      	lsls	r1, r5, #4
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);
		return;
	}

	timer_status = pal_timer_start(T_Poll_Wait_Time,
    2c12:	2300      	movs	r3, #0
    2c14:	9300      	str	r3, [sp, #0]
    2c16:	2200      	movs	r2, #0
    2c18:	4b0a      	ldr	r3, [pc, #40]	; (2c44 <mac_t_response_wait_cb+0x68>)
    2c1a:	4c0b      	ldr	r4, [pc, #44]	; (2c48 <mac_t_response_wait_cb+0x6c>)
    2c1c:	47a0      	blx	r4

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == timer_status);
#endif

	if (MAC_SUCCESS != timer_status) {
    2c1e:	2800      	cmp	r0, #0
    2c20:	d002      	beq.n	2c28 <mac_t_response_wait_cb+0x4c>
		/* Timer could not be started. */
		mac_t_assocresponsetime_cb(NULL);
    2c22:	2000      	movs	r0, #0
    2c24:	4b07      	ldr	r3, [pc, #28]	; (2c44 <mac_t_response_wait_cb+0x68>)
    2c26:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    2c28:	b003      	add	sp, #12
    2c2a:	bd30      	pop	{r4, r5, pc}
    2c2c:	20001300 	.word	0x20001300
    2c30:	000045fd 	.word	0x000045fd
    2c34:	200012c8 	.word	0x200012c8
    2c38:	0000ffff 	.word	0x0000ffff
    2c3c:	00002601 	.word	0x00002601
    2c40:	200013e9 	.word	0x200013e9
    2c44:	00002639 	.word	0x00002639
    2c48:	00009db5 	.word	0x00009db5

00002c4c <add_pending_short_address_cb>:
 *
 * @return 0 to traverse through the full indirect queue
 *
 */
static uint8_t add_pending_short_address_cb(void *buf_ptr, void *handle)
{
    2c4c:	b510      	push	{r4, lr}
	frame_info_t *frame = (frame_info_t *)buf_ptr;

	/* Only 7 short addresses are allowed in one Beacon frame. */
	if (pending_address_count < BEACON_MAX_PEND_ADDR_CNT) {
    2c4e:	4b10      	ldr	r3, [pc, #64]	; (2c90 <add_pending_short_address_cb+0x44>)
    2c50:	781c      	ldrb	r4, [r3, #0]
    2c52:	2c06      	cmp	r4, #6
    2c54:	d819      	bhi.n	2c8a <add_pending_short_address_cb+0x3e>
		 * indirect data is used to populate the beacon buffer with
		 * short
		 * destination address.
		 */
		if (FCF_SHORT_ADDR ==
				((frame->mpdu[PL_POS_FCF_2] >>
    2c56:	7c43      	ldrb	r3, [r0, #17]
    2c58:	7c81      	ldrb	r1, [r0, #18]
    2c5a:	0209      	lsls	r1, r1, #8
    2c5c:	4319      	orrs	r1, r3
    2c5e:	7cc3      	ldrb	r3, [r0, #19]
    2c60:	041b      	lsls	r3, r3, #16
    2c62:	4319      	orrs	r1, r3
    2c64:	7d03      	ldrb	r3, [r0, #20]
    2c66:	061b      	lsls	r3, r3, #24
    2c68:	4319      	orrs	r1, r3
				FCF_2_DEST_ADDR_OFFSET) & FCF_ADDR_MASK)) {
    2c6a:	788b      	ldrb	r3, [r1, #2]
    2c6c:	071b      	lsls	r3, r3, #28
		 * then the
		 * indirect data is used to populate the beacon buffer with
		 * short
		 * destination address.
		 */
		if (FCF_SHORT_ADDR ==
    2c6e:	0f9b      	lsrs	r3, r3, #30
    2c70:	2b02      	cmp	r3, #2
    2c72:	d10a      	bne.n	2c8a <add_pending_short_address_cb+0x3e>
				((frame->mpdu[PL_POS_FCF_2] >>
				FCF_2_DEST_ADDR_OFFSET) & FCF_ADDR_MASK)) {
			beacon_ptr -= sizeof(uint16_t);
    2c74:	4b07      	ldr	r3, [pc, #28]	; (2c94 <add_pending_short_address_cb+0x48>)
    2c76:	6818      	ldr	r0, [r3, #0]
    2c78:	3802      	subs	r0, #2
    2c7a:	6018      	str	r0, [r3, #0]
			memcpy(beacon_ptr, &frame->mpdu[PL_POS_DST_ADDR_START],
    2c7c:	3106      	adds	r1, #6
    2c7e:	2202      	movs	r2, #2
    2c80:	4b05      	ldr	r3, [pc, #20]	; (2c98 <add_pending_short_address_cb+0x4c>)
    2c82:	4798      	blx	r3
					sizeof(uint16_t));
			pending_address_count++;
    2c84:	3401      	adds	r4, #1
    2c86:	4b02      	ldr	r3, [pc, #8]	; (2c90 <add_pending_short_address_cb+0x44>)
    2c88:	701c      	strb	r4, [r3, #0]
	}

	handle = handle; /* Keep compiler happy. */

	return 0;
}
    2c8a:	2000      	movs	r0, #0
    2c8c:	bd10      	pop	{r4, pc}
    2c8e:	46c0      	nop			; (mov r8, r8)
    2c90:	200001d8 	.word	0x200001d8
    2c94:	200001d4 	.word	0x200001d4
    2c98:	0000cf81 	.word	0x0000cf81

00002c9c <add_pending_extended_address_cb>:
 *
 * @return 0 to traverse through the full indirect queue
 *
 */
static uint8_t add_pending_extended_address_cb(void *buf_ptr, void *handle)
{
    2c9c:	b510      	push	{r4, lr}
	frame_info_t *frame = (frame_info_t *)buf_ptr;

	/* Only 7 extended addresses are allowed in one Beacon frame. */
	if (pending_address_count < BEACON_MAX_PEND_ADDR_CNT) {
    2c9e:	4b10      	ldr	r3, [pc, #64]	; (2ce0 <add_pending_extended_address_cb+0x44>)
    2ca0:	781c      	ldrb	r4, [r3, #0]
    2ca2:	2c06      	cmp	r4, #6
    2ca4:	d819      	bhi.n	2cda <add_pending_extended_address_cb+0x3e>
		 * indirect data is used to populate the beacon buffer with
		 * extended
		 * destination address.
		 */
		if (FCF_LONG_ADDR ==
				((frame->mpdu[PL_POS_FCF_2] >>
    2ca6:	7c43      	ldrb	r3, [r0, #17]
    2ca8:	7c81      	ldrb	r1, [r0, #18]
    2caa:	0209      	lsls	r1, r1, #8
    2cac:	4319      	orrs	r1, r3
    2cae:	7cc3      	ldrb	r3, [r0, #19]
    2cb0:	041b      	lsls	r3, r3, #16
    2cb2:	4319      	orrs	r1, r3
    2cb4:	7d03      	ldrb	r3, [r0, #20]
    2cb6:	061b      	lsls	r3, r3, #24
    2cb8:	4319      	orrs	r1, r3
				FCF_2_DEST_ADDR_OFFSET) & FCF_ADDR_MASK)) {
    2cba:	788b      	ldrb	r3, [r1, #2]
    2cbc:	071b      	lsls	r3, r3, #28
		 * mode then the
		 * indirect data is used to populate the beacon buffer with
		 * extended
		 * destination address.
		 */
		if (FCF_LONG_ADDR ==
    2cbe:	0f9b      	lsrs	r3, r3, #30
    2cc0:	2b03      	cmp	r3, #3
    2cc2:	d10a      	bne.n	2cda <add_pending_extended_address_cb+0x3e>
				((frame->mpdu[PL_POS_FCF_2] >>
				FCF_2_DEST_ADDR_OFFSET) & FCF_ADDR_MASK)) {
			beacon_ptr -= sizeof(uint64_t);
    2cc4:	4b07      	ldr	r3, [pc, #28]	; (2ce4 <add_pending_extended_address_cb+0x48>)
    2cc6:	6818      	ldr	r0, [r3, #0]
    2cc8:	3808      	subs	r0, #8
    2cca:	6018      	str	r0, [r3, #0]
			memcpy(beacon_ptr, &frame->mpdu[PL_POS_DST_ADDR_START],
    2ccc:	3106      	adds	r1, #6
    2cce:	2208      	movs	r2, #8
    2cd0:	4b05      	ldr	r3, [pc, #20]	; (2ce8 <add_pending_extended_address_cb+0x4c>)
    2cd2:	4798      	blx	r3
					sizeof(uint64_t));
			pending_address_count++;
    2cd4:	3401      	adds	r4, #1
    2cd6:	4b02      	ldr	r3, [pc, #8]	; (2ce0 <add_pending_extended_address_cb+0x44>)
    2cd8:	701c      	strb	r4, [r3, #0]
	}

	handle = handle; /* Keep compiler happy. */

	return 0;
}
    2cda:	2000      	movs	r0, #0
    2cdc:	bd10      	pop	{r4, pc}
    2cde:	46c0      	nop			; (mov r8, r8)
    2ce0:	200001d8 	.word	0x200001d8
    2ce4:	200001d4 	.word	0x200001d4
    2ce8:	0000cf81 	.word	0x0000cf81

00002cec <mac_t_superframe_cb>:
 *
 * @param callback_parameter Callback parameter
 */
/* TODO */
static void mac_t_superframe_cb(void *callback_parameter)
{
    2cec:	b508      	push	{r3, lr}
	 *check */
	/*     * macRxOnWhenIdle first. */
	/*     * / */
	/*    */
	/*  */
	mac_sleep_trans();
    2cee:	4b03      	ldr	r3, [pc, #12]	; (2cfc <mac_t_superframe_cb+0x10>)
    2cf0:	4798      	blx	r3
	port_pin_set_output_level(DEBUG_PIN8, 0);
	port_pin_set_output_level(DEBUG_PIN9, 0);
	port_pin_set_output_level(DEBUG_PIN10, 0);
	#endif

	mac_superframe_state = MAC_INACTIVE;
    2cf2:	220c      	movs	r2, #12
    2cf4:	4b02      	ldr	r3, [pc, #8]	; (2d00 <mac_t_superframe_cb+0x14>)
    2cf6:	701a      	strb	r2, [r3, #0]
}
    2cf8:	bd08      	pop	{r3, pc}
    2cfa:	46c0      	nop			; (mov r8, r8)
    2cfc:	00006e09 	.word	0x00006e09
    2d00:	20000009 	.word	0x20000009

00002d04 <mac_build_and_tx_beacon>:
void mac_build_and_tx_beacon(bool beacon_enabled)
#else   /* No BEACON_SUPPORT */
void mac_build_and_tx_beacon(bool beacon_enabled,
		buffer_t *beacon_buffer_header)
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */
{
    2d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d06:	465f      	mov	r7, fp
    2d08:	4656      	mov	r6, sl
    2d0a:	464d      	mov	r5, r9
    2d0c:	4644      	mov	r4, r8
    2d0e:	b4f0      	push	{r4, r5, r6, r7}
    2d10:	b085      	sub	sp, #20
    2d12:	1c06      	adds	r6, r0, #0
	 * hence an instance of the frame_info_t is created.
	 */
	transmit_frame = (frame_info_t *)beacon_buffer;

	/* Buffer header not required in BEACON build. */
	transmit_frame->buffer_header = NULL;
    2d14:	4b78      	ldr	r3, [pc, #480]	; (2ef8 <mac_build_and_tx_beacon+0x1f4>)
    2d16:	781a      	ldrb	r2, [r3, #0]
    2d18:	601a      	str	r2, [r3, #0]
    2d1a:	2200      	movs	r2, #0
    2d1c:	711a      	strb	r2, [r3, #4]
	/* Store buffer header to be able to release it later properly. */
	transmit_frame->buffer_header = beacon_buffer_header;
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	/* MAC transmit frame type */
	transmit_frame->msg_type = BEACON_MESSAGE;
    2d1e:	220b      	movs	r2, #11
    2d20:	701a      	strb	r2, [r3, #0]
	/* Get the payload pointer. */
	frame_ptr = (uint8_t *)transmit_frame +
			LARGE_BUFFER_SIZE - 2; /* Add 2 octets for FCS. */

	/* Build the beacon payload if it exists. */
	if (mac_pib.mac_BeaconPayloadLength > 0) {
    2d22:	4b76      	ldr	r3, [pc, #472]	; (2efc <mac_build_and_tx_beacon+0x1f8>)
    2d24:	7c9a      	ldrb	r2, [r3, #18]
    2d26:	2a00      	cmp	r2, #0
    2d28:	d00a      	beq.n	2d40 <mac_build_and_tx_beacon+0x3c>
		frame_ptr -= mac_pib.mac_BeaconPayloadLength;
    2d2a:	4d73      	ldr	r5, [pc, #460]	; (2ef8 <mac_build_and_tx_beacon+0x1f4>)
    2d2c:	359a      	adds	r5, #154	; 0x9a
    2d2e:	1aad      	subs	r5, r5, r2
		frame_len += mac_pib.mac_BeaconPayloadLength;
    2d30:	1c14      	adds	r4, r2, #0
    2d32:	340d      	adds	r4, #13
    2d34:	b2e4      	uxtb	r4, r4

		memcpy(frame_ptr, mac_beacon_payload,
    2d36:	1c28      	adds	r0, r5, #0
    2d38:	4971      	ldr	r1, [pc, #452]	; (2f00 <mac_build_and_tx_beacon+0x1fc>)
    2d3a:	4b72      	ldr	r3, [pc, #456]	; (2f04 <mac_build_and_tx_beacon+0x200>)
    2d3c:	4798      	blx	r3
    2d3e:	e002      	b.n	2d46 <mac_build_and_tx_beacon+0x42>
			2 + /* 2 octets for short Source Address */
			2 + /* 2 octets for short Source PAN-Id */
			3; /* 3 octets DSN and FCF */

	/* Get the payload pointer. */
	frame_ptr = (uint8_t *)transmit_frame +
    2d40:	4d6d      	ldr	r5, [pc, #436]	; (2ef8 <mac_build_and_tx_beacon+0x1f4>)
    2d42:	359a      	adds	r5, #154	; 0x9a

	/* MAC transmit frame type */
	transmit_frame->msg_type = BEACON_MESSAGE;

	/* Update the payload length. */
	frame_len = BEACON_PAYLOAD_LEN +
    2d44:	240d      	movs	r4, #13
		/*
		 * Check if the indirect queue has entries, otherwise there is
		 * nothing
		 * to add as far as pending addresses is concerned.
		 */
		if (indirect_data_q.size > 0) {
    2d46:	4b70      	ldr	r3, [pc, #448]	; (2f08 <mac_build_and_tx_beacon+0x204>)
    2d48:	7a1b      	ldrb	r3, [r3, #8]
    2d4a:	2b00      	cmp	r3, #0
    2d4c:	d02a      	beq.n	2da4 <mac_build_and_tx_beacon+0xa0>
	 * octets containing the pending addresses.
	 *
	 * Note: Since the pending addresses is filled from the back,
	 * the extended are filled in first.
	 */
	beacon_ptr = buf_ptr;
    2d4e:	486f      	ldr	r0, [pc, #444]	; (2f0c <mac_build_and_tx_beacon+0x208>)
    2d50:	4680      	mov	r8, r0
    2d52:	6005      	str	r5, [r0, #0]

	/* Initialize extended address count. */
	pending_address_count = 0;
    2d54:	4f6e      	ldr	r7, [pc, #440]	; (2f10 <mac_build_and_tx_beacon+0x20c>)
    2d56:	2300      	movs	r3, #0
    2d58:	469b      	mov	fp, r3
    2d5a:	703b      	strb	r3, [r7, #0]

	/*
	 * This callback function traverses through the indirect queue and
	 * updates the beacon buffer with the pending extended addresses.
	 */
	find_buf.criteria_func = add_pending_extended_address_cb;
    2d5c:	4b6d      	ldr	r3, [pc, #436]	; (2f14 <mac_build_and_tx_beacon+0x210>)
    2d5e:	9302      	str	r3, [sp, #8]
	/*
	 * At the end of this function call (qmm_queue_read), the beacon buffer
	 * will be updated with the short address (if any) of the indirect
	 * data (if any) present in the indirect queue.
	 */
	qmm_queue_read(&indirect_data_q, &find_buf);
    2d60:	4969      	ldr	r1, [pc, #420]	; (2f08 <mac_build_and_tx_beacon+0x204>)
    2d62:	468a      	mov	sl, r1
    2d64:	1c08      	adds	r0, r1, #0
    2d66:	a902      	add	r1, sp, #8
    2d68:	4b6b      	ldr	r3, [pc, #428]	; (2f18 <mac_build_and_tx_beacon+0x214>)
    2d6a:	4699      	mov	r9, r3
    2d6c:	4798      	blx	r3
	 * The count of extended addresses added in the beacon frame is backed
	 * up
	 * (as the same variable will be used to count the number of added
	 * short addresses).
	 */
	number_of_ext_address = pending_address_count;
    2d6e:	7838      	ldrb	r0, [r7, #0]
    2d70:	9001      	str	r0, [sp, #4]

	/* Initialize extended address count. */
	pending_address_count = 0;
    2d72:	4659      	mov	r1, fp
    2d74:	7039      	strb	r1, [r7, #0]

	/*
	 * This callback function traverses through the indirect queue and
	 * updates the beacon buffer with the pending short addresses.
	 */
	find_buf.criteria_func = add_pending_short_address_cb;
    2d76:	4b69      	ldr	r3, [pc, #420]	; (2f1c <mac_build_and_tx_beacon+0x218>)
    2d78:	9302      	str	r3, [sp, #8]
	/*
	 * At the end of this function call (qmm_queue_read), the beacon buffer
	 * will be updated with the extended address (if any) of the indirect
	 * data (if any) present in the indirect queue.
	 */
	qmm_queue_read(&indirect_data_q, &find_buf);
    2d7a:	4650      	mov	r0, sl
    2d7c:	a902      	add	r1, sp, #8
    2d7e:	47c8      	blx	r9
	 * Fill in Pending Address Specification (see IEEE 802.15.4-2006 Table
	 * 46).
	 * In order to this buf_ptr needs to be decremented.
	 */
	buf_ptr = beacon_ptr - 1;
	*buf_ptr = (pending_address_count) | (number_of_ext_address  << 4);
    2d80:	783b      	ldrb	r3, [r7, #0]
    2d82:	4640      	mov	r0, r8
    2d84:	6802      	ldr	r2, [r0, #0]
    2d86:	3a01      	subs	r2, #1
    2d88:	9801      	ldr	r0, [sp, #4]
    2d8a:	0101      	lsls	r1, r0, #4
    2d8c:	4319      	orrs	r1, r3
    2d8e:	7011      	strb	r1, [r2, #0]
	 * Note: The length of the one octet for the Pending Address
	 * Specification
	 * is already included in the default beacon frame length
	 * (see BEACON_PAYLOAD_LEN).
	 */
	pending_address_count = (pending_address_count * sizeof(uint16_t)) +
    2d90:	0082      	lsls	r2, r0, #2
    2d92:	18d3      	adds	r3, r2, r3
    2d94:	005b      	lsls	r3, r3, #1
    2d96:	b2db      	uxtb	r3, r3
    2d98:	703b      	strb	r3, [r7, #0]
		 * to add as far as pending addresses is concerned.
		 */
		if (indirect_data_q.size > 0) {
			uint8_t pending_addr_octets = mac_buffer_add_pending(
					frame_ptr);
			frame_len += pending_addr_octets;
    2d9a:	18e4      	adds	r4, r4, r3
    2d9c:	b2e4      	uxtb	r4, r4
			frame_ptr -= pending_addr_octets + 1;
    2d9e:	43db      	mvns	r3, r3
    2da0:	18ed      	adds	r5, r5, r3
    2da2:	e002      	b.n	2daa <mac_build_and_tx_beacon+0xa6>
		} else {
			/* No pending data available. */
			frame_ptr--;
    2da4:	3d01      	subs	r5, #1
			*frame_ptr = 0;
    2da6:	2300      	movs	r3, #0
    2da8:	702b      	strb	r3, [r5, #0]
#endif

	/* frame_ptr now points to the GTS Specification .
	**/
#ifdef GTS_SUPPORT
	mac_gts_table_update();
    2daa:	4b5d      	ldr	r3, [pc, #372]	; (2f20 <mac_build_and_tx_beacon+0x21c>)
    2dac:	4798      	blx	r3
	uint8_t gts_octets = mac_add_gts_info(frame_ptr);
    2dae:	1c28      	adds	r0, r5, #0
    2db0:	4b5c      	ldr	r3, [pc, #368]	; (2f24 <mac_build_and_tx_beacon+0x220>)
    2db2:	4798      	blx	r3
	if (gts_octets > 0) {
		frame_len += gts_octets;
		frame_ptr -= gts_octets + 1;
	} else {
		frame_ptr--;
    2db4:	1e6f      	subs	r7, r5, #1
	/* frame_ptr now points to the GTS Specification .
	**/
#ifdef GTS_SUPPORT
	mac_gts_table_update();
	uint8_t gts_octets = mac_add_gts_info(frame_ptr);
	if (gts_octets > 0) {
    2db6:	2800      	cmp	r0, #0
    2db8:	d003      	beq.n	2dc2 <mac_build_and_tx_beacon+0xbe>
		frame_len += gts_octets;
    2dba:	1904      	adds	r4, r0, r4
    2dbc:	b2e4      	uxtb	r4, r4
		frame_ptr -= gts_octets + 1;
    2dbe:	43c7      	mvns	r7, r0
    2dc0:	19ef      	adds	r7, r5, r7
#endif /* GTS_SUPPORT */

	/* The superframe specification field is updated. */
#ifdef BEACON_SUPPORT
	superframe_spec = tal_pib.BeaconOrder;
	superframe_spec |= (tal_pib.SuperFrameOrder << 4);
    2dc2:	4a59      	ldr	r2, [pc, #356]	; (2f28 <mac_build_and_tx_beacon+0x224>)
    2dc4:	7f91      	ldrb	r1, [r2, #30]
    2dc6:	0109      	lsls	r1, r1, #4
	superframe_spec |= (mac_final_cap_slot << 8);
    2dc8:	4b58      	ldr	r3, [pc, #352]	; (2f2c <mac_build_and_tx_beacon+0x228>)
    2dca:	781b      	ldrb	r3, [r3, #0]
    2dcc:	021b      	lsls	r3, r3, #8
#endif /* GTS_SUPPORT */

	/* The superframe specification field is updated. */
#ifdef BEACON_SUPPORT
	superframe_spec = tal_pib.BeaconOrder;
	superframe_spec |= (tal_pib.SuperFrameOrder << 4);
    2dce:	430b      	orrs	r3, r1
    2dd0:	7f51      	ldrb	r1, [r2, #29]
	superframe_spec |= (mac_final_cap_slot << 8);
    2dd2:	430b      	orrs	r3, r1

	if (tal_pib.BattLifeExt) {
    2dd4:	7f12      	ldrb	r2, [r2, #28]
    2dd6:	2a00      	cmp	r2, #0
    2dd8:	d002      	beq.n	2de0 <mac_build_and_tx_beacon+0xdc>
		superframe_spec |= (1U << BATT_LIFE_EXT_BIT_POS);
    2dda:	2280      	movs	r2, #128	; 0x80
    2ddc:	0152      	lsls	r2, r2, #5
    2dde:	4313      	orrs	r3, r2
	superframe_spec = NON_BEACON_NWK;
	superframe_spec |= (NON_BEACON_NWK << 4);
	superframe_spec |= (FINAL_CAP_SLOT_DEFAULT << 8);
#endif

	if (MAC_PAN_COORD_STARTED == mac_state) {
    2de0:	4a53      	ldr	r2, [pc, #332]	; (2f30 <mac_build_and_tx_beacon+0x22c>)
    2de2:	7812      	ldrb	r2, [r2, #0]
    2de4:	2a03      	cmp	r2, #3
    2de6:	d102      	bne.n	2dee <mac_build_and_tx_beacon+0xea>
		superframe_spec |= (1U << PAN_COORD_BIT_POS);
    2de8:	2280      	movs	r2, #128	; 0x80
    2dea:	01d2      	lsls	r2, r2, #7
    2dec:	4313      	orrs	r3, r2
	}

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	if (mac_pib.mac_AssociationPermit) {
    2dee:	4a43      	ldr	r2, [pc, #268]	; (2efc <mac_build_and_tx_beacon+0x1f8>)
    2df0:	7c12      	ldrb	r2, [r2, #16]
    2df2:	2a00      	cmp	r2, #0
    2df4:	d002      	beq.n	2dfc <mac_build_and_tx_beacon+0xf8>
		superframe_spec |= (1U << ASSOC_PERMIT_BIT_POS);
    2df6:	2280      	movs	r2, #128	; 0x80
    2df8:	0212      	lsls	r2, r2, #8
    2dfa:	4313      	orrs	r3, r2
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2dfc:	1eba      	subs	r2, r7, #2
    2dfe:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    2e00:	1e7a      	subs	r2, r7, #1
    2e02:	0a1b      	lsrs	r3, r3, #8
    2e04:	7013      	strb	r3, [r2, #0]

	/*
	 * Source address.
	 */
	if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
			tal_pib.ShortAddress) {
    2e06:	4a48      	ldr	r2, [pc, #288]	; (2f28 <mac_build_and_tx_beacon+0x224>)
    2e08:	7c11      	ldrb	r1, [r2, #16]
    2e0a:	7c53      	ldrb	r3, [r2, #17]
    2e0c:	021b      	lsls	r3, r3, #8
    2e0e:	430b      	orrs	r3, r1
#endif  /* (MAC_SECURITY_BEACON || MAC_SECURITY_2006_BEACON) */

	/*
	 * Source address.
	 */
	if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
    2e10:	4a48      	ldr	r2, [pc, #288]	; (2f34 <mac_build_and_tx_beacon+0x230>)
    2e12:	4293      	cmp	r3, r2
    2e14:	d123      	bne.n	2e5e <mac_build_and_tx_beacon+0x15a>
			tal_pib.ShortAddress) {
		frame_ptr -= 8;
    2e16:	1c3a      	adds	r2, r7, #0
    2e18:	3a0a      	subs	r2, #10
		frame_len += 6; /* Add further 6 octets for long Source Address
    2e1a:	3406      	adds	r4, #6
    2e1c:	b2e4      	uxtb	r4, r4
		                 **/
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    2e1e:	4b42      	ldr	r3, [pc, #264]	; (2f28 <mac_build_and_tx_beacon+0x224>)
    2e20:	7819      	ldrb	r1, [r3, #0]
    2e22:	785d      	ldrb	r5, [r3, #1]
    2e24:	022d      	lsls	r5, r5, #8
    2e26:	430d      	orrs	r5, r1
    2e28:	7899      	ldrb	r1, [r3, #2]
    2e2a:	0409      	lsls	r1, r1, #16
    2e2c:	430d      	orrs	r5, r1
    2e2e:	78d9      	ldrb	r1, [r3, #3]
    2e30:	0609      	lsls	r1, r1, #24
    2e32:	430d      	orrs	r5, r1
    2e34:	7918      	ldrb	r0, [r3, #4]
    2e36:	7959      	ldrb	r1, [r3, #5]
    2e38:	0209      	lsls	r1, r1, #8
    2e3a:	4301      	orrs	r1, r0
    2e3c:	7998      	ldrb	r0, [r3, #6]
    2e3e:	0400      	lsls	r0, r0, #16
    2e40:	4301      	orrs	r1, r0
    2e42:	79db      	ldrb	r3, [r3, #7]
    2e44:	061b      	lsls	r3, r3, #24
    2e46:	4319      	orrs	r1, r3
    2e48:	1c13      	adds	r3, r2, #0
    2e4a:	3f02      	subs	r7, #2
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    2e4c:	701d      	strb	r5, [r3, #0]
        value = value >> 8;
    2e4e:	0608      	lsls	r0, r1, #24
    2e50:	0a2d      	lsrs	r5, r5, #8
    2e52:	4305      	orrs	r5, r0
    2e54:	0a09      	lsrs	r1, r1, #8
    2e56:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    2e58:	42bb      	cmp	r3, r7
    2e5a:	d1f7      	bne.n	2e4c <mac_build_and_tx_beacon+0x148>
    2e5c:	e007      	b.n	2e6e <mac_build_and_tx_beacon+0x16a>
		beacon_sec_buf.SrcAddrMode = FCF_LONG_ADDR;
#endif

		fcf = FCF_SET_SOURCE_ADDR_MODE((uint16_t)FCF_LONG_ADDR);
	} else {
		frame_ptr -= 2;
    2e5e:	1f3a      	subs	r2, r7, #4
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2e60:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    2e62:	3f03      	subs	r7, #3
    2e64:	0a1b      	lsrs	r3, r3, #8
    2e66:	703b      	strb	r3, [r7, #0]
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
#if ((defined MAC_SECURITY_BEACON)  || (defined MAC_SECURITY_2006_BEACON))
		beacon_sec_buf.SrcAddrMode = FCF_SHORT_ADDR;
#endif
		fcf = FCF_SET_SOURCE_ADDR_MODE((uint16_t)FCF_SHORT_ADDR);
    2e68:	2380      	movs	r3, #128	; 0x80
    2e6a:	021b      	lsls	r3, r3, #8
    2e6c:	e001      	b.n	2e72 <mac_build_and_tx_beacon+0x16e>
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
#if ((defined MAC_SECURITY_BEACON)  || (defined MAC_SECURITY_2006_BEACON))
		beacon_sec_buf.SrcAddrMode = FCF_LONG_ADDR;
#endif

		fcf = FCF_SET_SOURCE_ADDR_MODE((uint16_t)FCF_LONG_ADDR);
    2e6e:	23c0      	movs	r3, #192	; 0xc0
    2e70:	021b      	lsls	r3, r3, #8
		fcf = FCF_SET_SOURCE_ADDR_MODE((uint16_t)FCF_SHORT_ADDR);
	}

	/* Source PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    2e72:	482d      	ldr	r0, [pc, #180]	; (2f28 <mac_build_and_tx_beacon+0x224>)
    2e74:	7c85      	ldrb	r5, [r0, #18]
    2e76:	7cc1      	ldrb	r1, [r0, #19]
    2e78:	0209      	lsls	r1, r1, #8
    2e7a:	4329      	orrs	r1, r5
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2e7c:	1e90      	subs	r0, r2, #2
    2e7e:	7001      	strb	r1, [r0, #0]
    data[1] = (value >> 8) & 0xFF;
    2e80:	1e50      	subs	r0, r2, #1
    2e82:	0a09      	lsrs	r1, r1, #8
    2e84:	7001      	strb	r1, [r0, #0]

#endif /* TEST_HARNESS */

	/* Set BSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_BSN++;
    2e86:	481d      	ldr	r0, [pc, #116]	; (2efc <mac_build_and_tx_beacon+0x1f8>)
    2e88:	7cc1      	ldrb	r1, [r0, #19]
    2e8a:	1c4d      	adds	r5, r1, #1
    2e8c:	74c5      	strb	r5, [r0, #19]
    2e8e:	1ed0      	subs	r0, r2, #3
    2e90:	7001      	strb	r1, [r0, #0]
	 * 3) there is a broadcast frame to be transmitted,
	 * the frame pending bit in the frame control field of the beacon frame
	 * to be transmitted needs to be set in order to indicate this to all
	 * listening children nodes.
	 */
	if (((MAC_PAN_COORD_STARTED == mac_state) ||
    2e92:	4927      	ldr	r1, [pc, #156]	; (2f30 <mac_build_and_tx_beacon+0x22c>)
    2e94:	7809      	ldrb	r1, [r1, #0]
    2e96:	3902      	subs	r1, #2
    2e98:	b2c9      	uxtb	r1, r1
    2e9a:	2901      	cmp	r1, #1
    2e9c:	d809      	bhi.n	2eb2 <mac_build_and_tx_beacon+0x1ae>
			(MAC_COORDINATOR == mac_state)) &&
			(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
    2e9e:	4922      	ldr	r1, [pc, #136]	; (2f28 <mac_build_and_tx_beacon+0x224>)
	 * the frame pending bit in the frame control field of the beacon frame
	 * to be transmitted needs to be set in order to indicate this to all
	 * listening children nodes.
	 */
	if (((MAC_PAN_COORD_STARTED == mac_state) ||
			(MAC_COORDINATOR == mac_state)) &&
    2ea0:	7f49      	ldrb	r1, [r1, #29]
    2ea2:	290e      	cmp	r1, #14
    2ea4:	d805      	bhi.n	2eb2 <mac_build_and_tx_beacon+0x1ae>
			(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
			(broadcast_q.size > 0)
    2ea6:	4924      	ldr	r1, [pc, #144]	; (2f38 <mac_build_and_tx_beacon+0x234>)
	 * to be transmitted needs to be set in order to indicate this to all
	 * listening children nodes.
	 */
	if (((MAC_PAN_COORD_STARTED == mac_state) ||
			(MAC_COORDINATOR == mac_state)) &&
			(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
    2ea8:	7a09      	ldrb	r1, [r1, #8]
    2eaa:	2900      	cmp	r1, #0
    2eac:	d001      	beq.n	2eb2 <mac_build_and_tx_beacon+0x1ae>
			(broadcast_q.size > 0)
			) {
		fcf |= FCF_FRAME_PENDING;
    2eae:	2110      	movs	r1, #16
    2eb0:	430b      	orrs	r3, r1
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2eb2:	1f51      	subs	r1, r2, #5
    2eb4:	700b      	strb	r3, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    2eb6:	1f11      	subs	r1, r2, #4
    2eb8:	0a1b      	lsrs	r3, r3, #8
    2eba:	700b      	strb	r3, [r1, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    2ebc:	3a06      	subs	r2, #6
    2ebe:	7014      	strb	r4, [r2, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    2ec0:	4b0d      	ldr	r3, [pc, #52]	; (2ef8 <mac_build_and_tx_beacon+0x1f4>)
    2ec2:	0211      	lsls	r1, r2, #8
    2ec4:	7c18      	ldrb	r0, [r3, #16]
    2ec6:	4301      	orrs	r1, r0
    2ec8:	6119      	str	r1, [r3, #16]
    2eca:	0e12      	lsrs	r2, r2, #24
    2ecc:	751a      	strb	r2, [r3, #20]
			return;
		}
	}

#endif
	if (!beacon_enabled) {
    2ece:	2e00      	cmp	r6, #0
    2ed0:	d10b      	bne.n	2eea <mac_build_and_tx_beacon+0x1e6>
		/* Buffer header not required in BEACON build. */
		transmit_frame->buffer_header = NULL;
    2ed2:	1c18      	adds	r0, r3, #0
    2ed4:	781b      	ldrb	r3, [r3, #0]
    2ed6:	6003      	str	r3, [r0, #0]
    2ed8:	2300      	movs	r3, #0
    2eda:	7103      	strb	r3, [r0, #4]

		/*
		 * In a beaconless network the beacon is transmitted with
		 * unslotted CSMA-CA.
		 */
		tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, false);
    2edc:	2102      	movs	r1, #2
    2ede:	2200      	movs	r2, #0
    2ee0:	4b16      	ldr	r3, [pc, #88]	; (2f3c <mac_build_and_tx_beacon+0x238>)
    2ee2:	4798      	blx	r3

		MAKE_MAC_BUSY();
    2ee4:	2201      	movs	r2, #1
    2ee6:	4b16      	ldr	r3, [pc, #88]	; (2f40 <mac_build_and_tx_beacon+0x23c>)
    2ee8:	701a      	strb	r2, [r3, #0]

	MAKE_MAC_BUSY();

	beacon_enabled = beacon_enabled; /* Keep compiler happy. */
#endif  /* BEACON_SUPPORT */
} /* mac_build_and_tx_beacon() */
    2eea:	b005      	add	sp, #20
    2eec:	bc3c      	pop	{r2, r3, r4, r5}
    2eee:	4690      	mov	r8, r2
    2ef0:	4699      	mov	r9, r3
    2ef2:	46a2      	mov	sl, r4
    2ef4:	46ab      	mov	fp, r5
    2ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ef8:	200001dc 	.word	0x200001dc
    2efc:	20001300 	.word	0x20001300
    2f00:	200012cc 	.word	0x200012cc
    2f04:	0000cf81 	.word	0x0000cf81
    2f08:	20001294 	.word	0x20001294
    2f0c:	200001d4 	.word	0x200001d4
    2f10:	200001d8 	.word	0x200001d8
    2f14:	00002c9d 	.word	0x00002c9d
    2f18:	0000a0d5 	.word	0x0000a0d5
    2f1c:	00002c4d 	.word	0x00002c4d
    2f20:	000058c1 	.word	0x000058c1
    2f24:	000059d9 	.word	0x000059d9
    2f28:	20001518 	.word	0x20001518
    2f2c:	200012c3 	.word	0x200012c3
    2f30:	20001364 	.word	0x20001364
    2f34:	0000fffe 	.word	0x0000fffe
    2f38:	200012ac 	.word	0x200012ac
    2f3c:	0000ba3d 	.word	0x0000ba3d
    2f40:	20001365 	.word	0x20001365

00002f44 <mac_t_prepare_beacon_cb>:
 * the next beacon interval less the beacon preparation time.
 *
 * @param callback_parameter Callback parameter
 */
static void mac_t_prepare_beacon_cb(void *callback_parameter)
{
    2f44:	b508      	push	{r3, lr}
	mac_trx_wakeup();
    2f46:	4b03      	ldr	r3, [pc, #12]	; (2f54 <mac_t_prepare_beacon_cb+0x10>)
    2f48:	4798      	blx	r3
	/* For a beacon enabled network, the beacon is stored at the TAL. */

	mac_build_and_tx_beacon(true);
    2f4a:	2001      	movs	r0, #1
    2f4c:	4b02      	ldr	r3, [pc, #8]	; (2f58 <mac_t_prepare_beacon_cb+0x14>)
    2f4e:	4798      	blx	r3

	callback_parameter = callback_parameter; /* Keep compiler happy. */
} /* mac_t_prepare_beacon_cb() */
    2f50:	bd08      	pop	{r3, pc}
    2f52:	46c0      	nop			; (mov r8, r8)
    2f54:	00006e69 	.word	0x00006e69
    2f58:	00002d05 	.word	0x00002d05

00002f5c <mac_process_beacon_request>:
 *  will be transmitted apart from the standard beacon frames.
 *
 * @param msg Pointer to the buffer in which the beaocn request was received
 */
void mac_process_beacon_request(buffer_t *msg)
{
    2f5c:	b508      	push	{r3, lr}
	/*
	 * The buffer in which the beacon request was received is freed up.
	 * This is only done in a BEACON build, since a static buffer is used
	 * to transmit the beacon frame.
	 */
	bmm_buffer_free((buffer_t *)msg);
    2f5e:	4b05      	ldr	r3, [pc, #20]	; (2f74 <mac_process_beacon_request+0x18>)
    2f60:	4798      	blx	r3
	/*
	 * If the network is a beacon enabled network then the beacons will not
	 * be
	 * transmitted.
	 */
	if (tal_pib.BeaconOrder == NON_BEACON_NWK) {
    2f62:	4b05      	ldr	r3, [pc, #20]	; (2f78 <mac_process_beacon_request+0x1c>)
    2f64:	7f5b      	ldrb	r3, [r3, #29]
    2f66:	2b0f      	cmp	r3, #15
    2f68:	d102      	bne.n	2f70 <mac_process_beacon_request+0x14>
		/* The beacon is transmitted using CSMA-CA. */
		mac_build_and_tx_beacon(false);
    2f6a:	2000      	movs	r0, #0
    2f6c:	4b03      	ldr	r3, [pc, #12]	; (2f7c <mac_process_beacon_request+0x20>)
    2f6e:	4798      	blx	r3
	}

#else   /* No BEACON_SUPPORT */
	mac_build_and_tx_beacon(false, (buffer_t *)msg);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */
}
    2f70:	bd08      	pop	{r3, pc}
    2f72:	46c0      	nop			; (mov r8, r8)
    2f74:	00009e85 	.word	0x00009e85
    2f78:	20001518 	.word	0x20001518
    2f7c:	00002d05 	.word	0x00002d05

00002f80 <mac_tx_pending_bc_data>:
 * As defined by 802.15.4-2006 exactly one broadcast data frame is
 * transmitted at one point of time. Further pending broadcast frames
 * are transmitted after the next beacon frame.
 */
void mac_tx_pending_bc_data(void)
{
    2f80:	b510      	push	{r4, lr}
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	retval_t tal_tx_status;

	buf_ptr = qmm_queue_remove(&broadcast_q, NULL);
    2f82:	4819      	ldr	r0, [pc, #100]	; (2fe8 <mac_tx_pending_bc_data+0x68>)
    2f84:	2100      	movs	r1, #0
    2f86:	4b19      	ldr	r3, [pc, #100]	; (2fec <mac_tx_pending_bc_data+0x6c>)
    2f88:	4798      	blx	r3

	Assert(buf_ptr != NULL);

	if (NULL == buf_ptr) {
    2f8a:	2800      	cmp	r0, #0
    2f8c:	d02a      	beq.n	2fe4 <mac_tx_pending_bc_data+0x64>
		/* Nothing ot be done. */
		return;
	}

	/* Broadcast data present and to be sent. */
	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    2f8e:	7803      	ldrb	r3, [r0, #0]
    2f90:	7844      	ldrb	r4, [r0, #1]
    2f92:	0224      	lsls	r4, r4, #8
    2f94:	431c      	orrs	r4, r3
    2f96:	7883      	ldrb	r3, [r0, #2]
    2f98:	041b      	lsls	r3, r3, #16
    2f9a:	431c      	orrs	r4, r3
    2f9c:	78c3      	ldrb	r3, [r0, #3]
    2f9e:	061b      	lsls	r3, r3, #24
    2fa0:	431c      	orrs	r4, r3

	transmit_frame->buffer_header = buf_ptr;
    2fa2:	7060      	strb	r0, [r4, #1]
    2fa4:	0a03      	lsrs	r3, r0, #8
    2fa6:	70a3      	strb	r3, [r4, #2]
    2fa8:	0c03      	lsrs	r3, r0, #16
    2faa:	70e3      	strb	r3, [r4, #3]
    2fac:	0e00      	lsrs	r0, r0, #24
    2fae:	7120      	strb	r0, [r4, #4]

	tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_WITH_IFS, false);
    2fb0:	1c20      	adds	r0, r4, #0
    2fb2:	2101      	movs	r1, #1
    2fb4:	2200      	movs	r2, #0
    2fb6:	4b0e      	ldr	r3, [pc, #56]	; (2ff0 <mac_tx_pending_bc_data+0x70>)
    2fb8:	4798      	blx	r3

	if (MAC_SUCCESS == tal_tx_status) {
    2fba:	2800      	cmp	r0, #0
    2fbc:	d103      	bne.n	2fc6 <mac_tx_pending_bc_data+0x46>
		MAKE_MAC_BUSY();
    2fbe:	2201      	movs	r2, #1
    2fc0:	4b0c      	ldr	r3, [pc, #48]	; (2ff4 <mac_tx_pending_bc_data+0x74>)
    2fc2:	701a      	strb	r2, [r3, #0]
    2fc4:	e00e      	b.n	2fe4 <mac_tx_pending_bc_data+0x64>
	} else {
		mac_gen_mcps_data_conf(
    2fc6:	7863      	ldrb	r3, [r4, #1]
    2fc8:	78a0      	ldrb	r0, [r4, #2]
    2fca:	0200      	lsls	r0, r0, #8
    2fcc:	4318      	orrs	r0, r3
    2fce:	78e3      	ldrb	r3, [r4, #3]
    2fd0:	041b      	lsls	r3, r3, #16
    2fd2:	4318      	orrs	r0, r3
    2fd4:	7923      	ldrb	r3, [r4, #4]
    2fd6:	061b      	lsls	r3, r3, #24
    2fd8:	4318      	orrs	r0, r3
    2fda:	7962      	ldrb	r2, [r4, #5]
    2fdc:	21e1      	movs	r1, #225	; 0xe1
    2fde:	2300      	movs	r3, #0
    2fe0:	4c05      	ldr	r4, [pc, #20]	; (2ff8 <mac_tx_pending_bc_data+0x78>)
    2fe2:	47a0      	blx	r4
				0);
#else
				transmit_frame->msduHandle);
#endif  /* ENABLE_TSTAMP */
	}
}
    2fe4:	bd10      	pop	{r4, pc}
    2fe6:	46c0      	nop			; (mov r8, r8)
    2fe8:	200012ac 	.word	0x200012ac
    2fec:	0000a0c5 	.word	0x0000a0c5
    2ff0:	0000ba3d 	.word	0x0000ba3d
    2ff4:	20001365 	.word	0x20001365
    2ff8:	000063cd 	.word	0x000063cd

00002ffc <mac_t_beacon_cb>:
 * the beacon is called and the timer for sending the next beacon is started.
 *
 * @param callback_parameter Callback parameter
 */
static void mac_t_beacon_cb(void *callback_parameter)
{
    2ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ffe:	464f      	mov	r7, r9
    3000:	4646      	mov	r6, r8
    3002:	b4c0      	push	{r6, r7}
    3004:	b085      	sub	sp, #20
	 * the network has transitioned from a beacon-enabled network to
	 * nonbeacon-enabled network.
	 */
	/* Wake up radio first */

	if (tal_pib.BeaconOrder < NON_BEACON_NWK) {
    3006:	4b3f      	ldr	r3, [pc, #252]	; (3104 <mac_t_beacon_cb+0x108>)
    3008:	7f5b      	ldrb	r3, [r3, #29]
    300a:	2b0e      	cmp	r3, #14
    300c:	d875      	bhi.n	30fa <mac_t_beacon_cb+0xfe>
		/*
		 * In case the node is currently scanning, no beacon will be
		 * transmitted.
		 */
		if (MAC_SCAN_IDLE == mac_scan_state) {
    300e:	4b3e      	ldr	r3, [pc, #248]	; (3108 <mac_t_beacon_cb+0x10c>)
    3010:	781b      	ldrb	r3, [r3, #0]
    3012:	2b00      	cmp	r3, #0
    3014:	d102      	bne.n	301c <mac_t_beacon_cb+0x20>
			 */
			frame_info_t *transmit_frame
				= (frame_info_t *)beacon_buffer;

			/* This TAL function transmits the beacon fame. */
			tal_tx_beacon(transmit_frame);
    3016:	483d      	ldr	r0, [pc, #244]	; (310c <mac_t_beacon_cb+0x110>)
    3018:	4b3d      	ldr	r3, [pc, #244]	; (3110 <mac_t_beacon_cb+0x114>)
    301a:	4798      	blx	r3
		uint32_t next_beacon_tx_time;
		retval_t status = FAILURE;

		/* 1) Start with main beacon timer. */
		beacon_int_us
			= TAL_CONVERT_SYMBOLS_TO_US(
    301c:	4b39      	ldr	r3, [pc, #228]	; (3104 <mac_t_beacon_cb+0x108>)
    301e:	7f5a      	ldrb	r2, [r3, #29]
    3020:	25f0      	movs	r5, #240	; 0xf0
    3022:	01ad      	lsls	r5, r5, #6
    3024:	4095      	lsls	r5, r2
				TAL_GET_BEACON_INTERVAL_TIME(
				tal_pib.BeaconOrder));

		/* This was the time when when transmitted the previous beacon
		 * frame. */
		beacon_tx_time_us = TAL_CONVERT_SYMBOLS_TO_US(
    3026:	7b1a      	ldrb	r2, [r3, #12]
    3028:	7b5e      	ldrb	r6, [r3, #13]
    302a:	0236      	lsls	r6, r6, #8
    302c:	4316      	orrs	r6, r2
    302e:	7b9a      	ldrb	r2, [r3, #14]
    3030:	0412      	lsls	r2, r2, #16
    3032:	4316      	orrs	r6, r2
    3034:	7bdb      	ldrb	r3, [r3, #15]
    3036:	061b      	lsls	r3, r3, #24
    3038:	431e      	orrs	r6, r3
    303a:	0136      	lsls	r6, r6, #4
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    303c:	19ae      	adds	r6, r5, r6
		 */
		while (MAC_SUCCESS != status) {
			next_beacon_tx_time = pal_add_time_us(
					next_beacon_tx_time, beacon_int_us);

			status = pal_timer_start(T_Beacon,
    303e:	4b35      	ldr	r3, [pc, #212]	; (3114 <mac_t_beacon_cb+0x118>)
    3040:	4699      	mov	r9, r3
    3042:	4b35      	ldr	r3, [pc, #212]	; (3118 <mac_t_beacon_cb+0x11c>)
    3044:	4698      	mov	r8, r3
    3046:	4f35      	ldr	r7, [pc, #212]	; (311c <mac_t_beacon_cb+0x120>)
    3048:	1974      	adds	r4, r6, r5
    304a:	464b      	mov	r3, r9
    304c:	7818      	ldrb	r0, [r3, #0]
    304e:	2300      	movs	r3, #0
    3050:	9300      	str	r3, [sp, #0]
    3052:	1c21      	adds	r1, r4, #0
    3054:	2201      	movs	r2, #1
    3056:	4643      	mov	r3, r8
    3058:	47b8      	blx	r7
		 * we have to add one more beacon interval time.
		 * If the timer cannot be started, then we add more beacon
		 * intervals,
		 * until we finally succeed.
		 */
		while (MAC_SUCCESS != status) {
    305a:	2800      	cmp	r0, #0
    305c:	d001      	beq.n	3062 <mac_t_beacon_cb+0x66>
    305e:	1c26      	adds	r6, r4, #0
    3060:	e7f2      	b.n	3048 <mac_t_beacon_cb+0x4c>
					TIMEOUT_ABSOLUTE,
					(FUNC_PTR)mac_t_beacon_cb,
					NULL);
		}

		mac_superframe_state = MAC_ACTIVE_CAP;
    3062:	2200      	movs	r2, #0
    3064:	4b2e      	ldr	r3, [pc, #184]	; (3120 <mac_t_beacon_cb+0x124>)
    3066:	701a      	strb	r2, [r3, #0]

		#ifdef GTS_SUPPORT
		pal_timer_stop(T_CAP);
    3068:	4b2e      	ldr	r3, [pc, #184]	; (3124 <mac_t_beacon_cb+0x128>)
    306a:	7818      	ldrb	r0, [r3, #0]
    306c:	4b2e      	ldr	r3, [pc, #184]	; (3128 <mac_t_beacon_cb+0x12c>)
    306e:	4798      	blx	r3
		 */
		beacon_tx_time_us = pal_sub_time_us(next_beacon_tx_time,
				beacon_int_us);

		beacon_tx_time_symbols
			= TAL_CONVERT_US_TO_SYMBOLS(beacon_tx_time_us);
    3070:	0936      	lsrs	r6, r6, #4
    3072:	9603      	str	r6, [sp, #12]

		/* The beacon transmission time is updated at TAL. */
		set_tal_pib_internal(macBeaconTxTime,
    3074:	2048      	movs	r0, #72	; 0x48
    3076:	a903      	add	r1, sp, #12
    3078:	4b2c      	ldr	r3, [pc, #176]	; (312c <mac_t_beacon_cb+0x130>)
    307a:	4798      	blx	r3
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    307c:	4b2c      	ldr	r3, [pc, #176]	; (3130 <mac_t_beacon_cb+0x134>)
    307e:	18e4      	adds	r4, r4, r3
			/* This is the timer started for preparing the beacon.
			**/
			status = FAILURE;

			while (MAC_SUCCESS != status) {
				status = pal_timer_start(T_Beacon_Preparation,
    3080:	4b2c      	ldr	r3, [pc, #176]	; (3134 <mac_t_beacon_cb+0x138>)
    3082:	4698      	mov	r8, r3
    3084:	4f2c      	ldr	r7, [pc, #176]	; (3138 <mac_t_beacon_cb+0x13c>)
    3086:	4e25      	ldr	r6, [pc, #148]	; (311c <mac_t_beacon_cb+0x120>)
    3088:	4643      	mov	r3, r8
    308a:	7818      	ldrb	r0, [r3, #0]
    308c:	2200      	movs	r2, #0
    308e:	9200      	str	r2, [sp, #0]
    3090:	1c21      	adds	r1, r4, #0
    3092:	2201      	movs	r2, #1
    3094:	1c3b      	adds	r3, r7, #0
    3096:	47b0      	blx	r6
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    3098:	1964      	adds	r4, r4, r5

			/* This is the timer started for preparing the beacon.
			**/
			status = FAILURE;

			while (MAC_SUCCESS != status) {
    309a:	2800      	cmp	r0, #0
    309c:	d1f4      	bne.n	3088 <mac_t_beacon_cb+0x8c>
						beacon_int_us);
			}
		}

		/* 3) Superframe timer for determining end of active portion. */
		if (tal_pib.SuperFrameOrder < tal_pib.BeaconOrder) {
    309e:	4b19      	ldr	r3, [pc, #100]	; (3104 <mac_t_beacon_cb+0x108>)
    30a0:	7f9a      	ldrb	r2, [r3, #30]
    30a2:	7f5b      	ldrb	r3, [r3, #29]
    30a4:	4293      	cmp	r3, r2
    30a6:	d90a      	bls.n	30be <mac_t_beacon_cb+0xc2>
			pal_timer_start(T_Superframe,
    30a8:	4b24      	ldr	r3, [pc, #144]	; (313c <mac_t_beacon_cb+0x140>)
    30aa:	7818      	ldrb	r0, [r3, #0]
					TAL_CONVERT_SYMBOLS_TO_US(
    30ac:	21f0      	movs	r1, #240	; 0xf0
    30ae:	0189      	lsls	r1, r1, #6
			}
		}

		/* 3) Superframe timer for determining end of active portion. */
		if (tal_pib.SuperFrameOrder < tal_pib.BeaconOrder) {
			pal_timer_start(T_Superframe,
    30b0:	4091      	lsls	r1, r2
    30b2:	2300      	movs	r3, #0
    30b4:	9300      	str	r3, [sp, #0]
    30b6:	2200      	movs	r2, #0
    30b8:	4b21      	ldr	r3, [pc, #132]	; (3140 <mac_t_beacon_cb+0x144>)
    30ba:	4c18      	ldr	r4, [pc, #96]	; (311c <mac_t_beacon_cb+0x120>)
    30bc:	47a0      	blx	r4
			port_pin_set_output_level(DEBUG_PIN2, 1);
			#endif
		}

#ifdef GTS_SUPPORT
		if (mac_final_cap_slot < FINAL_CAP_SLOT_DEFAULT) {
    30be:	4b21      	ldr	r3, [pc, #132]	; (3144 <mac_t_beacon_cb+0x148>)
    30c0:	781b      	ldrb	r3, [r3, #0]
    30c2:	2b0e      	cmp	r3, #14
    30c4:	d80f      	bhi.n	30e6 <mac_t_beacon_cb+0xea>
			uint32_t cap_end_duration = (TAL_CONVERT_SYMBOLS_TO_US(
					TAL_GET_SUPERFRAME_DURATION_TIME(tal_pib
					.SuperFrameOrder)) >>
					4) * (mac_final_cap_slot + 1);

			pal_timer_start(T_CAP, cap_end_duration,
    30c6:	4a17      	ldr	r2, [pc, #92]	; (3124 <mac_t_beacon_cb+0x128>)
    30c8:	7810      	ldrb	r0, [r2, #0]
#ifdef GTS_SUPPORT
		if (mac_final_cap_slot < FINAL_CAP_SLOT_DEFAULT) {
			uint32_t cap_end_duration = (TAL_CONVERT_SYMBOLS_TO_US(
					TAL_GET_SUPERFRAME_DURATION_TIME(tal_pib
					.SuperFrameOrder)) >>
					4) * (mac_final_cap_slot + 1);
    30ca:	3301      	adds	r3, #1
			#endif
		}

#ifdef GTS_SUPPORT
		if (mac_final_cap_slot < FINAL_CAP_SLOT_DEFAULT) {
			uint32_t cap_end_duration = (TAL_CONVERT_SYMBOLS_TO_US(
    30cc:	4a0d      	ldr	r2, [pc, #52]	; (3104 <mac_t_beacon_cb+0x108>)
    30ce:	7f92      	ldrb	r2, [r2, #30]
    30d0:	21f0      	movs	r1, #240	; 0xf0
    30d2:	0189      	lsls	r1, r1, #6
					TAL_GET_SUPERFRAME_DURATION_TIME(tal_pib
					.SuperFrameOrder)) >>
    30d4:	4091      	lsls	r1, r2
    30d6:	0909      	lsrs	r1, r1, #4
			#endif
		}

#ifdef GTS_SUPPORT
		if (mac_final_cap_slot < FINAL_CAP_SLOT_DEFAULT) {
			uint32_t cap_end_duration = (TAL_CONVERT_SYMBOLS_TO_US(
    30d8:	4359      	muls	r1, r3
					TAL_GET_SUPERFRAME_DURATION_TIME(tal_pib
					.SuperFrameOrder)) >>
					4) * (mac_final_cap_slot + 1);

			pal_timer_start(T_CAP, cap_end_duration,
    30da:	2300      	movs	r3, #0
    30dc:	9300      	str	r3, [sp, #0]
    30de:	2200      	movs	r2, #0
    30e0:	4b19      	ldr	r3, [pc, #100]	; (3148 <mac_t_beacon_cb+0x14c>)
    30e2:	4c0e      	ldr	r4, [pc, #56]	; (311c <mac_t_beacon_cb+0x120>)
    30e4:	47a0      	blx	r4
		 * Once the timing calculation for the next beacon has been
		 * finished,
		 * a pending broadcast frame will be transmitted.
		 * Of course this is only done if the node is not scanning.
		 */
		if (MAC_SCAN_IDLE == mac_scan_state) {
    30e6:	4b08      	ldr	r3, [pc, #32]	; (3108 <mac_t_beacon_cb+0x10c>)
    30e8:	781b      	ldrb	r3, [r3, #0]
    30ea:	2b00      	cmp	r3, #0
    30ec:	d105      	bne.n	30fa <mac_t_beacon_cb+0xfe>
			 * broadcast queue
			 * and transmit exactly one broadcast data frame in case
			 * there
			 * are pending broadcast frames.
			 */
			if (broadcast_q.size > 0) {
    30ee:	4b17      	ldr	r3, [pc, #92]	; (314c <mac_t_beacon_cb+0x150>)
    30f0:	7a1b      	ldrb	r3, [r3, #8]
    30f2:	2b00      	cmp	r3, #0
    30f4:	d001      	beq.n	30fa <mac_t_beacon_cb+0xfe>
				mac_tx_pending_bc_data();
    30f6:	4b16      	ldr	r3, [pc, #88]	; (3150 <mac_t_beacon_cb+0x154>)
    30f8:	4798      	blx	r3
			}
		}
	} /* (tal_pib.BeaconOrder < NON_BEACON_NWK) */

	callback_parameter = callback_parameter; /* Keep compiler happy. */
} /* mac_t_beacon_cb() */
    30fa:	b005      	add	sp, #20
    30fc:	bc0c      	pop	{r2, r3}
    30fe:	4690      	mov	r8, r2
    3100:	4699      	mov	r9, r3
    3102:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3104:	20001518 	.word	0x20001518
    3108:	200012c1 	.word	0x200012c1
    310c:	200001dc 	.word	0x200001dc
    3110:	0000bc85 	.word	0x0000bc85
    3114:	200013ef 	.word	0x200013ef
    3118:	00002ffd 	.word	0x00002ffd
    311c:	00009db5 	.word	0x00009db5
    3120:	20000009 	.word	0x20000009
    3124:	200013f1 	.word	0x200013f1
    3128:	00009d79 	.word	0x00009d79
    312c:	00007741 	.word	0x00007741
    3130:	fffffce0 	.word	0xfffffce0
    3134:	200013ed 	.word	0x200013ed
    3138:	00002f45 	.word	0x00002f45
    313c:	200013eb 	.word	0x200013eb
    3140:	00002ced 	.word	0x00002ced
    3144:	200012c3 	.word	0x200012c3
    3148:	0000607d 	.word	0x0000607d
    314c:	200012ac 	.word	0x200012ac
    3150:	00002f81 	.word	0x00002f81

00003154 <mac_start_beacon_timer>:
 * For a beacon enabled network the first beacon of the network is prepared and
 * sent in this function and the subsequent beacons are sent in the callback
 * function of the timer.
 */
void mac_start_beacon_timer(void)
{
    3154:	b500      	push	{lr}
    3156:	b083      	sub	sp, #12
	 * The First beacon in a beacon enabled network is transmitted
	 * directly without CSMA-CA.
	 * This function call, to transmit the beacon frame without
	 * CSMA-CA (direct), will cause it to store the beacon at the TAL.
	 */
	mac_build_and_tx_beacon(true);
    3158:	2001      	movs	r0, #1
    315a:	4b10      	ldr	r3, [pc, #64]	; (319c <mac_start_beacon_timer+0x48>)
    315c:	4798      	blx	r3
	/*
	 * For the first beacon the current time is used as beacon transmission
	 * time. For consecutive beacon transmissions, this beacon transmission
	 * time is added to the beacon interval and then used.
	 */
	pal_get_current_time(&beacon_tx_time);
    315e:	a801      	add	r0, sp, #4
    3160:	4b0f      	ldr	r3, [pc, #60]	; (31a0 <mac_start_beacon_timer+0x4c>)
    3162:	4798      	blx	r3
	/*
	 * Timer gives the time in microseconds, but the PIB value at the TAL is
	 * in
	 * symbols. Hence a coversion is done before setting the PIB at the TAL.
	 */
	beacon_tx_time = TAL_CONVERT_US_TO_SYMBOLS(beacon_tx_time);
    3164:	9901      	ldr	r1, [sp, #4]
    3166:	090a      	lsrs	r2, r1, #4
	 * entire
	 * beacon period from this time.
	 * Otherwise we would leave out the second beacon in function
	 * mac_t_beacon_cb().
	 */
	beacon_int_symbols = TAL_GET_BEACON_INTERVAL_TIME(tal_pib.BeaconOrder);
    3168:	4b0e      	ldr	r3, [pc, #56]	; (31a4 <mac_start_beacon_timer+0x50>)
    316a:	7f59      	ldrb	r1, [r3, #29]
    316c:	23f0      	movs	r3, #240	; 0xf0
    316e:	009b      	lsls	r3, r3, #2
    3170:	408b      	lsls	r3, r1
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    3172:	429a      	cmp	r2, r3
    3174:	d903      	bls.n	317e <mac_start_beacon_timer+0x2a>
		return ((a - b) & SYMBOL_MASK);
    3176:	1ad3      	subs	r3, r2, r3
    3178:	011b      	lsls	r3, r3, #4
    317a:	091b      	lsrs	r3, r3, #4
    317c:	e004      	b.n	3188 <mac_start_beacon_timer+0x34>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    317e:	490a      	ldr	r1, [pc, #40]	; (31a8 <mac_start_beacon_timer+0x54>)
    3180:	1852      	adds	r2, r2, r1
    3182:	1ad3      	subs	r3, r2, r3
    3184:	011b      	lsls	r3, r3, #4
    3186:	091b      	lsrs	r3, r3, #4

	beacon_tx_time
		= tal_sub_time_symbols(beacon_tx_time,
    3188:	9301      	str	r3, [sp, #4]
			beacon_int_symbols);

	set_tal_pib_internal(macBeaconTxTime, (void *)&beacon_tx_time);
    318a:	2048      	movs	r0, #72	; 0x48
    318c:	a901      	add	r1, sp, #4
    318e:	4b07      	ldr	r3, [pc, #28]	; (31ac <mac_start_beacon_timer+0x58>)
    3190:	4798      	blx	r3
	 * called upon expiration of the main beacon timer and will handle alle
	 * other timers as well to have a common time base for beacon related
	 * timers.
	 */
	/* This will also actually transmit the beacon. */
	mac_t_beacon_cb(NULL);
    3192:	2000      	movs	r0, #0
    3194:	4b06      	ldr	r3, [pc, #24]	; (31b0 <mac_start_beacon_timer+0x5c>)
    3196:	4798      	blx	r3
} /* mac_start_beacon_timer() */
    3198:	b003      	add	sp, #12
    319a:	bd00      	pop	{pc}
    319c:	00002d05 	.word	0x00002d05
    31a0:	00009e05 	.word	0x00009e05
    31a4:	20001518 	.word	0x20001518
    31a8:	0fffffff 	.word	0x0fffffff
    31ac:	00007741 	.word	0x00007741
    31b0:	00002ffd 	.word	0x00002ffd

000031b4 <mcps_data_ind>:
 * This function is a callback for mcps data indication
 *
 * @param m Pointer to message structure
 */
void mcps_data_ind(uint8_t *m)
{
    31b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    31b6:	b08b      	sub	sp, #44	; 0x2c
    31b8:	1c06      	adds	r6, r0, #0
	mcps_data_ind_t *pmsg;
	wpan_addr_spec_t src_addr;
	wpan_addr_spec_t dst_addr;

	/* Get the buffer body from buffer header */
	pmsg = (mcps_data_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    31ba:	7803      	ldrb	r3, [r0, #0]
    31bc:	7844      	ldrb	r4, [r0, #1]
    31be:	0224      	lsls	r4, r4, #8
    31c0:	431c      	orrs	r4, r3
    31c2:	7883      	ldrb	r3, [r0, #2]
    31c4:	041b      	lsls	r3, r3, #16
    31c6:	431c      	orrs	r4, r3
    31c8:	78c3      	ldrb	r3, [r0, #3]
    31ca:	061b      	lsls	r3, r3, #24
    31cc:	431c      	orrs	r4, r3

	/* Source address spec */
	src_addr.AddrMode = pmsg->SrcAddrMode;
    31ce:	ad07      	add	r5, sp, #28
    31d0:	7863      	ldrb	r3, [r4, #1]
    31d2:	702b      	strb	r3, [r5, #0]
	src_addr.PANId = pmsg->SrcPANId;
    31d4:	78a3      	ldrb	r3, [r4, #2]
    31d6:	78e2      	ldrb	r2, [r4, #3]
    31d8:	0212      	lsls	r2, r2, #8
    31da:	431a      	orrs	r2, r3
    31dc:	0212      	lsls	r2, r2, #8
    31de:	4b4a      	ldr	r3, [pc, #296]	; (3308 <mcps_data_ind+0x154>)
    31e0:	9907      	ldr	r1, [sp, #28]
    31e2:	4019      	ands	r1, r3
    31e4:	430a      	orrs	r2, r1
    31e6:	9207      	str	r2, [sp, #28]
	src_addr.Addr.long_address = pmsg->SrcAddr;
    31e8:	7922      	ldrb	r2, [r4, #4]
    31ea:	7961      	ldrb	r1, [r4, #5]
    31ec:	0209      	lsls	r1, r1, #8
    31ee:	4311      	orrs	r1, r2
    31f0:	79a2      	ldrb	r2, [r4, #6]
    31f2:	0412      	lsls	r2, r2, #16
    31f4:	4311      	orrs	r1, r2
    31f6:	79e2      	ldrb	r2, [r4, #7]
    31f8:	0612      	lsls	r2, r2, #24
    31fa:	4311      	orrs	r1, r2
    31fc:	7a20      	ldrb	r0, [r4, #8]
    31fe:	7a62      	ldrb	r2, [r4, #9]
    3200:	0212      	lsls	r2, r2, #8
    3202:	4302      	orrs	r2, r0
    3204:	7aa0      	ldrb	r0, [r4, #10]
    3206:	0400      	lsls	r0, r0, #16
    3208:	4302      	orrs	r2, r0
    320a:	7ae0      	ldrb	r0, [r4, #11]
    320c:	0600      	lsls	r0, r0, #24
    320e:	4302      	orrs	r2, r0
    3210:	70e9      	strb	r1, [r5, #3]
    3212:	0a09      	lsrs	r1, r1, #8
    3214:	79e8      	ldrb	r0, [r5, #7]
    3216:	0600      	lsls	r0, r0, #24
    3218:	4301      	orrs	r1, r0
    321a:	9108      	str	r1, [sp, #32]
    321c:	71ea      	strb	r2, [r5, #7]
    321e:	0a12      	lsrs	r2, r2, #8
    3220:	7ae9      	ldrb	r1, [r5, #11]
    3222:	0609      	lsls	r1, r1, #24
    3224:	430a      	orrs	r2, r1
    3226:	9209      	str	r2, [sp, #36]	; 0x24
	ADDR_COPY_DST_SRC_64(src_addr.Addr.long_address, pmsg->SrcAddr);
    3228:	7921      	ldrb	r1, [r4, #4]
    322a:	7960      	ldrb	r0, [r4, #5]
    322c:	0200      	lsls	r0, r0, #8
    322e:	4308      	orrs	r0, r1
    3230:	79a1      	ldrb	r1, [r4, #6]
    3232:	0409      	lsls	r1, r1, #16
    3234:	4308      	orrs	r0, r1
    3236:	79e1      	ldrb	r1, [r4, #7]
    3238:	0609      	lsls	r1, r1, #24
    323a:	4308      	orrs	r0, r1
    323c:	7a27      	ldrb	r7, [r4, #8]
    323e:	7a61      	ldrb	r1, [r4, #9]
    3240:	0209      	lsls	r1, r1, #8
    3242:	4339      	orrs	r1, r7
    3244:	7aa7      	ldrb	r7, [r4, #10]
    3246:	043f      	lsls	r7, r7, #16
    3248:	4339      	orrs	r1, r7
    324a:	7ae7      	ldrb	r7, [r4, #11]
    324c:	063f      	lsls	r7, r7, #24
    324e:	4339      	orrs	r1, r7
    3250:	70e8      	strb	r0, [r5, #3]
    3252:	0a00      	lsrs	r0, r0, #8
    3254:	79ef      	ldrb	r7, [r5, #7]
    3256:	063f      	lsls	r7, r7, #24
    3258:	4338      	orrs	r0, r7
    325a:	9008      	str	r0, [sp, #32]
    325c:	71e9      	strb	r1, [r5, #7]
    325e:	0a09      	lsrs	r1, r1, #8
    3260:	0e12      	lsrs	r2, r2, #24
    3262:	0612      	lsls	r2, r2, #24
    3264:	4311      	orrs	r1, r2
    3266:	9109      	str	r1, [sp, #36]	; 0x24

	/* Destination address spec */
	dst_addr.AddrMode = pmsg->DstAddrMode;
    3268:	a904      	add	r1, sp, #16
    326a:	7b22      	ldrb	r2, [r4, #12]
    326c:	700a      	strb	r2, [r1, #0]
	dst_addr.PANId = pmsg->DstPANId;
    326e:	7b60      	ldrb	r0, [r4, #13]
    3270:	7ba2      	ldrb	r2, [r4, #14]
    3272:	0212      	lsls	r2, r2, #8
    3274:	4302      	orrs	r2, r0
    3276:	0212      	lsls	r2, r2, #8
    3278:	9804      	ldr	r0, [sp, #16]
    327a:	4003      	ands	r3, r0
    327c:	4313      	orrs	r3, r2
    327e:	9304      	str	r3, [sp, #16]
	ADDR_COPY_DST_SRC_64(dst_addr.Addr.long_address, pmsg->DstAddr);
    3280:	7be3      	ldrb	r3, [r4, #15]
    3282:	7c22      	ldrb	r2, [r4, #16]
    3284:	0212      	lsls	r2, r2, #8
    3286:	431a      	orrs	r2, r3
    3288:	7c63      	ldrb	r3, [r4, #17]
    328a:	041b      	lsls	r3, r3, #16
    328c:	431a      	orrs	r2, r3
    328e:	7ca3      	ldrb	r3, [r4, #18]
    3290:	061b      	lsls	r3, r3, #24
    3292:	431a      	orrs	r2, r3
    3294:	7ce0      	ldrb	r0, [r4, #19]
    3296:	7d23      	ldrb	r3, [r4, #20]
    3298:	021b      	lsls	r3, r3, #8
    329a:	4303      	orrs	r3, r0
    329c:	7d60      	ldrb	r0, [r4, #21]
    329e:	0400      	lsls	r0, r0, #16
    32a0:	4303      	orrs	r3, r0
    32a2:	7da0      	ldrb	r0, [r4, #22]
    32a4:	0600      	lsls	r0, r0, #24
    32a6:	4303      	orrs	r3, r0
    32a8:	70ca      	strb	r2, [r1, #3]
    32aa:	0a12      	lsrs	r2, r2, #8
    32ac:	79c8      	ldrb	r0, [r1, #7]
    32ae:	0600      	lsls	r0, r0, #24
    32b0:	4302      	orrs	r2, r0
    32b2:	604a      	str	r2, [r1, #4]
    32b4:	71cb      	strb	r3, [r1, #7]
    32b6:	0a1b      	lsrs	r3, r3, #8
    32b8:	7aca      	ldrb	r2, [r1, #11]
    32ba:	0612      	lsls	r2, r2, #24
    32bc:	4313      	orrs	r3, r2
    32be:	608b      	str	r3, [r1, #8]
    #endif  /* ENABLE_TSTAMP */
			pmsg->SecurityLevel,
			pmsg->KeyIdMode,
			pmsg->KeyIndex);
#else   /* No MAC_SECURITY */
	usr_mcps_data_ind(&src_addr,
    32c0:	7f62      	ldrb	r2, [r4, #29]
    32c2:	7fa0      	ldrb	r0, [r4, #30]
    32c4:	7fe3      	ldrb	r3, [r4, #31]
    32c6:	021b      	lsls	r3, r3, #8
    32c8:	4303      	orrs	r3, r0
    32ca:	2020      	movs	r0, #32
    32cc:	5c20      	ldrb	r0, [r4, r0]
    32ce:	0400      	lsls	r0, r0, #16
    32d0:	4303      	orrs	r3, r0
    32d2:	2021      	movs	r0, #33	; 0x21
    32d4:	5c20      	ldrb	r0, [r4, r0]
    32d6:	0600      	lsls	r0, r0, #24
    32d8:	4303      	orrs	r3, r0
    32da:	7de0      	ldrb	r0, [r4, #23]
    32dc:	9000      	str	r0, [sp, #0]
    32de:	7e20      	ldrb	r0, [r4, #24]
    32e0:	9001      	str	r0, [sp, #4]
    32e2:	7e67      	ldrb	r7, [r4, #25]
    32e4:	7ea0      	ldrb	r0, [r4, #26]
    32e6:	0200      	lsls	r0, r0, #8
    32e8:	4338      	orrs	r0, r7
    32ea:	7ee7      	ldrb	r7, [r4, #27]
    32ec:	043f      	lsls	r7, r7, #16
    32ee:	4338      	orrs	r0, r7
    32f0:	7f24      	ldrb	r4, [r4, #28]
    32f2:	0624      	lsls	r4, r4, #24
    32f4:	4320      	orrs	r0, r4
    32f6:	9002      	str	r0, [sp, #8]
    32f8:	1c28      	adds	r0, r5, #0
    32fa:	4c04      	ldr	r4, [pc, #16]	; (330c <mcps_data_ind+0x158>)
    32fc:	47a0      	blx	r4
			pmsg->DSN);
    #endif  /* ENABLE_TSTAMP */
#endif  /* MAC_SECURITY */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    32fe:	1c30      	adds	r0, r6, #0
    3300:	4b03      	ldr	r3, [pc, #12]	; (3310 <mcps_data_ind+0x15c>)
    3302:	4798      	blx	r3
}
    3304:	b00b      	add	sp, #44	; 0x2c
    3306:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3308:	ff0000ff 	.word	0xff0000ff
    330c:	0000c8a1 	.word	0x0000c8a1
    3310:	00009e85 	.word	0x00009e85

00003314 <mcps_data_conf>:
 * This function is a callback for mcps data confirm.
 *
 * @param m Pointer to message structure
 */
void mcps_data_conf(uint8_t *m)
{
    3314:	b538      	push	{r3, r4, r5, lr}
    3316:	1c04      	adds	r4, r0, #0
	mcps_data_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mcps_data_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3318:	7802      	ldrb	r2, [r0, #0]
    331a:	7843      	ldrb	r3, [r0, #1]
    331c:	021b      	lsls	r3, r3, #8
    331e:	4313      	orrs	r3, r2
    3320:	7882      	ldrb	r2, [r0, #2]
    3322:	0412      	lsls	r2, r2, #16
    3324:	4313      	orrs	r3, r2
    3326:	78c2      	ldrb	r2, [r0, #3]
    3328:	0612      	lsls	r2, r2, #24
    332a:	4313      	orrs	r3, r2

#ifdef ENABLE_TSTAMP
	usr_mcps_data_conf(pmsg->msduHandle, pmsg->status, pmsg->Timestamp);
    332c:	7858      	ldrb	r0, [r3, #1]
    332e:	7899      	ldrb	r1, [r3, #2]
    3330:	78dd      	ldrb	r5, [r3, #3]
    3332:	791a      	ldrb	r2, [r3, #4]
    3334:	0212      	lsls	r2, r2, #8
    3336:	432a      	orrs	r2, r5
    3338:	795d      	ldrb	r5, [r3, #5]
    333a:	042d      	lsls	r5, r5, #16
    333c:	432a      	orrs	r2, r5
    333e:	799b      	ldrb	r3, [r3, #6]
    3340:	061b      	lsls	r3, r3, #24
    3342:	431a      	orrs	r2, r3
    3344:	4b02      	ldr	r3, [pc, #8]	; (3350 <mcps_data_conf+0x3c>)
    3346:	4798      	blx	r3
#else
	usr_mcps_data_conf(pmsg->msduHandle, pmsg->status);
#endif  /* ENABLE_TSTAMP */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3348:	1c20      	adds	r0, r4, #0
    334a:	4b02      	ldr	r3, [pc, #8]	; (3354 <mcps_data_conf+0x40>)
    334c:	4798      	blx	r3
}
    334e:	bd38      	pop	{r3, r4, r5, pc}
    3350:	0000c829 	.word	0x0000c829
    3354:	00009e85 	.word	0x00009e85

00003358 <mcps_purge_conf>:
 * This function is a callback for mcps purge confirm.
 *
 * @param m Pointer to message structure
 */
void mcps_purge_conf(uint8_t *m)
{
    3358:	b510      	push	{r4, lr}
    335a:	1c04      	adds	r4, r0, #0
	mcps_purge_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mcps_purge_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    335c:	7802      	ldrb	r2, [r0, #0]
    335e:	7843      	ldrb	r3, [r0, #1]
    3360:	021b      	lsls	r3, r3, #8
    3362:	4313      	orrs	r3, r2
    3364:	7882      	ldrb	r2, [r0, #2]
    3366:	0412      	lsls	r2, r2, #16
    3368:	4313      	orrs	r3, r2
    336a:	78c2      	ldrb	r2, [r0, #3]
    336c:	0612      	lsls	r2, r2, #24
    336e:	4313      	orrs	r3, r2

	usr_mcps_purge_conf(pmsg->msduHandle, pmsg->status);
    3370:	7858      	ldrb	r0, [r3, #1]
    3372:	7899      	ldrb	r1, [r3, #2]
    3374:	4b02      	ldr	r3, [pc, #8]	; (3380 <mcps_purge_conf+0x28>)
    3376:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3378:	1c20      	adds	r0, r4, #0
    337a:	4b02      	ldr	r3, [pc, #8]	; (3384 <mcps_purge_conf+0x2c>)
    337c:	4798      	blx	r3
}
    337e:	bd10      	pop	{r4, pc}
    3380:	0000c905 	.word	0x0000c905
    3384:	00009e85 	.word	0x00009e85

00003388 <mlme_associate_conf>:
 * This function is a callback for mlme associate confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_associate_conf(uint8_t *m)
{
    3388:	b510      	push	{r4, lr}
    338a:	1c04      	adds	r4, r0, #0
	mlme_associate_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_associate_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    338c:	7802      	ldrb	r2, [r0, #0]
    338e:	7843      	ldrb	r3, [r0, #1]
    3390:	021b      	lsls	r3, r3, #8
    3392:	4313      	orrs	r3, r2
    3394:	7882      	ldrb	r2, [r0, #2]
    3396:	0412      	lsls	r2, r2, #16
    3398:	4313      	orrs	r3, r2
    339a:	78c2      	ldrb	r2, [r0, #3]
    339c:	0612      	lsls	r2, r2, #24
    339e:	4313      	orrs	r3, r2

	usr_mlme_associate_conf(pmsg->AssocShortAddress, pmsg->status);
    33a0:	785a      	ldrb	r2, [r3, #1]
    33a2:	7898      	ldrb	r0, [r3, #2]
    33a4:	0200      	lsls	r0, r0, #8
    33a6:	4310      	orrs	r0, r2
    33a8:	78d9      	ldrb	r1, [r3, #3]
    33aa:	4b03      	ldr	r3, [pc, #12]	; (33b8 <mlme_associate_conf+0x30>)
    33ac:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    33ae:	1c20      	adds	r0, r4, #0
    33b0:	4b02      	ldr	r3, [pc, #8]	; (33bc <mlme_associate_conf+0x34>)
    33b2:	4798      	blx	r3
}
    33b4:	bd10      	pop	{r4, pc}
    33b6:	46c0      	nop			; (mov r8, r8)
    33b8:	0000c909 	.word	0x0000c909
    33bc:	00009e85 	.word	0x00009e85

000033c0 <mlme_associate_ind>:
 * This function is a callback for mlme associate indication.
 *
 * @param m Pointer to message structure
 */
void mlme_associate_ind(uint8_t *m)
{
    33c0:	b530      	push	{r4, r5, lr}
    33c2:	b083      	sub	sp, #12
    33c4:	1c04      	adds	r4, r0, #0
	mlme_associate_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_associate_ind_t *)BMM_BUFFER_POINTER((buffer_t *)m);
    33c6:	7803      	ldrb	r3, [r0, #0]
    33c8:	7845      	ldrb	r5, [r0, #1]
    33ca:	022d      	lsls	r5, r5, #8
    33cc:	431d      	orrs	r5, r3
    33ce:	7883      	ldrb	r3, [r0, #2]
    33d0:	041b      	lsls	r3, r3, #16
    33d2:	431d      	orrs	r5, r3
    33d4:	78c3      	ldrb	r3, [r0, #3]
    33d6:	061b      	lsls	r3, r3, #24
    33d8:	431d      	orrs	r5, r3

#if  SAMD || SAMR21 || SAM4L || SAM4S || SAM4E
	uint64_t device_addr_temp = 0;
	memcpy((uint8_t *)&device_addr_temp, (uint8_t *)&pmsg->DeviceAddress,
    33da:	1c69      	adds	r1, r5, #1
    33dc:	4668      	mov	r0, sp
    33de:	2208      	movs	r2, #8
    33e0:	4b05      	ldr	r3, [pc, #20]	; (33f8 <mlme_associate_ind+0x38>)
    33e2:	4798      	blx	r3
			sizeof(device_addr_temp));
	usr_mlme_associate_ind(device_addr_temp, pmsg->CapabilityInformation);
    33e4:	7a6a      	ldrb	r2, [r5, #9]
    33e6:	9800      	ldr	r0, [sp, #0]
    33e8:	9901      	ldr	r1, [sp, #4]
    33ea:	4b04      	ldr	r3, [pc, #16]	; (33fc <mlme_associate_ind+0x3c>)
    33ec:	4798      	blx	r3
	usr_mlme_associate_ind(pmsg->DeviceAddress,
			pmsg->CapabilityInformation);
#endif

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    33ee:	1c20      	adds	r0, r4, #0
    33f0:	4b03      	ldr	r3, [pc, #12]	; (3400 <mlme_associate_ind+0x40>)
    33f2:	4798      	blx	r3
}
    33f4:	b003      	add	sp, #12
    33f6:	bd30      	pop	{r4, r5, pc}
    33f8:	0000cf81 	.word	0x0000cf81
    33fc:	0000c93d 	.word	0x0000c93d
    3400:	00009e85 	.word	0x00009e85

00003404 <mlme_beacon_notify_ind>:
 * This function is a callback for mlme beacon notify indication.
 *
 * @param m Pointer to message structure
 */
void mlme_beacon_notify_ind(uint8_t *m)
{
    3404:	b5f0      	push	{r4, r5, r6, r7, lr}
    3406:	b083      	sub	sp, #12
    3408:	1c05      	adds	r5, r0, #0
	mlme_beacon_notify_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_beacon_notify_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    340a:	7803      	ldrb	r3, [r0, #0]
    340c:	7844      	ldrb	r4, [r0, #1]
    340e:	0224      	lsls	r4, r4, #8
    3410:	431c      	orrs	r4, r3
    3412:	7883      	ldrb	r3, [r0, #2]
    3414:	041b      	lsls	r3, r3, #16
    3416:	431c      	orrs	r4, r3
    3418:	78c3      	ldrb	r3, [r0, #3]
    341a:	061b      	lsls	r3, r3, #24
    341c:	431c      	orrs	r4, r3

	/* Callback function */
	usr_mlme_beacon_notify_ind(pmsg->BSN,           /* BSN */
    341e:	7860      	ldrb	r0, [r4, #1]
    3420:	1ca1      	adds	r1, r4, #2
    3422:	7de2      	ldrb	r2, [r4, #23]
    3424:	7e26      	ldrb	r6, [r4, #24]
    3426:	7e63      	ldrb	r3, [r4, #25]
    3428:	021b      	lsls	r3, r3, #8
    342a:	4333      	orrs	r3, r6
    342c:	7ea6      	ldrb	r6, [r4, #26]
    342e:	0436      	lsls	r6, r6, #16
    3430:	4333      	orrs	r3, r6
    3432:	7ee6      	ldrb	r6, [r4, #27]
    3434:	0636      	lsls	r6, r6, #24
    3436:	4333      	orrs	r3, r6
    3438:	7f26      	ldrb	r6, [r4, #28]
    343a:	9600      	str	r6, [sp, #0]
    343c:	7f67      	ldrb	r7, [r4, #29]
    343e:	7fa6      	ldrb	r6, [r4, #30]
    3440:	0236      	lsls	r6, r6, #8
    3442:	433e      	orrs	r6, r7
    3444:	7fe7      	ldrb	r7, [r4, #31]
    3446:	043f      	lsls	r7, r7, #16
    3448:	433e      	orrs	r6, r7
    344a:	2720      	movs	r7, #32
    344c:	5de4      	ldrb	r4, [r4, r7]
    344e:	0624      	lsls	r4, r4, #24
    3450:	4334      	orrs	r4, r6
    3452:	9401      	str	r4, [sp, #4]
    3454:	4c03      	ldr	r4, [pc, #12]	; (3464 <mlme_beacon_notify_ind+0x60>)
    3456:	47a0      	blx	r4
			pmsg->AddrList,                 /* AddrList */
			pmsg->sduLength,                /* sduLength */
			pmsg->sdu);                     /* sdu */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3458:	1c28      	adds	r0, r5, #0
    345a:	4b03      	ldr	r3, [pc, #12]	; (3468 <mlme_beacon_notify_ind+0x64>)
    345c:	4798      	blx	r3
}
    345e:	b003      	add	sp, #12
    3460:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3462:	46c0      	nop			; (mov r8, r8)
    3464:	0000c9e1 	.word	0x0000c9e1
    3468:	00009e85 	.word	0x00009e85

0000346c <mlme_comm_status_ind>:
 * This function is a callback for mlme comm status indication.
 *
 * @param m Pointer to message structure
 */
void mlme_comm_status_ind(uint8_t *m)
{
    346c:	b570      	push	{r4, r5, r6, lr}
    346e:	b086      	sub	sp, #24
    3470:	1c04      	adds	r4, r0, #0
	mlme_comm_status_ind_t *pmsg;
	wpan_addr_spec_t src_addr;
	wpan_addr_spec_t dst_addr;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_comm_status_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3472:	7802      	ldrb	r2, [r0, #0]
    3474:	7843      	ldrb	r3, [r0, #1]
    3476:	021b      	lsls	r3, r3, #8
    3478:	4313      	orrs	r3, r2
    347a:	7882      	ldrb	r2, [r0, #2]
    347c:	0412      	lsls	r2, r2, #16
    347e:	4313      	orrs	r3, r2
    3480:	78c2      	ldrb	r2, [r0, #3]
    3482:	0612      	lsls	r2, r2, #24
    3484:	4313      	orrs	r3, r2

	/* Source address spec */
	src_addr.PANId = pmsg->PANId;
    3486:	785a      	ldrb	r2, [r3, #1]
    3488:	7898      	ldrb	r0, [r3, #2]
    348a:	0200      	lsls	r0, r0, #8
    348c:	4310      	orrs	r0, r2
    348e:	a903      	add	r1, sp, #12
    3490:	0200      	lsls	r0, r0, #8
    3492:	4a2e      	ldr	r2, [pc, #184]	; (354c <mlme_comm_status_ind+0xe0>)
    3494:	9d03      	ldr	r5, [sp, #12]
    3496:	4015      	ands	r5, r2
    3498:	4328      	orrs	r0, r5
    349a:	9003      	str	r0, [sp, #12]
	src_addr.AddrMode = pmsg->SrcAddrMode;
    349c:	78d8      	ldrb	r0, [r3, #3]
    349e:	7008      	strb	r0, [r1, #0]
	ADDR_COPY_DST_SRC_64(src_addr.Addr.long_address, pmsg->SrcAddr);
    34a0:	7918      	ldrb	r0, [r3, #4]
    34a2:	795d      	ldrb	r5, [r3, #5]
    34a4:	022d      	lsls	r5, r5, #8
    34a6:	4305      	orrs	r5, r0
    34a8:	7998      	ldrb	r0, [r3, #6]
    34aa:	0400      	lsls	r0, r0, #16
    34ac:	4305      	orrs	r5, r0
    34ae:	79d8      	ldrb	r0, [r3, #7]
    34b0:	0600      	lsls	r0, r0, #24
    34b2:	4305      	orrs	r5, r0
    34b4:	7a1e      	ldrb	r6, [r3, #8]
    34b6:	7a58      	ldrb	r0, [r3, #9]
    34b8:	0200      	lsls	r0, r0, #8
    34ba:	4330      	orrs	r0, r6
    34bc:	7a9e      	ldrb	r6, [r3, #10]
    34be:	0436      	lsls	r6, r6, #16
    34c0:	4330      	orrs	r0, r6
    34c2:	7ade      	ldrb	r6, [r3, #11]
    34c4:	0636      	lsls	r6, r6, #24
    34c6:	4330      	orrs	r0, r6
    34c8:	70cd      	strb	r5, [r1, #3]
    34ca:	0a2d      	lsrs	r5, r5, #8
    34cc:	79ce      	ldrb	r6, [r1, #7]
    34ce:	0636      	lsls	r6, r6, #24
    34d0:	4335      	orrs	r5, r6
    34d2:	9504      	str	r5, [sp, #16]
    34d4:	71c8      	strb	r0, [r1, #7]
    34d6:	0a00      	lsrs	r0, r0, #8
    34d8:	7acd      	ldrb	r5, [r1, #11]
    34da:	062d      	lsls	r5, r5, #24
    34dc:	4328      	orrs	r0, r5
    34de:	9005      	str	r0, [sp, #20]

	/* Destintion address spec */
	dst_addr.PANId = pmsg->PANId;
    34e0:	785d      	ldrb	r5, [r3, #1]
    34e2:	7898      	ldrb	r0, [r3, #2]
    34e4:	0200      	lsls	r0, r0, #8
    34e6:	4328      	orrs	r0, r5
    34e8:	0200      	lsls	r0, r0, #8
    34ea:	9d00      	ldr	r5, [sp, #0]
    34ec:	402a      	ands	r2, r5
    34ee:	4302      	orrs	r2, r0
    34f0:	9200      	str	r2, [sp, #0]
	dst_addr.AddrMode = pmsg->DstAddrMode;
    34f2:	7b1a      	ldrb	r2, [r3, #12]
    34f4:	466e      	mov	r6, sp
    34f6:	7032      	strb	r2, [r6, #0]
	ADDR_COPY_DST_SRC_64(dst_addr.Addr.long_address, pmsg->DstAddr);
    34f8:	7b5a      	ldrb	r2, [r3, #13]
    34fa:	7b98      	ldrb	r0, [r3, #14]
    34fc:	0200      	lsls	r0, r0, #8
    34fe:	4310      	orrs	r0, r2
    3500:	7bda      	ldrb	r2, [r3, #15]
    3502:	0412      	lsls	r2, r2, #16
    3504:	4310      	orrs	r0, r2
    3506:	7c1a      	ldrb	r2, [r3, #16]
    3508:	0612      	lsls	r2, r2, #24
    350a:	4310      	orrs	r0, r2
    350c:	7c5d      	ldrb	r5, [r3, #17]
    350e:	7c9a      	ldrb	r2, [r3, #18]
    3510:	0212      	lsls	r2, r2, #8
    3512:	432a      	orrs	r2, r5
    3514:	7cdd      	ldrb	r5, [r3, #19]
    3516:	042d      	lsls	r5, r5, #16
    3518:	432a      	orrs	r2, r5
    351a:	7d1d      	ldrb	r5, [r3, #20]
    351c:	062d      	lsls	r5, r5, #24
    351e:	432a      	orrs	r2, r5
    3520:	70f0      	strb	r0, [r6, #3]
    3522:	0a00      	lsrs	r0, r0, #8
    3524:	79f5      	ldrb	r5, [r6, #7]
    3526:	062d      	lsls	r5, r5, #24
    3528:	4328      	orrs	r0, r5
    352a:	9001      	str	r0, [sp, #4]
    352c:	71f2      	strb	r2, [r6, #7]
    352e:	0a12      	lsrs	r2, r2, #8
    3530:	7af0      	ldrb	r0, [r6, #11]
    3532:	0600      	lsls	r0, r0, #24
    3534:	4302      	orrs	r2, r0
    3536:	9202      	str	r2, [sp, #8]

	/* Callback function */
	usr_mlme_comm_status_ind(&src_addr,
    3538:	7d5a      	ldrb	r2, [r3, #21]
    353a:	1c08      	adds	r0, r1, #0
    353c:	4669      	mov	r1, sp
    353e:	4b04      	ldr	r3, [pc, #16]	; (3550 <mlme_comm_status_ind+0xe4>)
    3540:	4798      	blx	r3
			&dst_addr,
			pmsg->status);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3542:	1c20      	adds	r0, r4, #0
    3544:	4b03      	ldr	r3, [pc, #12]	; (3554 <mlme_comm_status_ind+0xe8>)
    3546:	4798      	blx	r3
}
    3548:	b006      	add	sp, #24
    354a:	bd70      	pop	{r4, r5, r6, pc}
    354c:	ff0000ff 	.word	0xff0000ff
    3550:	0000c9e5 	.word	0x0000c9e5
    3554:	00009e85 	.word	0x00009e85

00003558 <mlme_disassociate_conf>:
 * This function is a callback for mlme disassociate confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_disassociate_conf(uint8_t *m)
{
    3558:	b530      	push	{r4, r5, lr}
    355a:	b085      	sub	sp, #20
    355c:	1c04      	adds	r4, r0, #0
	mlme_disassociate_conf_t *pmsg;
	wpan_addr_spec_t device_addr;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_disassociate_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    355e:	7802      	ldrb	r2, [r0, #0]
    3560:	7843      	ldrb	r3, [r0, #1]
    3562:	021b      	lsls	r3, r3, #8
    3564:	4313      	orrs	r3, r2
    3566:	7882      	ldrb	r2, [r0, #2]
    3568:	0412      	lsls	r2, r2, #16
    356a:	4313      	orrs	r3, r2
    356c:	78c2      	ldrb	r2, [r0, #3]
    356e:	0612      	lsls	r2, r2, #24
    3570:	4313      	orrs	r3, r2

	/* Device address spec */
	device_addr.AddrMode = pmsg->DeviceAddrMode;
    3572:	a901      	add	r1, sp, #4
    3574:	789a      	ldrb	r2, [r3, #2]
    3576:	700a      	strb	r2, [r1, #0]
	device_addr.PANId = pmsg->DevicePANId;
    3578:	78dd      	ldrb	r5, [r3, #3]
    357a:	7918      	ldrb	r0, [r3, #4]
    357c:	0200      	lsls	r0, r0, #8
    357e:	4328      	orrs	r0, r5
    3580:	0200      	lsls	r0, r0, #8
    3582:	4a16      	ldr	r2, [pc, #88]	; (35dc <mlme_disassociate_conf+0x84>)
    3584:	9d01      	ldr	r5, [sp, #4]
    3586:	402a      	ands	r2, r5
    3588:	4302      	orrs	r2, r0
    358a:	9201      	str	r2, [sp, #4]
	ADDR_COPY_DST_SRC_64(device_addr.Addr.long_address,
    358c:	795a      	ldrb	r2, [r3, #5]
    358e:	7998      	ldrb	r0, [r3, #6]
    3590:	0200      	lsls	r0, r0, #8
    3592:	4310      	orrs	r0, r2
    3594:	79da      	ldrb	r2, [r3, #7]
    3596:	0412      	lsls	r2, r2, #16
    3598:	4310      	orrs	r0, r2
    359a:	7a1a      	ldrb	r2, [r3, #8]
    359c:	0612      	lsls	r2, r2, #24
    359e:	4310      	orrs	r0, r2
    35a0:	7a5d      	ldrb	r5, [r3, #9]
    35a2:	7a9a      	ldrb	r2, [r3, #10]
    35a4:	0212      	lsls	r2, r2, #8
    35a6:	432a      	orrs	r2, r5
    35a8:	7add      	ldrb	r5, [r3, #11]
    35aa:	042d      	lsls	r5, r5, #16
    35ac:	432a      	orrs	r2, r5
    35ae:	7b1d      	ldrb	r5, [r3, #12]
    35b0:	062d      	lsls	r5, r5, #24
    35b2:	432a      	orrs	r2, r5
    35b4:	70c8      	strb	r0, [r1, #3]
    35b6:	0a00      	lsrs	r0, r0, #8
    35b8:	79cd      	ldrb	r5, [r1, #7]
    35ba:	062d      	lsls	r5, r5, #24
    35bc:	4328      	orrs	r0, r5
    35be:	6048      	str	r0, [r1, #4]
    35c0:	71ca      	strb	r2, [r1, #7]
    35c2:	0a12      	lsrs	r2, r2, #8
    35c4:	7ac8      	ldrb	r0, [r1, #11]
    35c6:	0600      	lsls	r0, r0, #24
    35c8:	4302      	orrs	r2, r0
    35ca:	608a      	str	r2, [r1, #8]
			pmsg->DeviceAddress);

	usr_mlme_disassociate_conf(pmsg->status,
    35cc:	7858      	ldrb	r0, [r3, #1]
    35ce:	4b04      	ldr	r3, [pc, #16]	; (35e0 <mlme_disassociate_conf+0x88>)
    35d0:	4798      	blx	r3
			&device_addr);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    35d2:	1c20      	adds	r0, r4, #0
    35d4:	4b03      	ldr	r3, [pc, #12]	; (35e4 <mlme_disassociate_conf+0x8c>)
    35d6:	4798      	blx	r3
}
    35d8:	b005      	add	sp, #20
    35da:	bd30      	pop	{r4, r5, pc}
    35dc:	ff0000ff 	.word	0xff0000ff
    35e0:	0000ca11 	.word	0x0000ca11
    35e4:	00009e85 	.word	0x00009e85

000035e8 <mlme_disassociate_ind>:
 * This function is a callback for mlme disassociate indication.
 *
 * @param m Pointer to message structure
 */
void mlme_disassociate_ind(uint8_t *m)
{
    35e8:	b510      	push	{r4, lr}
    35ea:	1c04      	adds	r4, r0, #0
	mlme_disassociate_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_disassociate_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    35ec:	7802      	ldrb	r2, [r0, #0]
    35ee:	7843      	ldrb	r3, [r0, #1]
    35f0:	021b      	lsls	r3, r3, #8
    35f2:	4313      	orrs	r3, r2
    35f4:	7882      	ldrb	r2, [r0, #2]
    35f6:	0412      	lsls	r2, r2, #16
    35f8:	4313      	orrs	r3, r2
    35fa:	78c2      	ldrb	r2, [r0, #3]
    35fc:	0612      	lsls	r2, r2, #24
    35fe:	4313      	orrs	r3, r2

	usr_mlme_disassociate_ind(pmsg->DeviceAddress,
    3600:	785a      	ldrb	r2, [r3, #1]
    3602:	7898      	ldrb	r0, [r3, #2]
    3604:	0200      	lsls	r0, r0, #8
    3606:	4310      	orrs	r0, r2
    3608:	78da      	ldrb	r2, [r3, #3]
    360a:	0412      	lsls	r2, r2, #16
    360c:	4310      	orrs	r0, r2
    360e:	791a      	ldrb	r2, [r3, #4]
    3610:	0612      	lsls	r2, r2, #24
    3612:	4310      	orrs	r0, r2
    3614:	795a      	ldrb	r2, [r3, #5]
    3616:	7999      	ldrb	r1, [r3, #6]
    3618:	0209      	lsls	r1, r1, #8
    361a:	4311      	orrs	r1, r2
    361c:	79da      	ldrb	r2, [r3, #7]
    361e:	0412      	lsls	r2, r2, #16
    3620:	4311      	orrs	r1, r2
    3622:	7a1a      	ldrb	r2, [r3, #8]
    3624:	0612      	lsls	r2, r2, #24
    3626:	4311      	orrs	r1, r2
    3628:	7a5a      	ldrb	r2, [r3, #9]
    362a:	4b03      	ldr	r3, [pc, #12]	; (3638 <mlme_disassociate_ind+0x50>)
    362c:	4798      	blx	r3
			pmsg->DisassociateReason);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    362e:	1c20      	adds	r0, r4, #0
    3630:	4b02      	ldr	r3, [pc, #8]	; (363c <mlme_disassociate_ind+0x54>)
    3632:	4798      	blx	r3
}
    3634:	bd10      	pop	{r4, pc}
    3636:	46c0      	nop			; (mov r8, r8)
    3638:	0000ca15 	.word	0x0000ca15
    363c:	00009e85 	.word	0x00009e85

00003640 <mlme_get_conf>:
 * This function is a callback for mlme get confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_get_conf(uint8_t *m)
{
    3640:	b510      	push	{r4, lr}
    3642:	1c04      	adds	r4, r0, #0
	mlme_get_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_get_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3644:	7803      	ldrb	r3, [r0, #0]
    3646:	7842      	ldrb	r2, [r0, #1]
    3648:	0212      	lsls	r2, r2, #8
    364a:	431a      	orrs	r2, r3
    364c:	7883      	ldrb	r3, [r0, #2]
    364e:	041b      	lsls	r3, r3, #16
    3650:	431a      	orrs	r2, r3
    3652:	78c3      	ldrb	r3, [r0, #3]
    3654:	061b      	lsls	r3, r3, #24
    3656:	431a      	orrs	r2, r3

	/* Callback function */
	usr_mlme_get_conf(pmsg->status,
    3658:	7850      	ldrb	r0, [r2, #1]
    365a:	7891      	ldrb	r1, [r2, #2]
			pmsg->PIBAttribute,
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
			pmsg->PIBAttributeIndex,
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
			&pmsg->PIBAttributeValue);
    365c:	3203      	adds	r2, #3

	/* Get the buffer body from buffer header */
	pmsg = (mlme_get_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));

	/* Callback function */
	usr_mlme_get_conf(pmsg->status,
    365e:	4b03      	ldr	r3, [pc, #12]	; (366c <mlme_get_conf+0x2c>)
    3660:	4798      	blx	r3
			pmsg->PIBAttributeIndex,
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
			&pmsg->PIBAttributeValue);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3662:	1c20      	adds	r0, r4, #0
    3664:	4b02      	ldr	r3, [pc, #8]	; (3670 <mlme_get_conf+0x30>)
    3666:	4798      	blx	r3
}
    3668:	bd10      	pop	{r4, pc}
    366a:	46c0      	nop			; (mov r8, r8)
    366c:	0000ca19 	.word	0x0000ca19
    3670:	00009e85 	.word	0x00009e85

00003674 <mlme_orphan_ind>:
 * This function is a callback for mlme orphan indication.
 *
 * @param m Pointer to message structure
 */
void mlme_orphan_ind(uint8_t *m)
{
    3674:	b510      	push	{r4, lr}
    3676:	1c04      	adds	r4, r0, #0
	mlme_orphan_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_orphan_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3678:	7802      	ldrb	r2, [r0, #0]
    367a:	7843      	ldrb	r3, [r0, #1]
    367c:	021b      	lsls	r3, r3, #8
    367e:	4313      	orrs	r3, r2
    3680:	7882      	ldrb	r2, [r0, #2]
    3682:	0412      	lsls	r2, r2, #16
    3684:	4313      	orrs	r3, r2
    3686:	78c2      	ldrb	r2, [r0, #3]
    3688:	0612      	lsls	r2, r2, #24
    368a:	4313      	orrs	r3, r2

	/* Callback function */
	usr_mlme_orphan_ind(pmsg->OrphanAddress);
    368c:	785a      	ldrb	r2, [r3, #1]
    368e:	7898      	ldrb	r0, [r3, #2]
    3690:	0200      	lsls	r0, r0, #8
    3692:	4310      	orrs	r0, r2
    3694:	78da      	ldrb	r2, [r3, #3]
    3696:	0412      	lsls	r2, r2, #16
    3698:	4310      	orrs	r0, r2
    369a:	791a      	ldrb	r2, [r3, #4]
    369c:	0612      	lsls	r2, r2, #24
    369e:	4310      	orrs	r0, r2
    36a0:	795a      	ldrb	r2, [r3, #5]
    36a2:	7999      	ldrb	r1, [r3, #6]
    36a4:	0209      	lsls	r1, r1, #8
    36a6:	4311      	orrs	r1, r2
    36a8:	79da      	ldrb	r2, [r3, #7]
    36aa:	0412      	lsls	r2, r2, #16
    36ac:	4311      	orrs	r1, r2
    36ae:	7a1b      	ldrb	r3, [r3, #8]
    36b0:	061b      	lsls	r3, r3, #24
    36b2:	4319      	orrs	r1, r3
    36b4:	4b02      	ldr	r3, [pc, #8]	; (36c0 <mlme_orphan_ind+0x4c>)
    36b6:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    36b8:	1c20      	adds	r0, r4, #0
    36ba:	4b02      	ldr	r3, [pc, #8]	; (36c4 <mlme_orphan_ind+0x50>)
    36bc:	4798      	blx	r3
}
    36be:	bd10      	pop	{r4, pc}
    36c0:	0000ca95 	.word	0x0000ca95
    36c4:	00009e85 	.word	0x00009e85

000036c8 <mlme_poll_conf>:
 * This function is a callback for mlme poll confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_poll_conf(uint8_t *m)
{
    36c8:	b510      	push	{r4, lr}
    36ca:	1c04      	adds	r4, r0, #0
	mlme_poll_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_poll_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    36cc:	7802      	ldrb	r2, [r0, #0]
    36ce:	7843      	ldrb	r3, [r0, #1]
    36d0:	021b      	lsls	r3, r3, #8
    36d2:	4313      	orrs	r3, r2
    36d4:	7882      	ldrb	r2, [r0, #2]
    36d6:	0412      	lsls	r2, r2, #16
    36d8:	4313      	orrs	r3, r2
    36da:	78c2      	ldrb	r2, [r0, #3]
    36dc:	0612      	lsls	r2, r2, #24
    36de:	4313      	orrs	r3, r2

	usr_mlme_poll_conf(pmsg->status);
    36e0:	7858      	ldrb	r0, [r3, #1]
    36e2:	4b03      	ldr	r3, [pc, #12]	; (36f0 <mlme_poll_conf+0x28>)
    36e4:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    36e6:	1c20      	adds	r0, r4, #0
    36e8:	4b02      	ldr	r3, [pc, #8]	; (36f4 <mlme_poll_conf+0x2c>)
    36ea:	4798      	blx	r3
}
    36ec:	bd10      	pop	{r4, pc}
    36ee:	46c0      	nop			; (mov r8, r8)
    36f0:	0000ca99 	.word	0x0000ca99
    36f4:	00009e85 	.word	0x00009e85

000036f8 <mlme_reset_conf>:
 * This function is a callback for mlme reset confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_reset_conf(uint8_t *m)
{
    36f8:	b510      	push	{r4, lr}
    36fa:	1c04      	adds	r4, r0, #0
	mlme_reset_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_reset_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    36fc:	7802      	ldrb	r2, [r0, #0]
    36fe:	7843      	ldrb	r3, [r0, #1]
    3700:	021b      	lsls	r3, r3, #8
    3702:	4313      	orrs	r3, r2
    3704:	7882      	ldrb	r2, [r0, #2]
    3706:	0412      	lsls	r2, r2, #16
    3708:	4313      	orrs	r3, r2
    370a:	78c2      	ldrb	r2, [r0, #3]
    370c:	0612      	lsls	r2, r2, #24
    370e:	4313      	orrs	r3, r2

	usr_mlme_reset_conf(pmsg->status);
    3710:	7858      	ldrb	r0, [r3, #1]
    3712:	4b03      	ldr	r3, [pc, #12]	; (3720 <mlme_reset_conf+0x28>)
    3714:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3716:	1c20      	adds	r0, r4, #0
    3718:	4b02      	ldr	r3, [pc, #8]	; (3724 <mlme_reset_conf+0x2c>)
    371a:	4798      	blx	r3
}
    371c:	bd10      	pop	{r4, pc}
    371e:	46c0      	nop			; (mov r8, r8)
    3720:	0000ca9d 	.word	0x0000ca9d
    3724:	00009e85 	.word	0x00009e85

00003728 <mlme_rx_enable_conf>:
 * This function is a callback for mlme rx enable confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_rx_enable_conf(uint8_t *m)
{
    3728:	b510      	push	{r4, lr}
    372a:	1c04      	adds	r4, r0, #0
	mlme_rx_enable_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_rx_enable_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    372c:	7802      	ldrb	r2, [r0, #0]
    372e:	7843      	ldrb	r3, [r0, #1]
    3730:	021b      	lsls	r3, r3, #8
    3732:	4313      	orrs	r3, r2
    3734:	7882      	ldrb	r2, [r0, #2]
    3736:	0412      	lsls	r2, r2, #16
    3738:	4313      	orrs	r3, r2
    373a:	78c2      	ldrb	r2, [r0, #3]
    373c:	0612      	lsls	r2, r2, #24
    373e:	4313      	orrs	r3, r2

	usr_mlme_rx_enable_conf(pmsg->status);
    3740:	7858      	ldrb	r0, [r3, #1]
    3742:	4b03      	ldr	r3, [pc, #12]	; (3750 <mlme_rx_enable_conf+0x28>)
    3744:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3746:	1c20      	adds	r0, r4, #0
    3748:	4b02      	ldr	r3, [pc, #8]	; (3754 <mlme_rx_enable_conf+0x2c>)
    374a:	4798      	blx	r3
}
    374c:	bd10      	pop	{r4, pc}
    374e:	46c0      	nop			; (mov r8, r8)
    3750:	0000cabd 	.word	0x0000cabd
    3754:	00009e85 	.word	0x00009e85

00003758 <mlme_scan_conf>:
 * This function is a callback for mlme scan confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_scan_conf(uint8_t *m)
{
    3758:	b570      	push	{r4, r5, r6, lr}
    375a:	b082      	sub	sp, #8
    375c:	1c05      	adds	r5, r0, #0
	mlme_scan_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    375e:	7803      	ldrb	r3, [r0, #0]
    3760:	7844      	ldrb	r4, [r0, #1]
    3762:	0224      	lsls	r4, r4, #8
    3764:	431c      	orrs	r4, r3
    3766:	7883      	ldrb	r3, [r0, #2]
    3768:	041b      	lsls	r3, r3, #16
    376a:	431c      	orrs	r4, r3
    376c:	78c3      	ldrb	r3, [r0, #3]
    376e:	061b      	lsls	r3, r3, #24
    3770:	431c      	orrs	r4, r3

	/* Callback */
	usr_mlme_scan_conf(pmsg->status,
    3772:	7860      	ldrb	r0, [r4, #1]
    3774:	78a1      	ldrb	r1, [r4, #2]
    3776:	78e2      	ldrb	r2, [r4, #3]
    3778:	7926      	ldrb	r6, [r4, #4]
    377a:	7963      	ldrb	r3, [r4, #5]
    377c:	021b      	lsls	r3, r3, #8
    377e:	4333      	orrs	r3, r6
    3780:	79a6      	ldrb	r6, [r4, #6]
    3782:	0436      	lsls	r6, r6, #16
    3784:	4333      	orrs	r3, r6
    3786:	79e6      	ldrb	r6, [r4, #7]
    3788:	0636      	lsls	r6, r6, #24
    378a:	4333      	orrs	r3, r6
    378c:	7a26      	ldrb	r6, [r4, #8]
    378e:	9600      	str	r6, [sp, #0]
			pmsg->ScanType,
			pmsg->ChannelPage,
			pmsg->UnscannedChannels,
			pmsg->ResultListSize,
			&pmsg->scan_result_list);
    3790:	3409      	adds	r4, #9

	/* Get the buffer body from buffer header */
	pmsg = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));

	/* Callback */
	usr_mlme_scan_conf(pmsg->status,
    3792:	9401      	str	r4, [sp, #4]
    3794:	4c03      	ldr	r4, [pc, #12]	; (37a4 <mlme_scan_conf+0x4c>)
    3796:	47a0      	blx	r4
			pmsg->UnscannedChannels,
			pmsg->ResultListSize,
			&pmsg->scan_result_list);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3798:	1c28      	adds	r0, r5, #0
    379a:	4b03      	ldr	r3, [pc, #12]	; (37a8 <mlme_scan_conf+0x50>)
    379c:	4798      	blx	r3
}
    379e:	b002      	add	sp, #8
    37a0:	bd70      	pop	{r4, r5, r6, pc}
    37a2:	46c0      	nop			; (mov r8, r8)
    37a4:	0000cac1 	.word	0x0000cac1
    37a8:	00009e85 	.word	0x00009e85

000037ac <mlme_set_conf>:
 * This function is a callback for mlme set confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_set_conf(uint8_t *m)
{
    37ac:	b510      	push	{r4, lr}
    37ae:	1c04      	adds	r4, r0, #0
	mlme_set_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_set_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    37b0:	7802      	ldrb	r2, [r0, #0]
    37b2:	7843      	ldrb	r3, [r0, #1]
    37b4:	021b      	lsls	r3, r3, #8
    37b6:	4313      	orrs	r3, r2
    37b8:	7882      	ldrb	r2, [r0, #2]
    37ba:	0412      	lsls	r2, r2, #16
    37bc:	4313      	orrs	r3, r2
    37be:	78c2      	ldrb	r2, [r0, #3]
    37c0:	0612      	lsls	r2, r2, #24
    37c2:	4313      	orrs	r3, r2

#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
	usr_mlme_set_conf(pmsg->status, pmsg->PIBAttribute,
			pmsg->PIBAttributeIndex);
#else
	usr_mlme_set_conf(pmsg->status, pmsg->PIBAttribute);
    37c4:	7858      	ldrb	r0, [r3, #1]
    37c6:	7899      	ldrb	r1, [r3, #2]
    37c8:	4b02      	ldr	r3, [pc, #8]	; (37d4 <mlme_set_conf+0x28>)
    37ca:	4798      	blx	r3
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    37cc:	1c20      	adds	r0, r4, #0
    37ce:	4b02      	ldr	r3, [pc, #8]	; (37d8 <mlme_set_conf+0x2c>)
    37d0:	4798      	blx	r3
}
    37d2:	bd10      	pop	{r4, pc}
    37d4:	0000caf9 	.word	0x0000caf9
    37d8:	00009e85 	.word	0x00009e85

000037dc <mlme_start_conf>:
 * This function is a callback for mlme start confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_start_conf(uint8_t *m)
{
    37dc:	b510      	push	{r4, lr}
    37de:	1c04      	adds	r4, r0, #0
	mlme_start_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_start_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    37e0:	7802      	ldrb	r2, [r0, #0]
    37e2:	7843      	ldrb	r3, [r0, #1]
    37e4:	021b      	lsls	r3, r3, #8
    37e6:	4313      	orrs	r3, r2
    37e8:	7882      	ldrb	r2, [r0, #2]
    37ea:	0412      	lsls	r2, r2, #16
    37ec:	4313      	orrs	r3, r2
    37ee:	78c2      	ldrb	r2, [r0, #3]
    37f0:	0612      	lsls	r2, r2, #24
    37f2:	4313      	orrs	r3, r2

	usr_mlme_start_conf(pmsg->status);
    37f4:	7858      	ldrb	r0, [r3, #1]
    37f6:	4b03      	ldr	r3, [pc, #12]	; (3804 <mlme_start_conf+0x28>)
    37f8:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    37fa:	1c20      	adds	r0, r4, #0
    37fc:	4b02      	ldr	r3, [pc, #8]	; (3808 <mlme_start_conf+0x2c>)
    37fe:	4798      	blx	r3
}
    3800:	bd10      	pop	{r4, pc}
    3802:	46c0      	nop			; (mov r8, r8)
    3804:	0000cb95 	.word	0x0000cb95
    3808:	00009e85 	.word	0x00009e85

0000380c <mlme_sync_loss_ind>:
 * This function is a callback for mlme sync loss indication.
 *
 * @param m Pointer to message structure
 */
void mlme_sync_loss_ind(uint8_t *m)
{
    380c:	b510      	push	{r4, lr}
	mlme_sync_loss_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_sync_loss_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    380e:	7802      	ldrb	r2, [r0, #0]
    3810:	7843      	ldrb	r3, [r0, #1]
    3812:	021b      	lsls	r3, r3, #8
    3814:	4313      	orrs	r3, r2
    3816:	7882      	ldrb	r2, [r0, #2]
    3818:	0412      	lsls	r2, r2, #16
    381a:	4313      	orrs	r3, r2
    381c:	78c2      	ldrb	r2, [r0, #3]
    381e:	0612      	lsls	r2, r2, #24
    3820:	4313      	orrs	r3, r2

	usr_mlme_sync_loss_ind(pmsg->LossReason,
    3822:	7858      	ldrb	r0, [r3, #1]
    3824:	789a      	ldrb	r2, [r3, #2]
    3826:	78d9      	ldrb	r1, [r3, #3]
    3828:	0209      	lsls	r1, r1, #8
    382a:	4311      	orrs	r1, r2
    382c:	791a      	ldrb	r2, [r3, #4]
    382e:	795b      	ldrb	r3, [r3, #5]
    3830:	4c01      	ldr	r4, [pc, #4]	; (3838 <mlme_sync_loss_ind+0x2c>)
    3832:	47a0      	blx	r4
			pmsg->PANId,
			pmsg->LogicalChannel,
			pmsg->ChannelPage);

	/* Uses static buffer for sync loss indication and it is not freed */
}
    3834:	bd10      	pop	{r4, pc}
    3836:	46c0      	nop			; (mov r8, r8)
    3838:	0000cc15 	.word	0x0000cc15

0000383c <mlme_gts_conf>:

#endif /* (MAC_SYNC_LOSS_INDICATION == 1) */

#ifdef GTS_SUPPORT
void mlme_gts_conf(uint8_t *m)
{
    383c:	b510      	push	{r4, lr}
    383e:	1c04      	adds	r4, r0, #0
	mlme_gts_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_gts_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3840:	7802      	ldrb	r2, [r0, #0]
    3842:	7843      	ldrb	r3, [r0, #1]
    3844:	021b      	lsls	r3, r3, #8
    3846:	4313      	orrs	r3, r2
    3848:	7882      	ldrb	r2, [r0, #2]
    384a:	0412      	lsls	r2, r2, #16
    384c:	4313      	orrs	r3, r2
    384e:	78c2      	ldrb	r2, [r0, #3]
    3850:	0612      	lsls	r2, r2, #24
    3852:	4313      	orrs	r3, r2

	usr_mlme_gts_conf(pmsg->GtsChar, pmsg->status);
    3854:	7858      	ldrb	r0, [r3, #1]
    3856:	7899      	ldrb	r1, [r3, #2]
    3858:	4b02      	ldr	r3, [pc, #8]	; (3864 <mlme_gts_conf+0x28>)
    385a:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    385c:	1c20      	adds	r0, r4, #0
    385e:	4b02      	ldr	r3, [pc, #8]	; (3868 <mlme_gts_conf+0x2c>)
    3860:	4798      	blx	r3
}
    3862:	bd10      	pop	{r4, pc}
    3864:	0000c90d 	.word	0x0000c90d
    3868:	00009e85 	.word	0x00009e85

0000386c <mlme_gts_ind>:

void mlme_gts_ind(uint8_t *m)
{
    386c:	b510      	push	{r4, lr}
    386e:	1c04      	adds	r4, r0, #0
	mlme_gts_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    3870:	7802      	ldrb	r2, [r0, #0]
    3872:	7843      	ldrb	r3, [r0, #1]
    3874:	021b      	lsls	r3, r3, #8
    3876:	4313      	orrs	r3, r2
    3878:	7882      	ldrb	r2, [r0, #2]
    387a:	0412      	lsls	r2, r2, #16
    387c:	4313      	orrs	r3, r2
    387e:	78c2      	ldrb	r2, [r0, #3]
    3880:	0612      	lsls	r2, r2, #24
    3882:	4313      	orrs	r3, r2

	usr_mlme_gts_ind(pmsg->DeviceAddr, pmsg->GtsChar);
    3884:	785a      	ldrb	r2, [r3, #1]
    3886:	7898      	ldrb	r0, [r3, #2]
    3888:	0200      	lsls	r0, r0, #8
    388a:	4310      	orrs	r0, r2
    388c:	78d9      	ldrb	r1, [r3, #3]
    388e:	4b03      	ldr	r3, [pc, #12]	; (389c <mlme_gts_ind+0x30>)
    3890:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    3892:	1c20      	adds	r0, r4, #0
    3894:	4b02      	ldr	r3, [pc, #8]	; (38a0 <mlme_gts_ind+0x34>)
    3896:	4798      	blx	r3
}
    3898:	bd10      	pop	{r4, pc}
    389a:	46c0      	nop			; (mov r8, r8)
    389c:	0000c911 	.word	0x0000c911
    38a0:	00009e85 	.word	0x00009e85

000038a4 <mac_extract_mhr_addr_info>:
 *        (See IEEE 802.15.4-2006 Figure 41)
 *
 * @return bool Length of Addressing fields
 */
uint8_t mac_extract_mhr_addr_info(uint8_t *frame_ptr)
{
    38a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    38a6:	b083      	sub	sp, #12
    38a8:	1c02      	adds	r2, r0, #0
	uint16_t fcf = mac_parse_data.fcf;
    38aa:	4b46      	ldr	r3, [pc, #280]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    38ac:	7819      	ldrb	r1, [r3, #0]
    38ae:	785d      	ldrb	r5, [r3, #1]
    38b0:	022d      	lsls	r5, r5, #8
    38b2:	430d      	orrs	r5, r1
	uint8_t src_addr_mode = (fcf >> FCF_SOURCE_ADDR_OFFSET) & FCF_ADDR_MASK;
    38b4:	0ba9      	lsrs	r1, r5, #14
	uint8_t dst_addr_mode = (fcf >> FCF_DEST_ADDR_OFFSET) & FCF_ADDR_MASK;
    38b6:	052c      	lsls	r4, r5, #20
    38b8:	0fa4      	lsrs	r4, r4, #30
	bool intra_pan = fcf & FCF_PAN_ID_COMPRESSION;
	uint8_t addr_field_len = 0;
    38ba:	2000      	movs	r0, #0

	if (dst_addr_mode != 0) {
    38bc:	2c00      	cmp	r4, #0
    38be:	d036      	beq.n	392e <mac_extract_mhr_addr_info+0x8a>
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    38c0:	7850      	ldrb	r0, [r2, #1]
    38c2:	7816      	ldrb	r6, [r2, #0]
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
    38c4:	719e      	strb	r6, [r3, #6]
    38c6:	71d8      	strb	r0, [r3, #7]
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
		addr_field_len += PAN_ID_LEN;

		if (FCF_SHORT_ADDR == dst_addr_mode) {
    38c8:	2c02      	cmp	r4, #2
    38ca:	d10f      	bne.n	38ec <mac_extract_mhr_addr_info+0x48>
			/*
			 * First initialize the complete long address with zero,
			 * since
			 * later only 16 bit are actually written.
			 */
			mac_parse_data.dest_addr.long_address = 0;
    38cc:	2000      	movs	r0, #0
    38ce:	7218      	strb	r0, [r3, #8]
    38d0:	7258      	strb	r0, [r3, #9]
    38d2:	7298      	strb	r0, [r3, #10]
    38d4:	72d8      	strb	r0, [r3, #11]
    38d6:	7318      	strb	r0, [r3, #12]
    38d8:	7358      	strb	r0, [r3, #13]
    38da:	7398      	strb	r0, [r3, #14]
    38dc:	73d8      	strb	r0, [r3, #15]
    38de:	78d0      	ldrb	r0, [r2, #3]
    38e0:	7896      	ldrb	r6, [r2, #2]
			mac_parse_data.dest_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
    38e2:	721e      	strb	r6, [r3, #8]
    38e4:	7258      	strb	r0, [r3, #9]
			frame_ptr += SHORT_ADDR_LEN;
    38e6:	3204      	adds	r2, #4
			addr_field_len += SHORT_ADDR_LEN;
    38e8:	2004      	movs	r0, #4
    38ea:	e020      	b.n	392e <mac_extract_mhr_addr_info+0x8a>
	uint8_t addr_field_len = 0;

	if (dst_addr_mode != 0) {
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
    38ec:	1c93      	adds	r3, r2, #2
			mac_parse_data.dest_addr.long_address = 0;
			mac_parse_data.dest_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
			frame_ptr += SHORT_ADDR_LEN;
			addr_field_len += SHORT_ADDR_LEN;
		} else if (FCF_LONG_ADDR == dst_addr_mode) {
    38ee:	2c03      	cmp	r4, #3
    38f0:	d11b      	bne.n	392a <mac_extract_mhr_addr_info+0x86>
    38f2:	2300      	movs	r3, #0
    38f4:	18d0      	adds	r0, r2, r3

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    38f6:	7880      	ldrb	r0, [r0, #2]
    38f8:	466e      	mov	r6, sp
    38fa:	5598      	strb	r0, [r3, r6]
    38fc:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    38fe:	2b08      	cmp	r3, #8
    3900:	d1f8      	bne.n	38f4 <mac_extract_mhr_addr_info+0x50>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    3902:	9e00      	ldr	r6, [sp, #0]
    3904:	9801      	ldr	r0, [sp, #4]
			mac_parse_data.dest_addr.long_address
				= convert_byte_array_to_64_bit(frame_ptr);
    3906:	4b2f      	ldr	r3, [pc, #188]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    3908:	721e      	strb	r6, [r3, #8]
    390a:	0a37      	lsrs	r7, r6, #8
    390c:	725f      	strb	r7, [r3, #9]
    390e:	0c37      	lsrs	r7, r6, #16
    3910:	729f      	strb	r7, [r3, #10]
    3912:	0e36      	lsrs	r6, r6, #24
    3914:	72de      	strb	r6, [r3, #11]
    3916:	7318      	strb	r0, [r3, #12]
    3918:	0a06      	lsrs	r6, r0, #8
    391a:	735e      	strb	r6, [r3, #13]
    391c:	0c06      	lsrs	r6, r0, #16
    391e:	739e      	strb	r6, [r3, #14]
    3920:	0e00      	lsrs	r0, r0, #24
    3922:	73d8      	strb	r0, [r3, #15]
			frame_ptr += EXT_ADDR_LEN;
    3924:	320a      	adds	r2, #10
			addr_field_len += EXT_ADDR_LEN;
    3926:	200a      	movs	r0, #10
    3928:	e001      	b.n	392e <mac_extract_mhr_addr_info+0x8a>
	uint8_t addr_field_len = 0;

	if (dst_addr_mode != 0) {
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
    392a:	1c1a      	adds	r2, r3, #0
		addr_field_len += PAN_ID_LEN;
    392c:	2002      	movs	r0, #2
			frame_ptr += EXT_ADDR_LEN;
			addr_field_len += EXT_ADDR_LEN;
		}
	}

	if (src_addr_mode != 0) {
    392e:	2900      	cmp	r1, #0
    3930:	d03e      	beq.n	39b0 <mac_extract_mhr_addr_info+0x10c>
		if (!intra_pan) {
    3932:	066b      	lsls	r3, r5, #25
    3934:	d408      	bmi.n	3948 <mac_extract_mhr_addr_info+0xa4>
			/*
			 * Source PAN ID is present in the frame only if the
			 * intra-PAN bit
			 * is zero and src_addr_mode is non zero.
			 */
			mac_parse_data.src_panid = convert_byte_array_to_16_bit(
    3936:	4b23      	ldr	r3, [pc, #140]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    3938:	7855      	ldrb	r5, [r2, #1]
    393a:	7816      	ldrb	r6, [r2, #0]
    393c:	745e      	strb	r6, [r3, #17]
    393e:	749d      	strb	r5, [r3, #18]
					frame_ptr);
			frame_ptr += PAN_ID_LEN;
    3940:	3202      	adds	r2, #2
			addr_field_len += PAN_ID_LEN;
    3942:	3002      	adds	r0, #2
    3944:	b2c0      	uxtb	r0, r0
    3946:	e004      	b.n	3952 <mac_extract_mhr_addr_info+0xae>
			/*
			 * The received frame does not contain a source PAN ID,
			 * hence
			 * source PAN ID is updated with the destination PAN ID.
			 */
			mac_parse_data.src_panid = mac_parse_data.dest_panid;
    3948:	4b1e      	ldr	r3, [pc, #120]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    394a:	799e      	ldrb	r6, [r3, #6]
    394c:	79dd      	ldrb	r5, [r3, #7]
    394e:	745e      	strb	r6, [r3, #17]
    3950:	749d      	strb	r5, [r3, #18]
		}

		/* The source address is updated. */
		if (FCF_SHORT_ADDR == src_addr_mode) {
    3952:	2902      	cmp	r1, #2
    3954:	d110      	bne.n	3978 <mac_extract_mhr_addr_info+0xd4>
			/*
			 * First initialize the complete long address with zero,
			 * since
			 * later only 16 bit are actually written.
			 */
			mac_parse_data.src_addr.long_address = 0;
    3956:	4b1b      	ldr	r3, [pc, #108]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    3958:	2500      	movs	r5, #0
    395a:	74dd      	strb	r5, [r3, #19]
    395c:	751d      	strb	r5, [r3, #20]
    395e:	755d      	strb	r5, [r3, #21]
    3960:	759d      	strb	r5, [r3, #22]
    3962:	75dd      	strb	r5, [r3, #23]
    3964:	761d      	strb	r5, [r3, #24]
    3966:	765d      	strb	r5, [r3, #25]
    3968:	769d      	strb	r5, [r3, #26]
    396a:	7855      	ldrb	r5, [r2, #1]
    396c:	7812      	ldrb	r2, [r2, #0]
			mac_parse_data.src_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
    396e:	74da      	strb	r2, [r3, #19]
    3970:	751d      	strb	r5, [r3, #20]
			frame_ptr += SHORT_ADDR_LEN;

			addr_field_len += SHORT_ADDR_LEN;
    3972:	3002      	adds	r0, #2
    3974:	b2c0      	uxtb	r0, r0
    3976:	e01b      	b.n	39b0 <mac_extract_mhr_addr_info+0x10c>
		} else if (FCF_LONG_ADDR == src_addr_mode) {
    3978:	2903      	cmp	r1, #3
    397a:	d119      	bne.n	39b0 <mac_extract_mhr_addr_info+0x10c>
    397c:	2300      	movs	r3, #0

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    397e:	5cd5      	ldrb	r5, [r2, r3]
    3980:	466e      	mov	r6, sp
    3982:	559d      	strb	r5, [r3, r6]
    3984:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    3986:	2b08      	cmp	r3, #8
    3988:	d1f9      	bne.n	397e <mac_extract_mhr_addr_info+0xda>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    398a:	9d00      	ldr	r5, [sp, #0]
    398c:	9a01      	ldr	r2, [sp, #4]
			mac_parse_data.src_addr.long_address
				= convert_byte_array_to_64_bit(frame_ptr);
    398e:	4b0d      	ldr	r3, [pc, #52]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    3990:	74dd      	strb	r5, [r3, #19]
    3992:	0a2e      	lsrs	r6, r5, #8
    3994:	751e      	strb	r6, [r3, #20]
    3996:	0c2e      	lsrs	r6, r5, #16
    3998:	755e      	strb	r6, [r3, #21]
    399a:	0e2d      	lsrs	r5, r5, #24
    399c:	759d      	strb	r5, [r3, #22]
    399e:	75da      	strb	r2, [r3, #23]
    39a0:	0a15      	lsrs	r5, r2, #8
    39a2:	761d      	strb	r5, [r3, #24]
    39a4:	0c15      	lsrs	r5, r2, #16
    39a6:	765d      	strb	r5, [r3, #25]
    39a8:	0e12      	lsrs	r2, r2, #24
    39aa:	769a      	strb	r2, [r3, #26]
			frame_ptr += EXT_ADDR_LEN;
			addr_field_len += EXT_ADDR_LEN;
    39ac:	3008      	adds	r0, #8
    39ae:	b2c0      	uxtb	r0, r0
	 * MAC payload can be calcluated.
	 * The actual MAC payload length is calculated from
	 * the length of the mpdu minus 2 octets FCS, minus 1 octet sequence
	 * number, minus the length of the addressing fields, minus 2 octet FCS.
	 */
	mac_parse_data.mac_payload_length = mac_parse_data.mpdu_length -
    39b0:	4b04      	ldr	r3, [pc, #16]	; (39c4 <mac_extract_mhr_addr_info+0x120>)
    39b2:	78dd      	ldrb	r5, [r3, #3]
    39b4:	3d05      	subs	r5, #5
    39b6:	1a2d      	subs	r5, r5, r0
    39b8:	2221      	movs	r2, #33	; 0x21
    39ba:	549d      	strb	r5, [r3, r2]
			FCF_LEN -
			SEQ_NUM_LEN -
			addr_field_len -
			FCS_LEN;

	mac_parse_data.src_addr_mode = src_addr_mode;
    39bc:	7419      	strb	r1, [r3, #16]
	mac_parse_data.dest_addr_mode = dst_addr_mode;
    39be:	715c      	strb	r4, [r3, #5]

	return (addr_field_len);
}
    39c0:	b003      	add	sp, #12
    39c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39c4:	20001330 	.word	0x20001330

000039c8 <check_for_pan_id_conflict_as_pc>:
 * in case the node is a PAN Coordinator.
 *
 * @param in_scan Indicates whether node is currently scanning
 */
static void check_for_pan_id_conflict_as_pc(bool in_scan)
{
    39c8:	b508      	push	{r3, lr}
	 * Check whether the received frame has the PAN Coordinator bit set
	 * in the Superframe Specification field of the beacon frame, and
	 * whether the received beacon frame has the same PAN-Id as the current
	 * network.
	 */
	if (GET_PAN_COORDINATOR(mac_parse_data.mac_payload_data.beacon_data.
    39ca:	2323      	movs	r3, #35	; 0x23
    39cc:	4a0f      	ldr	r2, [pc, #60]	; (3a0c <check_for_pan_id_conflict_as_pc+0x44>)
    39ce:	5cd3      	ldrb	r3, [r2, r3]
    39d0:	065a      	lsls	r2, r3, #25
    39d2:	d519      	bpl.n	3a08 <check_for_pan_id_conflict_as_pc+0x40>
			superframe_spec)) {
		if (
    39d4:	2800      	cmp	r0, #0
    39d6:	d10b      	bne.n	39f0 <check_for_pan_id_conflict_as_pc+0x28>
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    39d8:	4b0c      	ldr	r3, [pc, #48]	; (3a0c <check_for_pan_id_conflict_as_pc+0x44>)
    39da:	7c58      	ldrb	r0, [r3, #17]
    39dc:	7c9a      	ldrb	r2, [r3, #18]
    39de:	0212      	lsls	r2, r2, #8
    39e0:	4b0b      	ldr	r3, [pc, #44]	; (3a10 <check_for_pan_id_conflict_as_pc+0x48>)
    39e2:	7c99      	ldrb	r1, [r3, #18]
    39e4:	7cdb      	ldrb	r3, [r3, #19]
    39e6:	021b      	lsls	r3, r3, #8
	if (GET_PAN_COORDINATOR(mac_parse_data.mac_payload_data.beacon_data.
			superframe_spec)) {
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
    39e8:	4302      	orrs	r2, r0
    39ea:	430b      	orrs	r3, r1
    39ec:	429a      	cmp	r2, r3
    39ee:	d008      	beq.n	3a02 <check_for_pan_id_conflict_as_pc+0x3a>
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
			(mac_parse_data.src_panid == mac_scan_orig_panid)
    39f0:	4b06      	ldr	r3, [pc, #24]	; (3a0c <check_for_pan_id_conflict_as_pc+0x44>)
    39f2:	7c59      	ldrb	r1, [r3, #17]
    39f4:	7c9b      	ldrb	r3, [r3, #18]
    39f6:	021b      	lsls	r3, r3, #8
    39f8:	4a06      	ldr	r2, [pc, #24]	; (3a14 <check_for_pan_id_conflict_as_pc+0x4c>)
			superframe_spec)) {
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    39fa:	8812      	ldrh	r2, [r2, #0]
    39fc:	430b      	orrs	r3, r1
    39fe:	429a      	cmp	r2, r3
    3a00:	d102      	bne.n	3a08 <check_for_pan_id_conflict_as_pc+0x40>
			(!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)
#endif /* ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) ||
		 *(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)) */
			) {
			mac_sync_loss(MAC_PAN_ID_CONFLICT);
    3a02:	20ee      	movs	r0, #238	; 0xee
    3a04:	4b04      	ldr	r3, [pc, #16]	; (3a18 <check_for_pan_id_conflict_as_pc+0x50>)
    3a06:	4798      	blx	r3
		}
	}
}
    3a08:	bd08      	pop	{r3, pc}
    3a0a:	46c0      	nop			; (mov r8, r8)
    3a0c:	20001330 	.word	0x20001330
    3a10:	20001518 	.word	0x20001518
    3a14:	2000131c 	.word	0x2000131c
    3a18:	000092a5 	.word	0x000092a5

00003a1c <check_for_pan_id_conflict_non_pc>:
 * in case the node is NOT a PAN Coordinator.
 *
 * @param in_scan Indicates whether node is currently scanning
 */
static void check_for_pan_id_conflict_non_pc(bool in_scan)
{
    3a1c:	b570      	push	{r4, r5, r6, lr}
	/*
	 * Check whether the received frame has the PAN Coordinator bit set
	 * in the Superframe Specification field of the beacon frame.
	 */
	if (GET_PAN_COORDINATOR(mac_parse_data.mac_payload_data.beacon_data.
    3a1e:	2323      	movs	r3, #35	; 0x23
    3a20:	4a7d      	ldr	r2, [pc, #500]	; (3c18 <check_for_pan_id_conflict_non_pc+0x1fc>)
    3a22:	5cd3      	ldrb	r3, [r2, r3]
    3a24:	065a      	lsls	r2, r3, #25
    3a26:	d400      	bmi.n	3a2a <check_for_pan_id_conflict_non_pc+0xe>
    3a28:	e0f5      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
		/*
		 * The received beacon frame is from a PAN Coordinator
		 * (not necessarily ours).
		 * Now check if the PAN-Id is ours.
		 */
		if (
    3a2a:	2800      	cmp	r0, #0
    3a2c:	d10b      	bne.n	3a46 <check_for_pan_id_conflict_non_pc+0x2a>
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    3a2e:	4b7a      	ldr	r3, [pc, #488]	; (3c18 <check_for_pan_id_conflict_non_pc+0x1fc>)
    3a30:	7c58      	ldrb	r0, [r3, #17]
    3a32:	7c9a      	ldrb	r2, [r3, #18]
    3a34:	0212      	lsls	r2, r2, #8
    3a36:	4b79      	ldr	r3, [pc, #484]	; (3c1c <check_for_pan_id_conflict_non_pc+0x200>)
    3a38:	7c99      	ldrb	r1, [r3, #18]
    3a3a:	7cdb      	ldrb	r3, [r3, #19]
    3a3c:	021b      	lsls	r3, r3, #8
		 * Now check if the PAN-Id is ours.
		 */
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
    3a3e:	4302      	orrs	r2, r0
    3a40:	430b      	orrs	r3, r1
    3a42:	429a      	cmp	r2, r3
    3a44:	d009      	beq.n	3a5a <check_for_pan_id_conflict_non_pc+0x3e>
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
			(mac_parse_data.src_panid == mac_scan_orig_panid)
    3a46:	4b74      	ldr	r3, [pc, #464]	; (3c18 <check_for_pan_id_conflict_non_pc+0x1fc>)
    3a48:	7c59      	ldrb	r1, [r3, #17]
    3a4a:	7c9b      	ldrb	r3, [r3, #18]
    3a4c:	021b      	lsls	r3, r3, #8
    3a4e:	4a74      	ldr	r2, [pc, #464]	; (3c20 <check_for_pan_id_conflict_non_pc+0x204>)
		 */
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    3a50:	8812      	ldrh	r2, [r2, #0]
    3a52:	430b      	orrs	r3, r1
    3a54:	429a      	cmp	r2, r3
    3a56:	d000      	beq.n	3a5a <check_for_pan_id_conflict_non_pc+0x3e>
    3a58:	e0dd      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
			 * If the address of the source is different from our
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
				(mac_parse_data.src_addr.short_address !=
    3a5a:	4b6f      	ldr	r3, [pc, #444]	; (3c18 <check_for_pan_id_conflict_non_pc+0x1fc>)
    3a5c:	7cd8      	ldrb	r0, [r3, #19]
    3a5e:	7d1a      	ldrb	r2, [r3, #20]
    3a60:	0212      	lsls	r2, r2, #8
				mac_pib.mac_CoordShortAddress) &&
    3a62:	4b70      	ldr	r3, [pc, #448]	; (3c24 <check_for_pan_id_conflict_non_pc+0x208>)
    3a64:	7a99      	ldrb	r1, [r3, #10]
    3a66:	7adb      	ldrb	r3, [r3, #11]
    3a68:	021b      	lsls	r3, r3, #8
			/* This beacon frame has our own PAN-Id.
			 * If the address of the source is different from our
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
    3a6a:	4302      	orrs	r2, r0
    3a6c:	430b      	orrs	r3, r1
    3a6e:	429a      	cmp	r2, r3
    3a70:	d100      	bne.n	3a74 <check_for_pan_id_conflict_non_pc+0x58>
    3a72:	e0d0      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
				(mac_parse_data.src_addr.short_address !=
				mac_pib.mac_CoordShortAddress) &&
				(mac_parse_data.src_addr.long_address !=
    3a74:	4b68      	ldr	r3, [pc, #416]	; (3c18 <check_for_pan_id_conflict_non_pc+0x1fc>)
    3a76:	7d19      	ldrb	r1, [r3, #20]
    3a78:	0209      	lsls	r1, r1, #8
    3a7a:	4301      	orrs	r1, r0
    3a7c:	7d5a      	ldrb	r2, [r3, #21]
    3a7e:	0412      	lsls	r2, r2, #16
    3a80:	4311      	orrs	r1, r2
    3a82:	7d9a      	ldrb	r2, [r3, #22]
    3a84:	0612      	lsls	r2, r2, #24
    3a86:	4311      	orrs	r1, r2
    3a88:	7dda      	ldrb	r2, [r3, #23]
    3a8a:	7e1d      	ldrb	r5, [r3, #24]
    3a8c:	022d      	lsls	r5, r5, #8
    3a8e:	4315      	orrs	r5, r2
    3a90:	7e5a      	ldrb	r2, [r3, #25]
    3a92:	0412      	lsls	r2, r2, #16
    3a94:	4315      	orrs	r5, r2
    3a96:	7e9b      	ldrb	r3, [r3, #26]
    3a98:	061b      	lsls	r3, r3, #24
    3a9a:	431d      	orrs	r5, r3
				mac_pib.mac_CoordExtendedAddress)
    3a9c:	4b61      	ldr	r3, [pc, #388]	; (3c24 <check_for_pan_id_conflict_non_pc+0x208>)
    3a9e:	7818      	ldrb	r0, [r3, #0]
    3aa0:	785a      	ldrb	r2, [r3, #1]
    3aa2:	0212      	lsls	r2, r2, #8
    3aa4:	4302      	orrs	r2, r0
    3aa6:	7898      	ldrb	r0, [r3, #2]
    3aa8:	0400      	lsls	r0, r0, #16
    3aaa:	4302      	orrs	r2, r0
    3aac:	78d8      	ldrb	r0, [r3, #3]
    3aae:	0600      	lsls	r0, r0, #24
    3ab0:	4302      	orrs	r2, r0
    3ab2:	791c      	ldrb	r4, [r3, #4]
    3ab4:	7958      	ldrb	r0, [r3, #5]
    3ab6:	0200      	lsls	r0, r0, #8
    3ab8:	4320      	orrs	r0, r4
    3aba:	799c      	ldrb	r4, [r3, #6]
    3abc:	0424      	lsls	r4, r4, #16
    3abe:	4320      	orrs	r0, r4
    3ac0:	79db      	ldrb	r3, [r3, #7]
    3ac2:	061b      	lsls	r3, r3, #24
    3ac4:	4318      	orrs	r0, r3
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
				(mac_parse_data.src_addr.short_address !=
				mac_pib.mac_CoordShortAddress) &&
    3ac6:	4291      	cmp	r1, r2
    3ac8:	d102      	bne.n	3ad0 <check_for_pan_id_conflict_non_pc+0xb4>
    3aca:	4285      	cmp	r5, r0
    3acc:	d100      	bne.n	3ad0 <check_for_pan_id_conflict_non_pc+0xb4>
    3ace:	e0a2      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
	retval_t tal_tx_status;
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf;

	buffer_t *pan_id_conf_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    3ad0:	209c      	movs	r0, #156	; 0x9c
    3ad2:	4b55      	ldr	r3, [pc, #340]	; (3c28 <check_for_pan_id_conflict_non_pc+0x20c>)
    3ad4:	4798      	blx	r3
    3ad6:	1e05      	subs	r5, r0, #0

	if (NULL == pan_id_conf_buffer) {
    3ad8:	d100      	bne.n	3adc <check_for_pan_id_conflict_non_pc+0xc0>
    3ada:	e09c      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
		return false;
	}

	frame_info_t *pan_id_conf_frame
    3adc:	7803      	ldrb	r3, [r0, #0]
    3ade:	7844      	ldrb	r4, [r0, #1]
    3ae0:	0224      	lsls	r4, r4, #8
    3ae2:	431c      	orrs	r4, r3
    3ae4:	7883      	ldrb	r3, [r0, #2]
    3ae6:	041b      	lsls	r3, r3, #16
    3ae8:	431c      	orrs	r4, r3
    3aea:	78c3      	ldrb	r3, [r0, #3]
    3aec:	061b      	lsls	r3, r3, #24
    3aee:	431c      	orrs	r4, r3
		= (frame_info_t *)BMM_BUFFER_POINTER(pan_id_conf_buffer);

	pan_id_conf_frame->msg_type = PANIDCONFLICTNOTIFICAION;
    3af0:	2305      	movs	r3, #5
    3af2:	7023      	strb	r3, [r4, #0]
	 * The buffer header is stored as a part of frame_info_t structure
	 * before the
	 * frame is given to the TAL. After the transmission of the frame, reuse
	 * the buffer using this pointer.
	 */
	pan_id_conf_frame->buffer_header = pan_id_conf_buffer;
    3af4:	7060      	strb	r0, [r4, #1]
    3af6:	0a02      	lsrs	r2, r0, #8
    3af8:	70a2      	strb	r2, [r4, #2]
    3afa:	0c02      	lsrs	r2, r0, #16
    3afc:	70e2      	strb	r2, [r4, #3]
    3afe:	0e02      	lsrs	r2, r0, #24
    3b00:	7122      	strb	r2, [r4, #4]

	/*
	 * Build the command frame id.
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = PANIDCONFLICTNOTIFICAION;
    3b02:	2299      	movs	r2, #153	; 0x99
    3b04:	54a3      	strb	r3, [r4, r2]

	/* Source Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    3b06:	4b45      	ldr	r3, [pc, #276]	; (3c1c <check_for_pan_id_conflict_non_pc+0x200>)
    3b08:	781a      	ldrb	r2, [r3, #0]
    3b0a:	7859      	ldrb	r1, [r3, #1]
    3b0c:	0209      	lsls	r1, r1, #8
    3b0e:	4311      	orrs	r1, r2
    3b10:	789a      	ldrb	r2, [r3, #2]
    3b12:	0412      	lsls	r2, r2, #16
    3b14:	4311      	orrs	r1, r2
    3b16:	78da      	ldrb	r2, [r3, #3]
    3b18:	0612      	lsls	r2, r2, #24
    3b1a:	4311      	orrs	r1, r2
    3b1c:	7918      	ldrb	r0, [r3, #4]
    3b1e:	795a      	ldrb	r2, [r3, #5]
    3b20:	0212      	lsls	r2, r2, #8
    3b22:	4302      	orrs	r2, r0
    3b24:	7998      	ldrb	r0, [r3, #6]
    3b26:	0400      	lsls	r0, r0, #16
    3b28:	4302      	orrs	r2, r0
    3b2a:	79db      	ldrb	r3, [r3, #7]
    3b2c:	061b      	lsls	r3, r3, #24
    3b2e:	431a      	orrs	r2, r3
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = PANIDCONFLICTNOTIFICAION;

	/* Source Address */
	frame_ptr -= 8;
    3b30:	1c23      	adds	r3, r4, #0
    3b32:	3391      	adds	r3, #145	; 0x91
    3b34:	1c26      	adds	r6, r4, #0
    3b36:	3699      	adds	r6, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3b38:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    3b3a:	0610      	lsls	r0, r2, #24
    3b3c:	0a09      	lsrs	r1, r1, #8
    3b3e:	4301      	orrs	r1, r0
    3b40:	0a12      	lsrs	r2, r2, #8
    3b42:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3b44:	42b3      	cmp	r3, r6
    3b46:	d1f7      	bne.n	3b38 <check_for_pan_id_conflict_non_pc+0x11c>
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Destination Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
    3b48:	4b36      	ldr	r3, [pc, #216]	; (3c24 <check_for_pan_id_conflict_non_pc+0x208>)
    3b4a:	781a      	ldrb	r2, [r3, #0]
    3b4c:	7859      	ldrb	r1, [r3, #1]
    3b4e:	0209      	lsls	r1, r1, #8
    3b50:	4311      	orrs	r1, r2
    3b52:	789a      	ldrb	r2, [r3, #2]
    3b54:	0412      	lsls	r2, r2, #16
    3b56:	4311      	orrs	r1, r2
    3b58:	78da      	ldrb	r2, [r3, #3]
    3b5a:	0612      	lsls	r2, r2, #24
    3b5c:	4311      	orrs	r1, r2
    3b5e:	7918      	ldrb	r0, [r3, #4]
    3b60:	795a      	ldrb	r2, [r3, #5]
    3b62:	0212      	lsls	r2, r2, #8
    3b64:	4302      	orrs	r2, r0
    3b66:	7998      	ldrb	r0, [r3, #6]
    3b68:	0400      	lsls	r0, r0, #16
    3b6a:	4302      	orrs	r2, r0
    3b6c:	79db      	ldrb	r3, [r3, #7]
    3b6e:	061b      	lsls	r3, r3, #24
    3b70:	431a      	orrs	r2, r3
	/* Source Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Destination Address */
	frame_ptr -= 8;
    3b72:	1c23      	adds	r3, r4, #0
    3b74:	3389      	adds	r3, #137	; 0x89
    3b76:	1c26      	adds	r6, r4, #0
    3b78:	3691      	adds	r6, #145	; 0x91
    {
        data[index++] = value & 0xFF;
    3b7a:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    3b7c:	0610      	lsls	r0, r2, #24
    3b7e:	0a09      	lsrs	r1, r1, #8
    3b80:	4301      	orrs	r1, r0
    3b82:	0a12      	lsrs	r2, r2, #8
    3b84:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3b86:	42b3      	cmp	r3, r6
    3b88:	d1f7      	bne.n	3b7a <check_for_pan_id_conflict_non_pc+0x15e>
	convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
			frame_ptr);

	/* Destination PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    3b8a:	4a24      	ldr	r2, [pc, #144]	; (3c1c <check_for_pan_id_conflict_non_pc+0x200>)
    3b8c:	7c91      	ldrb	r1, [r2, #18]
    3b8e:	7cd3      	ldrb	r3, [r2, #19]
    3b90:	021b      	lsls	r3, r3, #8
    3b92:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3b94:	2187      	movs	r1, #135	; 0x87
    3b96:	5463      	strb	r3, [r4, r1]
    data[1] = (value >> 8) & 0xFF;
    3b98:	0a1b      	lsrs	r3, r3, #8
    3b9a:	2188      	movs	r1, #136	; 0x88
    3b9c:	5463      	strb	r3, [r4, r1]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    3b9e:	4921      	ldr	r1, [pc, #132]	; (3c24 <check_for_pan_id_conflict_non_pc+0x208>)
    3ba0:	7dcb      	ldrb	r3, [r1, #23]
    3ba2:	1c58      	adds	r0, r3, #1
    3ba4:	75c8      	strb	r0, [r1, #23]
    3ba6:	2186      	movs	r1, #134	; 0x86
    3ba8:	5463      	strb	r3, [r4, r1]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3baa:	2163      	movs	r1, #99	; 0x63
    3bac:	2384      	movs	r3, #132	; 0x84
    3bae:	54e1      	strb	r1, [r4, r3]
    data[1] = (value >> 8) & 0xFF;
    3bb0:	21cc      	movs	r1, #204	; 0xcc
    3bb2:	2385      	movs	r3, #133	; 0x85
    3bb4:	54e1      	strb	r1, [r4, r3]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    3bb6:	2118      	movs	r1, #24
    3bb8:	2383      	movs	r3, #131	; 0x83
    3bba:	54e1      	strb	r1, [r4, r3]
	/* Set the FCF. */
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
    3bbc:	1c23      	adds	r3, r4, #0
    3bbe:	3383      	adds	r3, #131	; 0x83
	*frame_ptr = frame_len;

	/* Finished building of frame. */
	pan_id_conf_frame->mpdu = frame_ptr;
    3bc0:	7463      	strb	r3, [r4, #17]
    3bc2:	0a19      	lsrs	r1, r3, #8
    3bc4:	74a1      	strb	r1, [r4, #18]
    3bc6:	0c19      	lsrs	r1, r3, #16
    3bc8:	74e1      	strb	r1, [r4, #19]
    3bca:	0e1b      	lsrs	r3, r3, #24
    3bcc:	7523      	strb	r3, [r4, #20]
	 *
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
    3bce:	7f53      	ldrb	r3, [r2, #29]
    3bd0:	2b0f      	cmp	r3, #15
    3bd2:	d012      	beq.n	3bfa <check_for_pan_id_conflict_non_pc+0x1de>
		if (
			((MAC_IDLE == mac_state) &&
    3bd4:	4b15      	ldr	r3, [pc, #84]	; (3c2c <check_for_pan_id_conflict_non_pc+0x210>)
    3bd6:	781b      	ldrb	r3, [r3, #0]
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
    3bd8:	2b00      	cmp	r3, #0
    3bda:	d106      	bne.n	3bea <check_for_pan_id_conflict_non_pc+0x1ce>
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    3bdc:	4b14      	ldr	r3, [pc, #80]	; (3c30 <check_for_pan_id_conflict_non_pc+0x214>)
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
    3bde:	7819      	ldrb	r1, [r3, #0]
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    3be0:	3903      	subs	r1, #3
    3be2:	424b      	negs	r3, r1
    3be4:	4159      	adcs	r1, r3
    3be6:	3102      	adds	r1, #2
    3be8:	e008      	b.n	3bfc <check_for_pan_id_conflict_non_pc+0x1e0>
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    3bea:	3b01      	subs	r3, #1
    3bec:	b2db      	uxtb	r3, r3
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    3bee:	2100      	movs	r1, #0
    3bf0:	2201      	movs	r2, #1
    3bf2:	429a      	cmp	r2, r3
    3bf4:	4149      	adcs	r1, r1
    3bf6:	3102      	adds	r1, #2
    3bf8:	e000      	b.n	3bfc <check_for_pan_id_conflict_non_pc+0x1e0>
		}
	} else {
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    3bfa:	2102      	movs	r1, #2
	}

	tal_tx_status = tal_tx_frame(pan_id_conf_frame, cur_csma_mode, true);
    3bfc:	1c20      	adds	r0, r4, #0
    3bfe:	2201      	movs	r2, #1
    3c00:	4b0c      	ldr	r3, [pc, #48]	; (3c34 <check_for_pan_id_conflict_non_pc+0x218>)
    3c02:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(pan_id_conf_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    3c04:	2800      	cmp	r0, #0
    3c06:	d103      	bne.n	3c10 <check_for_pan_id_conflict_non_pc+0x1f4>
		MAKE_MAC_BUSY();
    3c08:	2201      	movs	r2, #1
    3c0a:	4b0b      	ldr	r3, [pc, #44]	; (3c38 <check_for_pan_id_conflict_non_pc+0x21c>)
    3c0c:	701a      	strb	r2, [r3, #0]
    3c0e:	e002      	b.n	3c16 <check_for_pan_id_conflict_non_pc+0x1fa>
		return true;
	} else {
		/* TAL is busy, hence the data request could not be transmitted
		**/
		bmm_buffer_free(pan_id_conf_buffer);
    3c10:	1c28      	adds	r0, r5, #0
    3c12:	4b0a      	ldr	r3, [pc, #40]	; (3c3c <check_for_pan_id_conflict_non_pc+0x220>)
    3c14:	4798      	blx	r3
				) {
				tx_pan_id_conf_notif();
			}
		}
	}
}
    3c16:	bd70      	pop	{r4, r5, r6, pc}
    3c18:	20001330 	.word	0x20001330
    3c1c:	20001518 	.word	0x20001518
    3c20:	2000131c 	.word	0x2000131c
    3c24:	20001300 	.word	0x20001300
    3c28:	00009e71 	.word	0x00009e71
    3c2c:	20001364 	.word	0x20001364
    3c30:	200012c2 	.word	0x200012c2
    3c34:	0000ba3d 	.word	0x0000ba3d
    3c38:	20001365 	.word	0x20001365
    3c3c:	00009e85 	.word	0x00009e85

00003c40 <mac_process_tal_data_ind>:
 * @brief Depending on received frame the appropriate function is called
 *
 * @param msg Pointer to the buffer header.
 */
void mac_process_tal_data_ind(uint8_t *msg)
{
    3c40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c42:	4657      	mov	r7, sl
    3c44:	464e      	mov	r6, r9
    3c46:	4645      	mov	r5, r8
    3c48:	b4e0      	push	{r5, r6, r7}
    3c4a:	b084      	sub	sp, #16
    3c4c:	1c05      	adds	r5, r0, #0
	buffer_t *buf_ptr = (buffer_t *)msg;
	frame_info_t *frameptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    3c4e:	7803      	ldrb	r3, [r0, #0]
    3c50:	7844      	ldrb	r4, [r0, #1]
    3c52:	0224      	lsls	r4, r4, #8
    3c54:	431c      	orrs	r4, r3
    3c56:	7883      	ldrb	r3, [r0, #2]
    3c58:	041b      	lsls	r3, r3, #16
    3c5a:	431c      	orrs	r4, r3
    3c5c:	78c3      	ldrb	r3, [r0, #3]
    3c5e:	061b      	lsls	r3, r3, #24
    3c60:	431c      	orrs	r4, r3
	bool processed_tal_data_indication = false;

	mac_parse_data.mpdu_length = frameptr->mpdu[0];
    3c62:	7c63      	ldrb	r3, [r4, #17]
    3c64:	7ca1      	ldrb	r1, [r4, #18]
    3c66:	0209      	lsls	r1, r1, #8
    3c68:	4319      	orrs	r1, r3
    3c6a:	7ce2      	ldrb	r2, [r4, #19]
    3c6c:	0412      	lsls	r2, r2, #16
    3c6e:	4311      	orrs	r1, r2
    3c70:	7d22      	ldrb	r2, [r4, #20]
    3c72:	0612      	lsls	r2, r2, #24
    3c74:	4311      	orrs	r1, r2
    3c76:	780a      	ldrb	r2, [r1, #0]
    3c78:	4bd1      	ldr	r3, [pc, #836]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3c7a:	70da      	strb	r2, [r3, #3]

	/* First extract LQI since this is already needed in Promiscuous Mode.
	**/
	mac_parse_data.ppdu_link_quality
		= frameptr->mpdu[mac_parse_data.mpdu_length + LQI_LEN];
    3c7c:	188a      	adds	r2, r1, r2
    3c7e:	7852      	ldrb	r2, [r2, #1]
    3c80:	771a      	strb	r2, [r3, #28]
	uint8_t payload_index[4] = {0};
#endif
	uint8_t payload_loc = 0;
	uint8_t temp_byte;
	uint16_t fcf;
	uint8_t *temp_frame_ptr = &(rx_frame_ptr->mpdu[1]);
    3c82:	7c61      	ldrb	r1, [r4, #17]
    3c84:	7ca2      	ldrb	r2, [r4, #18]
    3c86:	0212      	lsls	r2, r2, #8
    3c88:	430a      	orrs	r2, r1
    3c8a:	7ce1      	ldrb	r1, [r4, #19]
    3c8c:	0409      	lsls	r1, r1, #16
    3c8e:	430a      	orrs	r2, r1
    3c90:	7d21      	ldrb	r1, [r4, #20]
    3c92:	0609      	lsls	r1, r1, #24
    3c94:	430a      	orrs	r2, r1
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    3c96:	7897      	ldrb	r7, [r2, #2]
    3c98:	023f      	lsls	r7, r7, #8
    3c9a:	7851      	ldrb	r1, [r2, #1]
    3c9c:	430f      	orrs	r7, r1
    3c9e:	b2be      	uxth	r6, r7
	/* temp_frame_ptr points now to first octet of FCF. */

	/* Extract the FCF. */
	fcf = convert_byte_array_to_16_bit(temp_frame_ptr);
	fcf = CLE16_TO_CPU_ENDIAN(fcf);
	mac_parse_data.fcf = fcf;
    3ca0:	701e      	strb	r6, [r3, #0]
    3ca2:	0a31      	lsrs	r1, r6, #8
    3ca4:	7059      	strb	r1, [r3, #1]
	temp_frame_ptr += 2;

	/* Extract the Sequence Number. */
	mac_parse_data.sequence_number = *temp_frame_ptr++;
    3ca6:	1d10      	adds	r0, r2, #4
    3ca8:	4680      	mov	r8, r0
    3caa:	78d2      	ldrb	r2, [r2, #3]
    3cac:	711a      	strb	r2, [r3, #4]

	/* Extract the complete address information from the MHR. */
	temp_frame_ptr += mac_extract_mhr_addr_info(temp_frame_ptr);
    3cae:	4bc5      	ldr	r3, [pc, #788]	; (3fc4 <mac_process_tal_data_ind+0x384>)
    3cb0:	4798      	blx	r3
	 * Note: temp_frame_ptr points now to the first octet of the MAC payload
	 * if available.
	 */

#if (!defined MAC_SECURITY_ZIP && !defined MAC_SECURITY_2006)
	if (fcf & FCF_SECURITY_ENABLED) {
    3cb2:	0731      	lsls	r1, r6, #28
    3cb4:	d500      	bpl.n	3cb8 <mac_process_tal_data_ind+0x78>
    3cb6:	e105      	b.n	3ec4 <mac_process_tal_data_ind+0x284>

	/* Extract the Sequence Number. */
	mac_parse_data.sequence_number = *temp_frame_ptr++;

	/* Extract the complete address information from the MHR. */
	temp_frame_ptr += mac_extract_mhr_addr_info(temp_frame_ptr);
    3cb8:	4480      	add	r8, r0
		return false;
	}

#endif

	mac_parse_data.frame_type = FCF_GET_FRAMETYPE(fcf);
    3cba:	2307      	movs	r3, #7
    3cbc:	403b      	ands	r3, r7
    3cbe:	4ac0      	ldr	r2, [pc, #768]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3cc0:	7093      	strb	r3, [r2, #2]

	if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) {
    3cc2:	2b03      	cmp	r3, #3
    3cc4:	d116      	bne.n	3cf4 <mac_process_tal_data_ind+0xb4>
		mac_parse_data.mac_command = *temp_frame_ptr;
    3cc6:	4643      	mov	r3, r8
    3cc8:	781a      	ldrb	r2, [r3, #0]
    3cca:	4bbd      	ldr	r3, [pc, #756]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3ccc:	76da      	strb	r2, [r3, #27]
	}

#ifdef BEACON_SUPPORT
	/* The time stamping is only required for beaconing networks. */
	mac_parse_data.time_stamp = rx_frame_ptr->time_stamp;
    3cce:	7b61      	ldrb	r1, [r4, #13]
    3cd0:	7ba2      	ldrb	r2, [r4, #14]
    3cd2:	0212      	lsls	r2, r2, #8
    3cd4:	430a      	orrs	r2, r1
    3cd6:	7be1      	ldrb	r1, [r4, #15]
    3cd8:	0409      	lsls	r1, r1, #16
    3cda:	430a      	orrs	r2, r1
    3cdc:	7c21      	ldrb	r1, [r4, #16]
    3cde:	0609      	lsls	r1, r1, #24
    3ce0:	430a      	orrs	r2, r1
    3ce2:	775a      	strb	r2, [r3, #29]
    3ce4:	0a11      	lsrs	r1, r2, #8
    3ce6:	7799      	strb	r1, [r3, #30]
    3ce8:	0c11      	lsrs	r1, r2, #16
    3cea:	77d9      	strb	r1, [r3, #31]
    3cec:	0e12      	lsrs	r2, r2, #24
    3cee:	2120      	movs	r1, #32
    3cf0:	545a      	strb	r2, [r3, r1]
    3cf2:	e0a4      	b.n	3e3e <mac_process_tal_data_ind+0x1fe>
    3cf4:	7b62      	ldrb	r2, [r4, #13]
    3cf6:	7ba7      	ldrb	r7, [r4, #14]
    3cf8:	023f      	lsls	r7, r7, #8
    3cfa:	4317      	orrs	r7, r2
    3cfc:	7be2      	ldrb	r2, [r4, #15]
    3cfe:	0412      	lsls	r2, r2, #16
    3d00:	4317      	orrs	r7, r2
    3d02:	7c22      	ldrb	r2, [r4, #16]
    3d04:	0612      	lsls	r2, r2, #24
    3d06:	4317      	orrs	r7, r2
    3d08:	4aad      	ldr	r2, [pc, #692]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3d0a:	7757      	strb	r7, [r2, #29]
    3d0c:	0a39      	lsrs	r1, r7, #8
    3d0e:	7791      	strb	r1, [r2, #30]
    3d10:	0c39      	lsrs	r1, r7, #16
    3d12:	77d1      	strb	r1, [r2, #31]
    3d14:	0e3f      	lsrs	r7, r7, #24
    3d16:	2120      	movs	r1, #32
    3d18:	5457      	strb	r7, [r2, r1]
	}

#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* temp_frame_ptr still points to the first octet of the MAC payload. */
	switch (mac_parse_data.frame_type) {
    3d1a:	2b01      	cmp	r3, #1
    3d1c:	d070      	beq.n	3e00 <mac_process_tal_data_ind+0x1c0>
    3d1e:	2b00      	cmp	r3, #0
    3d20:	d003      	beq.n	3d2a <mac_process_tal_data_ind+0xea>
    3d22:	2b03      	cmp	r3, #3
    3d24:	d000      	beq.n	3d28 <mac_process_tal_data_ind+0xe8>
    3d26:	e0cd      	b.n	3ec4 <mac_process_tal_data_ind+0x284>
    3d28:	e089      	b.n	3e3e <mac_process_tal_data_ind+0x1fe>
	case FCF_FRAMETYPE_BEACON:
		/* Get the Super frame specification */
		memcpy(
    3d2a:	4ea7      	ldr	r6, [pc, #668]	; (3fc8 <mac_process_tal_data_ind+0x388>)
    3d2c:	1c30      	adds	r0, r6, #0
    3d2e:	4641      	mov	r1, r8
    3d30:	2202      	movs	r2, #2
    3d32:	4ba6      	ldr	r3, [pc, #664]	; (3fcc <mac_process_tal_data_ind+0x38c>)
    3d34:	4798      	blx	r3
				mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
		payload_loc += sizeof(uint16_t);

		/* Get the GTS specification */
		mac_parse_data.mac_payload_data.beacon_data.gts_spec
			= temp_frame_ptr[payload_loc++];
    3d36:	4647      	mov	r7, r8
    3d38:	78bb      	ldrb	r3, [r7, #2]
    3d3a:	70b3      	strb	r3, [r6, #2]
		 * If the GTS specification descriptor count is > 0, then
		 * increase the index by the correct GTS field octet number
		 * GTS directions and GTS address list will not be parsed
		 */
		temp_byte
			= (mac_parse_data.mac_payload_data.beacon_data.gts_spec
    3d3c:	2207      	movs	r2, #7
    3d3e:	4013      	ands	r3, r2
				mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
		payload_loc += sizeof(uint16_t);

		/* Get the GTS specification */
		mac_parse_data.mac_payload_data.beacon_data.gts_spec
			= temp_frame_ptr[payload_loc++];
    3d40:	2203      	movs	r2, #3
		 */
		temp_byte
			= (mac_parse_data.mac_payload_data.beacon_data.gts_spec
				&
				GTS_DESCRIPTOR_COUNTER_MASK);
		if (temp_byte > 0) {
    3d42:	2b00      	cmp	r3, #0
    3d44:	d013      	beq.n	3d6e <mac_process_tal_data_ind+0x12e>
			/* 1 octet GTS direction */
#ifdef GTS_SUPPORT
			mac_parse_data.mac_payload_data.beacon_data.
			gts_direction
				= temp_frame_ptr[payload_loc++];
    3d46:	78f8      	ldrb	r0, [r7, #3]
    3d48:	4a9d      	ldr	r2, [pc, #628]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3d4a:	2125      	movs	r1, #37	; 0x25
    3d4c:	5450      	strb	r0, [r2, r1]

			/* GTS address list */
			mac_parse_data.mac_payload_data.beacon_data.gts_list
				= (mac_gts_list_t *)&temp_frame_ptr[payload_loc];
    3d4e:	4641      	mov	r1, r8
    3d50:	3104      	adds	r1, #4
    3d52:	2026      	movs	r0, #38	; 0x26
    3d54:	5411      	strb	r1, [r2, r0]
    3d56:	0a0e      	lsrs	r6, r1, #8
    3d58:	2027      	movs	r0, #39	; 0x27
    3d5a:	5416      	strb	r6, [r2, r0]
    3d5c:	0c0e      	lsrs	r6, r1, #16
    3d5e:	2028      	movs	r0, #40	; 0x28
    3d60:	5416      	strb	r6, [r2, r0]
    3d62:	0e09      	lsrs	r1, r1, #24
    3d64:	2029      	movs	r0, #41	; 0x29
    3d66:	5411      	strb	r1, [r2, r0]
			payload_loc += (temp_byte * 3);
    3d68:	005a      	lsls	r2, r3, #1
    3d6a:	189a      	adds	r2, r3, r2
    3d6c:	3204      	adds	r2, #4
		}

		/* Get the Pending address specification */

		mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec
			= temp_frame_ptr[payload_loc++];
    3d6e:	1c53      	adds	r3, r2, #1
    3d70:	4640      	mov	r0, r8
    3d72:	5c82      	ldrb	r2, [r0, r2]
    3d74:	212a      	movs	r1, #42	; 0x2a
    3d76:	4892      	ldr	r0, [pc, #584]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3d78:	5442      	strb	r2, [r0, r1]
			 * the number of
			 * short or long addresses is > 0, then get the short
			 * and/or
			 * long addresses
			 */
			uint8_t number_bytes_short_addr = NUM_SHORT_PEND_ADDR(
    3d7a:	2107      	movs	r1, #7
    3d7c:	4011      	ands	r1, r2
					mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);
			uint8_t number_bytes_long_addr = NUM_LONG_PEND_ADDR(
    3d7e:	0652      	lsls	r2, r2, #25
    3d80:	0f52      	lsrs	r2, r2, #29
					mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);

			if ((number_bytes_short_addr) ||
    3d82:	1c10      	adds	r0, r2, #0
    3d84:	4308      	orrs	r0, r1
    3d86:	d016      	beq.n	3db6 <mac_process_tal_data_ind+0x176>
					(number_bytes_long_addr)) {
				mac_parse_data.mac_payload_data.beacon_data.
				pending_addr_list
					= &temp_frame_ptr[payload_loc];
    3d88:	4e8d      	ldr	r6, [pc, #564]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3d8a:	46b2      	mov	sl, r6
    3d8c:	4647      	mov	r7, r8
    3d8e:	18fe      	adds	r6, r7, r3
    3d90:	272b      	movs	r7, #43	; 0x2b
    3d92:	4650      	mov	r0, sl
    3d94:	55c6      	strb	r6, [r0, r7]
    3d96:	0a37      	lsrs	r7, r6, #8
    3d98:	202c      	movs	r0, #44	; 0x2c
    3d9a:	4681      	mov	r9, r0
    3d9c:	4650      	mov	r0, sl
    3d9e:	4448      	add	r0, r9
    3da0:	7007      	strb	r7, [r0, #0]
    3da2:	0c37      	lsrs	r7, r6, #16
    3da4:	202d      	movs	r0, #45	; 0x2d
    3da6:	4681      	mov	r9, r0
    3da8:	4650      	mov	r0, sl
    3daa:	4448      	add	r0, r9
    3dac:	7007      	strb	r7, [r0, #0]
    3dae:	0e36      	lsrs	r6, r6, #24
    3db0:	272e      	movs	r7, #46	; 0x2e
    3db2:	4650      	mov	r0, sl
    3db4:	55c6      	strb	r6, [r0, r7]
			}

			if (number_bytes_short_addr) {
    3db6:	2900      	cmp	r1, #0
    3db8:	d002      	beq.n	3dc0 <mac_process_tal_data_ind+0x180>
				payload_loc
					+= (number_bytes_short_addr *
    3dba:	0049      	lsls	r1, r1, #1
    3dbc:	185b      	adds	r3, r3, r1
    3dbe:	b2db      	uxtb	r3, r3
						sizeof(uint16_t));
			}

			if (number_bytes_long_addr) {
    3dc0:	2a00      	cmp	r2, #0
    3dc2:	d002      	beq.n	3dca <mac_process_tal_data_ind+0x18a>
				payload_loc
					+= (number_bytes_long_addr *
    3dc4:	00d2      	lsls	r2, r2, #3
    3dc6:	189b      	adds	r3, r3, r2
    3dc8:	b2db      	uxtb	r3, r3
						sizeof(uint64_t));
			}
		}

		/* Is there a beacon payload ? */
		if (mac_parse_data.mac_payload_length > payload_loc) {
    3dca:	2221      	movs	r2, #33	; 0x21
    3dcc:	497c      	ldr	r1, [pc, #496]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3dce:	5c89      	ldrb	r1, [r1, r2]
    3dd0:	4299      	cmp	r1, r3
    3dd2:	d910      	bls.n	3df6 <mac_process_tal_data_ind+0x1b6>
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload_len
				= mac_parse_data.mac_payload_length -
    3dd4:	4a7a      	ldr	r2, [pc, #488]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3dd6:	1ac9      	subs	r1, r1, r3
    3dd8:	202f      	movs	r0, #47	; 0x2f
    3dda:	5411      	strb	r1, [r2, r0]
					payload_loc;
			/* Store pointer to received beacon payload. */
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload
				= &temp_frame_ptr[payload_loc];
    3ddc:	4443      	add	r3, r8
    3dde:	2130      	movs	r1, #48	; 0x30
    3de0:	5453      	strb	r3, [r2, r1]
    3de2:	0a18      	lsrs	r0, r3, #8
    3de4:	2131      	movs	r1, #49	; 0x31
    3de6:	5450      	strb	r0, [r2, r1]
    3de8:	0c18      	lsrs	r0, r3, #16
    3dea:	2132      	movs	r1, #50	; 0x32
    3dec:	5450      	strb	r0, [r2, r1]
    3dee:	0e1b      	lsrs	r3, r3, #24
    3df0:	2133      	movs	r1, #51	; 0x33
    3df2:	5453      	strb	r3, [r2, r1]
    3df4:	e360      	b.n	44b8 <mac_process_tal_data_ind+0x878>
		} else {
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload_len = 0;
    3df6:	2100      	movs	r1, #0
    3df8:	232f      	movs	r3, #47	; 0x2f
    3dfa:	4a71      	ldr	r2, [pc, #452]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3dfc:	54d1      	strb	r1, [r2, r3]
    3dfe:	e35b      	b.n	44b8 <mac_process_tal_data_ind+0x878>
		}

		break;

	case FCF_FRAMETYPE_DATA:
		if (mac_parse_data.mac_payload_length) {
    3e00:	2321      	movs	r3, #33	; 0x21
    3e02:	4a6f      	ldr	r2, [pc, #444]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e04:	5cd3      	ldrb	r3, [r2, r3]
    3e06:	2b00      	cmp	r3, #0
    3e08:	d014      	beq.n	3e34 <mac_process_tal_data_ind+0x1f4>
			/*
			 * In case the device got a frame with a corrupted
			 * payload
			 * length
			 */
			if (mac_parse_data.mac_payload_length >=
    3e0a:	2b75      	cmp	r3, #117	; 0x75
    3e0c:	d902      	bls.n	3e14 <mac_process_tal_data_ind+0x1d4>
					aMaxMACPayloadSize) {
				mac_parse_data.mac_payload_length
					= aMaxMACPayloadSize;
    3e0e:	2176      	movs	r1, #118	; 0x76
    3e10:	2321      	movs	r3, #33	; 0x21
    3e12:	54d1      	strb	r1, [r2, r3]
			/*
			 * Copy the pointer to the data frame payload for
			 * further processing later.
			 */
			mac_parse_data.mac_payload_data.data.payload
				= &temp_frame_ptr[payload_loc];
    3e14:	4b6a      	ldr	r3, [pc, #424]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e16:	2222      	movs	r2, #34	; 0x22
    3e18:	4641      	mov	r1, r8
    3e1a:	5499      	strb	r1, [r3, r2]
    3e1c:	4642      	mov	r2, r8
    3e1e:	0a11      	lsrs	r1, r2, #8
    3e20:	2223      	movs	r2, #35	; 0x23
    3e22:	5499      	strb	r1, [r3, r2]
    3e24:	4646      	mov	r6, r8
    3e26:	0c31      	lsrs	r1, r6, #16
    3e28:	2224      	movs	r2, #36	; 0x24
    3e2a:	5499      	strb	r1, [r3, r2]
    3e2c:	0e31      	lsrs	r1, r6, #24
    3e2e:	2225      	movs	r2, #37	; 0x25
    3e30:	5499      	strb	r1, [r3, r2]
    3e32:	e341      	b.n	44b8 <mac_process_tal_data_ind+0x878>
		} else {
			mac_parse_data.mac_payload_length = 0;
    3e34:	2100      	movs	r1, #0
    3e36:	2321      	movs	r3, #33	; 0x21
    3e38:	4a61      	ldr	r2, [pc, #388]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e3a:	54d1      	strb	r1, [r2, r3]
    3e3c:	e33c      	b.n	44b8 <mac_process_tal_data_ind+0x878>
		 * without taking care to await all the response message
		 * ping-pong first.
		 */
		payload_loc = 1;

		switch (mac_parse_data.mac_command) {
    3e3e:	4b60      	ldr	r3, [pc, #384]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e40:	7eda      	ldrb	r2, [r3, #27]
    3e42:	2a09      	cmp	r2, #9
    3e44:	d83e      	bhi.n	3ec4 <mac_process_tal_data_ind+0x284>
    3e46:	0093      	lsls	r3, r2, #2
    3e48:	4a61      	ldr	r2, [pc, #388]	; (3fd0 <mac_process_tal_data_ind+0x390>)
    3e4a:	58d3      	ldr	r3, [r2, r3]
    3e4c:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
		case ASSOCIATIONREQUEST:
			mac_parse_data.mac_payload_data.assoc_req_data.
			capability_info
				= temp_frame_ptr[payload_loc++];
    3e4e:	4647      	mov	r7, r8
    3e50:	7879      	ldrb	r1, [r7, #1]
    3e52:	2322      	movs	r3, #34	; 0x22
    3e54:	4a5a      	ldr	r2, [pc, #360]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e56:	54d1      	strb	r1, [r2, r3]
    3e58:	e32e      	b.n	44b8 <mac_process_tal_data_ind+0x878>
			break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
		case ASSOCIATIONRESPONSE:
			memcpy(
    3e5a:	4e5b      	ldr	r6, [pc, #364]	; (3fc8 <mac_process_tal_data_ind+0x388>)
					&mac_parse_data.mac_payload_data.assoc_response_data.short_addr,
					&temp_frame_ptr[payload_loc],
    3e5c:	4641      	mov	r1, r8
    3e5e:	3101      	adds	r1, #1
			break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
		case ASSOCIATIONRESPONSE:
			memcpy(
    3e60:	1c30      	adds	r0, r6, #0
    3e62:	2202      	movs	r2, #2
    3e64:	4b59      	ldr	r3, [pc, #356]	; (3fcc <mac_process_tal_data_ind+0x38c>)
    3e66:	4798      	blx	r3
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			mac_parse_data.mac_payload_data.assoc_response_data.
			assoc_status
				= temp_frame_ptr[payload_loc];
    3e68:	4640      	mov	r0, r8
    3e6a:	78c3      	ldrb	r3, [r0, #3]
    3e6c:	70b3      	strb	r3, [r6, #2]
    3e6e:	e323      	b.n	44b8 <mac_process_tal_data_ind+0x878>

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
		case DISASSOCIATIONNOTIFICATION:
			mac_parse_data.mac_payload_data.disassoc_req_data.
			disassoc_reason
				= temp_frame_ptr[payload_loc++];
    3e70:	4642      	mov	r2, r8
    3e72:	7851      	ldrb	r1, [r2, #1]
    3e74:	2322      	movs	r3, #34	; 0x22
    3e76:	4a52      	ldr	r2, [pc, #328]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3e78:	54d1      	strb	r1, [r2, r3]
    3e7a:	e31d      	b.n	44b8 <mac_process_tal_data_ind+0x878>
			break;
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

		case COORDINATORREALIGNMENT:
			memcpy(
    3e7c:	4f52      	ldr	r7, [pc, #328]	; (3fc8 <mac_process_tal_data_ind+0x388>)
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
    3e7e:	4641      	mov	r1, r8
    3e80:	3101      	adds	r1, #1
				= temp_frame_ptr[payload_loc++];
			break;
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

		case COORDINATORREALIGNMENT:
			memcpy(
    3e82:	1c38      	adds	r0, r7, #0
    3e84:	2202      	movs	r2, #2
    3e86:	4b51      	ldr	r3, [pc, #324]	; (3fcc <mac_process_tal_data_ind+0x38c>)
    3e88:	4699      	mov	r9, r3
    3e8a:	4798      	blx	r3
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			memcpy(
    3e8c:	1cb8      	adds	r0, r7, #2
					&mac_parse_data.mac_payload_data.coord_realign_data.coord_short_addr,
					&temp_frame_ptr[payload_loc],
    3e8e:	4641      	mov	r1, r8
    3e90:	3103      	adds	r1, #3
			memcpy(
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			memcpy(
    3e92:	2202      	movs	r2, #2
    3e94:	47c8      	blx	r9
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);

			mac_parse_data.mac_payload_data.coord_realign_data.
			logical_channel
				= temp_frame_ptr[payload_loc++];
    3e96:	4640      	mov	r0, r8
    3e98:	7943      	ldrb	r3, [r0, #5]
    3e9a:	713b      	strb	r3, [r7, #4]

			memcpy(
    3e9c:	1d78      	adds	r0, r7, #5
					&mac_parse_data.mac_payload_data.coord_realign_data.short_addr,
					&temp_frame_ptr[payload_loc],
    3e9e:	4641      	mov	r1, r8
    3ea0:	3106      	adds	r1, #6

			mac_parse_data.mac_payload_data.coord_realign_data.
			logical_channel
				= temp_frame_ptr[payload_loc++];

			memcpy(
    3ea2:	2202      	movs	r2, #2
    3ea4:	47c8      	blx	r9
			 * If frame version subfield indicates a 802.15.4-2006
			 * compatible frame,
			 * the channel page is appended as additional
			 * information element.
			 */
			if (fcf & FCF_FRAME_VERSION_2006) {
    3ea6:	04f1      	lsls	r1, r6, #19
    3ea8:	d400      	bmi.n	3eac <mac_process_tal_data_ind+0x26c>
    3eaa:	e305      	b.n	44b8 <mac_process_tal_data_ind+0x878>
				mac_parse_data.mac_payload_data.
				coord_realign_data.channel_page
					= temp_frame_ptr[payload_loc++];
    3eac:	4642      	mov	r2, r8
    3eae:	7a11      	ldrb	r1, [r2, #8]
    3eb0:	2329      	movs	r3, #41	; 0x29
    3eb2:	4a43      	ldr	r2, [pc, #268]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3eb4:	54d1      	strb	r1, [r2, r3]
    3eb6:	e2ff      	b.n	44b8 <mac_process_tal_data_ind+0x878>
			break;

#ifdef GTS_SUPPORT
		case GTSREQUEST:
			mac_parse_data.mac_payload_data.gts_req_data
				= *((gts_char_t *)&temp_frame_ptr[payload_loc]);
    3eb8:	4643      	mov	r3, r8
    3eba:	7859      	ldrb	r1, [r3, #1]
    3ebc:	2322      	movs	r3, #34	; 0x22
    3ebe:	4a40      	ldr	r2, [pc, #256]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3ec0:	54d1      	strb	r1, [r2, r3]
    3ec2:	e2f9      	b.n	44b8 <mac_process_tal_data_ind+0x878>

#endif  /* PROMISCUOUS_MODE */

	if (!parse_mpdu(frameptr)) {
		/* Frame parsing failed */
		bmm_buffer_free(buf_ptr);
    3ec4:	1c28      	adds	r0, r5, #0
    3ec6:	4b43      	ldr	r3, [pc, #268]	; (3fd4 <mac_process_tal_data_ind+0x394>)
    3ec8:	4798      	blx	r3
		return;
    3eca:	e2fb      	b.n	44c4 <mac_process_tal_data_ind+0x884>
		 * operation
		 * once the MAC has become free. Put the request received back
		 * into the
		 * MAC internal event queue.
		 */
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) {
    3ecc:	4b3c      	ldr	r3, [pc, #240]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3ece:	789b      	ldrb	r3, [r3, #2]
    3ed0:	2b03      	cmp	r3, #3
    3ed2:	d10a      	bne.n	3eea <mac_process_tal_data_ind+0x2aa>
			if (DATAREQUEST == mac_parse_data.mac_command ||
    3ed4:	4b3a      	ldr	r3, [pc, #232]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3ed6:	7edb      	ldrb	r3, [r3, #27]
    3ed8:	2b04      	cmp	r3, #4
    3eda:	d001      	beq.n	3ee0 <mac_process_tal_data_ind+0x2a0>
    3edc:	2b07      	cmp	r3, #7
    3ede:	d104      	bne.n	3eea <mac_process_tal_data_ind+0x2aa>
					BEACONREQUEST ==
					mac_parse_data.mac_command) {
				qmm_queue_append(&tal_mac_q, buf_ptr);
    3ee0:	483d      	ldr	r0, [pc, #244]	; (3fd8 <mac_process_tal_data_ind+0x398>)
    3ee2:	1c29      	adds	r1, r5, #0
    3ee4:	4b3d      	ldr	r3, [pc, #244]	; (3fdc <mac_process_tal_data_ind+0x39c>)
    3ee6:	4798      	blx	r3
				return;
    3ee8:	e2ec      	b.n	44c4 <mac_process_tal_data_ind+0x884>
			}
		}
	}

	switch (mac_poll_state) {
    3eea:	4b3d      	ldr	r3, [pc, #244]	; (3fe0 <mac_process_tal_data_ind+0x3a0>)
    3eec:	781b      	ldrb	r3, [r3, #0]
    3eee:	2b01      	cmp	r3, #1
    3ef0:	d100      	bne.n	3ef4 <mac_process_tal_data_ind+0x2b4>
    3ef2:	e2c0      	b.n	4476 <mac_process_tal_data_ind+0x836>
    3ef4:	2b00      	cmp	r3, #0
    3ef6:	d004      	beq.n	3f02 <mac_process_tal_data_ind+0x2c2>
    3ef8:	b2db      	uxtb	r3, r3
    3efa:	2b03      	cmp	r3, #3
    3efc:	d900      	bls.n	3f00 <mac_process_tal_data_ind+0x2c0>
    3efe:	e2d0      	b.n	44a2 <mac_process_tal_data_ind+0x862>
    3f00:	e280      	b.n	4404 <mac_process_tal_data_ind+0x7c4>

		/*
		 * We are in no transient state.
		 * Now are either in a non-transient MAC state or scanning.
		 */
		if (MAC_SCAN_IDLE == mac_scan_state) {
    3f02:	4b38      	ldr	r3, [pc, #224]	; (3fe4 <mac_process_tal_data_ind+0x3a4>)
    3f04:	781b      	ldrb	r3, [r3, #0]
    3f06:	2b00      	cmp	r3, #0
    3f08:	d000      	beq.n	3f0c <mac_process_tal_data_ind+0x2cc>
    3f0a:	e1ec      	b.n	42e6 <mac_process_tal_data_ind+0x6a6>

	/*
	 * We are in MAC_POLL_IDLE and MAC_SCAN_IDLE now,
	 * so continue with the real MAC states.
	 */
	switch (mac_state) {
    3f0c:	4b36      	ldr	r3, [pc, #216]	; (3fe8 <mac_process_tal_data_ind+0x3a8>)
    3f0e:	781a      	ldrb	r2, [r3, #0]
    3f10:	2a02      	cmp	r2, #2
    3f12:	d94a      	bls.n	3faa <mac_process_tal_data_ind+0x36a>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    3f14:	2300      	movs	r3, #0

	/*
	 * We are in MAC_POLL_IDLE and MAC_SCAN_IDLE now,
	 * so continue with the real MAC states.
	 */
	switch (mac_state) {
    3f16:	2a03      	cmp	r2, #3
    3f18:	d000      	beq.n	3f1c <mac_process_tal_data_ind+0x2dc>
    3f1a:	e2c7      	b.n	44ac <mac_process_tal_data_ind+0x86c>
#if (MAC_START_REQUEST_CONFIRM == 1)
	case MAC_PAN_COORD_STARTED:
	{
		switch (mac_parse_data.frame_type) {
    3f1c:	4b28      	ldr	r3, [pc, #160]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3f1e:	789b      	ldrb	r3, [r3, #2]
    3f20:	2b01      	cmp	r3, #1
    3f22:	d038      	beq.n	3f96 <mac_process_tal_data_ind+0x356>
    3f24:	2b00      	cmp	r3, #0
    3f26:	d03b      	beq.n	3fa0 <mac_process_tal_data_ind+0x360>
    3f28:	2b03      	cmp	r3, #3
    3f2a:	d000      	beq.n	3f2e <mac_process_tal_data_ind+0x2ee>
    3f2c:	e1d3      	b.n	42d6 <mac_process_tal_data_ind+0x696>
		case FCF_FRAMETYPE_MAC_CMD:
		{
			switch (mac_parse_data.mac_command) {
    3f2e:	4b24      	ldr	r3, [pc, #144]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3f30:	7eda      	ldrb	r2, [r3, #27]
    3f32:	2a09      	cmp	r2, #9
    3f34:	d900      	bls.n	3f38 <mac_process_tal_data_ind+0x2f8>
    3f36:	e1d0      	b.n	42da <mac_process_tal_data_ind+0x69a>
    3f38:	0093      	lsls	r3, r2, #2
    3f3a:	4a2c      	ldr	r2, [pc, #176]	; (3fec <mac_process_tal_data_ind+0x3ac>)
    3f3c:	58d3      	ldr	r3, [r2, r3]
    3f3e:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
			case ASSOCIATIONREQUEST:
				mac_process_associate_request(b_ptr);
    3f40:	1c28      	adds	r0, r5, #0
    3f42:	4b2b      	ldr	r3, [pc, #172]	; (3ff0 <mac_process_tal_data_ind+0x3b0>)
    3f44:	4798      	blx	r3
				processed_in_not_transient = true;
    3f46:	2301      	movs	r3, #1
    3f48:	e2b0      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
			case DISASSOCIATIONNOTIFICATION:
				mac_process_disassociate_notification(b_ptr);
    3f4a:	1c28      	adds	r0, r5, #0
    3f4c:	4b29      	ldr	r3, [pc, #164]	; (3ff4 <mac_process_tal_data_ind+0x3b4>)
    3f4e:	4798      	blx	r3
				processed_in_not_transient = true;
    3f50:	2301      	movs	r3, #1
    3f52:	e2ab      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

#if (MAC_INDIRECT_DATA_FFD == 1)
			case DATAREQUEST:
				if (indirect_data_q.size > 0) {
    3f54:	4b28      	ldr	r3, [pc, #160]	; (3ff8 <mac_process_tal_data_ind+0x3b8>)
    3f56:	7a1b      	ldrb	r3, [r3, #8]
    3f58:	2b00      	cmp	r3, #0
    3f5a:	d004      	beq.n	3f66 <mac_process_tal_data_ind+0x326>
					mac_process_data_request(b_ptr);
    3f5c:	1c28      	adds	r0, r5, #0
    3f5e:	4b27      	ldr	r3, [pc, #156]	; (3ffc <mac_process_tal_data_ind+0x3bc>)
    3f60:	4798      	blx	r3
					processed_in_not_transient = true;
    3f62:	2301      	movs	r3, #1
    3f64:	e2a2      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				} else {
					mac_handle_tx_null_data_frame();
    3f66:	4b26      	ldr	r3, [pc, #152]	; (4000 <mac_process_tal_data_ind+0x3c0>)
    3f68:	4798      	blx	r3
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    3f6a:	2300      	movs	r3, #0
    3f6c:	e29e      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#if (MAC_ORPHAN_INDICATION_RESPONSE == 1)
			case ORPHANNOTIFICATION:
				mac_process_orphan_notification(b_ptr);
    3f6e:	1c28      	adds	r0, r5, #0
    3f70:	4b24      	ldr	r3, [pc, #144]	; (4004 <mac_process_tal_data_ind+0x3c4>)
    3f72:	4798      	blx	r3
				processed_in_not_transient = true;
    3f74:	2301      	movs	r3, #1
    3f76:	e299      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;
#endif /* (MAC_ORPHAN_INDICATION_RESPONSE == 1) */

			case BEACONREQUEST:
				mac_process_beacon_request(b_ptr);
    3f78:	1c28      	adds	r0, r5, #0
    3f7a:	4b23      	ldr	r3, [pc, #140]	; (4008 <mac_process_tal_data_ind+0x3c8>)
    3f7c:	4798      	blx	r3
				processed_in_not_transient = true;
    3f7e:	2301      	movs	r3, #1
    3f80:	e294      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;

#if (MAC_PAN_ID_CONFLICT_AS_PC == 1)
			case PANIDCONFLICTNOTIFICAION:
				mac_sync_loss(MAC_PAN_ID_CONFLICT);
    3f82:	20ee      	movs	r0, #238	; 0xee
    3f84:	4b21      	ldr	r3, [pc, #132]	; (400c <mac_process_tal_data_ind+0x3cc>)
    3f86:	4798      	blx	r3
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    3f88:	2300      	movs	r3, #0
    3f8a:	e28f      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				break;

#endif  /* (MAC_PAN_ID_CONFLICT_AS_PC == 1) */
#ifdef GTS_SUPPORT
			case GTSREQUEST:
				mac_process_gts_request(b_ptr);
    3f8c:	1c28      	adds	r0, r5, #0
    3f8e:	4b20      	ldr	r3, [pc, #128]	; (4010 <mac_process_tal_data_ind+0x3d0>)
    3f90:	4798      	blx	r3
				processed_in_not_transient = true;
    3f92:	2301      	movs	r3, #1
    3f94:	e28a      	b.n	44ac <mac_process_tal_data_ind+0x86c>
			}
		}
		break;

		case FCF_FRAMETYPE_DATA:
			mac_process_data_frame(b_ptr);
    3f96:	1c28      	adds	r0, r5, #0
    3f98:	4b1e      	ldr	r3, [pc, #120]	; (4014 <mac_process_tal_data_ind+0x3d4>)
    3f9a:	4798      	blx	r3
			processed_in_not_transient = true;
    3f9c:	2301      	movs	r3, #1
    3f9e:	e285      	b.n	44ac <mac_process_tal_data_ind+0x86c>

#if (MAC_PAN_ID_CONFLICT_AS_PC == 1)
		case FCF_FRAMETYPE_BEACON:
			/* PAN-Id conflict detection as PAN-Coordinator. */
			/* Node is not scanning. */
			check_for_pan_id_conflict_as_pc(false);
    3fa0:	2000      	movs	r0, #0
    3fa2:	4b1d      	ldr	r3, [pc, #116]	; (4018 <mac_process_tal_data_ind+0x3d8>)
    3fa4:	4798      	blx	r3
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    3fa6:	2300      	movs	r3, #0
    3fa8:	e280      	b.n	44ac <mac_process_tal_data_ind+0x86c>
#if (MAC_START_REQUEST_CONFIRM == 1)
	case MAC_COORDINATOR:
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		{
			/* Is it a Beacon from our parent? */
			switch (mac_parse_data.frame_type) {
    3faa:	4b05      	ldr	r3, [pc, #20]	; (3fc0 <mac_process_tal_data_ind+0x380>)
    3fac:	789b      	ldrb	r3, [r3, #2]
    3fae:	2b01      	cmp	r3, #1
    3fb0:	d100      	bne.n	3fb4 <mac_process_tal_data_ind+0x374>
    3fb2:	e18b      	b.n	42cc <mac_process_tal_data_ind+0x68c>
    3fb4:	2b00      	cmp	r3, #0
    3fb6:	d031      	beq.n	401c <mac_process_tal_data_ind+0x3dc>
    3fb8:	2b03      	cmp	r3, #3
    3fba:	d100      	bne.n	3fbe <mac_process_tal_data_ind+0x37e>
    3fbc:	e14c      	b.n	4258 <mac_process_tal_data_ind+0x618>
    3fbe:	e18e      	b.n	42de <mac_process_tal_data_ind+0x69e>
    3fc0:	20001330 	.word	0x20001330
    3fc4:	000038a5 	.word	0x000038a5
    3fc8:	20001352 	.word	0x20001352
    3fcc:	0000cf81 	.word	0x0000cf81
    3fd0:	0000ebdc 	.word	0x0000ebdc
    3fd4:	00009e85 	.word	0x00009e85
    3fd8:	20001320 	.word	0x20001320
    3fdc:	0000a041 	.word	0x0000a041
    3fe0:	200012a9 	.word	0x200012a9
    3fe4:	200012c1 	.word	0x200012c1
    3fe8:	20001364 	.word	0x20001364
    3fec:	0000ec04 	.word	0x0000ec04
    3ff0:	000028f1 	.word	0x000028f1
    3ff4:	00004efd 	.word	0x00004efd
    3ff8:	20001294 	.word	0x20001294
    3ffc:	00004ae5 	.word	0x00004ae5
    4000:	000048dd 	.word	0x000048dd
    4004:	00007221 	.word	0x00007221
    4008:	00002f5d 	.word	0x00002f5d
    400c:	000092a5 	.word	0x000092a5
    4010:	00005835 	.word	0x00005835
    4014:	0000640d 	.word	0x0000640d
    4018:	000039c9 	.word	0x000039c9
				uint32_t beacon_tx_time_symb;

				/* Check for PAN-Id conflict being NOT a PAN
				 * Corodinator. */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
				if (mac_pib.mac_AssociatedPANCoord &&
    401c:	4bd0      	ldr	r3, [pc, #832]	; (4360 <mac_process_tal_data_ind+0x720>)
    401e:	7d1b      	ldrb	r3, [r3, #20]
    4020:	2b00      	cmp	r3, #0
    4022:	d004      	beq.n	402e <mac_process_tal_data_ind+0x3ee>
    4024:	2a00      	cmp	r2, #0
    4026:	d002      	beq.n	402e <mac_process_tal_data_ind+0x3ee>
						(MAC_IDLE !=
						mac_state)) {
					check_for_pan_id_conflict_non_pc(false);
    4028:	2000      	movs	r0, #0
    402a:	4bce      	ldr	r3, [pc, #824]	; (4364 <mac_process_tal_data_ind+0x724>)
    402c:	4798      	blx	r3

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    402e:	4bce      	ldr	r3, [pc, #824]	; (4368 <mac_process_tal_data_ind+0x728>)
    4030:	7c5e      	ldrb	r6, [r3, #17]
    4032:	7c99      	ldrb	r1, [r3, #18]
    4034:	0209      	lsls	r1, r1, #8
						tal_pib.PANId) &&
    4036:	4bcd      	ldr	r3, [pc, #820]	; (436c <mac_process_tal_data_ind+0x72c>)
    4038:	7c98      	ldrb	r0, [r3, #18]
    403a:	7cda      	ldrb	r2, [r3, #19]
    403c:	0212      	lsls	r2, r2, #8

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    403e:	4331      	orrs	r1, r6
    4040:	4302      	orrs	r2, r0
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    4042:	2300      	movs	r3, #0

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    4044:	4291      	cmp	r1, r2
    4046:	d000      	beq.n	404a <mac_process_tal_data_ind+0x40a>
    4048:	e230      	b.n	44ac <mac_process_tal_data_ind+0x86c>
						tal_pib.PANId) &&
						(((mac_parse_data.src_addr_mode
    404a:	4bc7      	ldr	r3, [pc, #796]	; (4368 <mac_process_tal_data_ind+0x728>)
    404c:	7c1a      	ldrb	r2, [r3, #16]
#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
						tal_pib.PANId) &&
    404e:	2a02      	cmp	r2, #2
    4050:	d10c      	bne.n	406c <mac_process_tal_data_ind+0x42c>
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
						(mac_parse_data.src_addr.
    4052:	7cd8      	ldrb	r0, [r3, #19]
    4054:	7d1a      	ldrb	r2, [r3, #20]
    4056:	0212      	lsls	r2, r2, #8
						short_address ==
						mac_pib.mac_CoordShortAddress))
    4058:	4bc1      	ldr	r3, [pc, #772]	; (4360 <mac_process_tal_data_ind+0x720>)
    405a:	7a99      	ldrb	r1, [r3, #10]
    405c:	7adb      	ldrb	r3, [r3, #11]
    405e:	021b      	lsls	r3, r3, #8
				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
						tal_pib.PANId) &&
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
    4060:	4302      	orrs	r2, r0
    4062:	430b      	orrs	r3, r1
    4064:	429a      	cmp	r2, r3
    4066:	d035      	beq.n	40d4 <mac_process_tal_data_ind+0x494>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    4068:	2300      	movs	r3, #0
    406a:	e21f      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    406c:	2300      	movs	r3, #0
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
						(mac_parse_data.src_addr.
						short_address ==
						mac_pib.mac_CoordShortAddress))
						||
    406e:	2a03      	cmp	r2, #3
    4070:	d000      	beq.n	4074 <mac_process_tal_data_ind+0x434>
    4072:	e21b      	b.n	44ac <mac_process_tal_data_ind+0x86c>
						((mac_parse_data.src_addr_mode
						== FCF_LONG_ADDR) &&
						(mac_parse_data.src_addr.
    4074:	4bbc      	ldr	r3, [pc, #752]	; (4368 <mac_process_tal_data_ind+0x728>)
    4076:	7cda      	ldrb	r2, [r3, #19]
    4078:	7d19      	ldrb	r1, [r3, #20]
    407a:	0209      	lsls	r1, r1, #8
    407c:	4311      	orrs	r1, r2
    407e:	7d5a      	ldrb	r2, [r3, #21]
    4080:	0412      	lsls	r2, r2, #16
    4082:	430a      	orrs	r2, r1
    4084:	7d98      	ldrb	r0, [r3, #22]
    4086:	0600      	lsls	r0, r0, #24
    4088:	4310      	orrs	r0, r2
    408a:	7dd9      	ldrb	r1, [r3, #23]
    408c:	7e1a      	ldrb	r2, [r3, #24]
    408e:	0212      	lsls	r2, r2, #8
    4090:	430a      	orrs	r2, r1
    4092:	7e59      	ldrb	r1, [r3, #25]
    4094:	0409      	lsls	r1, r1, #16
    4096:	4311      	orrs	r1, r2
    4098:	7e9a      	ldrb	r2, [r3, #26]
    409a:	0612      	lsls	r2, r2, #24
    409c:	430a      	orrs	r2, r1
						long_address ==
						mac_pib.mac_CoordExtendedAddress))))
    409e:	4bb0      	ldr	r3, [pc, #704]	; (4360 <mac_process_tal_data_ind+0x720>)
    40a0:	781e      	ldrb	r6, [r3, #0]
    40a2:	7859      	ldrb	r1, [r3, #1]
    40a4:	0209      	lsls	r1, r1, #8
    40a6:	4331      	orrs	r1, r6
    40a8:	789e      	ldrb	r6, [r3, #2]
    40aa:	0436      	lsls	r6, r6, #16
    40ac:	430e      	orrs	r6, r1
    40ae:	78d9      	ldrb	r1, [r3, #3]
    40b0:	0609      	lsls	r1, r1, #24
    40b2:	4331      	orrs	r1, r6
    40b4:	791e      	ldrb	r6, [r3, #4]
    40b6:	795f      	ldrb	r7, [r3, #5]
    40b8:	023f      	lsls	r7, r7, #8
    40ba:	4337      	orrs	r7, r6
    40bc:	799e      	ldrb	r6, [r3, #6]
    40be:	0436      	lsls	r6, r6, #16
    40c0:	433e      	orrs	r6, r7
    40c2:	79db      	ldrb	r3, [r3, #7]
    40c4:	061b      	lsls	r3, r3, #24
    40c6:	4333      	orrs	r3, r6
						(mac_parse_data.src_addr.
						short_address ==
						mac_pib.mac_CoordShortAddress))
						||
						((mac_parse_data.src_addr_mode
						== FCF_LONG_ADDR) &&
    40c8:	4288      	cmp	r0, r1
    40ca:	d000      	beq.n	40ce <mac_process_tal_data_ind+0x48e>
    40cc:	e0be      	b.n	424c <mac_process_tal_data_ind+0x60c>
    40ce:	429a      	cmp	r2, r3
    40d0:	d000      	beq.n	40d4 <mac_process_tal_data_ind+0x494>
    40d2:	e0bb      	b.n	424c <mac_process_tal_data_ind+0x60c>
						(mac_parse_data.src_addr.
						long_address ==
						mac_pib.mac_CoordExtendedAddress))))
				{
					beacon_tx_time_symb
						= TAL_CONVERT_US_TO_SYMBOLS(
    40d4:	7b62      	ldrb	r2, [r4, #13]
    40d6:	7ba3      	ldrb	r3, [r4, #14]
    40d8:	021b      	lsls	r3, r3, #8
    40da:	4313      	orrs	r3, r2
    40dc:	7be2      	ldrb	r2, [r4, #15]
    40de:	0412      	lsls	r2, r2, #16
    40e0:	431a      	orrs	r2, r3
    40e2:	7c23      	ldrb	r3, [r4, #16]
    40e4:	061b      	lsls	r3, r3, #24
    40e6:	4313      	orrs	r3, r2
    40e8:	091b      	lsrs	r3, r3, #4
    40ea:	9303      	str	r3, [sp, #12]
							f_ptr->time_stamp);

#if (_DEBUG_ > 0)
					retval_t set_status =
#endif
					set_tal_pib_internal(macBeaconTxTime,
    40ec:	2048      	movs	r0, #72	; 0x48
    40ee:	a903      	add	r1, sp, #12
    40f0:	4b9f      	ldr	r3, [pc, #636]	; (4370 <mac_process_tal_data_ind+0x730>)
    40f2:	4798      	blx	r3
#if (_DEBUG_ > 0)
					Assert(MAC_SUCCESS == set_status);
#endif
					if ((MAC_SYNC_TRACKING_BEACON ==
							mac_sync_state)
							||
    40f4:	4b9f      	ldr	r3, [pc, #636]	; (4374 <mac_process_tal_data_ind+0x734>)
    40f6:	781b      	ldrb	r3, [r3, #0]
    40f8:	1e9a      	subs	r2, r3, #2
					set_tal_pib_internal(macBeaconTxTime,
							(void *)&beacon_tx_time_symb);
#if (_DEBUG_ > 0)
					Assert(MAC_SUCCESS == set_status);
#endif
					if ((MAC_SYNC_TRACKING_BEACON ==
    40fa:	b2d2      	uxtb	r2, r2
    40fc:	2a01      	cmp	r2, #1
    40fe:	d87e      	bhi.n	41fe <mac_process_tal_data_ind+0x5be>
							) {
						uint32_t nxt_bcn_tm;
						uint32_t beacon_int_symb;

						/* Process a received beacon. */
						mac_process_beacon_frame(b_ptr);
    4100:	1c28      	adds	r0, r5, #0
    4102:	4b9d      	ldr	r3, [pc, #628]	; (4378 <mac_process_tal_data_ind+0x738>)
    4104:	4798      	blx	r3
						{
							retval_t tmr_start_res
								= FAILURE;

#ifdef BEACON_SUPPORT
							if (tal_pib.BeaconOrder
    4106:	4b99      	ldr	r3, [pc, #612]	; (436c <mac_process_tal_data_ind+0x72c>)
    4108:	7f5b      	ldrb	r3, [r3, #29]
    410a:	2b0e      	cmp	r3, #14
    410c:	d803      	bhi.n	4116 <mac_process_tal_data_ind+0x4d6>
									<
									NON_BEACON_NWK)
							{
								beacon_int_symb
									=
    410e:	24f0      	movs	r4, #240	; 0xf0
    4110:	00a4      	lsls	r4, r4, #2
    4112:	409c      	lsls	r4, r3
    4114:	e001      	b.n	411a <mac_process_tal_data_ind+0x4da>
										tal_pib.BeaconOrder);
							} else
#endif /* BEACON_SUPPORT */
							{
								beacon_int_symb
									=
    4116:	24f0      	movs	r4, #240	; 0xf0
    4118:	00a4      	lsls	r4, r4, #2
										TAL_GET_BEACON_INTERVAL_TIME(
										BO_USED_FOR_MAC_PERS_TIME);
							}

							pal_timer_stop(
    411a:	4b98      	ldr	r3, [pc, #608]	; (437c <mac_process_tal_data_ind+0x73c>)
    411c:	7818      	ldrb	r0, [r3, #0]
    411e:	4b98      	ldr	r3, [pc, #608]	; (4380 <mac_process_tal_data_ind+0x740>)
    4120:	4798      	blx	r3
										tal_sub_time_symbols(
										beacon_tx_time_symb,
										TAL_RADIO_WAKEUP_TIME_SYM <<
										(
											tal_pib
											.
    4122:	4e92      	ldr	r6, [pc, #584]	; (436c <mac_process_tal_data_ind+0x72c>)
    4124:	46b0      	mov	r8, r6
											+
											2));

								tmr_start_res
									=
										pal_timer_start(
    4126:	4f95      	ldr	r7, [pc, #596]	; (437c <mac_process_tal_data_ind+0x73c>)
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    4128:	4896      	ldr	r0, [pc, #600]	; (4384 <mac_process_tal_data_ind+0x744>)
    412a:	4681      	mov	r9, r0
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    412c:	9903      	ldr	r1, [sp, #12]
    412e:	1862      	adds	r2, r4, r1
    4130:	0112      	lsls	r2, r2, #4
    4132:	0912      	lsrs	r2, r2, #4
								 * time for next
								 * beacon
								 * transmission
								 */
								beacon_tx_time_symb
									=
    4134:	9203      	str	r2, [sp, #12]
										TAL_RADIO_WAKEUP_TIME_SYM <<
										(
											tal_pib
											.
											BeaconOrder
											+
    4136:	4646      	mov	r6, r8
    4138:	7f73      	ldrb	r3, [r6, #29]
    413a:	3302      	adds	r3, #2
								 */
								nxt_bcn_tm
									=
										tal_sub_time_symbols(
										beacon_tx_time_symb,
										TAL_RADIO_WAKEUP_TIME_SYM <<
    413c:	210d      	movs	r1, #13
    413e:	4099      	lsls	r1, r3
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    4140:	428a      	cmp	r2, r1
    4142:	d903      	bls.n	414c <mac_process_tal_data_ind+0x50c>
		return ((a - b) & SYMBOL_MASK);
    4144:	1a51      	subs	r1, r2, r1
    4146:	0109      	lsls	r1, r1, #4
    4148:	0909      	lsrs	r1, r1, #4
    414a:	e004      	b.n	4156 <mac_process_tal_data_ind+0x516>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    414c:	1a51      	subs	r1, r2, r1
    414e:	488e      	ldr	r0, [pc, #568]	; (4388 <mac_process_tal_data_ind+0x748>)
    4150:	1809      	adds	r1, r1, r0
    4152:	0109      	lsls	r1, r1, #4
    4154:	0909      	lsrs	r1, r1, #4
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    4156:	7838      	ldrb	r0, [r7, #0]
										pal_timer_start(
    4158:	0109      	lsls	r1, r1, #4
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    415a:	2300      	movs	r3, #0
    415c:	9300      	str	r3, [sp, #0]
    415e:	2201      	movs	r2, #1
    4160:	464b      	mov	r3, r9
    4162:	4e8a      	ldr	r6, [pc, #552]	; (438c <mac_process_tal_data_ind+0x74c>)
    4164:	47b0      	blx	r6
										TIMEOUT_ABSOLUTE,
										(
											FUNC_PTR)mac_t_tracking_beacons_cb,
										NULL);
							} while (MAC_SUCCESS !=
									tmr_start_res);
    4166:	2800      	cmp	r0, #0
    4168:	d1e0      	bne.n	412c <mac_process_tal_data_ind+0x4ec>
						 * running for
						 * coordinator.
						 */
						/* TODO */

						if (MAC_ASSOCIATED ==
    416a:	4b89      	ldr	r3, [pc, #548]	; (4390 <mac_process_tal_data_ind+0x750>)
    416c:	781b      	ldrb	r3, [r3, #0]
    416e:	2b01      	cmp	r3, #1
    4170:	d129      	bne.n	41c6 <mac_process_tal_data_ind+0x586>
								mac_state) {
							mac_superframe_state
								= MAC_ACTIVE_CAP;
    4172:	2200      	movs	r2, #0
    4174:	4b87      	ldr	r3, [pc, #540]	; (4394 <mac_process_tal_data_ind+0x754>)
    4176:	701a      	strb	r2, [r3, #0]

							/* Check whether the
							 *radio needs to be
							 *woken up. */
							mac_trx_wakeup();
    4178:	4b87      	ldr	r3, [pc, #540]	; (4398 <mac_process_tal_data_ind+0x758>)
    417a:	4798      	blx	r3

							/* Set transceiver in rx
							 * mode, otherwise it
							 * may stay in
							 * TRX_OFF). */
							tal_rx_enable(PHY_RX_ON);
    417c:	2006      	movs	r0, #6
    417e:	4b87      	ldr	r3, [pc, #540]	; (439c <mac_process_tal_data_ind+0x75c>)
    4180:	4798      	blx	r3

							if (tal_pib.
    4182:	4a7a      	ldr	r2, [pc, #488]	; (436c <mac_process_tal_data_ind+0x72c>)
    4184:	7f93      	ldrb	r3, [r2, #30]
    4186:	7f52      	ldrb	r2, [r2, #29]
    4188:	429a      	cmp	r2, r3
    418a:	d909      	bls.n	41a0 <mac_process_tal_data_ind+0x560>
									<
									tal_pib
									.
									BeaconOrder)
							{
								pal_timer_start(
    418c:	4a84      	ldr	r2, [pc, #528]	; (43a0 <mac_process_tal_data_ind+0x760>)
    418e:	7810      	ldrb	r0, [r2, #0]
										T_Superframe,
										TAL_CONVERT_SYMBOLS_TO_US(
    4190:	21f0      	movs	r1, #240	; 0xf0
    4192:	0189      	lsls	r1, r1, #6
									<
									tal_pib
									.
									BeaconOrder)
							{
								pal_timer_start(
    4194:	4099      	lsls	r1, r3
    4196:	2200      	movs	r2, #0
    4198:	9200      	str	r2, [sp, #0]
    419a:	4b82      	ldr	r3, [pc, #520]	; (43a4 <mac_process_tal_data_ind+0x764>)
    419c:	4c7b      	ldr	r4, [pc, #492]	; (438c <mac_process_tal_data_ind+0x74c>)
    419e:	47a0      	blx	r4
										1);
								#endif
							}

#ifdef GTS_SUPPORT
							if (mac_final_cap_slot <
    41a0:	4b81      	ldr	r3, [pc, #516]	; (43a8 <mac_process_tal_data_ind+0x768>)
    41a2:	781b      	ldrb	r3, [r3, #0]
    41a4:	2b0e      	cmp	r3, #14
    41a6:	d80e      	bhi.n	41c6 <mac_process_tal_data_ind+0x586>
										* (
									mac_final_cap_slot
									+
									1);

								pal_timer_start(
    41a8:	4a80      	ldr	r2, [pc, #512]	; (43ac <mac_process_tal_data_ind+0x76c>)
    41aa:	7810      	ldrb	r0, [r2, #0]
									SuperFrameOrder))
									>>
									4)
										* (
									mac_final_cap_slot
									+
    41ac:	3301      	adds	r3, #1
									FINAL_CAP_SLOT_DEFAULT)
							{
								uint32_t
										gts_tx_time
									= (
									TAL_CONVERT_SYMBOLS_TO_US(
    41ae:	4a6f      	ldr	r2, [pc, #444]	; (436c <mac_process_tal_data_ind+0x72c>)
    41b0:	7f92      	ldrb	r2, [r2, #30]
    41b2:	21f0      	movs	r1, #240	; 0xf0
    41b4:	0189      	lsls	r1, r1, #6
									TAL_GET_SUPERFRAME_DURATION_TIME(
									tal_pib
									.
									SuperFrameOrder))
									>>
    41b6:	4091      	lsls	r1, r2
    41b8:	0909      	lsrs	r1, r1, #4
#ifdef GTS_SUPPORT
							if (mac_final_cap_slot <
									FINAL_CAP_SLOT_DEFAULT)
							{
								uint32_t
										gts_tx_time
    41ba:	4359      	muls	r1, r3
										* (
									mac_final_cap_slot
									+
									1);

								pal_timer_start(
    41bc:	2200      	movs	r2, #0
    41be:	9200      	str	r2, [sp, #0]
    41c0:	4b7b      	ldr	r3, [pc, #492]	; (43b0 <mac_process_tal_data_ind+0x770>)
    41c2:	4c72      	ldr	r4, [pc, #456]	; (438c <mac_process_tal_data_ind+0x74c>)
    41c4:	47a0      	blx	r4
#endif /* GTS_SUPPORT */
						}

						/* Initialize missed beacon
						 * timer. */
						mac_start_missed_beacon_timer();
    41c6:	4b7b      	ldr	r3, [pc, #492]	; (43b4 <mac_process_tal_data_ind+0x774>)
    41c8:	4798      	blx	r3

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
    41ca:	4b71      	ldr	r3, [pc, #452]	; (4390 <mac_process_tal_data_ind+0x750>)
						mac_start_missed_beacon_timer();

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
    41cc:	781b      	ldrb	r3, [r3, #0]
    41ce:	2b02      	cmp	r3, #2
    41d0:	d03e      	beq.n	4250 <mac_process_tal_data_ind+0x610>
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
    41d2:	4b79      	ldr	r3, [pc, #484]	; (43b8 <mac_process_tal_data_ind+0x778>)
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    41d4:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    41d6:	2301      	movs	r3, #1
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    41d8:	2a00      	cmp	r2, #0
    41da:	d000      	beq.n	41de <mac_process_tal_data_ind+0x59e>
    41dc:	e166      	b.n	44ac <mac_process_tal_data_ind+0x86c>
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
							(MAC_POLL_IDLE ==
    41de:	4b77      	ldr	r3, [pc, #476]	; (43bc <mac_process_tal_data_ind+0x77c>)
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    41e0:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    41e2:	2301      	movs	r3, #1
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    41e4:	2a00      	cmp	r2, #0
    41e6:	d000      	beq.n	41ea <mac_process_tal_data_ind+0x5aa>
    41e8:	e160      	b.n	44ac <mac_process_tal_data_ind+0x86c>
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    41ea:	4b75      	ldr	r3, [pc, #468]	; (43c0 <mac_process_tal_data_ind+0x780>)
    41ec:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    41ee:	2301      	movs	r3, #1
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    41f0:	2a00      	cmp	r2, #0
    41f2:	d000      	beq.n	41f6 <mac_process_tal_data_ind+0x5b6>
    41f4:	e15a      	b.n	44ac <mac_process_tal_data_ind+0x86c>
									mac_bc_data_indicated)
							{
								/* Set radio to
								 * sleep if
								 * allowed */
								mac_sleep_trans();
    41f6:	4b73      	ldr	r3, [pc, #460]	; (43c4 <mac_process_tal_data_ind+0x784>)
    41f8:	4798      	blx	r3
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    41fa:	2301      	movs	r3, #1
    41fc:	e156      	b.n	44ac <mac_process_tal_data_ind+0x86c>
								 * sleep if
								 * allowed */
								mac_sleep_trans();
							}
						}
					} else if (MAC_SYNC_ONCE ==
    41fe:	2b01      	cmp	r3, #1
    4200:	d11f      	bne.n	4242 <mac_process_tal_data_ind+0x602>
							mac_sync_state) {
						mac_process_beacon_frame(b_ptr);
    4202:	1c28      	adds	r0, r5, #0
    4204:	4b5c      	ldr	r3, [pc, #368]	; (4378 <mac_process_tal_data_ind+0x738>)
    4206:	4798      	blx	r3

						/* Do this after processing the
						 * beacon. */
						mac_sync_state = MAC_SYNC_NEVER;
    4208:	2200      	movs	r2, #0
    420a:	4b5a      	ldr	r3, [pc, #360]	; (4374 <mac_process_tal_data_ind+0x734>)
    420c:	701a      	strb	r2, [r3, #0]

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
    420e:	4b60      	ldr	r3, [pc, #384]	; (4390 <mac_process_tal_data_ind+0x750>)
						mac_sync_state = MAC_SYNC_NEVER;

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
    4210:	781b      	ldrb	r3, [r3, #0]
    4212:	2b02      	cmp	r3, #2
    4214:	d01e      	beq.n	4254 <mac_process_tal_data_ind+0x614>
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
    4216:	4b68      	ldr	r3, [pc, #416]	; (43b8 <mac_process_tal_data_ind+0x778>)
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    4218:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    421a:	2301      	movs	r3, #1
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    421c:	2a00      	cmp	r2, #0
    421e:	d000      	beq.n	4222 <mac_process_tal_data_ind+0x5e2>
    4220:	e144      	b.n	44ac <mac_process_tal_data_ind+0x86c>
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
							(MAC_POLL_IDLE ==
    4222:	4b66      	ldr	r3, [pc, #408]	; (43bc <mac_process_tal_data_ind+0x77c>)
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    4224:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    4226:	2301      	movs	r3, #1
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    4228:	2a00      	cmp	r2, #0
    422a:	d000      	beq.n	422e <mac_process_tal_data_ind+0x5ee>
    422c:	e13e      	b.n	44ac <mac_process_tal_data_ind+0x86c>
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    422e:	4b64      	ldr	r3, [pc, #400]	; (43c0 <mac_process_tal_data_ind+0x780>)
    4230:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    4232:	2301      	movs	r3, #1
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    4234:	2a00      	cmp	r2, #0
    4236:	d000      	beq.n	423a <mac_process_tal_data_ind+0x5fa>
    4238:	e138      	b.n	44ac <mac_process_tal_data_ind+0x86c>
									mac_bc_data_indicated)
							{
								/* Set radio to
								 * sleep if
								 * allowed */
								mac_sleep_trans();
    423a:	4b62      	ldr	r3, [pc, #392]	; (43c4 <mac_process_tal_data_ind+0x784>)
    423c:	4798      	blx	r3
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    423e:	2301      	movs	r3, #1
    4240:	e134      	b.n	44ac <mac_process_tal_data_ind+0x86c>
								mac_sleep_trans();
							}
						}
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
    4242:	1c28      	adds	r0, r5, #0
    4244:	4b60      	ldr	r3, [pc, #384]	; (43c8 <mac_process_tal_data_ind+0x788>)
    4246:	4798      	blx	r3
					}

					processed_in_not_transient = true;
    4248:	2301      	movs	r3, #1
    424a:	e12f      	b.n	44ac <mac_process_tal_data_ind+0x86c>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    424c:	2300      	movs	r3, #0
    424e:	e12d      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    4250:	2301      	movs	r3, #1
    4252:	e12b      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    4254:	2301      	movs	r3, #1
    4256:	e129      	b.n	44ac <mac_process_tal_data_ind+0x86c>
			}
			break;
#endif /* (MAC_SYNC_REQUEST == 0/1) */

			case FCF_FRAMETYPE_MAC_CMD:
				switch (mac_parse_data.mac_command) {
    4258:	4b43      	ldr	r3, [pc, #268]	; (4368 <mac_process_tal_data_ind+0x728>)
    425a:	7ed9      	ldrb	r1, [r3, #27]
    425c:	2908      	cmp	r1, #8
    425e:	d840      	bhi.n	42e2 <mac_process_tal_data_ind+0x6a2>
    4260:	008b      	lsls	r3, r1, #2
    4262:	495a      	ldr	r1, [pc, #360]	; (43cc <mac_process_tal_data_ind+0x78c>)
    4264:	58cb      	ldr	r3, [r1, r3]
    4266:	469f      	mov	pc, r3
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
    4268:	1c28      	adds	r0, r5, #0
    426a:	4b59      	ldr	r3, [pc, #356]	; (43d0 <mac_process_tal_data_ind+0x790>)
    426c:	4798      	blx	r3
							b_ptr);
					processed_in_not_transient = true;

					if (MAC_ASSOCIATED == mac_state) {
    426e:	4b48      	ldr	r3, [pc, #288]	; (4390 <mac_process_tal_data_ind+0x750>)
    4270:	781a      	ldrb	r2, [r3, #0]
				switch (mac_parse_data.mac_command) {
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
							b_ptr);
					processed_in_not_transient = true;
    4272:	2301      	movs	r3, #1

					if (MAC_ASSOCIATED == mac_state) {
    4274:	2a01      	cmp	r2, #1
    4276:	d000      	beq.n	427a <mac_process_tal_data_ind+0x63a>
    4278:	e118      	b.n	44ac <mac_process_tal_data_ind+0x86c>
						 * Device needs to scan for
						 * networks again,
						 * go into idle mode and reset
						 * variables
						 */
						mac_idle_trans();
    427a:	4b56      	ldr	r3, [pc, #344]	; (43d4 <mac_process_tal_data_ind+0x794>)
    427c:	4798      	blx	r3
				switch (mac_parse_data.mac_command) {
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
							b_ptr);
					processed_in_not_transient = true;
    427e:	2301      	movs	r3, #1
    4280:	e114      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					 * Received coordinator realignment
					 * frame from
					 * coordinator while NOT performing
					 * orphan scan.
					 */
					mac_process_coord_realign(b_ptr);
    4282:	1c28      	adds	r0, r5, #0
    4284:	4b54      	ldr	r3, [pc, #336]	; (43d8 <mac_process_tal_data_ind+0x798>)
    4286:	4798      	blx	r3
					processed_in_not_transient = true;
    4288:	2301      	movs	r3, #1
    428a:	e10f      	b.n	44ac <mac_process_tal_data_ind+0x86c>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    428c:	2300      	movs	r3, #0
					break;
#endif /* (MAC_SYNC_LOSS_INDICATION == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
				case BEACONREQUEST:
					if (MAC_COORDINATOR == mac_state) {
    428e:	2a02      	cmp	r2, #2
    4290:	d000      	beq.n	4294 <mac_process_tal_data_ind+0x654>
    4292:	e10b      	b.n	44ac <mac_process_tal_data_ind+0x86c>
						/*
						 * Only Coordinators (no End
						 * devices) answer
						 * Beacon requests.
						 */
						mac_process_beacon_request(b_ptr);
    4294:	1c28      	adds	r0, r5, #0
    4296:	4b51      	ldr	r3, [pc, #324]	; (43dc <mac_process_tal_data_ind+0x79c>)
    4298:	4798      	blx	r3
						processed_in_not_transient
							= true;
    429a:	2301      	movs	r3, #1
    429c:	e106      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					break;
#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
				case ASSOCIATIONREQUEST:
					mac_process_associate_request(b_ptr);
    429e:	1c28      	adds	r0, r5, #0
    42a0:	4b4f      	ldr	r3, [pc, #316]	; (43e0 <mac_process_tal_data_ind+0x7a0>)
    42a2:	4798      	blx	r3
					processed_in_not_transient = true;
    42a4:	2301      	movs	r3, #1
    42a6:	e101      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_INDIRECT_DATA_FFD == 1)
				case DATAREQUEST:
					if (indirect_data_q.size > 0) {
    42a8:	4b4e      	ldr	r3, [pc, #312]	; (43e4 <mac_process_tal_data_ind+0x7a4>)
    42aa:	7a1b      	ldrb	r3, [r3, #8]
    42ac:	2b00      	cmp	r3, #0
    42ae:	d004      	beq.n	42ba <mac_process_tal_data_ind+0x67a>
						mac_process_data_request(b_ptr);
    42b0:	1c28      	adds	r0, r5, #0
    42b2:	4b4d      	ldr	r3, [pc, #308]	; (43e8 <mac_process_tal_data_ind+0x7a8>)
    42b4:	4798      	blx	r3
						processed_in_not_transient
							= true;
    42b6:	2301      	movs	r3, #1
    42b8:	e0f8      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					} else {
						mac_handle_tx_null_data_frame();
    42ba:	4b4c      	ldr	r3, [pc, #304]	; (43ec <mac_process_tal_data_ind+0x7ac>)
    42bc:	4798      	blx	r3
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    42be:	2300      	movs	r3, #0
    42c0:	e0f4      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					break;
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#if (MAC_ORPHAN_INDICATION_RESPONSE == 1)
				case ORPHANNOTIFICATION:
					mac_process_orphan_notification(b_ptr);
    42c2:	1c28      	adds	r0, r5, #0
    42c4:	4b4a      	ldr	r3, [pc, #296]	; (43f0 <mac_process_tal_data_ind+0x7b0>)
    42c6:	4798      	blx	r3
					processed_in_not_transient = true;
    42c8:	2301      	movs	r3, #1
    42ca:	e0ef      	b.n	44ac <mac_process_tal_data_ind+0x86c>
					break;
				}
				break;

			case FCF_FRAMETYPE_DATA:
				mac_process_data_frame(b_ptr);
    42cc:	1c28      	adds	r0, r5, #0
    42ce:	4b49      	ldr	r3, [pc, #292]	; (43f4 <mac_process_tal_data_ind+0x7b4>)
    42d0:	4798      	blx	r3
				processed_in_not_transient = true;
    42d2:	2301      	movs	r3, #1
    42d4:	e0ea      	b.n	44ac <mac_process_tal_data_ind+0x86c>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    42d6:	2300      	movs	r3, #0
    42d8:	e0e8      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    42da:	2300      	movs	r3, #0
    42dc:	e0e6      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    42de:	2300      	movs	r3, #0
    42e0:	e0e4      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    42e2:	2300      	movs	r3, #0
    42e4:	e0e2      	b.n	44ac <mac_process_tal_data_ind+0x86c>
	/*
	 * We are in a scanning process now (mac_scan_state is not
	 * MAC_SCAN_IDLE),
	 * so continue with the specific scanning states.
	 */
	switch (mac_scan_state) {
    42e6:	2b03      	cmp	r3, #3
    42e8:	d022      	beq.n	4330 <mac_process_tal_data_ind+0x6f0>
    42ea:	2b04      	cmp	r3, #4
    42ec:	d001      	beq.n	42f2 <mac_process_tal_data_ind+0x6b2>
    42ee:	2b02      	cmp	r3, #2
    42f0:	d133      	bne.n	435a <mac_process_tal_data_ind+0x71a>
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
	/* Active scan or passive scan */
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
		if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    42f2:	4b1d      	ldr	r3, [pc, #116]	; (4368 <mac_process_tal_data_ind+0x728>)
    42f4:	789a      	ldrb	r2, [r3, #2]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    42f6:	2300      	movs	r3, #0
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
	/* Active scan or passive scan */
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
		if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    42f8:	2a00      	cmp	r2, #0
    42fa:	d000      	beq.n	42fe <mac_process_tal_data_ind+0x6be>
    42fc:	e0d6      	b.n	44ac <mac_process_tal_data_ind+0x86c>
#if (MAC_PAN_ID_CONFLICT_AS_PC == 1)
			/* PAN-Id conflict detection as PAN-Coordinator. */
			if (MAC_PAN_COORD_STARTED == mac_state) {
    42fe:	4b24      	ldr	r3, [pc, #144]	; (4390 <mac_process_tal_data_ind+0x750>)
    4300:	781b      	ldrb	r3, [r3, #0]
    4302:	2b03      	cmp	r3, #3
    4304:	d102      	bne.n	430c <mac_process_tal_data_ind+0x6cc>
				/* Node is currently scanning. */
				check_for_pan_id_conflict_as_pc(true);
    4306:	2001      	movs	r0, #1
    4308:	4b3b      	ldr	r3, [pc, #236]	; (43f8 <mac_process_tal_data_ind+0x7b8>)
    430a:	4798      	blx	r3
			}

#endif  /* (MAC_PAN_ID_CONFLICT_AS_PC == 1) */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
			if (mac_pib.mac_AssociatedPANCoord &&
    430c:	4b14      	ldr	r3, [pc, #80]	; (4360 <mac_process_tal_data_ind+0x720>)
    430e:	7d1b      	ldrb	r3, [r3, #20]
    4310:	2b00      	cmp	r3, #0
    4312:	d008      	beq.n	4326 <mac_process_tal_data_ind+0x6e6>
					((MAC_ASSOCIATED == mac_state) ||
    4314:	4b1e      	ldr	r3, [pc, #120]	; (4390 <mac_process_tal_data_ind+0x750>)
    4316:	781b      	ldrb	r3, [r3, #0]
    4318:	3b01      	subs	r3, #1
				check_for_pan_id_conflict_as_pc(true);
			}

#endif  /* (MAC_PAN_ID_CONFLICT_AS_PC == 1) */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
			if (mac_pib.mac_AssociatedPANCoord &&
    431a:	b2db      	uxtb	r3, r3
    431c:	2b01      	cmp	r3, #1
    431e:	d802      	bhi.n	4326 <mac_process_tal_data_ind+0x6e6>
					((MAC_ASSOCIATED == mac_state) ||
					(MAC_COORDINATOR == mac_state))
					) {
				check_for_pan_id_conflict_non_pc(true);
    4320:	2001      	movs	r0, #1
    4322:	4b10      	ldr	r3, [pc, #64]	; (4364 <mac_process_tal_data_ind+0x724>)
    4324:	4798      	blx	r3
			}

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */
			mac_process_beacon_frame(b_ptr);
    4326:	1c28      	adds	r0, r5, #0
    4328:	4b13      	ldr	r3, [pc, #76]	; (4378 <mac_process_tal_data_ind+0x738>)
    432a:	4798      	blx	r3
			processed_in_scanning = true;
    432c:	2301      	movs	r3, #1
    432e:	e0bd      	b.n	44ac <mac_process_tal_data_ind+0x86c>
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    4330:	4b0d      	ldr	r3, [pc, #52]	; (4368 <mac_process_tal_data_ind+0x728>)
    4332:	789a      	ldrb	r2, [r3, #2]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    4334:	2300      	movs	r3, #0
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    4336:	2a03      	cmp	r2, #3
    4338:	d000      	beq.n	433c <mac_process_tal_data_ind+0x6fc>
    433a:	e0b7      	b.n	44ac <mac_process_tal_data_ind+0x86c>
				COORDINATORREALIGNMENT ==
				mac_parse_data.mac_command) {
    433c:	4b0a      	ldr	r3, [pc, #40]	; (4368 <mac_process_tal_data_ind+0x728>)
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    433e:	7eda      	ldrb	r2, [r3, #27]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    4340:	2300      	movs	r3, #0
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    4342:	2a08      	cmp	r2, #8
    4344:	d000      	beq.n	4348 <mac_process_tal_data_ind+0x708>
    4346:	e0b1      	b.n	44ac <mac_process_tal_data_ind+0x86c>
			/*
			 * Received coordinator realignment frame in the middle
			 * of
			 * an orphan scan.
			 */
			pal_timer_stop(T_Scan_Duration);
    4348:	4b2c      	ldr	r3, [pc, #176]	; (43fc <mac_process_tal_data_ind+0x7bc>)
    434a:	7818      	ldrb	r0, [r3, #0]
    434c:	4b0c      	ldr	r3, [pc, #48]	; (4380 <mac_process_tal_data_ind+0x740>)
    434e:	4798      	blx	r3

			mac_process_orphan_realign(b_ptr);
    4350:	1c28      	adds	r0, r5, #0
    4352:	4b2b      	ldr	r3, [pc, #172]	; (4400 <mac_process_tal_data_ind+0x7c0>)
    4354:	4798      	blx	r3
			processed_in_scanning = true;
    4356:	2301      	movs	r3, #1
    4358:	e0a8      	b.n	44ac <mac_process_tal_data_ind+0x86c>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    435a:	2300      	movs	r3, #0
    435c:	e0a6      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    435e:	46c0      	nop			; (mov r8, r8)
    4360:	20001300 	.word	0x20001300
    4364:	00003a1d 	.word	0x00003a1d
    4368:	20001330 	.word	0x20001330
    436c:	20001518 	.word	0x20001518
    4370:	00007741 	.word	0x00007741
    4374:	200012c2 	.word	0x200012c2
    4378:	00007991 	.word	0x00007991
    437c:	200013f0 	.word	0x200013f0
    4380:	00009d79 	.word	0x00009d79
    4384:	0000926d 	.word	0x0000926d
    4388:	0fffffff 	.word	0x0fffffff
    438c:	00009db5 	.word	0x00009db5
    4390:	20001364 	.word	0x20001364
    4394:	20000009 	.word	0x20000009
    4398:	00006e69 	.word	0x00006e69
    439c:	0000b201 	.word	0x0000b201
    43a0:	200013eb 	.word	0x200013eb
    43a4:	0000928d 	.word	0x0000928d
    43a8:	200012c3 	.word	0x200012c3
    43ac:	200013f1 	.word	0x200013f1
    43b0:	0000607d 	.word	0x0000607d
    43b4:	0000934d 	.word	0x0000934d
    43b8:	200012c1 	.word	0x200012c1
    43bc:	200012a9 	.word	0x200012a9
    43c0:	2000131a 	.word	0x2000131a
    43c4:	00006e09 	.word	0x00006e09
    43c8:	00009e85 	.word	0x00009e85
    43cc:	0000ec2c 	.word	0x0000ec2c
    43d0:	00004efd 	.word	0x00004efd
    43d4:	0000712d 	.word	0x0000712d
    43d8:	00009481 	.word	0x00009481
    43dc:	00002f5d 	.word	0x00002f5d
    43e0:	000028f1 	.word	0x000028f1
    43e4:	20001294 	.word	0x20001294
    43e8:	00004ae5 	.word	0x00004ae5
    43ec:	000048dd 	.word	0x000048dd
    43f0:	00007221 	.word	0x00007221
    43f4:	0000640d 	.word	0x0000640d
    43f8:	000039c9 	.word	0x000039c9
    43fc:	200013ee 	.word	0x200013ee
    4400:	00008f35 	.word	0x00008f35

		/*
		 * Function mac_process_data_response() resets the
		 * MAC poll state.
		 */
		mac_process_data_response();
    4404:	4b32      	ldr	r3, [pc, #200]	; (44d0 <mac_process_tal_data_ind+0x890>)
    4406:	4798      	blx	r3

		switch (mac_parse_data.frame_type) {
    4408:	4b32      	ldr	r3, [pc, #200]	; (44d4 <mac_process_tal_data_ind+0x894>)
    440a:	789b      	ldrb	r3, [r3, #2]
    440c:	2b01      	cmp	r3, #1
    440e:	d02e      	beq.n	446e <mac_process_tal_data_ind+0x82e>
    4410:	2b03      	cmp	r3, #3
    4412:	d148      	bne.n	44a6 <mac_process_tal_data_ind+0x866>
		case FCF_FRAMETYPE_MAC_CMD:
		{
			switch (mac_parse_data.mac_command) {
    4414:	4b2f      	ldr	r3, [pc, #188]	; (44d4 <mac_process_tal_data_ind+0x894>)
    4416:	7eda      	ldrb	r2, [r3, #27]
    4418:	2a08      	cmp	r2, #8
    441a:	d846      	bhi.n	44aa <mac_process_tal_data_ind+0x86a>
    441c:	0093      	lsls	r3, r2, #2
    441e:	4a2e      	ldr	r2, [pc, #184]	; (44d8 <mac_process_tal_data_ind+0x898>)
    4420:	58d3      	ldr	r3, [r2, r3]
    4422:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
			case ASSOCIATIONREQUEST:
				mac_process_associate_request(buf_ptr);
    4424:	1c28      	adds	r0, r5, #0
    4426:	4b2d      	ldr	r3, [pc, #180]	; (44dc <mac_process_tal_data_ind+0x89c>)
    4428:	4798      	blx	r3
				processed_tal_data_indication = true;
				break;
    442a:	e04b      	b.n	44c4 <mac_process_tal_data_ind+0x884>
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
			case DISASSOCIATIONNOTIFICATION:
			{
				mac_process_disassociate_notification(buf_ptr);
    442c:	1c28      	adds	r0, r5, #0
    442e:	4b2c      	ldr	r3, [pc, #176]	; (44e0 <mac_process_tal_data_ind+0x8a0>)
    4430:	4798      	blx	r3

				/*
				 * Device needs to scan for networks again,
				 * go into idle mode and reset variables
				 */
				mac_idle_trans();
    4432:	4b2c      	ldr	r3, [pc, #176]	; (44e4 <mac_process_tal_data_ind+0x8a4>)
    4434:	4798      	blx	r3
			}
			break;
    4436:	e045      	b.n	44c4 <mac_process_tal_data_ind+0x884>
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

			case DATAREQUEST:
#if (MAC_INDIRECT_DATA_FFD == 1)
				if (indirect_data_q.size > 0) {
    4438:	4b2b      	ldr	r3, [pc, #172]	; (44e8 <mac_process_tal_data_ind+0x8a8>)
    443a:	7a1b      	ldrb	r3, [r3, #8]
    443c:	2b00      	cmp	r3, #0
    443e:	d003      	beq.n	4448 <mac_process_tal_data_ind+0x808>
					mac_process_data_request(buf_ptr);
    4440:	1c28      	adds	r0, r5, #0
    4442:	4b2a      	ldr	r3, [pc, #168]	; (44ec <mac_process_tal_data_ind+0x8ac>)
    4444:	4798      	blx	r3
    4446:	e03d      	b.n	44c4 <mac_process_tal_data_ind+0x884>
					processed_tal_data_indication = true;
				} else {
					mac_handle_tx_null_data_frame();
    4448:	4b29      	ldr	r3, [pc, #164]	; (44f0 <mac_process_tal_data_ind+0x8b0>)
    444a:	4798      	blx	r3
    444c:	e030      	b.n	44b0 <mac_process_tal_data_ind+0x870>
			case PANIDCONFLICTNOTIFICAION:
				break;

#if (MAC_ORPHAN_INDICATION_RESPONSE == 1)
			case ORPHANNOTIFICATION:
				mac_process_orphan_notification(buf_ptr);
    444e:	1c28      	adds	r0, r5, #0
    4450:	4b28      	ldr	r3, [pc, #160]	; (44f4 <mac_process_tal_data_ind+0x8b4>)
    4452:	4798      	blx	r3
				processed_tal_data_indication = true;
				break;
    4454:	e036      	b.n	44c4 <mac_process_tal_data_ind+0x884>
#endif /* (MAC_ORPHAN_INDICATION_RESPONSE == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
			case BEACONREQUEST:
				if (MAC_COORDINATOR == mac_state) {
    4456:	4b28      	ldr	r3, [pc, #160]	; (44f8 <mac_process_tal_data_ind+0x8b8>)
    4458:	781b      	ldrb	r3, [r3, #0]
    445a:	2b02      	cmp	r3, #2
    445c:	d128      	bne.n	44b0 <mac_process_tal_data_ind+0x870>
					 * AND answer beacon request frames.
					 * PAN Coordinators do not poll;
					 * End devices do not answer beacon
					 * requests.
					 */
					mac_process_beacon_request(buf_ptr);
    445e:	1c28      	adds	r0, r5, #0
    4460:	4b26      	ldr	r3, [pc, #152]	; (44fc <mac_process_tal_data_ind+0x8bc>)
    4462:	4798      	blx	r3
    4464:	e02e      	b.n	44c4 <mac_process_tal_data_ind+0x884>

				/*
				 * Received coordinator realignment frame for
				 * entire PAN.
				 */
				mac_process_coord_realign(buf_ptr);
    4466:	1c28      	adds	r0, r5, #0
    4468:	4b25      	ldr	r3, [pc, #148]	; (4500 <mac_process_tal_data_ind+0x8c0>)
    446a:	4798      	blx	r3
				processed_tal_data_indication = true;
				break;
    446c:	e02a      	b.n	44c4 <mac_process_tal_data_ind+0x884>
			}
		}
		break; /* case FCF_FRAMETYPE_MAC_CMD: */

		case FCF_FRAMETYPE_DATA:
			mac_process_data_frame(buf_ptr);
    446e:	1c28      	adds	r0, r5, #0
    4470:	4b24      	ldr	r3, [pc, #144]	; (4504 <mac_process_tal_data_ind+0x8c4>)
    4472:	4798      	blx	r3
			processed_tal_data_indication = true;
			break;
    4474:	e026      	b.n	44c4 <mac_process_tal_data_ind+0x884>

		/*
		 * We are either expecting an association reponse frame
		 * or a null data frame.
		 */
		if ((FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) &&
    4476:	4b17      	ldr	r3, [pc, #92]	; (44d4 <mac_process_tal_data_ind+0x894>)
    4478:	789b      	ldrb	r3, [r3, #2]
    447a:	2b03      	cmp	r3, #3
    447c:	d10b      	bne.n	4496 <mac_process_tal_data_ind+0x856>
				(ASSOCIATIONRESPONSE ==
				mac_parse_data.mac_command)
    447e:	4b15      	ldr	r3, [pc, #84]	; (44d4 <mac_process_tal_data_ind+0x894>)

		/*
		 * We are either expecting an association reponse frame
		 * or a null data frame.
		 */
		if ((FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) &&
    4480:	7edb      	ldrb	r3, [r3, #27]
    4482:	2b02      	cmp	r3, #2
    4484:	d114      	bne.n	44b0 <mac_process_tal_data_ind+0x870>
				(ASSOCIATIONRESPONSE ==
				mac_parse_data.mac_command)
				) {
			/* This is the expected association response frame. */
			pal_timer_stop(T_Poll_Wait_Time);
    4486:	4b20      	ldr	r3, [pc, #128]	; (4508 <mac_process_tal_data_ind+0x8c8>)
    4488:	7818      	ldrb	r0, [r3, #0]
    448a:	4b20      	ldr	r3, [pc, #128]	; (450c <mac_process_tal_data_ind+0x8cc>)
    448c:	4798      	blx	r3
						"T_Poll_Wait_Time tmr during association running" ==
						0);
			}

#endif
			mac_process_associate_response(buf_ptr);
    448e:	1c28      	adds	r0, r5, #0
    4490:	4b1f      	ldr	r3, [pc, #124]	; (4510 <mac_process_tal_data_ind+0x8d0>)
    4492:	4798      	blx	r3
			processed_tal_data_indication = true;
    4494:	e016      	b.n	44c4 <mac_process_tal_data_ind+0x884>
		} else if (FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) {
    4496:	2b01      	cmp	r3, #1
    4498:	d10a      	bne.n	44b0 <mac_process_tal_data_ind+0x870>
			mac_process_data_frame(buf_ptr);
    449a:	1c28      	adds	r0, r5, #0
    449c:	4b19      	ldr	r3, [pc, #100]	; (4504 <mac_process_tal_data_ind+0x8c4>)
    449e:	4798      	blx	r3
    44a0:	e010      	b.n	44c4 <mac_process_tal_data_ind+0x884>
 */
void mac_process_tal_data_ind(uint8_t *msg)
{
	buffer_t *buf_ptr = (buffer_t *)msg;
	frame_info_t *frameptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
	bool processed_tal_data_indication = false;
    44a2:	2300      	movs	r3, #0
    44a4:	e002      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    44a6:	2300      	movs	r3, #0
    44a8:	e000      	b.n	44ac <mac_process_tal_data_ind+0x86c>
    44aa:	2300      	movs	r3, #0
#endif
		break;
	}

	/* If message is not processed */
	if (!processed_tal_data_indication) {
    44ac:	2b00      	cmp	r3, #0
    44ae:	d109      	bne.n	44c4 <mac_process_tal_data_ind+0x884>
		bmm_buffer_free(buf_ptr);
    44b0:	1c28      	adds	r0, r5, #0
    44b2:	4b18      	ldr	r3, [pc, #96]	; (4514 <mac_process_tal_data_ind+0x8d4>)
    44b4:	4798      	blx	r3
    44b6:	e005      	b.n	44c4 <mac_process_tal_data_ind+0x884>
		bmm_buffer_free(buf_ptr);
		return;
	}

	/* Check if the MAC is busy processing the previous requests */
	if (mac_busy) {
    44b8:	4b17      	ldr	r3, [pc, #92]	; (4518 <mac_process_tal_data_ind+0x8d8>)
    44ba:	781b      	ldrb	r3, [r3, #0]
    44bc:	2b00      	cmp	r3, #0
    44be:	d000      	beq.n	44c2 <mac_process_tal_data_ind+0x882>
    44c0:	e504      	b.n	3ecc <mac_process_tal_data_ind+0x28c>
    44c2:	e512      	b.n	3eea <mac_process_tal_data_ind+0x2aa>

	/* If message is not processed */
	if (!processed_tal_data_indication) {
		bmm_buffer_free(buf_ptr);
	}
} /* mac_process_tal_data_ind() */
    44c4:	b004      	add	sp, #16
    44c6:	bc1c      	pop	{r2, r3, r4}
    44c8:	4690      	mov	r8, r2
    44ca:	4699      	mov	r9, r3
    44cc:	46a2      	mov	sl, r4
    44ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44d0:	000078f5 	.word	0x000078f5
    44d4:	20001330 	.word	0x20001330
    44d8:	0000ec50 	.word	0x0000ec50
    44dc:	000028f1 	.word	0x000028f1
    44e0:	00004efd 	.word	0x00004efd
    44e4:	0000712d 	.word	0x0000712d
    44e8:	20001294 	.word	0x20001294
    44ec:	00004ae5 	.word	0x00004ae5
    44f0:	000048dd 	.word	0x000048dd
    44f4:	00007221 	.word	0x00007221
    44f8:	20001364 	.word	0x20001364
    44fc:	00002f5d 	.word	0x00002f5d
    4500:	00009481 	.word	0x00009481
    4504:	0000640d 	.word	0x0000640d
    4508:	200013e9 	.word	0x200013e9
    450c:	00009d79 	.word	0x00009d79
    4510:	00002ae1 	.word	0x00002ae1
    4514:	00009e85 	.word	0x00009e85
    4518:	20001365 	.word	0x20001365

0000451c <tal_rx_frame_cb>:
 * frame reception.
 *
 * @param frame Pointer to recived frame
 */
void tal_rx_frame_cb(frame_info_t *frame)
{
    451c:	b508      	push	{r3, lr}
	frame->msg_type = (frame_msgtype_t)TAL_DATA_INDICATION;
    451e:	2300      	movs	r3, #0
    4520:	7003      	strb	r3, [r0, #0]

	if (NULL == frame->buffer_header) {
    4522:	7843      	ldrb	r3, [r0, #1]
    4524:	7881      	ldrb	r1, [r0, #2]
    4526:	0209      	lsls	r1, r1, #8
    4528:	4319      	orrs	r1, r3
    452a:	78c3      	ldrb	r3, [r0, #3]
    452c:	041b      	lsls	r3, r3, #16
    452e:	4319      	orrs	r1, r3
    4530:	7903      	ldrb	r3, [r0, #4]
    4532:	061b      	lsls	r3, r3, #24
    4534:	4319      	orrs	r1, r3
    4536:	d002      	beq.n	453e <tal_rx_frame_cb+0x22>
		Assert("Null frame From TAL" == 0);
#endif
		return;
	}

	qmm_queue_append(&tal_mac_q, frame->buffer_header);
    4538:	4801      	ldr	r0, [pc, #4]	; (4540 <tal_rx_frame_cb+0x24>)
    453a:	4b02      	ldr	r3, [pc, #8]	; (4544 <tal_rx_frame_cb+0x28>)
    453c:	4798      	blx	r3
}
    453e:	bd08      	pop	{r3, pc}
    4540:	20001320 	.word	0x20001320
    4544:	0000a041 	.word	0x0000a041

00004548 <find_long_buffer>:
 *
 * @return 1 if extended address passed matches with the destination
 * address of the indirect frame , 0 otherwise
 */
static uint8_t find_long_buffer(void *buf, void *long_addr)
{
    4548:	b510      	push	{r4, lr}
    454a:	b084      	sub	sp, #16
    454c:	1c04      	adds	r4, r0, #0
	frame_info_t *data = (frame_info_t *)buf;
	uint64_t long_addr_temp = 0;
	memcpy((uint8_t *)&long_addr_temp, (uint8_t *)long_addr, \
    454e:	a802      	add	r0, sp, #8
    4550:	2208      	movs	r2, #8
    4552:	4b14      	ldr	r3, [pc, #80]	; (45a4 <find_long_buffer+0x5c>)
    4554:	4798      	blx	r3
			sizeof(long_addr_temp));

	if (!data->indirect_in_transit) {
    4556:	7a23      	ldrb	r3, [r4, #8]
				) {
			return 1;
		}
	}

	return 0;
    4558:	2000      	movs	r0, #0
	frame_info_t *data = (frame_info_t *)buf;
	uint64_t long_addr_temp = 0;
	memcpy((uint8_t *)&long_addr_temp, (uint8_t *)long_addr, \
			sizeof(long_addr_temp));

	if (!data->indirect_in_transit) {
    455a:	2b00      	cmp	r3, #0
    455c:	d120      	bne.n	45a0 <find_long_buffer+0x58>
		/*
		 * Read octet 2 of Frame Control Field containing the type
		 * of destination address.
		 */
		uint8_t dst_addr_mode
			= (data->mpdu[PL_POS_FCF_2] >>
    455e:	7c63      	ldrb	r3, [r4, #17]
    4560:	7ca1      	ldrb	r1, [r4, #18]
    4562:	0209      	lsls	r1, r1, #8
    4564:	4319      	orrs	r1, r3
    4566:	7ce3      	ldrb	r3, [r4, #19]
    4568:	041b      	lsls	r3, r3, #16
    456a:	4319      	orrs	r1, r3
    456c:	7d23      	ldrb	r3, [r4, #20]
    456e:	061b      	lsls	r3, r3, #24
    4570:	4319      	orrs	r1, r3
	if (!data->indirect_in_transit) {
		/*
		 * Read octet 2 of Frame Control Field containing the type
		 * of destination address.
		 */
		uint8_t dst_addr_mode
    4572:	788b      	ldrb	r3, [r1, #2]
    4574:	071b      	lsls	r3, r3, #28

		/*
		 * Compare indirect data frame's dest_address(extended)
		 * with the exended address passed.
		 */
		if ((dst_addr_mode == FCF_LONG_ADDR) &&
    4576:	0f9b      	lsrs	r3, r3, #30
    4578:	2b03      	cmp	r3, #3
    457a:	d111      	bne.n	45a0 <find_long_buffer+0x58>
    457c:	2300      	movs	r3, #0
    457e:	18ca      	adds	r2, r1, r3

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    4580:	7992      	ldrb	r2, [r2, #6]
    4582:	4668      	mov	r0, sp
    4584:	541a      	strb	r2, [r3, r0]
    4586:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    4588:	2b08      	cmp	r3, #8
    458a:	d1f8      	bne.n	457e <find_long_buffer+0x36>
    458c:	9802      	ldr	r0, [sp, #8]
    458e:	9a00      	ldr	r2, [sp, #0]
    4590:	4050      	eors	r0, r2
    4592:	9b03      	ldr	r3, [sp, #12]
    4594:	9a01      	ldr	r2, [sp, #4]
    4596:	4053      	eors	r3, r2
    4598:	4318      	orrs	r0, r3
    459a:	4243      	negs	r3, r0
    459c:	4158      	adcs	r0, r3
				(long_addr_temp ==
				convert_byte_array_to_64_bit(&data->mpdu[
					PL_POS_DST_ADDR_START]))
				) {
			return 1;
    459e:	b2c0      	uxtb	r0, r0
		}
	}

	return 0;
}
    45a0:	b004      	add	sp, #16
    45a2:	bd10      	pop	{r4, pc}
    45a4:	0000cf81 	.word	0x0000cf81

000045a8 <find_short_buffer>:
 *
 * @return 1 if short address passed matches with the destination
 * address of the indirect frame , 0 otherwise
 */
static uint8_t find_short_buffer(void *buf, void *short_addr)
{
    45a8:	b510      	push	{r4, lr}
    45aa:	b082      	sub	sp, #8
    45ac:	1c04      	adds	r4, r0, #0
	frame_info_t *data = (frame_info_t *)buf;
	uint16_t short_addr_temp = 0;
	memcpy((uint8_t *)&short_addr_temp, (uint8_t *)short_addr, \
    45ae:	4668      	mov	r0, sp
    45b0:	3006      	adds	r0, #6
    45b2:	2202      	movs	r2, #2
    45b4:	4b10      	ldr	r3, [pc, #64]	; (45f8 <find_short_buffer+0x50>)
    45b6:	4798      	blx	r3
			sizeof(short_addr_temp));

	if (!data->indirect_in_transit) {
    45b8:	7a23      	ldrb	r3, [r4, #8]
				) {
			return 1;
		}
	}

	return 0;
    45ba:	2000      	movs	r0, #0
	frame_info_t *data = (frame_info_t *)buf;
	uint16_t short_addr_temp = 0;
	memcpy((uint8_t *)&short_addr_temp, (uint8_t *)short_addr, \
			sizeof(short_addr_temp));

	if (!data->indirect_in_transit) {
    45bc:	2b00      	cmp	r3, #0
    45be:	d119      	bne.n	45f4 <find_short_buffer+0x4c>
		/*
		 * Read octet 2 of Frame Control Field containing the type
		 * of destination address.
		 */
		uint8_t dst_addr_mode
			= (data->mpdu[PL_POS_FCF_2] >>
    45c0:	7c62      	ldrb	r2, [r4, #17]
    45c2:	7ca3      	ldrb	r3, [r4, #18]
    45c4:	021b      	lsls	r3, r3, #8
    45c6:	4313      	orrs	r3, r2
    45c8:	7ce2      	ldrb	r2, [r4, #19]
    45ca:	0412      	lsls	r2, r2, #16
    45cc:	4313      	orrs	r3, r2
    45ce:	7d22      	ldrb	r2, [r4, #20]
    45d0:	0612      	lsls	r2, r2, #24
    45d2:	4313      	orrs	r3, r2
	if (!data->indirect_in_transit) {
		/*
		 * Read octet 2 of Frame Control Field containing the type
		 * of destination address.
		 */
		uint8_t dst_addr_mode
    45d4:	789a      	ldrb	r2, [r3, #2]
    45d6:	0712      	lsls	r2, r2, #28

		/*
		 * Compare indirect data frame's dest_address(short)
		 * with short address passed.
		 */
		if ((dst_addr_mode == FCF_SHORT_ADDR) &&
    45d8:	0f92      	lsrs	r2, r2, #30
    45da:	2a02      	cmp	r2, #2
    45dc:	d10a      	bne.n	45f4 <find_short_buffer+0x4c>
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    45de:	79d8      	ldrb	r0, [r3, #7]
    45e0:	0200      	lsls	r0, r0, #8
    45e2:	799a      	ldrb	r2, [r3, #6]
    45e4:	466b      	mov	r3, sp
    45e6:	3306      	adds	r3, #6
    45e8:	881b      	ldrh	r3, [r3, #0]
    45ea:	4310      	orrs	r0, r2
    45ec:	1a18      	subs	r0, r3, r0
    45ee:	4243      	negs	r3, r0
    45f0:	4158      	adcs	r0, r3
				(short_addr_temp ==
				convert_byte_array_to_16_bit(&data->mpdu[
					PL_POS_DST_ADDR_START]))
				) {
			return 1;
    45f2:	b2c0      	uxtb	r0, r0
		}
	}

	return 0;
}
    45f4:	b002      	add	sp, #8
    45f6:	bd10      	pop	{r4, pc}
    45f8:	0000cf81 	.word	0x0000cf81

000045fc <mac_build_and_tx_data_req>:
bool mac_build_and_tx_data_req(bool expl_poll,
		bool force_own_long_addr,
		uint8_t expl_dest_addr_mode,
		address_field_t *expl_dest_addr,
		uint16_t expl_dest_pan_id)
{
    45fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45fe:	465f      	mov	r7, fp
    4600:	4656      	mov	r6, sl
    4602:	464d      	mov	r5, r9
    4604:	4644      	mov	r4, r8
    4606:	b4f0      	push	{r4, r5, r6, r7}
    4608:	1c05      	adds	r5, r0, #0
    460a:	1c0c      	adds	r4, r1, #0
    460c:	4690      	mov	r8, r2
    460e:	4699      	mov	r9, r3
    4610:	ab0a      	add	r3, sp, #40	; 0x28
    4612:	881b      	ldrh	r3, [r3, #0]
    4614:	469a      	mov	sl, r3
	retval_t tal_tx_status;
	bool intrabit = false;
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf;
	buffer_t *buf_ptr = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    4616:	209c      	movs	r0, #156	; 0x9c
    4618:	4ba5      	ldr	r3, [pc, #660]	; (48b0 <mac_build_and_tx_data_req+0x2b4>)
    461a:	4798      	blx	r3
    461c:	1e07      	subs	r7, r0, #0

	if (NULL == buf_ptr) {
    461e:	d100      	bne.n	4622 <mac_build_and_tx_data_req+0x26>
    4620:	e13e      	b.n	48a0 <mac_build_and_tx_data_req+0x2a4>
		return false;
	}

	frame_info_t *transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
    4622:	7803      	ldrb	r3, [r0, #0]
    4624:	7846      	ldrb	r6, [r0, #1]
    4626:	0236      	lsls	r6, r6, #8
    4628:	431e      	orrs	r6, r3
    462a:	7883      	ldrb	r3, [r0, #2]
    462c:	041b      	lsls	r3, r3, #16
    462e:	431e      	orrs	r6, r3
    4630:	78c3      	ldrb	r3, [r0, #3]
    4632:	061b      	lsls	r3, r3, #24
    4634:	431e      	orrs	r6, r3
	 * implicit
	 * poll, set msgtype to DATAREQUEST_IMPL_POLL.
	 * If this data request cmd frame was initiated by a MLME poll request,
	 * set msgtype to DATAREQUEST.
	 */
	if (expl_poll) {
    4636:	2d00      	cmp	r5, #0
    4638:	d002      	beq.n	4640 <mac_build_and_tx_data_req+0x44>
		transmit_frame->msg_type = DATAREQUEST;
    463a:	2304      	movs	r3, #4
    463c:	7033      	strb	r3, [r6, #0]
    463e:	e001      	b.n	4644 <mac_build_and_tx_data_req+0x48>
	} else {
		transmit_frame->msg_type = DATAREQUEST_IMPL_POLL;
    4640:	230c      	movs	r3, #12
    4642:	7033      	strb	r3, [r6, #0]
	 * The buffer header is stored as a part of frame_info_t structure
	 * before the
	 * frame is given to the TAL. After the transmission of the frame, reuse
	 * the buffer using this pointer.
	 */
	transmit_frame->buffer_header = buf_ptr;
    4644:	7077      	strb	r7, [r6, #1]
    4646:	0a3b      	lsrs	r3, r7, #8
    4648:	70b3      	strb	r3, [r6, #2]
    464a:	0c3b      	lsrs	r3, r7, #16
    464c:	70f3      	strb	r3, [r6, #3]
    464e:	0e3b      	lsrs	r3, r7, #24
    4650:	7133      	strb	r3, [r6, #4]

	/*
	 * Build the command frame id.
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = DATAREQUEST;
    4652:	2204      	movs	r2, #4
    4654:	2399      	movs	r3, #153	; 0x99
    4656:	54f2      	strb	r2, [r6, r3]
	 *
	 * This is also used for transmitting a data request frame
	 * during association, since here we always need to use our
	 * extended address.
	 */
	if ((BROADCAST == tal_pib.ShortAddress) ||
    4658:	4b96      	ldr	r3, [pc, #600]	; (48b4 <mac_build_and_tx_data_req+0x2b8>)
    465a:	7c1a      	ldrb	r2, [r3, #16]
    465c:	7c5b      	ldrb	r3, [r3, #17]
    465e:	021b      	lsls	r3, r3, #8
    4660:	4313      	orrs	r3, r2
    4662:	1c9a      	adds	r2, r3, #2
    4664:	b292      	uxth	r2, r2
    4666:	2a01      	cmp	r2, #1
    4668:	d901      	bls.n	466e <mac_build_and_tx_data_req+0x72>
			(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
			tal_pib.ShortAddress) ||
    466a:	2c00      	cmp	r4, #0
    466c:	d022      	beq.n	46b4 <mac_build_and_tx_data_req+0xb8>
			force_own_long_addr) {
		frame_ptr -= 8;
    466e:	1c30      	adds	r0, r6, #0
    4670:	3091      	adds	r0, #145	; 0x91
		frame_len += 6; /* Add further 6 octets for long Source Address
		                 **/

		/* Build the Source address. */
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    4672:	4b90      	ldr	r3, [pc, #576]	; (48b4 <mac_build_and_tx_data_req+0x2b8>)
    4674:	781a      	ldrb	r2, [r3, #0]
    4676:	785d      	ldrb	r5, [r3, #1]
    4678:	022d      	lsls	r5, r5, #8
    467a:	4315      	orrs	r5, r2
    467c:	789a      	ldrb	r2, [r3, #2]
    467e:	0412      	lsls	r2, r2, #16
    4680:	4315      	orrs	r5, r2
    4682:	78da      	ldrb	r2, [r3, #3]
    4684:	0612      	lsls	r2, r2, #24
    4686:	4315      	orrs	r5, r2
    4688:	791a      	ldrb	r2, [r3, #4]
    468a:	795c      	ldrb	r4, [r3, #5]
    468c:	0224      	lsls	r4, r4, #8
    468e:	4314      	orrs	r4, r2
    4690:	799a      	ldrb	r2, [r3, #6]
    4692:	0412      	lsls	r2, r2, #16
    4694:	4314      	orrs	r4, r2
    4696:	79db      	ldrb	r3, [r3, #7]
    4698:	061b      	lsls	r3, r3, #24
    469a:	431c      	orrs	r4, r3
    469c:	1c01      	adds	r1, r0, #0
    469e:	1c32      	adds	r2, r6, #0
    46a0:	3299      	adds	r2, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    46a2:	700d      	strb	r5, [r1, #0]
        value = value >> 8;
    46a4:	0623      	lsls	r3, r4, #24
    46a6:	0a2d      	lsrs	r5, r5, #8
    46a8:	431d      	orrs	r5, r3
    46aa:	0a24      	lsrs	r4, r4, #8
    46ac:	3101      	adds	r1, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    46ae:	4291      	cmp	r1, r2
    46b0:	d1f7      	bne.n	46a2 <mac_build_and_tx_data_req+0xa6>
    46b2:	e009      	b.n	46c8 <mac_build_and_tx_data_req+0xcc>
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 2;
    46b4:	1c30      	adds	r0, r6, #0
    46b6:	3097      	adds	r0, #151	; 0x97
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    46b8:	2297      	movs	r2, #151	; 0x97
    46ba:	54b3      	strb	r3, [r6, r2]
    data[1] = (value >> 8) & 0xFF;
    46bc:	0a1b      	lsrs	r3, r3, #8
    46be:	2298      	movs	r2, #152	; 0x98
    46c0:	54b3      	strb	r3, [r6, r2]

		/* Build the Source address. */
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    46c2:	4b7d      	ldr	r3, [pc, #500]	; (48b8 <mac_build_and_tx_data_req+0x2bc>)
	 * the buffer using this pointer.
	 */
	transmit_frame->buffer_header = buf_ptr;

	/* Update the payload length. */
	frame_len = DATA_REQ_PAYLOAD_LEN +
    46c4:	250c      	movs	r5, #12
    46c6:	e001      	b.n	46cc <mac_build_and_tx_data_req+0xd0>
		frame_len += 6; /* Add further 6 octets for long Source Address
		                 **/

		/* Build the Source address. */
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    46c8:	4b7c      	ldr	r3, [pc, #496]	; (48bc <mac_build_and_tx_data_req+0x2c0>)
	if ((BROADCAST == tal_pib.ShortAddress) ||
			(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
			tal_pib.ShortAddress) ||
			force_own_long_addr) {
		frame_ptr -= 8;
		frame_len += 6; /* Add further 6 octets for long Source Address
    46ca:	2512      	movs	r5, #18
	 * for
	 * data request frames, except the expl_dest_pan_id parameter is
	 * different from
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
    46cc:	4641      	mov	r1, r8
    46ce:	2900      	cmp	r1, #0
    46d0:	d011      	beq.n	46f6 <mac_build_and_tx_data_req+0xfa>
			(expl_dest_pan_id != tal_pib.PANId)
    46d2:	4978      	ldr	r1, [pc, #480]	; (48b4 <mac_build_and_tx_data_req+0x2b8>)
    46d4:	7c8c      	ldrb	r4, [r1, #18]
    46d6:	7cca      	ldrb	r2, [r1, #19]
    46d8:	0212      	lsls	r2, r2, #8
    46da:	4322      	orrs	r2, r4
	 * for
	 * data request frames, except the expl_dest_pan_id parameter is
	 * different from
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
    46dc:	4552      	cmp	r2, sl
    46de:	d00a      	beq.n	46f6 <mac_build_and_tx_data_req+0xfa>
			(expl_dest_pan_id != tal_pib.PANId)
			) {
		frame_ptr -= 2;
    46e0:	1e81      	subs	r1, r0, #2
		frame_len += 2; /* Add further 6 octets for long Source Pan-Id
    46e2:	3502      	adds	r5, #2
    46e4:	b2ed      	uxtb	r5, r5
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    46e6:	700a      	strb	r2, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    46e8:	3801      	subs	r0, #1
    46ea:	0a12      	lsrs	r2, r2, #8
    46ec:	7002      	strb	r2, [r0, #0]
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
			(expl_dest_pan_id != tal_pib.PANId)
			) {
		frame_ptr -= 2;
    46ee:	1c08      	adds	r0, r1, #0
		uint8_t expl_dest_addr_mode,
		address_field_t *expl_dest_addr,
		uint16_t expl_dest_pan_id)
{
	retval_t tal_tx_status;
	bool intrabit = false;
    46f0:	2200      	movs	r2, #0
    46f2:	4694      	mov	ip, r2
    46f4:	e003      	b.n	46fe <mac_build_and_tx_data_req+0x102>
		 * The source PAN Id is not present since the PAN ID
		 * Compression bit is set.
		 */
		/* Set intra-PAN bit. */
		intrabit = true;
		fcf |= FCF_PAN_ID_COMPRESSION;
    46f6:	2240      	movs	r2, #64	; 0x40
    46f8:	4313      	orrs	r3, r2
		/*
		 * The source PAN Id is not present since the PAN ID
		 * Compression bit is set.
		 */
		/* Set intra-PAN bit. */
		intrabit = true;
    46fa:	2401      	movs	r4, #1
    46fc:	46a4      	mov	ip, r4
		fcf |= FCF_PAN_ID_COMPRESSION;
	}

	/* Destination Address */
	if (FCF_SHORT_ADDR == expl_dest_addr_mode) {
    46fe:	4641      	mov	r1, r8
    4700:	2902      	cmp	r1, #2
    4702:	d10e      	bne.n	4722 <mac_build_and_tx_data_req+0x126>
		/* An explicit short destination address is requested. */
		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR);
    4704:	2280      	movs	r2, #128	; 0x80
    4706:	0112      	lsls	r2, r2, #4
    4708:	431a      	orrs	r2, r3
    470a:	4690      	mov	r8, r2

		frame_ptr -= 2;
    470c:	1e83      	subs	r3, r0, #2
		convert_16_bit_to_byte_array(expl_dest_addr->short_address,
    470e:	464a      	mov	r2, r9
    4710:	7811      	ldrb	r1, [r2, #0]
    4712:	7852      	ldrb	r2, [r2, #1]
    4714:	0212      	lsls	r2, r2, #8
    4716:	430a      	orrs	r2, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4718:	701a      	strb	r2, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    471a:	3801      	subs	r0, #1
    471c:	0a12      	lsrs	r2, r2, #8
    471e:	7002      	strb	r2, [r0, #0]
    4720:	e06b      	b.n	47fa <mac_build_and_tx_data_req+0x1fe>
				frame_ptr);
	} else if (FCF_LONG_ADDR == expl_dest_addr_mode) {
    4722:	2903      	cmp	r1, #3
    4724:	d129      	bne.n	477a <mac_build_and_tx_data_req+0x17e>
		/* An explicit long destination address is requested. */
		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR);
    4726:	22c0      	movs	r2, #192	; 0xc0
    4728:	0112      	lsls	r2, r2, #4
    472a:	431a      	orrs	r2, r3
    472c:	4690      	mov	r8, r2

		frame_ptr -= 8;
    472e:	1c03      	adds	r3, r0, #0
    4730:	3b08      	subs	r3, #8
		frame_len += 6; /* Add further 6 octets for long Destination
    4732:	3506      	adds	r5, #6
    4734:	b2ed      	uxtb	r5, r5
		                 * Address */
		convert_64_bit_to_byte_array(expl_dest_addr->long_address,
    4736:	4649      	mov	r1, r9
    4738:	780a      	ldrb	r2, [r1, #0]
    473a:	784c      	ldrb	r4, [r1, #1]
    473c:	0224      	lsls	r4, r4, #8
    473e:	4314      	orrs	r4, r2
    4740:	788a      	ldrb	r2, [r1, #2]
    4742:	0412      	lsls	r2, r2, #16
    4744:	4314      	orrs	r4, r2
    4746:	78ca      	ldrb	r2, [r1, #3]
    4748:	0612      	lsls	r2, r2, #24
    474a:	4314      	orrs	r4, r2
    474c:	790a      	ldrb	r2, [r1, #4]
    474e:	7949      	ldrb	r1, [r1, #5]
    4750:	0209      	lsls	r1, r1, #8
    4752:	4311      	orrs	r1, r2
    4754:	464a      	mov	r2, r9
    4756:	7992      	ldrb	r2, [r2, #6]
    4758:	0412      	lsls	r2, r2, #16
    475a:	4311      	orrs	r1, r2
    475c:	464a      	mov	r2, r9
    475e:	79d2      	ldrb	r2, [r2, #7]
    4760:	0612      	lsls	r2, r2, #24
    4762:	4311      	orrs	r1, r2
    4764:	1c1a      	adds	r2, r3, #0
    4766:	4681      	mov	r9, r0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4768:	7014      	strb	r4, [r2, #0]
        value = value >> 8;
    476a:	0608      	lsls	r0, r1, #24
    476c:	0a24      	lsrs	r4, r4, #8
    476e:	4304      	orrs	r4, r0
    4770:	0a09      	lsrs	r1, r1, #8
    4772:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4774:	454a      	cmp	r2, r9
    4776:	d1f7      	bne.n	4768 <mac_build_and_tx_data_req+0x16c>
    4778:	e03f      	b.n	47fa <mac_build_and_tx_data_req+0x1fe>
				frame_ptr);
	} else {
		/* No explicit destination address is requested. */
		if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) !=
				mac_pib.mac_CoordShortAddress) {
    477a:	4951      	ldr	r1, [pc, #324]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    477c:	7a8c      	ldrb	r4, [r1, #10]
    477e:	7aca      	ldrb	r2, [r1, #11]
    4780:	0212      	lsls	r2, r2, #8
    4782:	4322      	orrs	r2, r4
		                 * Address */
		convert_64_bit_to_byte_array(expl_dest_addr->long_address,
				frame_ptr);
	} else {
		/* No explicit destination address is requested. */
		if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) !=
    4784:	494f      	ldr	r1, [pc, #316]	; (48c4 <mac_build_and_tx_data_req+0x2c8>)
    4786:	428a      	cmp	r2, r1
    4788:	d009      	beq.n	479e <mac_build_and_tx_data_req+0x1a2>
			 * is
			 * NOT 0xFFFE, the current value of the short address
			 * for
			 * coordinator shall be used as desination address.
			 */
			fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR);
    478a:	2180      	movs	r1, #128	; 0x80
    478c:	0109      	lsls	r1, r1, #4
    478e:	4319      	orrs	r1, r3
    4790:	4688      	mov	r8, r1

			frame_ptr -= 2;
    4792:	1e83      	subs	r3, r0, #2
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4794:	701a      	strb	r2, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    4796:	3801      	subs	r0, #1
    4798:	0a12      	lsrs	r2, r2, #8
    479a:	7002      	strb	r2, [r0, #0]
    479c:	e02d      	b.n	47fa <mac_build_and_tx_data_req+0x1fe>
			 * is 0xFFFE,
			 * the current value of the extended address for
			 * coordinator
			 * shall be used as desination address.
			 */
			fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR);
    479e:	22c0      	movs	r2, #192	; 0xc0
    47a0:	0112      	lsls	r2, r2, #4
    47a2:	431a      	orrs	r2, r3
    47a4:	4690      	mov	r8, r2

			frame_ptr -= 8;
    47a6:	1c03      	adds	r3, r0, #0
    47a8:	3b08      	subs	r3, #8
			frame_len += 6; /* Add further 6 octets for long
    47aa:	3506      	adds	r5, #6
    47ac:	b2ed      	uxtb	r5, r5
			                 * Destination Address */
			convert_64_bit_to_byte_array(
    47ae:	4c44      	ldr	r4, [pc, #272]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    47b0:	7821      	ldrb	r1, [r4, #0]
    47b2:	7864      	ldrb	r4, [r4, #1]
    47b4:	0224      	lsls	r4, r4, #8
    47b6:	430c      	orrs	r4, r1
    47b8:	4a41      	ldr	r2, [pc, #260]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    47ba:	7891      	ldrb	r1, [r2, #2]
    47bc:	0409      	lsls	r1, r1, #16
    47be:	430c      	orrs	r4, r1
    47c0:	78d1      	ldrb	r1, [r2, #3]
    47c2:	0609      	lsls	r1, r1, #24
    47c4:	430c      	orrs	r4, r1
    47c6:	7911      	ldrb	r1, [r2, #4]
    47c8:	7952      	ldrb	r2, [r2, #5]
    47ca:	0212      	lsls	r2, r2, #8
    47cc:	4311      	orrs	r1, r2
    47ce:	468b      	mov	fp, r1
    47d0:	493b      	ldr	r1, [pc, #236]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    47d2:	7989      	ldrb	r1, [r1, #6]
    47d4:	0409      	lsls	r1, r1, #16
    47d6:	465a      	mov	r2, fp
    47d8:	430a      	orrs	r2, r1
    47da:	4691      	mov	r9, r2
    47dc:	4938      	ldr	r1, [pc, #224]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    47de:	79ca      	ldrb	r2, [r1, #7]
    47e0:	0612      	lsls	r2, r2, #24
    47e2:	4649      	mov	r1, r9
    47e4:	4311      	orrs	r1, r2
    47e6:	1c1a      	adds	r2, r3, #0
    47e8:	4681      	mov	r9, r0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    47ea:	7014      	strb	r4, [r2, #0]
        value = value >> 8;
    47ec:	0608      	lsls	r0, r1, #24
    47ee:	0a24      	lsrs	r4, r4, #8
    47f0:	4304      	orrs	r4, r0
    47f2:	0a09      	lsrs	r1, r1, #8
    47f4:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    47f6:	454a      	cmp	r2, r9
    47f8:	d1f7      	bne.n	47ea <mac_build_and_tx_data_req+0x1ee>
	}

	/* Destination PAN-Id */
	frame_ptr -= 2;

	if (intrabit) {
    47fa:	4662      	mov	r2, ip
    47fc:	2a00      	cmp	r2, #0
    47fe:	d00a      	beq.n	4816 <mac_build_and_tx_data_req+0x21a>
		/* Add our PAN-Id. */
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    4800:	492c      	ldr	r1, [pc, #176]	; (48b4 <mac_build_and_tx_data_req+0x2b8>)
    4802:	7c88      	ldrb	r0, [r1, #18]
    4804:	7cca      	ldrb	r2, [r1, #19]
    4806:	0212      	lsls	r2, r2, #8
    4808:	4302      	orrs	r2, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    480a:	1e99      	subs	r1, r3, #2
    480c:	700a      	strb	r2, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    480e:	1e59      	subs	r1, r3, #1
    4810:	0a12      	lsrs	r2, r2, #8
    4812:	700a      	strb	r2, [r1, #0]
    4814:	e006      	b.n	4824 <mac_build_and_tx_data_req+0x228>
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4816:	1e9a      	subs	r2, r3, #2
    4818:	4654      	mov	r4, sl
    481a:	7014      	strb	r4, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    481c:	1e5a      	subs	r2, r3, #1
    481e:	4650      	mov	r0, sl
    4820:	0a01      	lsrs	r1, r0, #8
    4822:	7011      	strb	r1, [r2, #0]
		convert_16_bit_to_byte_array(expl_dest_pan_id, frame_ptr);
	}

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    4824:	4926      	ldr	r1, [pc, #152]	; (48c0 <mac_build_and_tx_data_req+0x2c4>)
    4826:	7dca      	ldrb	r2, [r1, #23]
    4828:	1c50      	adds	r0, r2, #1
    482a:	75c8      	strb	r0, [r1, #23]
    482c:	1ed9      	subs	r1, r3, #3
    482e:	700a      	strb	r2, [r1, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4830:	1f5a      	subs	r2, r3, #5
    4832:	4641      	mov	r1, r8
    4834:	7011      	strb	r1, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    4836:	1f1a      	subs	r2, r3, #4
    4838:	4644      	mov	r4, r8
    483a:	0a21      	lsrs	r1, r4, #8
    483c:	7011      	strb	r1, [r2, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    483e:	3b06      	subs	r3, #6
    4840:	701d      	strb	r5, [r3, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    4842:	7473      	strb	r3, [r6, #17]
    4844:	0a1a      	lsrs	r2, r3, #8
    4846:	74b2      	strb	r2, [r6, #18]
    4848:	0c1a      	lsrs	r2, r3, #16
    484a:	74f2      	strb	r2, [r6, #19]
    484c:	0e1b      	lsrs	r3, r3, #24
    484e:	7533      	strb	r3, [r6, #20]
	 *
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
    4850:	4b18      	ldr	r3, [pc, #96]	; (48b4 <mac_build_and_tx_data_req+0x2b8>)
    4852:	7f5b      	ldrb	r3, [r3, #29]
    4854:	2b0f      	cmp	r3, #15
    4856:	d012      	beq.n	487e <mac_build_and_tx_data_req+0x282>
		if (
			((MAC_IDLE == mac_state) &&
    4858:	4b1b      	ldr	r3, [pc, #108]	; (48c8 <mac_build_and_tx_data_req+0x2cc>)
    485a:	781b      	ldrb	r3, [r3, #0]
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
    485c:	2b00      	cmp	r3, #0
    485e:	d106      	bne.n	486e <mac_build_and_tx_data_req+0x272>
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    4860:	4b1a      	ldr	r3, [pc, #104]	; (48cc <mac_build_and_tx_data_req+0x2d0>)
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
    4862:	7819      	ldrb	r1, [r3, #0]
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    4864:	3903      	subs	r1, #3
    4866:	424b      	negs	r3, r1
    4868:	4159      	adcs	r1, r3
    486a:	3102      	adds	r1, #2
    486c:	e008      	b.n	4880 <mac_build_and_tx_data_req+0x284>
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    486e:	3b01      	subs	r3, #1
    4870:	b2db      	uxtb	r3, r3
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    4872:	2100      	movs	r1, #0
    4874:	2201      	movs	r2, #1
    4876:	429a      	cmp	r2, r3
    4878:	4149      	adcs	r1, r1
    487a:	3102      	adds	r1, #2
    487c:	e000      	b.n	4880 <mac_build_and_tx_data_req+0x284>
		}
	} else {
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    487e:	2102      	movs	r1, #2
	}

	tal_tx_status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    4880:	1c30      	adds	r0, r6, #0
    4882:	2201      	movs	r2, #1
    4884:	4b12      	ldr	r3, [pc, #72]	; (48d0 <mac_build_and_tx_data_req+0x2d4>)
    4886:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    4888:	2800      	cmp	r0, #0
    488a:	d104      	bne.n	4896 <mac_build_and_tx_data_req+0x29a>
		MAKE_MAC_BUSY();
    488c:	2201      	movs	r2, #1
    488e:	4b11      	ldr	r3, [pc, #68]	; (48d4 <mac_build_and_tx_data_req+0x2d8>)
    4890:	701a      	strb	r2, [r3, #0]
		return true;
    4892:	2001      	movs	r0, #1
    4894:	e005      	b.n	48a2 <mac_build_and_tx_data_req+0x2a6>
	} else {
		/* TAL is busy, hence the data request could not be transmitted
		**/
		bmm_buffer_free(buf_ptr);
    4896:	1c38      	adds	r0, r7, #0
    4898:	4b0f      	ldr	r3, [pc, #60]	; (48d8 <mac_build_and_tx_data_req+0x2dc>)
    489a:	4798      	blx	r3

		return false;
    489c:	2000      	movs	r0, #0
    489e:	e000      	b.n	48a2 <mac_build_and_tx_data_req+0x2a6>
	uint8_t *frame_ptr;
	uint16_t fcf;
	buffer_t *buf_ptr = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buf_ptr) {
		return false;
    48a0:	2000      	movs	r0, #0
		**/
		bmm_buffer_free(buf_ptr);

		return false;
	}
} /* mac_build_and_tx_data_req() */
    48a2:	bc3c      	pop	{r2, r3, r4, r5}
    48a4:	4690      	mov	r8, r2
    48a6:	4699      	mov	r9, r3
    48a8:	46a2      	mov	sl, r4
    48aa:	46ab      	mov	fp, r5
    48ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48ae:	46c0      	nop			; (mov r8, r8)
    48b0:	00009e71 	.word	0x00009e71
    48b4:	20001518 	.word	0x20001518
    48b8:	00008023 	.word	0x00008023
    48bc:	0000c023 	.word	0x0000c023
    48c0:	20001300 	.word	0x20001300
    48c4:	0000fffe 	.word	0x0000fffe
    48c8:	20001364 	.word	0x20001364
    48cc:	200012c2 	.word	0x200012c2
    48d0:	0000ba3d 	.word	0x0000ba3d
    48d4:	20001365 	.word	0x20001365
    48d8:	00009e85 	.word	0x00009e85

000048dc <mac_handle_tx_null_data_frame>:
 *
 * This function creates and transmits a Null Data frame in case the
 * coordinator does not have pending data to be transmitted.
 */
void mac_handle_tx_null_data_frame(void)
{
    48dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    48de:	4657      	mov	r7, sl
    48e0:	464e      	mov	r6, r9
    48e2:	4645      	mov	r5, r8
    48e4:	b4e0      	push	{r5, r6, r7}
	bool use_long_addr_dest;
	frame_info_t *transmit_frame;
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf = 0;
	buffer_t *buf_ptr = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    48e6:	209c      	movs	r0, #156	; 0x9c
    48e8:	4b75      	ldr	r3, [pc, #468]	; (4ac0 <mac_handle_tx_null_data_frame+0x1e4>)
    48ea:	4798      	blx	r3
    48ec:	1e04      	subs	r4, r0, #0

	if (NULL == buf_ptr) {
    48ee:	d100      	bne.n	48f2 <mac_handle_tx_null_data_frame+0x16>
    48f0:	e0e1      	b.n	4ab6 <mac_handle_tx_null_data_frame+0x1da>
		return NULL;
	}

	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    48f2:	7802      	ldrb	r2, [r0, #0]
    48f4:	7843      	ldrb	r3, [r0, #1]
    48f6:	021b      	lsls	r3, r3, #8
    48f8:	4313      	orrs	r3, r2
    48fa:	7882      	ldrb	r2, [r0, #2]
    48fc:	0412      	lsls	r2, r2, #16
    48fe:	4313      	orrs	r3, r2
    4900:	78c2      	ldrb	r2, [r0, #3]
    4902:	0612      	lsls	r2, r2, #24
    4904:	4313      	orrs	r3, r2

	/* No data payload, this is a null packet.*/
	transmit_frame->msg_type = NULL_FRAME;
    4906:	220d      	movs	r2, #13
    4908:	701a      	strb	r2, [r3, #0]
	transmit_frame->buffer_header = buf_ptr;
    490a:	7058      	strb	r0, [r3, #1]
    490c:	0a02      	lsrs	r2, r0, #8
    490e:	709a      	strb	r2, [r3, #2]
    4910:	0c02      	lsrs	r2, r0, #16
    4912:	70da      	strb	r2, [r3, #3]
    4914:	0e02      	lsrs	r2, r0, #24
    4916:	711a      	strb	r2, [r3, #4]

	/* No indirect transmission. */
	transmit_frame->indirect_in_transit = false;
    4918:	2200      	movs	r2, #0
    491a:	721a      	strb	r2, [r3, #8]
	                                                               * FCS. */

	/*
	 * Set Source Address.
	 */
	if ((BROADCAST == tal_pib.ShortAddress) ||
    491c:	4969      	ldr	r1, [pc, #420]	; (4ac4 <mac_handle_tx_null_data_frame+0x1e8>)
    491e:	7c08      	ldrb	r0, [r1, #16]
    4920:	7c4a      	ldrb	r2, [r1, #17]
    4922:	0212      	lsls	r2, r2, #8
    4924:	4302      	orrs	r2, r0
    4926:	1c91      	adds	r1, r2, #2
    4928:	b289      	uxth	r1, r1
    492a:	2901      	cmp	r1, #1
    492c:	d823      	bhi.n	4976 <mac_handle_tx_null_data_frame+0x9a>
			(MAC_NO_SHORT_ADDR_VALUE == tal_pib.ShortAddress)
			) {
		/* Use long address as source address. */
		frame_ptr -= 8;
    492e:	2092      	movs	r0, #146	; 0x92
    4930:	18c0      	adds	r0, r0, r3
    4932:	4684      	mov	ip, r0
		frame_len += 6;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    4934:	4a63      	ldr	r2, [pc, #396]	; (4ac4 <mac_handle_tx_null_data_frame+0x1e8>)
    4936:	7811      	ldrb	r1, [r2, #0]
    4938:	7850      	ldrb	r0, [r2, #1]
    493a:	0200      	lsls	r0, r0, #8
    493c:	4308      	orrs	r0, r1
    493e:	7891      	ldrb	r1, [r2, #2]
    4940:	0409      	lsls	r1, r1, #16
    4942:	4308      	orrs	r0, r1
    4944:	78d1      	ldrb	r1, [r2, #3]
    4946:	0609      	lsls	r1, r1, #24
    4948:	4308      	orrs	r0, r1
    494a:	7915      	ldrb	r5, [r2, #4]
    494c:	7951      	ldrb	r1, [r2, #5]
    494e:	0209      	lsls	r1, r1, #8
    4950:	4329      	orrs	r1, r5
    4952:	7995      	ldrb	r5, [r2, #6]
    4954:	042d      	lsls	r5, r5, #16
    4956:	4329      	orrs	r1, r5
    4958:	79d2      	ldrb	r2, [r2, #7]
    495a:	0612      	lsls	r2, r2, #24
    495c:	4311      	orrs	r1, r2
    495e:	4662      	mov	r2, ip
    4960:	1c1e      	adds	r6, r3, #0
    4962:	369a      	adds	r6, #154	; 0x9a
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4964:	7010      	strb	r0, [r2, #0]
        value = value >> 8;
    4966:	060d      	lsls	r5, r1, #24
    4968:	0a00      	lsrs	r0, r0, #8
    496a:	4328      	orrs	r0, r5
    496c:	0a09      	lsrs	r1, r1, #8
    496e:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4970:	42b2      	cmp	r2, r6
    4972:	d1f7      	bne.n	4964 <mac_handle_tx_null_data_frame+0x88>
    4974:	e00c      	b.n	4990 <mac_handle_tx_null_data_frame+0xb4>
		fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR);
	} else {
		/* Use short address as source address. */
		frame_ptr -= 2;
    4976:	2198      	movs	r1, #152	; 0x98
    4978:	18c9      	adds	r1, r1, r3
    497a:	468c      	mov	ip, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    497c:	2198      	movs	r1, #152	; 0x98
    497e:	545a      	strb	r2, [r3, r1]
    data[1] = (value >> 8) & 0xFF;
    4980:	0a12      	lsrs	r2, r2, #8
    4982:	2199      	movs	r1, #153	; 0x99
    4984:	545a      	strb	r2, [r3, r1]
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
		fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR);
    4986:	2280      	movs	r2, #128	; 0x80
    4988:	0212      	lsls	r2, r2, #8
    498a:	4690      	mov	r8, r2

	/* No indirect transmission. */
	transmit_frame->indirect_in_transit = false;

	/* Update the payload length. */
	frame_len = 2 + /* Add 2 octets for FCS */
    498c:	270b      	movs	r7, #11
    498e:	e003      	b.n	4998 <mac_handle_tx_null_data_frame+0xbc>
			) {
		/* Use long address as source address. */
		frame_ptr -= 8;
		frame_len += 6;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
		fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR);
    4990:	22c0      	movs	r2, #192	; 0xc0
    4992:	0212      	lsls	r2, r2, #8
    4994:	4690      	mov	r8, r2
	if ((BROADCAST == tal_pib.ShortAddress) ||
			(MAC_NO_SHORT_ADDR_VALUE == tal_pib.ShortAddress)
			) {
		/* Use long address as source address. */
		frame_ptr -= 8;
		frame_len += 6;
    4996:	2711      	movs	r7, #17
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
		fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR);
	}

	/* Shall the Intra-PAN bit set? */
	if (tal_pib.PANId == mac_parse_data.src_panid) {
    4998:	494a      	ldr	r1, [pc, #296]	; (4ac4 <mac_handle_tx_null_data_frame+0x1e8>)
    499a:	7c88      	ldrb	r0, [r1, #18]
    499c:	7cca      	ldrb	r2, [r1, #19]
    499e:	0212      	lsls	r2, r2, #8
    49a0:	4302      	orrs	r2, r0
    49a2:	4949      	ldr	r1, [pc, #292]	; (4ac8 <mac_handle_tx_null_data_frame+0x1ec>)
    49a4:	7c48      	ldrb	r0, [r1, #17]
    49a6:	7c89      	ldrb	r1, [r1, #18]
    49a8:	0209      	lsls	r1, r1, #8
    49aa:	4301      	orrs	r1, r0
    49ac:	428a      	cmp	r2, r1
    49ae:	d105      	bne.n	49bc <mac_handle_tx_null_data_frame+0xe0>
		/*
		 * Both PAN-Ids are identical.
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
    49b0:	2240      	movs	r2, #64	; 0x40
    49b2:	4640      	mov	r0, r8
    49b4:	4310      	orrs	r0, r2
    49b6:	4680      	mov	r8, r0
    49b8:	4666      	mov	r6, ip
    49ba:	e008      	b.n	49ce <mac_handle_tx_null_data_frame+0xf2>
	} else {
		/* Set Source PAN-Id. */
		frame_ptr -= 2;
    49bc:	4666      	mov	r6, ip
    49be:	3e02      	subs	r6, #2
		frame_len += 2;
    49c0:	3702      	adds	r7, #2
    49c2:	b2ff      	uxtb	r7, r7
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    49c4:	7032      	strb	r2, [r6, #0]
    data[1] = (value >> 8) & 0xFF;
    49c6:	4661      	mov	r1, ip
    49c8:	3901      	subs	r1, #1
    49ca:	0a12      	lsrs	r2, r2, #8
    49cc:	700a      	strb	r2, [r1, #0]
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
	}

	/* Set Destination Address. */
	use_long_addr_dest = (FCF_LONG_ADDR == mac_parse_data.src_addr_mode);
    49ce:	4a3e      	ldr	r2, [pc, #248]	; (4ac8 <mac_handle_tx_null_data_frame+0x1ec>)

	/* Destination address is set from source address of received frame. */
	if (use_long_addr_dest) {
    49d0:	7c12      	ldrb	r2, [r2, #16]
    49d2:	2a03      	cmp	r2, #3
    49d4:	d12d      	bne.n	4a32 <mac_handle_tx_null_data_frame+0x156>
		frame_ptr -= 8;
    49d6:	1c31      	adds	r1, r6, #0
    49d8:	3908      	subs	r1, #8
		frame_len += 6;
    49da:	3706      	adds	r7, #6
    49dc:	b2ff      	uxtb	r7, r7
		convert_64_bit_to_byte_array(
    49de:	4a3a      	ldr	r2, [pc, #232]	; (4ac8 <mac_handle_tx_null_data_frame+0x1ec>)
    49e0:	4692      	mov	sl, r2
    49e2:	7cd0      	ldrb	r0, [r2, #19]
    49e4:	7d15      	ldrb	r5, [r2, #20]
    49e6:	022d      	lsls	r5, r5, #8
    49e8:	4305      	orrs	r5, r0
    49ea:	7d50      	ldrb	r0, [r2, #21]
    49ec:	0400      	lsls	r0, r0, #16
    49ee:	4305      	orrs	r5, r0
    49f0:	7d90      	ldrb	r0, [r2, #22]
    49f2:	0600      	lsls	r0, r0, #24
    49f4:	4305      	orrs	r5, r0
    49f6:	7dd0      	ldrb	r0, [r2, #23]
    49f8:	7e12      	ldrb	r2, [r2, #24]
    49fa:	0212      	lsls	r2, r2, #8
    49fc:	4310      	orrs	r0, r2
    49fe:	4681      	mov	r9, r0
    4a00:	4650      	mov	r0, sl
    4a02:	7e40      	ldrb	r0, [r0, #25]
    4a04:	0400      	lsls	r0, r0, #16
    4a06:	464a      	mov	r2, r9
    4a08:	4302      	orrs	r2, r0
    4a0a:	4694      	mov	ip, r2
    4a0c:	4650      	mov	r0, sl
    4a0e:	7e82      	ldrb	r2, [r0, #26]
    4a10:	0612      	lsls	r2, r2, #24
    4a12:	4660      	mov	r0, ip
    4a14:	4310      	orrs	r0, r2
    4a16:	1c0a      	adds	r2, r1, #0
    4a18:	46b4      	mov	ip, r6
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4a1a:	7015      	strb	r5, [r2, #0]
        value = value >> 8;
    4a1c:	0606      	lsls	r6, r0, #24
    4a1e:	0a2d      	lsrs	r5, r5, #8
    4a20:	4335      	orrs	r5, r6
    4a22:	0a00      	lsrs	r0, r0, #8
    4a24:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4a26:	4562      	cmp	r2, ip
    4a28:	d1f7      	bne.n	4a1a <mac_handle_tx_null_data_frame+0x13e>
				mac_parse_data.src_addr.long_address,
				frame_ptr);

		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR) |
    4a2a:	4a28      	ldr	r2, [pc, #160]	; (4acc <mac_handle_tx_null_data_frame+0x1f0>)
    4a2c:	4640      	mov	r0, r8
    4a2e:	4302      	orrs	r2, r0
    4a30:	e00c      	b.n	4a4c <mac_handle_tx_null_data_frame+0x170>
				FCF_SET_FRAMETYPE(FCF_FRAMETYPE_DATA);
	} else {
		frame_ptr -= 2;
    4a32:	1eb1      	subs	r1, r6, #2
		convert_16_bit_to_byte_array(
    4a34:	4824      	ldr	r0, [pc, #144]	; (4ac8 <mac_handle_tx_null_data_frame+0x1ec>)
    4a36:	7cc5      	ldrb	r5, [r0, #19]
    4a38:	7d02      	ldrb	r2, [r0, #20]
    4a3a:	0212      	lsls	r2, r2, #8
    4a3c:	432a      	orrs	r2, r5
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4a3e:	700a      	strb	r2, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    4a40:	3e01      	subs	r6, #1
    4a42:	0a12      	lsrs	r2, r2, #8
    4a44:	7032      	strb	r2, [r6, #0]
				mac_parse_data.src_addr.short_address,
				frame_ptr);
		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
    4a46:	4a22      	ldr	r2, [pc, #136]	; (4ad0 <mac_handle_tx_null_data_frame+0x1f4>)
    4a48:	4640      	mov	r0, r8
    4a4a:	4302      	orrs	r2, r0
				FCF_SET_FRAMETYPE(FCF_FRAMETYPE_DATA);
	}

	/* Destination PANId is set from source PANId of received frame. */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(mac_parse_data.src_panid, frame_ptr);
    4a4c:	4d1e      	ldr	r5, [pc, #120]	; (4ac8 <mac_handle_tx_null_data_frame+0x1ec>)
    4a4e:	7c6e      	ldrb	r6, [r5, #17]
    4a50:	7ca8      	ldrb	r0, [r5, #18]
    4a52:	0200      	lsls	r0, r0, #8
    4a54:	4330      	orrs	r0, r6
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4a56:	1e8d      	subs	r5, r1, #2
    4a58:	7028      	strb	r0, [r5, #0]
    data[1] = (value >> 8) & 0xFF;
    4a5a:	1e4d      	subs	r5, r1, #1
    4a5c:	0a00      	lsrs	r0, r0, #8
    4a5e:	7028      	strb	r0, [r5, #0]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    4a60:	4d1c      	ldr	r5, [pc, #112]	; (4ad4 <mac_handle_tx_null_data_frame+0x1f8>)
    4a62:	7de8      	ldrb	r0, [r5, #23]
    4a64:	1c46      	adds	r6, r0, #1
    4a66:	75ee      	strb	r6, [r5, #23]
    4a68:	1ecd      	subs	r5, r1, #3
    4a6a:	7028      	strb	r0, [r5, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4a6c:	1f48      	subs	r0, r1, #5
    4a6e:	7002      	strb	r2, [r0, #0]
    data[1] = (value >> 8) & 0xFF;
    4a70:	1f08      	subs	r0, r1, #4
    4a72:	0a12      	lsrs	r2, r2, #8
    4a74:	7002      	strb	r2, [r0, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    4a76:	3906      	subs	r1, #6
    4a78:	700f      	strb	r7, [r1, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    4a7a:	7459      	strb	r1, [r3, #17]
    4a7c:	0a0a      	lsrs	r2, r1, #8
    4a7e:	749a      	strb	r2, [r3, #18]
    4a80:	0c0a      	lsrs	r2, r1, #16
    4a82:	74da      	strb	r2, [r3, #19]
    4a84:	0e09      	lsrs	r1, r1, #24
    4a86:	7519      	strb	r1, [r3, #20]
	 * so a Null Data frame is created.
	 */
	buf_ptr = build_null_data_frame();

	if (NULL != buf_ptr) {
		tx_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    4a88:	7823      	ldrb	r3, [r4, #0]
    4a8a:	7860      	ldrb	r0, [r4, #1]
    4a8c:	0200      	lsls	r0, r0, #8
    4a8e:	4318      	orrs	r0, r3
    4a90:	78a3      	ldrb	r3, [r4, #2]
    4a92:	041b      	lsls	r3, r3, #16
    4a94:	4318      	orrs	r0, r3
    4a96:	78e3      	ldrb	r3, [r4, #3]
    4a98:	061b      	lsls	r3, r3, #24
    4a9a:	4318      	orrs	r0, r3
		/*
		 * Transmission should be done with CSMA-CA or
		 * quickly after the ACK of the data request command.
		 * Here it's done quickly after the ACK w/o CSMA.
		 */
		tal_tx_status = tal_tx_frame(tx_frame, NO_CSMA_WITH_IFS, false);
    4a9c:	2101      	movs	r1, #1
    4a9e:	2200      	movs	r2, #0
    4aa0:	4b0d      	ldr	r3, [pc, #52]	; (4ad8 <mac_handle_tx_null_data_frame+0x1fc>)
    4aa2:	4798      	blx	r3

		if (MAC_SUCCESS == tal_tx_status) {
    4aa4:	2800      	cmp	r0, #0
    4aa6:	d103      	bne.n	4ab0 <mac_handle_tx_null_data_frame+0x1d4>
			MAKE_MAC_BUSY();
    4aa8:	2201      	movs	r2, #1
    4aaa:	4b0c      	ldr	r3, [pc, #48]	; (4adc <mac_handle_tx_null_data_frame+0x200>)
    4aac:	701a      	strb	r2, [r3, #0]
    4aae:	e002      	b.n	4ab6 <mac_handle_tx_null_data_frame+0x1da>
			/*
			 * Transmission to TAL failed, free up the buffer used
			 * to create
			 * Null Data frame.
			 */
			bmm_buffer_free(buf_ptr);
    4ab0:	1c20      	adds	r0, r4, #0
    4ab2:	4b0b      	ldr	r3, [pc, #44]	; (4ae0 <mac_handle_tx_null_data_frame+0x204>)
    4ab4:	4798      	blx	r3
		}
	}
}
    4ab6:	bc1c      	pop	{r2, r3, r4}
    4ab8:	4690      	mov	r8, r2
    4aba:	4699      	mov	r9, r3
    4abc:	46a2      	mov	sl, r4
    4abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ac0:	00009e71 	.word	0x00009e71
    4ac4:	20001518 	.word	0x20001518
    4ac8:	20001330 	.word	0x20001330
    4acc:	00000c01 	.word	0x00000c01
    4ad0:	00000801 	.word	0x00000801
    4ad4:	20001300 	.word	0x20001300
    4ad8:	0000ba3d 	.word	0x0000ba3d
    4adc:	20001365 	.word	0x20001365
    4ae0:	00009e85 	.word	0x00009e85

00004ae4 <mac_process_data_request>:
 * data frame with CSMA-CA.
 *
 * @param msg Frame reception buffer pointer
 */
void mac_process_data_request(buffer_t *msg)
{
    4ae4:	b530      	push	{r4, r5, lr}
    4ae6:	b083      	sub	sp, #12
	search_t find_buf;
	frame_info_t *transmit_frame;
	retval_t tal_tx_status;

	/* Free the buffer of the received frame. */
	bmm_buffer_free(msg);
    4ae8:	4b35      	ldr	r3, [pc, #212]	; (4bc0 <mac_process_data_request+0xdc>)
    4aea:	4798      	blx	r3

	/* Ignore data request if we are not PAN coordinator or coordinator. */
	if ((MAC_IDLE == mac_state) ||
    4aec:	4b35      	ldr	r3, [pc, #212]	; (4bc4 <mac_process_data_request+0xe0>)
    4aee:	781b      	ldrb	r3, [r3, #0]
    4af0:	2b01      	cmp	r3, #1
    4af2:	d963      	bls.n	4bbc <mac_process_data_request+0xd8>
#endif
		return;
	}

	/* Check the addressing mode */
	if (mac_parse_data.src_addr_mode == FCF_SHORT_ADDR) {
    4af4:	4b34      	ldr	r3, [pc, #208]	; (4bc8 <mac_process_data_request+0xe4>)
    4af6:	7c1b      	ldrb	r3, [r3, #16]
    4af8:	2b02      	cmp	r3, #2
    4afa:	d104      	bne.n	4b06 <mac_process_data_request+0x22>

		/*
		 * Assign the function pointer for searching the
		 * data having address of the requested device.
		 */
		find_buf.criteria_func = find_short_buffer;
    4afc:	4b33      	ldr	r3, [pc, #204]	; (4bcc <mac_process_data_request+0xe8>)
    4afe:	9300      	str	r3, [sp, #0]

		/* Update the short address to be searched. */
		find_buf.handle = &mac_parse_data.src_addr.short_address;
    4b00:	4b33      	ldr	r3, [pc, #204]	; (4bd0 <mac_process_data_request+0xec>)
    4b02:	9301      	str	r3, [sp, #4]
    4b04:	e005      	b.n	4b12 <mac_process_data_request+0x2e>
	} else if (mac_parse_data.src_addr_mode == FCF_LONG_ADDR) {
    4b06:	2b03      	cmp	r3, #3
    4b08:	d158      	bne.n	4bbc <mac_process_data_request+0xd8>

		/*
		 * Assign the function pointer for searching the
		 * data having address of the requested device.
		 */
		find_buf.criteria_func = find_long_buffer;
    4b0a:	4b32      	ldr	r3, [pc, #200]	; (4bd4 <mac_process_data_request+0xf0>)
    4b0c:	9300      	str	r3, [sp, #0]

		/* Update the long address to be searched. */
		find_buf.handle = &mac_parse_data.src_addr.long_address;
    4b0e:	4b30      	ldr	r3, [pc, #192]	; (4bd0 <mac_process_data_request+0xec>)
    4b10:	9301      	str	r3, [sp, #4]

	/*
	 * Read from the indirect queue. The removal of items from this queue
	 * will be done after successful transmission of the frame.
	 */
	buf_ptr_next_data = qmm_queue_read(&indirect_data_q, &find_buf);
    4b12:	4831      	ldr	r0, [pc, #196]	; (4bd8 <mac_process_data_request+0xf4>)
    4b14:	4669      	mov	r1, sp
    4b16:	4b31      	ldr	r3, [pc, #196]	; (4bdc <mac_process_data_request+0xf8>)
    4b18:	4798      	blx	r3

	/* Note: The find_buf structure is reused below, so do not change this.
	**/

	if (NULL == buf_ptr_next_data) {
    4b1a:	2800      	cmp	r0, #0
    4b1c:	d102      	bne.n	4b24 <mac_process_data_request+0x40>
		mac_handle_tx_null_data_frame();
    4b1e:	4b30      	ldr	r3, [pc, #192]	; (4be0 <mac_process_data_request+0xfc>)
    4b20:	4798      	blx	r3
		return;
    4b22:	e04b      	b.n	4bbc <mac_process_data_request+0xd8>
	} else {
		/* Indirect data found and to be sent. */
		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
    4b24:	7803      	ldrb	r3, [r0, #0]
    4b26:	7844      	ldrb	r4, [r0, #1]
    4b28:	0224      	lsls	r4, r4, #8
    4b2a:	431c      	orrs	r4, r3
    4b2c:	7883      	ldrb	r3, [r0, #2]
    4b2e:	041b      	lsls	r3, r3, #16
    4b30:	431c      	orrs	r4, r3
    4b32:	78c3      	ldrb	r3, [r0, #3]
    4b34:	061b      	lsls	r3, r3, #24
    4b36:	431c      	orrs	r4, r3
		 * of the pending frame. If not the frame shall not be
		 * transmitted,
		 * but a Null Data frame instead.
		 */
		if (mac_parse_data.src_panid !=
				convert_byte_array_to_16_bit(&transmit_frame->
    4b38:	7c62      	ldrb	r2, [r4, #17]
    4b3a:	7ca3      	ldrb	r3, [r4, #18]
    4b3c:	021b      	lsls	r3, r3, #8
    4b3e:	4313      	orrs	r3, r2
    4b40:	7ce2      	ldrb	r2, [r4, #19]
    4b42:	0412      	lsls	r2, r2, #16
    4b44:	4313      	orrs	r3, r2
    4b46:	7d22      	ldrb	r2, [r4, #20]
    4b48:	0612      	lsls	r2, r2, #24
    4b4a:	4313      	orrs	r3, r2
		 * PAN-Id
		 * of the pending frame. If not the frame shall not be
		 * transmitted,
		 * but a Null Data frame instead.
		 */
		if (mac_parse_data.src_panid !=
    4b4c:	4a1e      	ldr	r2, [pc, #120]	; (4bc8 <mac_process_data_request+0xe4>)
    4b4e:	7c55      	ldrb	r5, [r2, #17]
    4b50:	7c92      	ldrb	r2, [r2, #18]
    4b52:	0212      	lsls	r2, r2, #8
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    4b54:	7959      	ldrb	r1, [r3, #5]
    4b56:	0209      	lsls	r1, r1, #8
    4b58:	791b      	ldrb	r3, [r3, #4]
    4b5a:	432a      	orrs	r2, r5
    4b5c:	430b      	orrs	r3, r1
    4b5e:	429a      	cmp	r2, r3
    4b60:	d002      	beq.n	4b68 <mac_process_data_request+0x84>
				convert_byte_array_to_16_bit(&transmit_frame->
				mpdu[PL_POS_DST_PAN_ID_START])
				) {
			mac_handle_tx_null_data_frame();
    4b62:	4b1f      	ldr	r3, [pc, #124]	; (4be0 <mac_process_data_request+0xfc>)
    4b64:	4798      	blx	r3
			return;
    4b66:	e029      	b.n	4bbc <mac_process_data_request+0xd8>
			 * traversed again
			 * to find other pending indirect data frames for this
			 * particular
			 * recipient.
			 */
			transmit_frame->indirect_in_transit = true;
    4b68:	2301      	movs	r3, #1
    4b6a:	7223      	strb	r3, [r4, #8]
			transmit_frame->buffer_header = buf_ptr_next_data;
    4b6c:	7060      	strb	r0, [r4, #1]
    4b6e:	0a03      	lsrs	r3, r0, #8
    4b70:	70a3      	strb	r3, [r4, #2]
    4b72:	0c03      	lsrs	r3, r0, #16
    4b74:	70e3      	strb	r3, [r4, #3]
    4b76:	0e00      	lsrs	r0, r0, #24
    4b78:	7120      	strb	r0, [r4, #4]
			/*
			 * It is assumed that the find_buf struct does still
			 * have
			 * the original values from above.
			 */
			buf_ptr_next_data = qmm_queue_read(&indirect_data_q,
    4b7a:	4817      	ldr	r0, [pc, #92]	; (4bd8 <mac_process_data_request+0xf4>)
    4b7c:	4669      	mov	r1, sp
    4b7e:	4b17      	ldr	r3, [pc, #92]	; (4bdc <mac_process_data_request+0xf8>)
    4b80:	4798      	blx	r3
			/*
			 * Check whether there is another indirect data
			 * available
			 * for the same recipient.
			 */
			if (NULL != buf_ptr_next_data) {
    4b82:	2800      	cmp	r0, #0
    4b84:	d00d      	beq.n	4ba2 <mac_process_data_request+0xbe>
				transmit_frame->mpdu[PL_POS_FCF_1]
    4b86:	7c62      	ldrb	r2, [r4, #17]
    4b88:	7ca3      	ldrb	r3, [r4, #18]
    4b8a:	021b      	lsls	r3, r3, #8
    4b8c:	4313      	orrs	r3, r2
    4b8e:	7ce2      	ldrb	r2, [r4, #19]
    4b90:	0412      	lsls	r2, r2, #16
    4b92:	4313      	orrs	r3, r2
    4b94:	7d22      	ldrb	r2, [r4, #20]
    4b96:	0612      	lsls	r2, r2, #24
    4b98:	4313      	orrs	r3, r2
					|= FCF_FRAME_PENDING;
    4b9a:	7859      	ldrb	r1, [r3, #1]
    4b9c:	2210      	movs	r2, #16
    4b9e:	430a      	orrs	r2, r1
    4ba0:	705a      	strb	r2, [r3, #1]
		/*
		 * Transmission should be done with CSMA-CA or
		 * quickly after the ACK of the data request command.
		 * Here it's done quickly after the ACK w/o CSMA.
		 */
		tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_WITH_IFS,
    4ba2:	1c20      	adds	r0, r4, #0
    4ba4:	2101      	movs	r1, #1
    4ba6:	2200      	movs	r2, #0
    4ba8:	4b0e      	ldr	r3, [pc, #56]	; (4be4 <mac_process_data_request+0x100>)
    4baa:	4798      	blx	r3
				false);

		if (MAC_SUCCESS == tal_tx_status) {
    4bac:	2800      	cmp	r0, #0
    4bae:	d103      	bne.n	4bb8 <mac_process_data_request+0xd4>
			MAKE_MAC_BUSY();
    4bb0:	2201      	movs	r2, #1
    4bb2:	4b0d      	ldr	r3, [pc, #52]	; (4be8 <mac_process_data_request+0x104>)
    4bb4:	701a      	strb	r2, [r3, #0]
    4bb6:	e001      	b.n	4bbc <mac_process_data_request+0xd8>
			 * TAL rejects frame transmission, since it's too close
			 * to the next
			 * beacon transmission. The frame is kept in the
			 * indirect queue.
			 */
			transmit_frame->indirect_in_transit = false;
    4bb8:	2300      	movs	r3, #0
    4bba:	7223      	strb	r3, [r4, #8]
		}
	}
} /* mac_process_data_request() */
    4bbc:	b003      	add	sp, #12
    4bbe:	bd30      	pop	{r4, r5, pc}
    4bc0:	00009e85 	.word	0x00009e85
    4bc4:	20001364 	.word	0x20001364
    4bc8:	20001330 	.word	0x20001330
    4bcc:	000045a9 	.word	0x000045a9
    4bd0:	20001343 	.word	0x20001343
    4bd4:	00004549 	.word	0x00004549
    4bd8:	20001294 	.word	0x20001294
    4bdc:	0000a0d5 	.word	0x0000a0d5
    4be0:	000048dd 	.word	0x000048dd
    4be4:	0000ba3d 	.word	0x0000ba3d
    4be8:	20001365 	.word	0x20001365

00004bec <mac_gen_mlme_disassociate_conf>:
static void mac_gen_mlme_disassociate_conf(buffer_t *buf,
		uint8_t status,
		uint8_t dev_addr_mode,
		uint16_t dev_panid,
		address_field_t *dev_addr)
{
    4bec:	b570      	push	{r4, r5, r6, lr}
    4bee:	1c06      	adds	r6, r0, #0
    4bf0:	9d04      	ldr	r5, [sp, #16]
	mlme_disassociate_conf_t *mdc;

	mdc = (mlme_disassociate_conf_t *)BMM_BUFFER_POINTER(buf);
    4bf2:	7800      	ldrb	r0, [r0, #0]
    4bf4:	7874      	ldrb	r4, [r6, #1]
    4bf6:	0224      	lsls	r4, r4, #8
    4bf8:	4304      	orrs	r4, r0
    4bfa:	78b0      	ldrb	r0, [r6, #2]
    4bfc:	0400      	lsls	r0, r0, #16
    4bfe:	4304      	orrs	r4, r0
    4c00:	78f0      	ldrb	r0, [r6, #3]
    4c02:	0600      	lsls	r0, r0, #24
    4c04:	4304      	orrs	r4, r0

	mdc->cmdcode = MLME_DISASSOCIATE_CONFIRM;
    4c06:	2016      	movs	r0, #22
    4c08:	7020      	strb	r0, [r4, #0]
	mdc->status = status;
    4c0a:	7061      	strb	r1, [r4, #1]
	mdc->DeviceAddrMode = dev_addr_mode;
    4c0c:	70a2      	strb	r2, [r4, #2]
	mdc->DevicePANId = dev_panid;
    4c0e:	70e3      	strb	r3, [r4, #3]
    4c10:	0a1b      	lsrs	r3, r3, #8
    4c12:	7123      	strb	r3, [r4, #4]

	if (FCF_SHORT_ADDR == dev_addr_mode) {
    4c14:	2a02      	cmp	r2, #2
    4c16:	d119      	bne.n	4c4c <mac_gen_mlme_disassociate_conf+0x60>
		/* Clean-up of 64 bit address before writing 16 bit value. */
		mdc->DeviceAddress = 0;
    4c18:	2300      	movs	r3, #0
    4c1a:	7163      	strb	r3, [r4, #5]
    4c1c:	71a3      	strb	r3, [r4, #6]
    4c1e:	71e3      	strb	r3, [r4, #7]
    4c20:	7223      	strb	r3, [r4, #8]
    4c22:	7263      	strb	r3, [r4, #9]
    4c24:	72a3      	strb	r3, [r4, #10]
    4c26:	72e3      	strb	r3, [r4, #11]
    4c28:	7323      	strb	r3, [r4, #12]
		/* A short device address is requested. */
		ADDR_COPY_DST_SRC_16(mdc->DeviceAddress,
    4c2a:	782a      	ldrb	r2, [r5, #0]
    4c2c:	786b      	ldrb	r3, [r5, #1]
    4c2e:	021b      	lsls	r3, r3, #8
    4c30:	4313      	orrs	r3, r2
    4c32:	7163      	strb	r3, [r4, #5]
    4c34:	0a1a      	lsrs	r2, r3, #8
    4c36:	71a2      	strb	r2, [r4, #6]
    4c38:	2200      	movs	r2, #0
    4c3a:	71e2      	strb	r2, [r4, #7]
    4c3c:	0e1b      	lsrs	r3, r3, #24
    4c3e:	7223      	strb	r3, [r4, #8]
    4c40:	2300      	movs	r3, #0
    4c42:	7263      	strb	r3, [r4, #9]
    4c44:	72a3      	strb	r3, [r4, #10]
    4c46:	72e3      	strb	r3, [r4, #11]
    4c48:	7323      	strb	r3, [r4, #12]
    4c4a:	e021      	b.n	4c90 <mac_gen_mlme_disassociate_conf+0xa4>
				dev_addr->short_address);
	} else {
		/* A long device address is requested. */
		ADDR_COPY_DST_SRC_64(mdc->DeviceAddress,
    4c4c:	782b      	ldrb	r3, [r5, #0]
    4c4e:	786a      	ldrb	r2, [r5, #1]
    4c50:	0212      	lsls	r2, r2, #8
    4c52:	431a      	orrs	r2, r3
    4c54:	78ab      	ldrb	r3, [r5, #2]
    4c56:	041b      	lsls	r3, r3, #16
    4c58:	431a      	orrs	r2, r3
    4c5a:	78eb      	ldrb	r3, [r5, #3]
    4c5c:	061b      	lsls	r3, r3, #24
    4c5e:	431a      	orrs	r2, r3
    4c60:	7929      	ldrb	r1, [r5, #4]
    4c62:	796b      	ldrb	r3, [r5, #5]
    4c64:	021b      	lsls	r3, r3, #8
    4c66:	430b      	orrs	r3, r1
    4c68:	79a9      	ldrb	r1, [r5, #6]
    4c6a:	0409      	lsls	r1, r1, #16
    4c6c:	430b      	orrs	r3, r1
    4c6e:	79e9      	ldrb	r1, [r5, #7]
    4c70:	0609      	lsls	r1, r1, #24
    4c72:	430b      	orrs	r3, r1
    4c74:	7162      	strb	r2, [r4, #5]
    4c76:	0a11      	lsrs	r1, r2, #8
    4c78:	71a1      	strb	r1, [r4, #6]
    4c7a:	0c11      	lsrs	r1, r2, #16
    4c7c:	71e1      	strb	r1, [r4, #7]
    4c7e:	0e12      	lsrs	r2, r2, #24
    4c80:	7222      	strb	r2, [r4, #8]
    4c82:	7263      	strb	r3, [r4, #9]
    4c84:	0a1a      	lsrs	r2, r3, #8
    4c86:	72a2      	strb	r2, [r4, #10]
    4c88:	0c1a      	lsrs	r2, r3, #16
    4c8a:	72e2      	strb	r2, [r4, #11]
    4c8c:	0e1b      	lsrs	r3, r3, #24
    4c8e:	7323      	strb	r3, [r4, #12]
				dev_addr->long_address);
	}

	qmm_queue_append(&mac_nhle_q, (buffer_t *)buf);
    4c90:	4802      	ldr	r0, [pc, #8]	; (4c9c <mac_gen_mlme_disassociate_conf+0xb0>)
    4c92:	1c31      	adds	r1, r6, #0
    4c94:	4b02      	ldr	r3, [pc, #8]	; (4ca0 <mac_gen_mlme_disassociate_conf+0xb4>)
    4c96:	4798      	blx	r3
}
    4c98:	bd70      	pop	{r4, r5, r6, pc}
    4c9a:	46c0      	nop			; (mov r8, r8)
    4c9c:	20001368 	.word	0x20001368
    4ca0:	0000a041 	.word	0x0000a041

00004ca4 <mlme_disassociate_request>:
 * instruct an associated device to leave the PAN.
 *
 * @param m Pointer to the MLME-DISASSOCIATION.Request message passed by NHLE
 */
void mlme_disassociate_request(uint8_t *m)
{
    4ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ca6:	b087      	sub	sp, #28
    4ca8:	1c06      	adds	r6, r0, #0
	mlme_disassociate_req_t disassoc_req;

	frame_info_t *transmit_frame
    4caa:	7803      	ldrb	r3, [r0, #0]
    4cac:	7845      	ldrb	r5, [r0, #1]
    4cae:	022d      	lsls	r5, r5, #8
    4cb0:	431d      	orrs	r5, r3
    4cb2:	7883      	ldrb	r3, [r0, #2]
    4cb4:	041b      	lsls	r3, r3, #16
    4cb6:	431d      	orrs	r5, r3
    4cb8:	78c3      	ldrb	r3, [r0, #3]
    4cba:	061b      	lsls	r3, r3, #24
    4cbc:	431d      	orrs	r5, r3
		= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Store the disassociation request received from NHLE. */
	memcpy((uint8_t *)&disassoc_req, (uint8_t *)transmit_frame,
    4cbe:	ac02      	add	r4, sp, #8
    4cc0:	1c20      	adds	r0, r4, #0
    4cc2:	1c29      	adds	r1, r5, #0
    4cc4:	220e      	movs	r2, #14
    4cc6:	4b7e      	ldr	r3, [pc, #504]	; (4ec0 <mlme_disassociate_request+0x21c>)
    4cc8:	4798      	blx	r3
			sizeof(mlme_disassociate_req_t));

#ifndef REDUCED_PARAM_CHECK
	if (disassoc_req.DevicePANId != tal_pib.PANId) {
    4cca:	8863      	ldrh	r3, [r4, #2]
    4ccc:	4a7d      	ldr	r2, [pc, #500]	; (4ec4 <mlme_disassociate_request+0x220>)
    4cce:	7c91      	ldrb	r1, [r2, #18]
    4cd0:	7cd2      	ldrb	r2, [r2, #19]
    4cd2:	0212      	lsls	r2, r2, #8
    4cd4:	430a      	orrs	r2, r1
    4cd6:	4293      	cmp	r3, r2
    4cd8:	d008      	beq.n	4cec <mlme_disassociate_request+0x48>
		mac_gen_mlme_disassociate_conf((buffer_t *)m,
    4cda:	aa02      	add	r2, sp, #8
    4cdc:	7852      	ldrb	r2, [r2, #1]
    4cde:	a903      	add	r1, sp, #12
    4ce0:	9100      	str	r1, [sp, #0]
    4ce2:	1c30      	adds	r0, r6, #0
    4ce4:	21e8      	movs	r1, #232	; 0xe8
    4ce6:	4c78      	ldr	r4, [pc, #480]	; (4ec8 <mlme_disassociate_request+0x224>)
    4ce8:	47a0      	blx	r4
				MAC_INVALID_PARAMETER,
				disassoc_req.DeviceAddrMode,
				disassoc_req.DevicePANId,
				(address_field_t *)&disassoc_req.DeviceAddress);
		return;
    4cea:	e0e7      	b.n	4ebc <mlme_disassociate_request+0x218>
		uint8_t frame_len;
		uint8_t *frame_ptr;
		uint8_t *temp_frame_ptr;
		uint16_t fcf;

		transmit_frame->buffer_header = (buffer_t *)m;
    4cec:	706e      	strb	r6, [r5, #1]
    4cee:	0a33      	lsrs	r3, r6, #8
    4cf0:	70ab      	strb	r3, [r5, #2]
    4cf2:	0c33      	lsrs	r3, r6, #16
    4cf4:	70eb      	strb	r3, [r5, #3]
    4cf6:	0e33      	lsrs	r3, r6, #24
    4cf8:	712b      	strb	r3, [r5, #4]
		transmit_frame->msg_type = DISASSOCIATIONNOTIFICATION;
    4cfa:	2303      	movs	r3, #3
    4cfc:	702b      	strb	r3, [r5, #0]
		                                                           *
		                                                           *FCS.
		                                                           **/

		/* Update the payload field. */
		*frame_ptr++ = DISASSOCIATIONNOTIFICATION;
    4cfe:	2298      	movs	r2, #152	; 0x98
    4d00:	54ab      	strb	r3, [r5, r2]

		/* Set up the disassociation reason code. */
		*frame_ptr = disassoc_req.DisassociateReason;
    4d02:	ab02      	add	r3, sp, #8
    4d04:	7b1a      	ldrb	r2, [r3, #12]
    4d06:	2399      	movs	r3, #153	; 0x99
    4d08:	54ea      	strb	r2, [r5, r3]
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    4d0a:	4b6e      	ldr	r3, [pc, #440]	; (4ec4 <mlme_disassociate_request+0x220>)
    4d0c:	781a      	ldrb	r2, [r3, #0]
    4d0e:	785c      	ldrb	r4, [r3, #1]
    4d10:	0224      	lsls	r4, r4, #8
    4d12:	4314      	orrs	r4, r2
    4d14:	789a      	ldrb	r2, [r3, #2]
    4d16:	0412      	lsls	r2, r2, #16
    4d18:	4314      	orrs	r4, r2
    4d1a:	78da      	ldrb	r2, [r3, #3]
    4d1c:	0612      	lsls	r2, r2, #24
    4d1e:	4314      	orrs	r4, r2
    4d20:	7919      	ldrb	r1, [r3, #4]
    4d22:	795a      	ldrb	r2, [r3, #5]
    4d24:	0212      	lsls	r2, r2, #8
    4d26:	430a      	orrs	r2, r1
    4d28:	7999      	ldrb	r1, [r3, #6]
    4d2a:	0409      	lsls	r1, r1, #16
    4d2c:	430a      	orrs	r2, r1
    4d2e:	79db      	ldrb	r3, [r3, #7]
    4d30:	061b      	lsls	r3, r3, #24
    4d32:	431a      	orrs	r2, r3
				2 + /* 2 octets for short Destination Address */
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 8;
    4d34:	1c2b      	adds	r3, r5, #0
    4d36:	3390      	adds	r3, #144	; 0x90
    4d38:	1c28      	adds	r0, r5, #0
    4d3a:	3098      	adds	r0, #152	; 0x98
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4d3c:	701c      	strb	r4, [r3, #0]
        value = value >> 8;
    4d3e:	0611      	lsls	r1, r2, #24
    4d40:	0a24      	lsrs	r4, r4, #8
    4d42:	430c      	orrs	r4, r1
    4d44:	0a12      	lsrs	r2, r2, #8
    4d46:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4d48:	4283      	cmp	r3, r0
    4d4a:	d1f7      	bne.n	4d3c <mlme_disassociate_request+0x98>
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

		/* Destination address */
		if (FCF_SHORT_ADDR == disassoc_req.DeviceAddrMode) {
    4d4c:	ab02      	add	r3, sp, #8
    4d4e:	785b      	ldrb	r3, [r3, #1]
    4d50:	2b02      	cmp	r3, #2
    4d52:	d109      	bne.n	4d68 <mlme_disassociate_request+0xc4>
			frame_ptr -= 2;
    4d54:	1c2c      	adds	r4, r5, #0
    4d56:	348e      	adds	r4, #142	; 0x8e
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
    4d58:	9b03      	ldr	r3, [sp, #12]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4d5a:	228e      	movs	r2, #142	; 0x8e
    4d5c:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    4d5e:	0a1b      	lsrs	r3, r3, #8
    4d60:	228f      	movs	r2, #143	; 0x8f
    4d62:	54ab      	strb	r3, [r5, r2]

		/* Get the payload pointer again to add the MHR. */
		frame_ptr = temp_frame_ptr;

		/* Update the length. */
		frame_len = DISASSOC_PAYLOAD_LEN +
    4d64:	2113      	movs	r1, #19
    4d66:	e00f      	b.n	4d88 <mlme_disassociate_request+0xe4>
		if (FCF_SHORT_ADDR == disassoc_req.DeviceAddrMode) {
			frame_ptr -= 2;
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
		} else {
			frame_ptr -= 8;
    4d68:	1c2c      	adds	r4, r5, #0
    4d6a:	3488      	adds	r4, #136	; 0x88
			frame_len += 6;
			convert_64_bit_to_byte_array(disassoc_req.DeviceAddress,
    4d6c:	9903      	ldr	r1, [sp, #12]
    4d6e:	9a04      	ldr	r2, [sp, #16]
    4d70:	1c23      	adds	r3, r4, #0
    4d72:	1c2f      	adds	r7, r5, #0
    4d74:	3790      	adds	r7, #144	; 0x90
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4d76:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    4d78:	0610      	lsls	r0, r2, #24
    4d7a:	0a09      	lsrs	r1, r1, #8
    4d7c:	4301      	orrs	r1, r0
    4d7e:	0a12      	lsrs	r2, r2, #8
    4d80:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4d82:	42bb      	cmp	r3, r7
    4d84:	d1f7      	bne.n	4d76 <mlme_disassociate_request+0xd2>
			frame_ptr -= 2;
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
		} else {
			frame_ptr -= 8;
			frame_len += 6;
    4d86:	2119      	movs	r1, #25
					frame_ptr);
		}

		/* Destination PAN-Id */
		frame_ptr -= 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    4d88:	4a4e      	ldr	r2, [pc, #312]	; (4ec4 <mlme_disassociate_request+0x220>)
    4d8a:	7c90      	ldrb	r0, [r2, #18]
    4d8c:	7cd3      	ldrb	r3, [r2, #19]
    4d8e:	021b      	lsls	r3, r3, #8
    4d90:	4303      	orrs	r3, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4d92:	1ea2      	subs	r2, r4, #2
    4d94:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    4d96:	1e62      	subs	r2, r4, #1
    4d98:	0a1b      	lsrs	r3, r3, #8
    4d9a:	7013      	strb	r3, [r2, #0]

		/* Set DSN. */
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;
    4d9c:	4a4b      	ldr	r2, [pc, #300]	; (4ecc <mlme_disassociate_request+0x228>)
    4d9e:	7dd3      	ldrb	r3, [r2, #23]
    4da0:	1c58      	adds	r0, r3, #1
    4da2:	75d0      	strb	r0, [r2, #23]
    4da4:	1ee2      	subs	r2, r4, #3
    4da6:	7013      	strb	r3, [r2, #0]

		/* Construct FCF. */
		/* 802.15.4-2006 sets the PAN-Id compression) bit. */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_DEST_ADDR_MODE(
    4da8:	ab02      	add	r3, sp, #8
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;

		/* Construct FCF. */
		/* 802.15.4-2006 sets the PAN-Id compression) bit. */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    4daa:	785a      	ldrb	r2, [r3, #1]
    4dac:	0292      	lsls	r2, r2, #10
    4dae:	4b48      	ldr	r3, [pc, #288]	; (4ed0 <mlme_disassociate_request+0x22c>)
    4db0:	431a      	orrs	r2, r3
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4db2:	1f63      	subs	r3, r4, #5
    4db4:	2063      	movs	r0, #99	; 0x63
    4db6:	7018      	strb	r0, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    4db8:	1f23      	subs	r3, r4, #4
    4dba:	0a12      	lsrs	r2, r2, #8
    4dbc:	701a      	strb	r2, [r3, #0]
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
		*frame_ptr = frame_len;
    4dbe:	3c06      	subs	r4, #6
    4dc0:	7021      	strb	r1, [r4, #0]

		/* Finished building of frame. */
		transmit_frame->mpdu = frame_ptr;
    4dc2:	746c      	strb	r4, [r5, #17]
    4dc4:	0a23      	lsrs	r3, r4, #8
    4dc6:	74ab      	strb	r3, [r5, #18]
    4dc8:	0c23      	lsrs	r3, r4, #16
    4dca:	74eb      	strb	r3, [r5, #19]
    4dcc:	0e24      	lsrs	r4, r4, #24
    4dce:	752c      	strb	r4, [r5, #20]
	}

#if (MAC_DISASSOCIATION_FFD_SUPPORT == 1)
	/* Indirect transmission not ongoing yet. */
	transmit_frame->indirect_in_transit = false;
    4dd0:	2300      	movs	r3, #0
    4dd2:	722b      	strb	r3, [r5, #8]

	if (
		((MAC_PAN_COORD_STARTED == mac_state) ||
    4dd4:	4b3f      	ldr	r3, [pc, #252]	; (4ed4 <mlme_disassociate_request+0x230>)
    4dd6:	781b      	ldrb	r3, [r3, #0]
    4dd8:	3b02      	subs	r3, #2

#if (MAC_DISASSOCIATION_FFD_SUPPORT == 1)
	/* Indirect transmission not ongoing yet. */
	transmit_frame->indirect_in_transit = false;

	if (
    4dda:	b2db      	uxtb	r3, r3
    4ddc:	2b01      	cmp	r3, #1
    4dde:	d847      	bhi.n	4e70 <mlme_disassociate_request+0x1cc>
		((MAC_PAN_COORD_STARTED == mac_state) ||
		(MAC_COORDINATOR == mac_state)) &&
		(disassoc_req.TxIndirect)
    4de0:	ab02      	add	r3, sp, #8
	/* Indirect transmission not ongoing yet. */
	transmit_frame->indirect_in_transit = false;

	if (
		((MAC_PAN_COORD_STARTED == mac_state) ||
		(MAC_COORDINATOR == mac_state)) &&
    4de2:	7b5b      	ldrb	r3, [r3, #13]
    4de4:	2b00      	cmp	r3, #0
    4de6:	d043      	beq.n	4e70 <mlme_disassociate_request+0x1cc>
		/*
		 * The current device is a coordinator, and if the DeviceAddress
		 * is not ours, then send via indirect transmission.
		 */
		if (
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_SHORT) &&
    4de8:	ab02      	add	r3, sp, #8
    4dea:	785a      	ldrb	r2, [r3, #1]
		) {
		/*
		 * The current device is a coordinator, and if the DeviceAddress
		 * is not ours, then send via indirect transmission.
		 */
		if (
    4dec:	2a02      	cmp	r2, #2
    4dee:	d106      	bne.n	4dfe <mlme_disassociate_request+0x15a>
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_SHORT) &&
			(disassoc_req.DeviceAddress != macCoordShortAddress)) ||
    4df0:	9b03      	ldr	r3, [sp, #12]
    4df2:	9904      	ldr	r1, [sp, #16]
		/*
		 * The current device is a coordinator, and if the DeviceAddress
		 * is not ours, then send via indirect transmission.
		 */
		if (
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_SHORT) &&
    4df4:	2b4b      	cmp	r3, #75	; 0x4b
    4df6:	d120      	bne.n	4e3a <mlme_disassociate_request+0x196>
    4df8:	2900      	cmp	r1, #0
    4dfa:	d11e      	bne.n	4e3a <mlme_disassociate_request+0x196>
    4dfc:	e02f      	b.n	4e5e <mlme_disassociate_request+0x1ba>
			(disassoc_req.DeviceAddress != macCoordShortAddress)) ||
    4dfe:	2a03      	cmp	r2, #3
    4e00:	d12d      	bne.n	4e5e <mlme_disassociate_request+0x1ba>
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_LONG) &&
			(disassoc_req.DeviceAddress !=
    4e02:	9803      	ldr	r0, [sp, #12]
    4e04:	9b04      	ldr	r3, [sp, #16]
    4e06:	469c      	mov	ip, r3
			mac_pib.mac_CoordExtendedAddress))
    4e08:	4b30      	ldr	r3, [pc, #192]	; (4ecc <mlme_disassociate_request+0x228>)
    4e0a:	781c      	ldrb	r4, [r3, #0]
    4e0c:	7859      	ldrb	r1, [r3, #1]
    4e0e:	0209      	lsls	r1, r1, #8
    4e10:	4321      	orrs	r1, r4
    4e12:	789c      	ldrb	r4, [r3, #2]
    4e14:	0424      	lsls	r4, r4, #16
    4e16:	4321      	orrs	r1, r4
    4e18:	78dc      	ldrb	r4, [r3, #3]
    4e1a:	0624      	lsls	r4, r4, #24
    4e1c:	4321      	orrs	r1, r4
    4e1e:	791f      	ldrb	r7, [r3, #4]
    4e20:	795c      	ldrb	r4, [r3, #5]
    4e22:	0224      	lsls	r4, r4, #8
    4e24:	433c      	orrs	r4, r7
    4e26:	799f      	ldrb	r7, [r3, #6]
    4e28:	043f      	lsls	r7, r7, #16
    4e2a:	433c      	orrs	r4, r7
    4e2c:	79db      	ldrb	r3, [r3, #7]
    4e2e:	061b      	lsls	r3, r3, #24
    4e30:	431c      	orrs	r4, r3
		 * is not ours, then send via indirect transmission.
		 */
		if (
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_SHORT) &&
			(disassoc_req.DeviceAddress != macCoordShortAddress)) ||
			((disassoc_req.DeviceAddrMode == WPAN_ADDRMODE_LONG) &&
    4e32:	4288      	cmp	r0, r1
    4e34:	d101      	bne.n	4e3a <mlme_disassociate_request+0x196>
    4e36:	45a4      	cmp	ip, r4
    4e38:	d011      	beq.n	4e5e <mlme_disassociate_request+0x1ba>
						(address_field_t *)&disassoc_req.DeviceAddress);
				return;
			}

#else
			qmm_queue_append(&indirect_data_q, (buffer_t *)m);
    4e3a:	4827      	ldr	r0, [pc, #156]	; (4ed8 <mlme_disassociate_request+0x234>)
    4e3c:	1c31      	adds	r1, r6, #0
    4e3e:	4b27      	ldr	r3, [pc, #156]	; (4edc <mlme_disassociate_request+0x238>)
    4e40:	4798      	blx	r3
			/*
			 * If an FFD does have pending data,
			 * the MAC persistence timer needs to be started.
			 */
			transmit_frame->persistence_time
				= mac_pib.mac_TransactionPersistenceTime;
    4e42:	4b22      	ldr	r3, [pc, #136]	; (4ecc <mlme_disassociate_request+0x228>)
    4e44:	7a1a      	ldrb	r2, [r3, #8]
    4e46:	7a5b      	ldrb	r3, [r3, #9]
    4e48:	71aa      	strb	r2, [r5, #6]
    4e4a:	71eb      	strb	r3, [r5, #7]
 * If an FFD does have pending data, the MAC persistence timer
 * needs to be started.
 */
static inline void mac_check_persistence_timer(void)
{
	if (!pal_is_timer_running(T_Data_Persistence)) {
    4e4c:	4b24      	ldr	r3, [pc, #144]	; (4ee0 <mlme_disassociate_request+0x23c>)
    4e4e:	7818      	ldrb	r0, [r3, #0]
    4e50:	4b24      	ldr	r3, [pc, #144]	; (4ee4 <mlme_disassociate_request+0x240>)
    4e52:	4798      	blx	r3
    4e54:	2800      	cmp	r0, #0
    4e56:	d131      	bne.n	4ebc <mlme_disassociate_request+0x218>
		mac_start_persistence_timer();
    4e58:	4b23      	ldr	r3, [pc, #140]	; (4ee8 <mlme_disassociate_request+0x244>)
    4e5a:	4798      	blx	r3
    4e5c:	e02e      	b.n	4ebc <mlme_disassociate_request+0x218>
			mac_check_persistence_timer();
		}

#ifndef REDUCED_PARAM_CHECK
		else {
			mac_gen_mlme_disassociate_conf((buffer_t *)m,
    4e5e:	ab02      	add	r3, sp, #8
    4e60:	885b      	ldrh	r3, [r3, #2]
    4e62:	a903      	add	r1, sp, #12
    4e64:	9100      	str	r1, [sp, #0]
    4e66:	1c30      	adds	r0, r6, #0
    4e68:	21e8      	movs	r1, #232	; 0xe8
    4e6a:	4c17      	ldr	r4, [pc, #92]	; (4ec8 <mlme_disassociate_request+0x224>)
    4e6c:	47a0      	blx	r4
					MAC_INVALID_PARAMETER,
					disassoc_req.DeviceAddrMode,
					disassoc_req.DevicePANId,
					(address_field_t *)&disassoc_req.DeviceAddress);
			return;
    4e6e:	e025      	b.n	4ebc <mlme_disassociate_request+0x218>
#endif /* (MAC_DISASSOCIATION_FFD_SUPPORT == 1) */
	{
		bool transmission_status;

		/* Wake up the radio first */
		mac_trx_wakeup();
    4e70:	4b1e      	ldr	r3, [pc, #120]	; (4eec <mlme_disassociate_request+0x248>)
    4e72:	4798      	blx	r3
 * @return True if the frame is transmitted successfully, false otherwise.
 */
static bool mac_awake_disassociate(buffer_t *buf_ptr)
{
	frame_info_t *transmit_frame;
	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    4e74:	7833      	ldrb	r3, [r6, #0]
    4e76:	7870      	ldrb	r0, [r6, #1]
    4e78:	0200      	lsls	r0, r0, #8
    4e7a:	4318      	orrs	r0, r3
    4e7c:	78b3      	ldrb	r3, [r6, #2]
    4e7e:	041b      	lsls	r3, r3, #16
    4e80:	4318      	orrs	r0, r3
    4e82:	78f3      	ldrb	r3, [r6, #3]
    4e84:	061b      	lsls	r3, r3, #24
    4e86:	4318      	orrs	r0, r3
	retval_t tal_tx_status;

#ifdef BEACON_SUPPORT
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    4e88:	4b0e      	ldr	r3, [pc, #56]	; (4ec4 <mlme_disassociate_request+0x220>)
    4e8a:	7f59      	ldrb	r1, [r3, #29]
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    4e8c:	390f      	subs	r1, #15
    4e8e:	1e4b      	subs	r3, r1, #1
    4e90:	4199      	sbcs	r1, r3
    4e92:	3102      	adds	r1, #2
	} else {
		/* In Beacon network the frame is sent with slotted CSMA-CA. */
		cur_csma_mode = CSMA_SLOTTED;
	}

	tal_tx_status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    4e94:	2201      	movs	r2, #1
    4e96:	4b16      	ldr	r3, [pc, #88]	; (4ef0 <mlme_disassociate_request+0x24c>)
    4e98:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    4e9a:	2800      	cmp	r0, #0
    4e9c:	d103      	bne.n	4ea6 <mlme_disassociate_request+0x202>
		MAKE_MAC_BUSY();
    4e9e:	2201      	movs	r2, #1
    4ea0:	4b14      	ldr	r3, [pc, #80]	; (4ef4 <mlme_disassociate_request+0x250>)
    4ea2:	701a      	strb	r2, [r3, #0]
    4ea4:	e00a      	b.n	4ebc <mlme_disassociate_request+0x218>
		transmission_status = mac_awake_disassociate((buffer_t *)m);

		if (!transmission_status) {
			/* Create the MLME DISASSOCIATION confirmation message
			**/
			mac_gen_mlme_disassociate_conf((buffer_t *)m,
    4ea6:	ab02      	add	r3, sp, #8
    4ea8:	785a      	ldrb	r2, [r3, #1]
    4eaa:	885b      	ldrh	r3, [r3, #2]
    4eac:	a903      	add	r1, sp, #12
    4eae:	9100      	str	r1, [sp, #0]
    4eb0:	1c30      	adds	r0, r6, #0
    4eb2:	21e1      	movs	r1, #225	; 0xe1
    4eb4:	4c04      	ldr	r4, [pc, #16]	; (4ec8 <mlme_disassociate_request+0x224>)
    4eb6:	47a0      	blx	r4
					disassoc_req.DeviceAddrMode,
					disassoc_req.DevicePANId,
					(address_field_t *)&disassoc_req.DeviceAddress);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    4eb8:	4b0f      	ldr	r3, [pc, #60]	; (4ef8 <mlme_disassociate_request+0x254>)
    4eba:	4798      	blx	r3
		}
	}
} /* mlme_disassociate_request() */
    4ebc:	b007      	add	sp, #28
    4ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ec0:	0000cf81 	.word	0x0000cf81
    4ec4:	20001518 	.word	0x20001518
    4ec8:	00004bed 	.word	0x00004bed
    4ecc:	20001300 	.word	0x20001300
    4ed0:	ffffc063 	.word	0xffffc063
    4ed4:	20001364 	.word	0x20001364
    4ed8:	20001294 	.word	0x20001294
    4edc:	0000a041 	.word	0x0000a041
    4ee0:	200013e8 	.word	0x200013e8
    4ee4:	00009ddd 	.word	0x00009ddd
    4ee8:	000067a9 	.word	0x000067a9
    4eec:	00006e69 	.word	0x00006e69
    4ef0:	0000ba3d 	.word	0x0000ba3d
    4ef4:	20001365 	.word	0x20001365
    4ef8:	00006e09 	.word	0x00006e09

00004efc <mac_process_disassociate_notification>:
 * Actual data are taken from the incoming frame in mac_parse_buffer.
 *
 * @param msg Frame buffer to be filled in
 */
void mac_process_disassociate_notification(buffer_t *msg)
{
    4efc:	b570      	push	{r4, r5, r6, lr}
    4efe:	1c01      	adds	r1, r0, #0
	mlme_disassociate_ind_t *dai
    4f00:	7802      	ldrb	r2, [r0, #0]
    4f02:	7843      	ldrb	r3, [r0, #1]
    4f04:	021b      	lsls	r3, r3, #8
    4f06:	4313      	orrs	r3, r2
    4f08:	7882      	ldrb	r2, [r0, #2]
    4f0a:	0412      	lsls	r2, r2, #16
    4f0c:	4313      	orrs	r3, r2
    4f0e:	78c2      	ldrb	r2, [r0, #3]
    4f10:	0612      	lsls	r2, r2, #24
    4f12:	4313      	orrs	r3, r2
		= (mlme_disassociate_ind_t *)BMM_BUFFER_POINTER(
			((buffer_t *)msg));

	/* Set up the header portion of the mlme_disassociate_ind_t. */
	dai->cmdcode = MLME_DISASSOCIATE_INDICATION;
    4f14:	2215      	movs	r2, #21
    4f16:	701a      	strb	r2, [r3, #0]
	/*
	 * Set the DeviceAddress first. The device address is the address
	 * of the device requesting the disassociaton which is always
	 * contained in the source address.
	 */
	ADDR_COPY_DST_SRC_64(dai->DeviceAddress,
    4f18:	4a1b      	ldr	r2, [pc, #108]	; (4f88 <mac_process_disassociate_notification+0x8c>)
    4f1a:	7cd0      	ldrb	r0, [r2, #19]
    4f1c:	7d15      	ldrb	r5, [r2, #20]
    4f1e:	022d      	lsls	r5, r5, #8
    4f20:	4305      	orrs	r5, r0
    4f22:	7d50      	ldrb	r0, [r2, #21]
    4f24:	0400      	lsls	r0, r0, #16
    4f26:	4305      	orrs	r5, r0
    4f28:	7d90      	ldrb	r0, [r2, #22]
    4f2a:	0600      	lsls	r0, r0, #24
    4f2c:	4305      	orrs	r5, r0
    4f2e:	7dd4      	ldrb	r4, [r2, #23]
    4f30:	7e10      	ldrb	r0, [r2, #24]
    4f32:	0200      	lsls	r0, r0, #8
    4f34:	4320      	orrs	r0, r4
    4f36:	7e54      	ldrb	r4, [r2, #25]
    4f38:	0424      	lsls	r4, r4, #16
    4f3a:	4320      	orrs	r0, r4
    4f3c:	7e94      	ldrb	r4, [r2, #26]
    4f3e:	0624      	lsls	r4, r4, #24
    4f40:	4320      	orrs	r0, r4
    4f42:	2400      	movs	r4, #0
    4f44:	705d      	strb	r5, [r3, #1]
    4f46:	0a2e      	lsrs	r6, r5, #8
    4f48:	709e      	strb	r6, [r3, #2]
    4f4a:	0c2e      	lsrs	r6, r5, #16
    4f4c:	70de      	strb	r6, [r3, #3]
    4f4e:	0e2d      	lsrs	r5, r5, #24
    4f50:	711d      	strb	r5, [r3, #4]
    4f52:	7158      	strb	r0, [r3, #5]
    4f54:	0a05      	lsrs	r5, r0, #8
    4f56:	719d      	strb	r5, [r3, #6]
    4f58:	0c05      	lsrs	r5, r0, #16
    4f5a:	71dd      	strb	r5, [r3, #7]
    4f5c:	0e00      	lsrs	r0, r0, #24
    4f5e:	7218      	strb	r0, [r3, #8]
			mac_parse_data.src_addr.long_address);

	dai->DisassociateReason
		= mac_parse_data.mac_payload_data.disassoc_req_data.
    4f60:	2022      	movs	r0, #34	; 0x22
    4f62:	5c12      	ldrb	r2, [r2, r0]
    4f64:	725a      	strb	r2, [r3, #9]
			disassoc_reason;

	qmm_queue_append(&mac_nhle_q, (buffer_t *)msg);
    4f66:	4809      	ldr	r0, [pc, #36]	; (4f8c <mac_process_disassociate_notification+0x90>)
    4f68:	4b09      	ldr	r3, [pc, #36]	; (4f90 <mac_process_disassociate_notification+0x94>)
    4f6a:	4798      	blx	r3

	/*
	 * Once a device is disassociated from a coordinator, the coordinator's
	 * address info should be cleared.
	 */
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    4f6c:	4b09      	ldr	r3, [pc, #36]	; (4f94 <mac_process_disassociate_notification+0x98>)
    4f6e:	701c      	strb	r4, [r3, #0]
    4f70:	705c      	strb	r4, [r3, #1]
    4f72:	709c      	strb	r4, [r3, #2]
    4f74:	70dc      	strb	r4, [r3, #3]
    4f76:	711c      	strb	r4, [r3, #4]
    4f78:	715c      	strb	r4, [r3, #5]
    4f7a:	719c      	strb	r4, [r3, #6]
    4f7c:	71dc      	strb	r4, [r3, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = (uint64_t)CLEAR_ADDR_64; */

	/* The default short address is 0xFFFF. */
	mac_pib.mac_CoordShortAddress = INVALID_SHORT_ADDRESS;
    4f7e:	2201      	movs	r2, #1
    4f80:	4252      	negs	r2, r2
    4f82:	729a      	strb	r2, [r3, #10]
    4f84:	72da      	strb	r2, [r3, #11]
}
    4f86:	bd70      	pop	{r4, r5, r6, pc}
    4f88:	20001330 	.word	0x20001330
    4f8c:	20001368 	.word	0x20001368
    4f90:	0000a041 	.word	0x0000a041
    4f94:	20001300 	.word	0x20001300

00004f98 <mac_prep_disassoc_conf>:
 * @param buf Buffer for sending MLME disassociate confirm message to NHLE
 * @param status Status of disassociation
 */
void mac_prep_disassoc_conf(buffer_t *buf,
		uint8_t status)
{
    4f98:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f9a:	b087      	sub	sp, #28
	frame_info_t *frame_ptr = (frame_info_t *)BMM_BUFFER_POINTER(buf);
    4f9c:	7803      	ldrb	r3, [r0, #0]
    4f9e:	7845      	ldrb	r5, [r0, #1]
    4fa0:	022d      	lsls	r5, r5, #8
    4fa2:	431d      	orrs	r5, r3
    4fa4:	7883      	ldrb	r3, [r0, #2]
    4fa6:	041b      	lsls	r3, r3, #16
    4fa8:	431d      	orrs	r5, r3
    4faa:	78c3      	ldrb	r3, [r0, #3]
    4fac:	061b      	lsls	r3, r3, #24
    4fae:	431d      	orrs	r5, r3

#if (MAC_DISASSOCIATION_FFD_SUPPORT == 1)
	uint8_t dis_dest_addr_mode;
	uint64_t temp_dev_addr = 0;
    4fb0:	2200      	movs	r2, #0
    4fb2:	2300      	movs	r3, #0
    4fb4:	9204      	str	r2, [sp, #16]
    4fb6:	9305      	str	r3, [sp, #20]

	dis_dest_addr_mode
		= (((frame_ptr->mpdu[PL_POS_FCF_2]) >>
    4fb8:	7c6b      	ldrb	r3, [r5, #17]
    4fba:	7cac      	ldrb	r4, [r5, #18]
    4fbc:	0224      	lsls	r4, r4, #8
    4fbe:	431c      	orrs	r4, r3
    4fc0:	7ceb      	ldrb	r3, [r5, #19]
    4fc2:	041b      	lsls	r3, r3, #16
    4fc4:	431c      	orrs	r4, r3
    4fc6:	7d2b      	ldrb	r3, [r5, #20]
    4fc8:	061b      	lsls	r3, r3, #24
    4fca:	431c      	orrs	r4, r3
    4fcc:	78a2      	ldrb	r2, [r4, #2]
    4fce:	0712      	lsls	r2, r2, #28
    4fd0:	0f92      	lsrs	r2, r2, #30
			FCF_2_DEST_ADDR_OFFSET) & 3);

	if ((FCF_SHORT_ADDR == dis_dest_addr_mode) ||
    4fd2:	1e93      	subs	r3, r2, #2
    4fd4:	b2db      	uxtb	r3, r3
    4fd6:	2b01      	cmp	r3, #1
    4fd8:	d80b      	bhi.n	4ff2 <mac_prep_disassoc_conf+0x5a>
    4fda:	2300      	movs	r3, #0
    4fdc:	18e5      	adds	r5, r4, r3

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    4fde:	79ae      	ldrb	r6, [r5, #6]
    4fe0:	ad02      	add	r5, sp, #8
    4fe2:	555e      	strb	r6, [r3, r5]
    4fe4:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    4fe6:	2b08      	cmp	r3, #8
    4fe8:	d1f8      	bne.n	4fdc <mac_prep_disassoc_conf+0x44>
			(FCF_LONG_ADDR  == dis_dest_addr_mode)) {
		temp_dev_addr
			= convert_byte_array_to_64_bit(&(frame_ptr->mpdu[
    4fea:	9d02      	ldr	r5, [sp, #8]
    4fec:	9e03      	ldr	r6, [sp, #12]
    4fee:	9504      	str	r5, [sp, #16]
    4ff0:	9605      	str	r6, [sp, #20]
					PL_POS_DST_ADDR_START
				]));
	}

	if (MAC_PAN_COORD_STARTED == mac_state) {
    4ff2:	4b4c      	ldr	r3, [pc, #304]	; (5124 <mac_prep_disassoc_conf+0x18c>)
    4ff4:	781b      	ldrb	r3, [r3, #0]
    4ff6:	2b03      	cmp	r3, #3
    4ff8:	d116      	bne.n	5028 <mac_prep_disassoc_conf+0x90>
		 * Since we have transmitted the disassociation notification
		 * frame
		 * ourvelves, the destination address information is to be used
		 * here.
		 */
		if (FCF_SHORT_ADDR == dis_dest_addr_mode) {
    4ffa:	2a02      	cmp	r2, #2
    4ffc:	d10a      	bne.n	5014 <mac_prep_disassoc_conf+0x7c>
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    4ffe:	4a4a      	ldr	r2, [pc, #296]	; (5128 <mac_prep_disassoc_conf+0x190>)
    5000:	7c94      	ldrb	r4, [r2, #18]
    5002:	7cd3      	ldrb	r3, [r2, #19]
    5004:	021b      	lsls	r3, r3, #8
    5006:	4323      	orrs	r3, r4
    5008:	aa04      	add	r2, sp, #16
    500a:	9200      	str	r2, [sp, #0]
    500c:	2202      	movs	r2, #2
    500e:	4c47      	ldr	r4, [pc, #284]	; (512c <mac_prep_disassoc_conf+0x194>)
    5010:	47a0      	blx	r4
    5012:	e084      	b.n	511e <mac_prep_disassoc_conf+0x186>
					status,
					dis_dest_addr_mode,
					tal_pib.PANId,
					(address_field_t *)&temp_dev_addr);
		} else {
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    5014:	4c44      	ldr	r4, [pc, #272]	; (5128 <mac_prep_disassoc_conf+0x190>)
    5016:	7ca5      	ldrb	r5, [r4, #18]
    5018:	7ce3      	ldrb	r3, [r4, #19]
    501a:	021b      	lsls	r3, r3, #8
    501c:	432b      	orrs	r3, r5
    501e:	ac04      	add	r4, sp, #16
    5020:	9400      	str	r4, [sp, #0]
    5022:	4c42      	ldr	r4, [pc, #264]	; (512c <mac_prep_disassoc_conf+0x194>)
    5024:	47a0      	blx	r4
    5026:	e07a      	b.n	511e <mac_prep_disassoc_conf+0x186>
					status,
					dis_dest_addr_mode,
					tal_pib.PANId,
					(address_field_t *)&temp_dev_addr);
		}
	} else if (MAC_COORDINATOR == mac_state) {
    5028:	2b02      	cmp	r3, #2
    502a:	d15b      	bne.n	50e4 <mac_prep_disassoc_conf+0x14c>
		/*
		 * For case 1) check whether the destination address of the
		 * disassociation notification frame is matching the address
		 * of our parent.
		 */
		if (
    502c:	2a02      	cmp	r2, #2
    502e:	d10c      	bne.n	504a <mac_prep_disassoc_conf+0xb2>
		         */
			(
				(FCF_SHORT_ADDR == dis_dest_addr_mode) &&
				(convert_byte_array_to_16_bit(&frame_ptr->mpdu[
					PL_POS_DST_ADDR_START]) ==
				mac_pib.mac_CoordShortAddress)
    5030:	4b3f      	ldr	r3, [pc, #252]	; (5130 <mac_prep_disassoc_conf+0x198>)
    5032:	7a9e      	ldrb	r6, [r3, #10]
    5034:	7adf      	ldrb	r7, [r3, #11]
    5036:	023f      	lsls	r7, r7, #8
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    5038:	79e3      	ldrb	r3, [r4, #7]
    503a:	021b      	lsls	r3, r3, #8
    503c:	79a5      	ldrb	r5, [r4, #6]
		         * We had requested to disassociate from our parent
		         * using the
		         * short address of the parent.
		         */
			(
				(FCF_SHORT_ADDR == dis_dest_addr_mode) &&
    503e:	1c3c      	adds	r4, r7, #0
    5040:	4334      	orrs	r4, r6
    5042:	432b      	orrs	r3, r5
    5044:	429c      	cmp	r4, r3
    5046:	d143      	bne.n	50d0 <mac_prep_disassoc_conf+0x138>
    5048:	e024      	b.n	5094 <mac_prep_disassoc_conf+0xfc>
				(convert_byte_array_to_16_bit(&frame_ptr->mpdu[
					PL_POS_DST_ADDR_START]) ==
				mac_pib.mac_CoordShortAddress)
			) ||
    504a:	2a03      	cmp	r2, #3
    504c:	d140      	bne.n	50d0 <mac_prep_disassoc_conf+0x138>
    504e:	2300      	movs	r3, #0
    5050:	18e5      	adds	r5, r4, r3

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    5052:	79ae      	ldrb	r6, [r5, #6]
    5054:	ad02      	add	r5, sp, #8
    5056:	555e      	strb	r6, [r3, r5]
    5058:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    505a:	2b08      	cmp	r3, #8
    505c:	d1f8      	bne.n	5050 <mac_prep_disassoc_conf+0xb8>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    505e:	9f03      	ldr	r7, [sp, #12]
		         */
			(
				(FCF_LONG_ADDR == dis_dest_addr_mode) &&
				convert_byte_array_to_64_bit(&frame_ptr->mpdu[
					PL_POS_DST_ADDR_START]) ==
				mac_pib.mac_CoordExtendedAddress
    5060:	4b33      	ldr	r3, [pc, #204]	; (5130 <mac_prep_disassoc_conf+0x198>)
    5062:	781d      	ldrb	r5, [r3, #0]
    5064:	785c      	ldrb	r4, [r3, #1]
    5066:	0224      	lsls	r4, r4, #8
    5068:	432c      	orrs	r4, r5
    506a:	789d      	ldrb	r5, [r3, #2]
    506c:	042d      	lsls	r5, r5, #16
    506e:	432c      	orrs	r4, r5
    5070:	78dd      	ldrb	r5, [r3, #3]
    5072:	062d      	lsls	r5, r5, #24
    5074:	432c      	orrs	r4, r5
    5076:	791e      	ldrb	r6, [r3, #4]
    5078:	795d      	ldrb	r5, [r3, #5]
    507a:	022d      	lsls	r5, r5, #8
    507c:	4335      	orrs	r5, r6
    507e:	799e      	ldrb	r6, [r3, #6]
    5080:	0436      	lsls	r6, r6, #16
    5082:	4335      	orrs	r5, r6
    5084:	79db      	ldrb	r3, [r3, #7]
    5086:	061b      	lsls	r3, r3, #24
    5088:	431d      	orrs	r5, r3
		         * We had requested to disassociate from our parent
		         * using the
		         * extended address of the parent.
		         */
			(
				(FCF_LONG_ADDR == dis_dest_addr_mode) &&
    508a:	9e02      	ldr	r6, [sp, #8]
    508c:	42b4      	cmp	r4, r6
    508e:	d11f      	bne.n	50d0 <mac_prep_disassoc_conf+0x138>
    5090:	42bd      	cmp	r5, r7
    5092:	d11d      	bne.n	50d0 <mac_prep_disassoc_conf+0x138>
			 * We are acting as a child here, so we need to fill in
			 * our
			 * own device parameter into the disassociation confirm
			 * message.
			 */
			if ((BROADCAST == tal_pib.ShortAddress) ||
    5094:	4b24      	ldr	r3, [pc, #144]	; (5128 <mac_prep_disassoc_conf+0x190>)
    5096:	7c1a      	ldrb	r2, [r3, #16]
    5098:	7c5b      	ldrb	r3, [r3, #17]
    509a:	021b      	lsls	r3, r3, #8
    509c:	4313      	orrs	r3, r2
    509e:	3302      	adds	r3, #2
    50a0:	b29b      	uxth	r3, r3
    50a2:	2b01      	cmp	r3, #1
    50a4:	d809      	bhi.n	50ba <mac_prep_disassoc_conf+0x122>
					(CCPU_ENDIAN_TO_LE16(
					MAC_NO_SHORT_ADDR_VALUE) ==
					tal_pib.ShortAddress)
					) {
				/* We have no valid short address. */
				mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    50a6:	4a20      	ldr	r2, [pc, #128]	; (5128 <mac_prep_disassoc_conf+0x190>)
    50a8:	7c94      	ldrb	r4, [r2, #18]
    50aa:	7cd3      	ldrb	r3, [r2, #19]
    50ac:	021b      	lsls	r3, r3, #8
    50ae:	4323      	orrs	r3, r4
    50b0:	9200      	str	r2, [sp, #0]
    50b2:	2203      	movs	r2, #3
    50b4:	4c1d      	ldr	r4, [pc, #116]	; (512c <mac_prep_disassoc_conf+0x194>)
    50b6:	47a0      	blx	r4
    50b8:	e031      	b.n	511e <mac_prep_disassoc_conf+0x186>
						FCF_LONG_ADDR,
						tal_pib.PANId,
						(address_field_t *)&tal_pib.IeeeAddress);
			} else {
				/* We have a valid short address. */
				mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    50ba:	4a1b      	ldr	r2, [pc, #108]	; (5128 <mac_prep_disassoc_conf+0x190>)
    50bc:	7c94      	ldrb	r4, [r2, #18]
    50be:	7cd3      	ldrb	r3, [r2, #19]
    50c0:	021b      	lsls	r3, r3, #8
    50c2:	4323      	orrs	r3, r4
    50c4:	3210      	adds	r2, #16
    50c6:	9200      	str	r2, [sp, #0]
    50c8:	2202      	movs	r2, #2
    50ca:	4c18      	ldr	r4, [pc, #96]	; (512c <mac_prep_disassoc_conf+0x194>)
    50cc:	47a0      	blx	r4
    50ce:	e026      	b.n	511e <mac_prep_disassoc_conf+0x186>
			 * Since we have transmitted the disassociation
			 * notification frame
			 * ourvelves, the destination address information is to
			 * be used here.
			 */
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    50d0:	4c15      	ldr	r4, [pc, #84]	; (5128 <mac_prep_disassoc_conf+0x190>)
    50d2:	7ca5      	ldrb	r5, [r4, #18]
    50d4:	7ce3      	ldrb	r3, [r4, #19]
    50d6:	021b      	lsls	r3, r3, #8
    50d8:	432b      	orrs	r3, r5
    50da:	ac04      	add	r4, sp, #16
    50dc:	9400      	str	r4, [sp, #0]
    50de:	4c13      	ldr	r4, [pc, #76]	; (512c <mac_prep_disassoc_conf+0x194>)
    50e0:	47a0      	blx	r4
    50e2:	e01c      	b.n	511e <mac_prep_disassoc_conf+0x186>
	{
		/*
		 * We are an end device, so we need to fill in our own device
		 * parameter into the disassociation confirm message.
		 */
		if ((BROADCAST == tal_pib.ShortAddress) ||
    50e4:	4b10      	ldr	r3, [pc, #64]	; (5128 <mac_prep_disassoc_conf+0x190>)
    50e6:	7c1a      	ldrb	r2, [r3, #16]
    50e8:	7c5b      	ldrb	r3, [r3, #17]
    50ea:	021b      	lsls	r3, r3, #8
    50ec:	4313      	orrs	r3, r2
    50ee:	3302      	adds	r3, #2
    50f0:	b29b      	uxth	r3, r3
    50f2:	2b01      	cmp	r3, #1
    50f4:	d809      	bhi.n	510a <mac_prep_disassoc_conf+0x172>
				(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
				tal_pib.ShortAddress)
				) {
			/* We have no valid short address. */
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    50f6:	4a0c      	ldr	r2, [pc, #48]	; (5128 <mac_prep_disassoc_conf+0x190>)
    50f8:	7c94      	ldrb	r4, [r2, #18]
    50fa:	7cd3      	ldrb	r3, [r2, #19]
    50fc:	021b      	lsls	r3, r3, #8
    50fe:	4323      	orrs	r3, r4
    5100:	9200      	str	r2, [sp, #0]
    5102:	2203      	movs	r2, #3
    5104:	4c09      	ldr	r4, [pc, #36]	; (512c <mac_prep_disassoc_conf+0x194>)
    5106:	47a0      	blx	r4
    5108:	e009      	b.n	511e <mac_prep_disassoc_conf+0x186>
					FCF_LONG_ADDR,
					tal_pib.PANId,
					(address_field_t *)&tal_pib.IeeeAddress);
		} else {
			/* We have a valid short address. */
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    510a:	4a07      	ldr	r2, [pc, #28]	; (5128 <mac_prep_disassoc_conf+0x190>)
    510c:	7c94      	ldrb	r4, [r2, #18]
    510e:	7cd3      	ldrb	r3, [r2, #19]
    5110:	021b      	lsls	r3, r3, #8
    5112:	4323      	orrs	r3, r4
    5114:	3210      	adds	r2, #16
    5116:	9200      	str	r2, [sp, #0]
    5118:	2202      	movs	r2, #2
    511a:	4c04      	ldr	r4, [pc, #16]	; (512c <mac_prep_disassoc_conf+0x194>)
    511c:	47a0      	blx	r4
					(address_field_t *)&tal_pib.ShortAddress);
		}
	}

	frame_ptr = frame_ptr; /* Keep compiler happy. */
}
    511e:	b007      	add	sp, #28
    5120:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5122:	46c0      	nop			; (mov r8, r8)
    5124:	20001364 	.word	0x20001364
    5128:	20001518 	.word	0x20001518
    512c:	00004bed 	.word	0x00004bed
    5130:	20001300 	.word	0x20001300

00005134 <dispatch_event>:
 *
 * @param event Pointer to the buffer header whose body part holds the message
 * type and message elemnets
 */
void dispatch_event(uint8_t *event)
{
    5134:	b508      	push	{r3, lr}
	/*
	 * A pointer to the body of the buffer is obtained from the pointer to
	 * the
	 * received header.
	 */
	uint8_t *buffer_body = (uint8_t *)BMM_BUFFER_POINTER((buffer_t *)event);
    5136:	7802      	ldrb	r2, [r0, #0]
    5138:	7843      	ldrb	r3, [r0, #1]
    513a:	021b      	lsls	r3, r3, #8
    513c:	4313      	orrs	r3, r2
    513e:	7882      	ldrb	r2, [r0, #2]
    5140:	0412      	lsls	r2, r2, #16
    5142:	4313      	orrs	r3, r2
    5144:	78c2      	ldrb	r2, [r0, #3]
    5146:	0612      	lsls	r2, r2, #24
    5148:	4313      	orrs	r3, r2
	 * in these cases.
	 * In regular cases, where code is not larger than 128K, the size
	 * of a function pointer is 16 bit and properly read via PGM_READ_WORD.
	 */
	/* Check for regular MAC requests. */
	if (buffer_body[CMD_ID_OCTET] <= LAST_MESSAGE) {
    514a:	781b      	ldrb	r3, [r3, #0]
    514c:	2b23      	cmp	r3, #35	; 0x23
    514e:	d808      	bhi.n	5162 <dispatch_event+0x2e>
		/*
		 * The following statement reads the address from the dispatch
		 * table
		 * of the function to be called by utilizing function pointers.
		 */
		handler_t handler
    5150:	009b      	lsls	r3, r3, #2
    5152:	4a04      	ldr	r2, [pc, #16]	; (5164 <dispatch_event+0x30>)
    5154:	589b      	ldr	r3, [r3, r2]
			= (handler_t)PGM_READ_WORD(&dispatch_table[buffer_body
				[CMD_ID_OCTET]]);

		if (handler != NULL) {
    5156:	2b00      	cmp	r3, #0
    5158:	d001      	beq.n	515e <dispatch_event+0x2a>
			handler(event);
    515a:	4798      	blx	r3
    515c:	e001      	b.n	5162 <dispatch_event+0x2e>
		} else {
			bmm_buffer_free((buffer_t *)event);
    515e:	4b02      	ldr	r3, [pc, #8]	; (5168 <dispatch_event+0x34>)
    5160:	4798      	blx	r3
#ifdef ENABLE_RTB
	else {
		dispatch_rtb_event(event);
	}
#endif  /* ENABLE_RTB */
}
    5162:	bd08      	pop	{r3, pc}
    5164:	0000ec74 	.word	0x0000ec74
    5168:	00009e85 	.word	0x00009e85

0000516c <mac_gts_allocate>:

#endif /* FFD */

#ifdef FFD
bool mac_gts_allocate(gts_char_t GtsCharacteristics, uint16_t DevAddress)
{
    516c:	b5f0      	push	{r4, r5, r6, r7, lr}
    516e:	465f      	mov	r7, fp
    5170:	4656      	mov	r6, sl
    5172:	464d      	mov	r5, r9
    5174:	4644      	mov	r4, r8
    5176:	b4f0      	push	{r4, r5, r6, r7}
    5178:	0703      	lsls	r3, r0, #28
    517a:	0f1b      	lsrs	r3, r3, #28
    517c:	4698      	mov	r8, r3
    517e:	b2da      	uxtb	r2, r3
    5180:	4691      	mov	r9, r2
    5182:	06c0      	lsls	r0, r0, #27
    5184:	0fc0      	lsrs	r0, r0, #31
    5186:	4684      	mov	ip, r0
    5188:	b2c5      	uxtb	r5, r0
	uint8_t Index = 0;

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
    518a:	4b54      	ldr	r3, [pc, #336]	; (52dc <mac_gts_allocate+0x170>)
    518c:	781e      	ldrb	r6, [r3, #0]
			minCAPLength[tal_pib.BeaconOrder])) ||
			(tal_pib.BeaconOrder >= 4 &&
			((mac_final_cap_slot +
			1) - GtsCharacteristics.GtsLength) < 1)
			) {
		return false;
    518e:	2000      	movs	r0, #0
#ifdef FFD
bool mac_gts_allocate(gts_char_t GtsCharacteristics, uint16_t DevAddress)
{
	uint8_t Index = 0;

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
    5190:	2e06      	cmp	r6, #6
    5192:	d900      	bls.n	5196 <mac_gts_allocate+0x2a>
    5194:	e09b      	b.n	52ce <mac_gts_allocate+0x162>
			(tal_pib.BeaconOrder < 4 &&
    5196:	4b52      	ldr	r3, [pc, #328]	; (52e0 <mac_gts_allocate+0x174>)
    5198:	7f5b      	ldrb	r3, [r3, #29]
    519a:	469a      	mov	sl, r3
#ifdef FFD
bool mac_gts_allocate(gts_char_t GtsCharacteristics, uint16_t DevAddress)
{
	uint8_t Index = 0;

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
    519c:	2b03      	cmp	r3, #3
    519e:	d80c      	bhi.n	51ba <mac_gts_allocate+0x4e>
			(tal_pib.BeaconOrder < 4 &&
			((mac_final_cap_slot - GtsCharacteristics.GtsLength) <=
    51a0:	4b50      	ldr	r3, [pc, #320]	; (52e4 <mac_gts_allocate+0x178>)
    51a2:	781a      	ldrb	r2, [r3, #0]
    51a4:	464c      	mov	r4, r9
    51a6:	1b12      	subs	r2, r2, r4
			minCAPLength[tal_pib.BeaconOrder])) ||
    51a8:	4b4f      	ldr	r3, [pc, #316]	; (52e8 <mac_gts_allocate+0x17c>)
{
	uint8_t Index = 0;

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
			(tal_pib.BeaconOrder < 4 &&
			((mac_final_cap_slot - GtsCharacteristics.GtsLength) <=
    51aa:	4657      	mov	r7, sl
    51ac:	5ddb      	ldrb	r3, [r3, r7]
bool mac_gts_allocate(gts_char_t GtsCharacteristics, uint16_t DevAddress)
{
	uint8_t Index = 0;

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
			(tal_pib.BeaconOrder < 4 &&
    51ae:	429a      	cmp	r2, r3
    51b0:	dc00      	bgt.n	51b4 <mac_gts_allocate+0x48>
    51b2:	e08c      	b.n	52ce <mac_gts_allocate+0x162>
			1) - GtsCharacteristics.GtsLength) < 1)
			) {
		return false;
	}

	for (Index = 0; Index < mac_pan_gts_table_len; Index++) {
    51b4:	2e00      	cmp	r6, #0
    51b6:	d107      	bne.n	51c8 <mac_gts_allocate+0x5c>
    51b8:	e018      	b.n	51ec <mac_gts_allocate+0x80>
	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
			(tal_pib.BeaconOrder < 4 &&
			((mac_final_cap_slot - GtsCharacteristics.GtsLength) <=
			minCAPLength[tal_pib.BeaconOrder])) ||
			(tal_pib.BeaconOrder >= 4 &&
			((mac_final_cap_slot +
    51ba:	4b4a      	ldr	r3, [pc, #296]	; (52e4 <mac_gts_allocate+0x178>)
    51bc:	781b      	ldrb	r3, [r3, #0]
    51be:	3301      	adds	r3, #1
			1) - GtsCharacteristics.GtsLength) < 1)
    51c0:	1a9b      	subs	r3, r3, r2

	if (MAX_GTS_ON_PANC <= mac_pan_gts_table_len ||
			(tal_pib.BeaconOrder < 4 &&
			((mac_final_cap_slot - GtsCharacteristics.GtsLength) <=
			minCAPLength[tal_pib.BeaconOrder])) ||
			(tal_pib.BeaconOrder >= 4 &&
    51c2:	2b00      	cmp	r3, #0
    51c4:	dcf6      	bgt.n	51b4 <mac_gts_allocate+0x48>
    51c6:	e07f      	b.n	52c8 <mac_gts_allocate+0x15c>
    51c8:	4b48      	ldr	r3, [pc, #288]	; (52ec <mac_gts_allocate+0x180>)
    51ca:	1c1c      	adds	r4, r3, #0
    51cc:	340c      	adds	r4, #12
    51ce:	1e72      	subs	r2, r6, #1
    51d0:	b2d2      	uxtb	r2, r2
    51d2:	0050      	lsls	r0, r2, #1
    51d4:	1882      	adds	r2, r0, r2
    51d6:	0092      	lsls	r2, r2, #2
    51d8:	18a4      	adds	r4, r4, r2
			) {
		return false;
	}

	for (Index = 0; Index < mac_pan_gts_table_len; Index++) {
		if (mac_pan_gts_table[Index].DevShortAddr == DevAddress &&
    51da:	881a      	ldrh	r2, [r3, #0]
    51dc:	428a      	cmp	r2, r1
    51de:	d102      	bne.n	51e6 <mac_gts_allocate+0x7a>
    51e0:	799a      	ldrb	r2, [r3, #6]
    51e2:	42aa      	cmp	r2, r5
    51e4:	d072      	beq.n	52cc <mac_gts_allocate+0x160>
    51e6:	330c      	adds	r3, #12
			1) - GtsCharacteristics.GtsLength) < 1)
			) {
		return false;
	}

	for (Index = 0; Index < mac_pan_gts_table_len; Index++) {
    51e8:	42a3      	cmp	r3, r4
    51ea:	d1f6      	bne.n	51da <mac_gts_allocate+0x6e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    51ec:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    51f0:	427a      	negs	r2, r7
    51f2:	417a      	adcs	r2, r7
    51f4:	4693      	mov	fp, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    51f6:	b672      	cpsid	i
    51f8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    51fc:	2200      	movs	r2, #0
    51fe:	4b3c      	ldr	r3, [pc, #240]	; (52f0 <mac_gts_allocate+0x184>)
    5200:	701a      	strb	r2, [r3, #0]
		}
	}

	ENTER_CRITICAL_REGION();

	mac_pan_gts_table[mac_pan_gts_table_len].DevShortAddr = DevAddress;
    5202:	0072      	lsls	r2, r6, #1
    5204:	1992      	adds	r2, r2, r6
    5206:	0092      	lsls	r2, r2, #2
    5208:	4b3a      	ldr	r3, [pc, #232]	; (52f4 <mac_gts_allocate+0x188>)
    520a:	189a      	adds	r2, r3, r2
    520c:	8091      	strh	r1, [r2, #4]

	mac_pan_gts_table[mac_pan_gts_table_len].GtsDesc.GtsLength
		= GtsCharacteristics.GtsLength;
    520e:	1c13      	adds	r3, r2, #0
    5210:	4644      	mov	r4, r8
    5212:	7254      	strb	r4, [r2, #9]

	mac_pan_gts_table[mac_pan_gts_table_len].GtsDesc.GtsStartingSlot
		= (mac_final_cap_slot -
    5214:	4833      	ldr	r0, [pc, #204]	; (52e4 <mac_gts_allocate+0x178>)
    5216:	7800      	ldrb	r0, [r0, #0]
    5218:	464f      	mov	r7, r9
    521a:	1bc0      	subs	r0, r0, r7
    521c:	b2c0      	uxtb	r0, r0
    521e:	1c44      	adds	r4, r0, #1
    5220:	7214      	strb	r4, [r2, #8]
			GtsCharacteristics.GtsLength) + 1;

	mac_pan_gts_table[mac_pan_gts_table_len].GtsDesc.GtsDirection
		= GtsCharacteristics.GtsDirection;
    5222:	4662      	mov	r2, ip
    5224:	729a      	strb	r2, [r3, #10]

	mac_pan_gts_table[mac_pan_gts_table_len].PersistenceCount
		= aGTSDescPersistenceTime;
    5226:	2204      	movs	r2, #4
    5228:	72da      	strb	r2, [r3, #11]

	if (tal_pib.BeaconOrder >= 9) {
    522a:	4653      	mov	r3, sl
    522c:	2b08      	cmp	r3, #8
    522e:	d907      	bls.n	5240 <mac_gts_allocate+0xd4>
		mac_pan_gts_table[mac_pan_gts_table_len].ExpiryCount
			= GTS_EXPIRY_BO_9_TO_14 +
    5230:	0073      	lsls	r3, r6, #1
    5232:	199b      	adds	r3, r3, r6
    5234:	009b      	lsls	r3, r3, #2
    5236:	4a2f      	ldr	r2, [pc, #188]	; (52f4 <mac_gts_allocate+0x188>)
    5238:	18d3      	adds	r3, r2, r3
    523a:	2207      	movs	r2, #7
    523c:	80da      	strh	r2, [r3, #6]
    523e:	e00c      	b.n	525a <mac_gts_allocate+0xee>
				aGTSDescPersistenceTime;
	} else {
		mac_pan_gts_table[mac_pan_gts_table_len].ExpiryCount
			= GTS_EXPIRY_BO_0_TO_8 +
    5240:	0073      	lsls	r3, r6, #1
    5242:	199b      	adds	r3, r3, r6
    5244:	009b      	lsls	r3, r3, #2
    5246:	2209      	movs	r2, #9
    5248:	4654      	mov	r4, sl
    524a:	1b12      	subs	r2, r2, r4
    524c:	2401      	movs	r4, #1
    524e:	4094      	lsls	r4, r2
    5250:	1c22      	adds	r2, r4, #0
    5252:	3205      	adds	r2, #5
    5254:	4c27      	ldr	r4, [pc, #156]	; (52f4 <mac_gts_allocate+0x188>)
    5256:	18e3      	adds	r3, r4, r3
    5258:	80da      	strh	r2, [r3, #6]
				aGTSDescPersistenceTime;
	}

	mac_final_cap_slot -= GtsCharacteristics.GtsLength;
    525a:	4b22      	ldr	r3, [pc, #136]	; (52e4 <mac_gts_allocate+0x178>)
    525c:	7018      	strb	r0, [r3, #0]

	++mac_pan_gts_table_len;
    525e:	1c73      	adds	r3, r6, #1
    5260:	b2db      	uxtb	r3, r3
    5262:	4a1e      	ldr	r2, [pc, #120]	; (52dc <mac_gts_allocate+0x170>)
    5264:	7013      	strb	r3, [r2, #0]

	for (Index = mac_pan_gts_table_len; Index < MAX_GTS_ON_PANC; Index++) {
    5266:	2b06      	cmp	r3, #6
    5268:	d823      	bhi.n	52b2 <mac_gts_allocate+0x146>
		if (mac_pan_gts_table[Index].DevShortAddr == DevAddress &&
    526a:	4c22      	ldr	r4, [pc, #136]	; (52f4 <mac_gts_allocate+0x188>)
				mac_pan_gts_table[Index].GtsDesc.GtsDirection ==
				GtsCharacteristics.GtsDirection) {
			mac_pan_gts_table[Index].PersistenceCount = 0;
    526c:	2600      	movs	r6, #0
	mac_final_cap_slot -= GtsCharacteristics.GtsLength;

	++mac_pan_gts_table_len;

	for (Index = mac_pan_gts_table_len; Index < MAX_GTS_ON_PANC; Index++) {
		if (mac_pan_gts_table[Index].DevShortAddr == DevAddress &&
    526e:	005a      	lsls	r2, r3, #1
    5270:	18d2      	adds	r2, r2, r3
    5272:	0092      	lsls	r2, r2, #2
    5274:	18a2      	adds	r2, r4, r2
    5276:	8892      	ldrh	r2, [r2, #4]
    5278:	428a      	cmp	r2, r1
    527a:	d116      	bne.n	52aa <mac_gts_allocate+0x13e>
				mac_pan_gts_table[Index].GtsDesc.GtsDirection ==
    527c:	005a      	lsls	r2, r3, #1
    527e:	18d2      	adds	r2, r2, r3
    5280:	0092      	lsls	r2, r2, #2
    5282:	4f1c      	ldr	r7, [pc, #112]	; (52f4 <mac_gts_allocate+0x188>)
    5284:	18ba      	adds	r2, r7, r2
	mac_final_cap_slot -= GtsCharacteristics.GtsLength;

	++mac_pan_gts_table_len;

	for (Index = mac_pan_gts_table_len; Index < MAX_GTS_ON_PANC; Index++) {
		if (mac_pan_gts_table[Index].DevShortAddr == DevAddress &&
    5286:	7a92      	ldrb	r2, [r2, #10]
    5288:	42aa      	cmp	r2, r5
    528a:	d10e      	bne.n	52aa <mac_gts_allocate+0x13e>
				mac_pan_gts_table[Index].GtsDesc.GtsDirection ==
				GtsCharacteristics.GtsDirection) {
			mac_pan_gts_table[Index].PersistenceCount = 0;
    528c:	005a      	lsls	r2, r3, #1
    528e:	18d7      	adds	r7, r2, r3
    5290:	00bf      	lsls	r7, r7, #2
    5292:	46b8      	mov	r8, r7
    5294:	4f17      	ldr	r7, [pc, #92]	; (52f4 <mac_gts_allocate+0x188>)
    5296:	44b8      	add	r8, r7
    5298:	2708      	movs	r7, #8
    529a:	44b8      	add	r8, r7
    529c:	4647      	mov	r7, r8
    529e:	70fe      	strb	r6, [r7, #3]
			mac_pan_gts_table[Index].ExpiryCount = 0;
    52a0:	18d2      	adds	r2, r2, r3
    52a2:	0092      	lsls	r2, r2, #2
    52a4:	4813      	ldr	r0, [pc, #76]	; (52f4 <mac_gts_allocate+0x188>)
    52a6:	1882      	adds	r2, r0, r2
    52a8:	80d6      	strh	r6, [r2, #6]

	mac_final_cap_slot -= GtsCharacteristics.GtsLength;

	++mac_pan_gts_table_len;

	for (Index = mac_pan_gts_table_len; Index < MAX_GTS_ON_PANC; Index++) {
    52aa:	3301      	adds	r3, #1
    52ac:	b2db      	uxtb	r3, r3
    52ae:	2b07      	cmp	r3, #7
    52b0:	d1dd      	bne.n	526e <mac_gts_allocate+0x102>
			mac_pan_gts_table[Index].ExpiryCount = 0;
		}
	}

	LEAVE_CRITICAL_REGION();
	return true;
    52b2:	2001      	movs	r0, #1
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    52b4:	465a      	mov	r2, fp
    52b6:	2a00      	cmp	r2, #0
    52b8:	d009      	beq.n	52ce <mac_gts_allocate+0x162>
		cpu_irq_enable();
    52ba:	2201      	movs	r2, #1
    52bc:	4b0c      	ldr	r3, [pc, #48]	; (52f0 <mac_gts_allocate+0x184>)
    52be:	701a      	strb	r2, [r3, #0]
    52c0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    52c4:	b662      	cpsie	i
    52c6:	e002      	b.n	52ce <mac_gts_allocate+0x162>
			minCAPLength[tal_pib.BeaconOrder])) ||
			(tal_pib.BeaconOrder >= 4 &&
			((mac_final_cap_slot +
			1) - GtsCharacteristics.GtsLength) < 1)
			) {
		return false;
    52c8:	2000      	movs	r0, #0
    52ca:	e000      	b.n	52ce <mac_gts_allocate+0x162>

	for (Index = 0; Index < mac_pan_gts_table_len; Index++) {
		if (mac_pan_gts_table[Index].DevShortAddr == DevAddress &&
				mac_pan_gts_table[Index].GtsDesc.GtsDirection ==
				GtsCharacteristics.GtsDirection) {
			return false;
    52cc:	2000      	movs	r0, #0
		}
	}

	LEAVE_CRITICAL_REGION();
	return true;
}
    52ce:	bc3c      	pop	{r2, r3, r4, r5}
    52d0:	4690      	mov	r8, r2
    52d2:	4699      	mov	r9, r3
    52d4:	46a2      	mov	sl, r4
    52d6:	46ab      	mov	fp, r5
    52d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52da:	46c0      	nop			; (mov r8, r8)
    52dc:	200002b8 	.word	0x200002b8
    52e0:	20001518 	.word	0x20001518
    52e4:	200012c3 	.word	0x200012c3
    52e8:	0000ed04 	.word	0x0000ed04
    52ec:	20001398 	.word	0x20001398
    52f0:	20000008 	.word	0x20000008
    52f4:	20001394 	.word	0x20001394

000052f8 <process_deallocate_data_q>:
	}
}

#endif
static void process_deallocate_data_q(queue_t *q_ptr)
{
    52f8:	b570      	push	{r4, r5, r6, lr}
    52fa:	1c04      	adds	r4, r0, #0
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
    52fc:	7a03      	ldrb	r3, [r0, #8]
    52fe:	2b00      	cmp	r3, #0
    5300:	d015      	beq.n	532e <process_deallocate_data_q+0x36>
		buf_ptr = qmm_queue_remove(q_ptr, NULL);
    5302:	4e0b      	ldr	r6, [pc, #44]	; (5330 <process_deallocate_data_q+0x38>)

		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);

		mac_gen_mcps_data_conf(
    5304:	4d0b      	ldr	r5, [pc, #44]	; (5334 <process_deallocate_data_q+0x3c>)
static void process_deallocate_data_q(queue_t *q_ptr)
{
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
		buf_ptr = qmm_queue_remove(q_ptr, NULL);
    5306:	1c20      	adds	r0, r4, #0
    5308:	2100      	movs	r1, #0
    530a:	47b0      	blx	r6

		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    530c:	7802      	ldrb	r2, [r0, #0]
    530e:	7843      	ldrb	r3, [r0, #1]
    5310:	021b      	lsls	r3, r3, #8
    5312:	4313      	orrs	r3, r2
    5314:	7882      	ldrb	r2, [r0, #2]
    5316:	0412      	lsls	r2, r2, #16
    5318:	4313      	orrs	r3, r2
    531a:	78c2      	ldrb	r2, [r0, #3]
    531c:	0612      	lsls	r2, r2, #24
    531e:	4313      	orrs	r3, r2

		mac_gen_mcps_data_conf(
    5320:	795a      	ldrb	r2, [r3, #5]
    5322:	21e6      	movs	r1, #230	; 0xe6
    5324:	2300      	movs	r3, #0
    5326:	47a8      	blx	r5
#endif
static void process_deallocate_data_q(queue_t *q_ptr)
{
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
    5328:	7a23      	ldrb	r3, [r4, #8]
    532a:	2b00      	cmp	r3, #0
    532c:	d1eb      	bne.n	5306 <process_deallocate_data_q+0xe>
				0);
			#else
				transmit_frame->msduHandle);
			#endif  /* ENABLE_TSTAMP */
	}
}
    532e:	bd70      	pop	{r4, r5, r6, pc}
    5330:	0000a0c5 	.word	0x0000a0c5
    5334:	000063cd 	.word	0x000063cd

00005338 <mac_gts_deallocate>:
#endif /* FFD */

#ifdef FFD
bool mac_gts_deallocate(gts_char_t GtsCharacteristics, uint16_t DevAddress,
		bool persist)
{
    5338:	b5f0      	push	{r4, r5, r6, r7, lr}
    533a:	465f      	mov	r7, fp
    533c:	4656      	mov	r6, sl
    533e:	464d      	mov	r5, r9
    5340:	4644      	mov	r4, r8
    5342:	b4f0      	push	{r4, r5, r6, r7}
    5344:	b08b      	sub	sp, #44	; 0x2c
    5346:	9204      	str	r2, [sp, #16]
    5348:	0703      	lsls	r3, r0, #28
    534a:	0f1b      	lsrs	r3, r3, #28
    534c:	4698      	mov	r8, r3
    534e:	06c0      	lsls	r0, r0, #27
    5350:	0fc3      	lsrs	r3, r0, #31
    5352:	466a      	mov	r2, sp
    5354:	7213      	strb	r3, [r2, #8]
    5356:	b2dc      	uxtb	r4, r3
    5358:	46a4      	mov	ip, r4
	uint8_t table_index;
	uint8_t table_index1;
	uint8_t temp_slot = FINAL_CAP_SLOT_DEFAULT + 1;
	queue_t *temp_ptr_q;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
    535a:	4b6c      	ldr	r3, [pc, #432]	; (550c <mac_gts_deallocate+0x1d4>)
    535c:	781c      	ldrb	r4, [r3, #0]
    535e:	2c00      	cmp	r4, #0
    5360:	d100      	bne.n	5364 <mac_gts_deallocate+0x2c>
    5362:	e0c8      	b.n	54f6 <mac_gts_deallocate+0x1be>
    5364:	4e6a      	ldr	r6, [pc, #424]	; (5510 <mac_gts_deallocate+0x1d8>)
    5366:	2500      	movs	r5, #0
bool mac_gts_deallocate(gts_char_t GtsCharacteristics, uint16_t DevAddress,
		bool persist)
{
	uint8_t table_index;
	uint8_t table_index1;
	uint8_t temp_slot = FINAL_CAP_SLOT_DEFAULT + 1;
    5368:	2310      	movs	r3, #16
    536a:	b2ef      	uxtb	r7, r5
    536c:	46b9      	mov	r9, r7

	for (table_index = 0; table_index < mac_pan_gts_table_len;
			table_index++) {
		/* Check to identify the GTS to be deallocated from the
		 *table...*/
		if (mac_pan_gts_table[table_index].DevShortAddr == DevAddress &&
    536e:	1c28      	adds	r0, r5, #0
    5370:	1c37      	adds	r7, r6, #0
    5372:	8832      	ldrh	r2, [r6, #0]
    5374:	428a      	cmp	r2, r1
    5376:	d000      	beq.n	537a <mac_gts_deallocate+0x42>
    5378:	e0b3      	b.n	54e2 <mac_gts_deallocate+0x1aa>
    537a:	79b2      	ldrb	r2, [r6, #6]
    537c:	4562      	cmp	r2, ip
    537e:	d000      	beq.n	5382 <mac_gts_deallocate+0x4a>
    5380:	e0af      	b.n	54e2 <mac_gts_deallocate+0x1aa>
				mac_pan_gts_table[table_index].GtsDesc.
				GtsDirection ==
				GtsCharacteristics.GtsDirection &&
				mac_pan_gts_table[table_index].GtsDesc.GtsLength
    5382:	7972      	ldrb	r2, [r6, #5]
		/* Check to identify the GTS to be deallocated from the
		 *table...*/
		if (mac_pan_gts_table[table_index].DevShortAddr == DevAddress &&
				mac_pan_gts_table[table_index].GtsDesc.
				GtsDirection ==
				GtsCharacteristics.GtsDirection &&
    5384:	4542      	cmp	r2, r8
    5386:	d000      	beq.n	538a <mac_gts_deallocate+0x52>
    5388:	e0ab      	b.n	54e2 <mac_gts_deallocate+0x1aa>
    538a:	4692      	mov	sl, r2
    538c:	464a      	mov	r2, r9
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    538e:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    5392:	4277      	negs	r7, r6
    5394:	4177      	adcs	r7, r6
    5396:	9707      	str	r7, [sp, #28]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    5398:	b672      	cpsid	i
    539a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    539e:	2700      	movs	r7, #0
    53a0:	4e5c      	ldr	r6, [pc, #368]	; (5514 <mac_gts_deallocate+0x1dc>)
    53a2:	7037      	strb	r7, [r6, #0]
				mac_pan_gts_table[table_index].GtsDesc.GtsLength
				== GtsCharacteristics.GtsLength) {
			ENTER_CRITICAL_REGION();
			temp_ptr_q = mac_pan_gts_table[table_index].gts_data_q;
    53a4:	0047      	lsls	r7, r0, #1
    53a6:	183f      	adds	r7, r7, r0
    53a8:	00bf      	lsls	r7, r7, #2
    53aa:	4e5b      	ldr	r6, [pc, #364]	; (5518 <mac_gts_deallocate+0x1e0>)
    53ac:	59bf      	ldr	r7, [r7, r6]
    53ae:	9706      	str	r7, [sp, #24]

			for (table_index1 = table_index;
					table_index1 <
					(mac_pan_gts_table_len - 1);
    53b0:	1e66      	subs	r6, r4, #1
    53b2:	9605      	str	r6, [sp, #20]
				mac_pan_gts_table[table_index].GtsDesc.GtsLength
				== GtsCharacteristics.GtsLength) {
			ENTER_CRITICAL_REGION();
			temp_ptr_q = mac_pan_gts_table[table_index].gts_data_q;

			for (table_index1 = table_index;
    53b4:	42b5      	cmp	r5, r6
    53b6:	da3e      	bge.n	5436 <mac_gts_deallocate+0xfe>
					table_index1 <
					(mac_pan_gts_table_len - 1);
					table_index1++) {
				mac_pan_gts_table[table_index1].DevShortAddr
					= mac_pan_gts_table[table_index1
						+ 1].DevShortAddr;
    53b8:	4e57      	ldr	r6, [pc, #348]	; (5518 <mac_gts_deallocate+0x1e0>)
				mac_pan_gts_table[table_index1].ExpiryCount
					= mac_pan_gts_table[table_index1
						+ 1].ExpiryCount;

				mac_pan_gts_table[table_index1].PersistenceCount
					= aGTSDescPersistenceTime;
    53ba:	4655      	mov	r5, sl
    53bc:	9508      	str	r5, [sp, #32]
    53be:	4698      	mov	r8, r3
    53c0:	9409      	str	r4, [sp, #36]	; 0x24
    53c2:	468b      	mov	fp, r1
					table_index1 <
					(mac_pan_gts_table_len - 1);
					table_index1++) {
				mac_pan_gts_table[table_index1].DevShortAddr
					= mac_pan_gts_table[table_index1
						+ 1].DevShortAddr;
    53c4:	1c47      	adds	r7, r0, #1
    53c6:	9701      	str	r7, [sp, #4]
    53c8:	007f      	lsls	r7, r7, #1
    53ca:	46b9      	mov	r9, r7
    53cc:	9b01      	ldr	r3, [sp, #4]
    53ce:	1c19      	adds	r1, r3, #0
    53d0:	4449      	add	r1, r9
    53d2:	0089      	lsls	r1, r1, #2
    53d4:	1871      	adds	r1, r6, r1
    53d6:	888b      	ldrh	r3, [r1, #4]
			for (table_index1 = table_index;
					table_index1 <
					(mac_pan_gts_table_len - 1);
					table_index1++) {
				mac_pan_gts_table[table_index1].DevShortAddr
					= mac_pan_gts_table[table_index1
    53d8:	0044      	lsls	r4, r0, #1
    53da:	9400      	str	r4, [sp, #0]
    53dc:	1824      	adds	r4, r4, r0
    53de:	00a4      	lsls	r4, r4, #2
    53e0:	1934      	adds	r4, r6, r4
    53e2:	80a3      	strh	r3, [r4, #4]
						+ 1].DevShortAddr;

				mac_pan_gts_table[table_index1].GtsDesc.
				GtsDirection
					= mac_pan_gts_table[table_index1
						+ 1].GtsDesc.GtsDirection;
    53e4:	2508      	movs	r5, #8
    53e6:	186d      	adds	r5, r5, r1
    53e8:	46ac      	mov	ip, r5
    53ea:	78af      	ldrb	r7, [r5, #2]
					= mac_pan_gts_table[table_index1
						+ 1].DevShortAddr;

				mac_pan_gts_table[table_index1].GtsDesc.
				GtsDirection
					= mac_pan_gts_table[table_index1
    53ec:	72a7      	strb	r7, [r4, #10]
						+ 1].GtsDesc.GtsDirection;

				mac_pan_gts_table[table_index1].GtsDesc.
				GtsLength
					= mac_pan_gts_table[table_index1
						+ 1].GtsDesc.GtsLength;
    53ee:	786d      	ldrb	r5, [r5, #1]
					= mac_pan_gts_table[table_index1
						+ 1].GtsDesc.GtsDirection;

				mac_pan_gts_table[table_index1].GtsDesc.
				GtsLength
					= mac_pan_gts_table[table_index1
    53f0:	7265      	strb	r5, [r4, #9]
						+ 1].GtsDesc.GtsLength;

				mac_pan_gts_table[table_index1].GtsDesc.
				GtsStartingSlot
					= temp_slot -
    53f2:	4667      	mov	r7, ip
    53f4:	787f      	ldrb	r7, [r7, #1]
    53f6:	4645      	mov	r5, r8
    53f8:	1bed      	subs	r5, r5, r7
    53fa:	7225      	strb	r5, [r4, #8]
						mac_pan_gts_table[table_index1 +
						1].GtsDesc.GtsLength;

				mac_pan_gts_table[table_index1].ExpiryCount
					= mac_pan_gts_table[table_index1
						+ 1].ExpiryCount;
    53fc:	88c9      	ldrh	r1, [r1, #6]
					= temp_slot -
						mac_pan_gts_table[table_index1 +
						1].GtsDesc.GtsLength;

				mac_pan_gts_table[table_index1].ExpiryCount
					= mac_pan_gts_table[table_index1
    53fe:	80e1      	strh	r1, [r4, #6]
						+ 1].ExpiryCount;

				mac_pan_gts_table[table_index1].PersistenceCount
					= aGTSDescPersistenceTime;
    5400:	2704      	movs	r7, #4
    5402:	72e7      	strb	r7, [r4, #11]

				mac_pan_gts_table[table_index1].gts_data_q
					= mac_pan_gts_table[table_index1
						+ 1].gts_data_q;
    5404:	9901      	ldr	r1, [sp, #4]
    5406:	1c0f      	adds	r7, r1, #0
    5408:	444f      	add	r7, r9
    540a:	00bf      	lsls	r7, r7, #2
    540c:	59b9      	ldr	r1, [r7, r6]

				mac_pan_gts_table[table_index1].PersistenceCount
					= aGTSDescPersistenceTime;

				mac_pan_gts_table[table_index1].gts_data_q
					= mac_pan_gts_table[table_index1
    540e:	9c00      	ldr	r4, [sp, #0]
    5410:	1823      	adds	r3, r4, r0
    5412:	009b      	lsls	r3, r3, #2
    5414:	5199      	str	r1, [r3, r6]
						+ 1].gts_data_q;

				temp_slot
					-= mac_pan_gts_table[table_index1].
						GtsDesc
						.GtsLength;
    5416:	18f0      	adds	r0, r6, r3
				mac_pan_gts_table[table_index1].gts_data_q
					= mac_pan_gts_table[table_index1
						+ 1].gts_data_q;

				temp_slot
					-= mac_pan_gts_table[table_index1].
    5418:	7a43      	ldrb	r3, [r0, #9]
    541a:	4645      	mov	r5, r8
    541c:	1aeb      	subs	r3, r5, r3
    541e:	b2db      	uxtb	r3, r3
    5420:	4698      	mov	r8, r3
			temp_ptr_q = mac_pan_gts_table[table_index].gts_data_q;

			for (table_index1 = table_index;
					table_index1 <
					(mac_pan_gts_table_len - 1);
					table_index1++) {
    5422:	3201      	adds	r2, #1
    5424:	b2d2      	uxtb	r2, r2
				== GtsCharacteristics.GtsLength) {
			ENTER_CRITICAL_REGION();
			temp_ptr_q = mac_pan_gts_table[table_index].gts_data_q;

			for (table_index1 = table_index;
					table_index1 <
    5426:	1c10      	adds	r0, r2, #0
				mac_pan_gts_table[table_index].GtsDesc.GtsLength
				== GtsCharacteristics.GtsLength) {
			ENTER_CRITICAL_REGION();
			temp_ptr_q = mac_pan_gts_table[table_index].gts_data_q;

			for (table_index1 = table_index;
    5428:	9f05      	ldr	r7, [sp, #20]
    542a:	42ba      	cmp	r2, r7
    542c:	dbca      	blt.n	53c4 <mac_gts_deallocate+0x8c>
    542e:	9908      	ldr	r1, [sp, #32]
    5430:	468a      	mov	sl, r1
    5432:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5434:	4659      	mov	r1, fp
					-= mac_pan_gts_table[table_index1].
						GtsDesc
						.GtsLength;
			}

			memset(&mac_pan_gts_table[table_index1], 0x00,
    5436:	0046      	lsls	r6, r0, #1
    5438:	1837      	adds	r7, r6, r0
    543a:	00bf      	lsls	r7, r7, #2
    543c:	4d36      	ldr	r5, [pc, #216]	; (5518 <mac_gts_deallocate+0x1e0>)
    543e:	46a8      	mov	r8, r5
    5440:	4447      	add	r7, r8
    5442:	2500      	movs	r5, #0
    5444:	607d      	str	r5, [r7, #4]
    5446:	60bd      	str	r5, [r7, #8]
					sizeof(mac_pan_gts_mgmt_t));

			mac_pan_gts_table[table_index1].gts_data_q = temp_ptr_q;
    5448:	1830      	adds	r0, r6, r0
    544a:	0080      	lsls	r0, r0, #2
    544c:	9f06      	ldr	r7, [sp, #24]
    544e:	4646      	mov	r6, r8
    5450:	5187      	str	r7, [r0, r6]

			--mac_pan_gts_table_len;
    5452:	3c01      	subs	r4, #1
    5454:	482d      	ldr	r0, [pc, #180]	; (550c <mac_gts_deallocate+0x1d4>)
    5456:	7004      	strb	r4, [r0, #0]

			mac_final_cap_slot = temp_slot - 1;
    5458:	3b01      	subs	r3, #1
    545a:	4830      	ldr	r0, [pc, #192]	; (551c <mac_gts_deallocate+0x1e4>)
    545c:	7003      	strb	r3, [r0, #0]

			for (; table_index1 < MAX_GTS_ON_PANC; table_index1++) {
    545e:	2a06      	cmp	r2, #6
    5460:	d819      	bhi.n	5496 <mac_gts_deallocate+0x15e>
				/* mac_pan_gts_table[table_index1].PersistenceCount
				 * = mac_pan_gts_table[table_index1 +
				 * 1].PersistenceCount; */
				if (0 <
						mac_pan_gts_table[table_index1 +
						1].PersistenceCount) {
    5462:	4645      	mov	r5, r8
					memcpy(&mac_pan_gts_table[table_index1],
    5464:	1c34      	adds	r4, r6, #0
    5466:	468c      	mov	ip, r1
				/*  */
				/* mac_pan_gts_table[table_index1].PersistenceCount
				 * = mac_pan_gts_table[table_index1 +
				 * 1].PersistenceCount; */
				if (0 <
						mac_pan_gts_table[table_index1 +
    5468:	1c53      	adds	r3, r2, #1
						1].PersistenceCount) {
    546a:	0058      	lsls	r0, r3, #1
    546c:	18c0      	adds	r0, r0, r3
    546e:	0080      	lsls	r0, r0, #2
    5470:	1828      	adds	r0, r5, r0
				 * 1].ExpiryCount; */
				/*  */
				/* mac_pan_gts_table[table_index1].PersistenceCount
				 * = mac_pan_gts_table[table_index1 +
				 * 1].PersistenceCount; */
				if (0 <
    5472:	7ac0      	ldrb	r0, [r0, #11]
    5474:	2800      	cmp	r0, #0
    5476:	d009      	beq.n	548c <mac_gts_deallocate+0x154>
						mac_pan_gts_table[table_index1 +
						1].PersistenceCount) {
					memcpy(&mac_pan_gts_table[table_index1],
    5478:	0050      	lsls	r0, r2, #1
    547a:	1880      	adds	r0, r0, r2
    547c:	0080      	lsls	r0, r0, #2
    547e:	005e      	lsls	r6, r3, #1
    5480:	18f3      	adds	r3, r6, r3
    5482:	009b      	lsls	r3, r3, #2
    5484:	1820      	adds	r0, r4, r0
    5486:	18e3      	adds	r3, r4, r3
    5488:	cbc2      	ldmia	r3!, {r1, r6, r7}
    548a:	c0c2      	stmia	r0!, {r1, r6, r7}

			--mac_pan_gts_table_len;

			mac_final_cap_slot = temp_slot - 1;

			for (; table_index1 < MAX_GTS_ON_PANC; table_index1++) {
    548c:	3201      	adds	r2, #1
    548e:	b2d2      	uxtb	r2, r2
    5490:	2a07      	cmp	r2, #7
    5492:	d1e9      	bne.n	5468 <mac_gts_deallocate+0x130>
    5494:	4661      	mov	r1, ip
							sizeof(
								mac_pan_gts_mgmt_t));
				}
			}

			if (persist) {
    5496:	9a04      	ldr	r2, [sp, #16]
    5498:	2a00      	cmp	r2, #0
    549a:	d010      	beq.n	54be <mac_gts_deallocate+0x186>
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].DevShortAddr = DevAddress;
    549c:	4b1e      	ldr	r3, [pc, #120]	; (5518 <mac_gts_deallocate+0x1e0>)
    549e:	224c      	movs	r2, #76	; 0x4c
    54a0:	5299      	strh	r1, [r3, r2]
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].GtsDesc.GtsDirection
					= GtsCharacteristics.
    54a2:	2252      	movs	r2, #82	; 0x52
    54a4:	466c      	mov	r4, sp
    54a6:	7a24      	ldrb	r4, [r4, #8]
    54a8:	549c      	strb	r4, [r3, r2]
						GtsDirection;
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].GtsDesc.GtsLength
					= GtsCharacteristics.GtsLength;
    54aa:	2251      	movs	r2, #81	; 0x51
    54ac:	4655      	mov	r5, sl
    54ae:	549d      	strb	r5, [r3, r2]
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].GtsDesc.GtsStartingSlot = 0;
    54b0:	2100      	movs	r1, #0
    54b2:	2250      	movs	r2, #80	; 0x50
    54b4:	5499      	strb	r1, [r3, r2]
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].PersistenceCount
					= aGTSDescPersistenceTime;
    54b6:	2104      	movs	r1, #4
    54b8:	2253      	movs	r2, #83	; 0x53
    54ba:	5499      	strb	r1, [r3, r2]
    54bc:	e003      	b.n	54c6 <mac_gts_deallocate+0x18e>
			} else {
				mac_pan_gts_table[MAX_GTS_ON_PANC -
				1].PersistenceCount = 0;
    54be:	2100      	movs	r1, #0
    54c0:	2353      	movs	r3, #83	; 0x53
    54c2:	4a15      	ldr	r2, [pc, #84]	; (5518 <mac_gts_deallocate+0x1e0>)
    54c4:	54d1      	strb	r1, [r2, r3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    54c6:	9e07      	ldr	r6, [sp, #28]
    54c8:	2e00      	cmp	r6, #0
    54ca:	d005      	beq.n	54d8 <mac_gts_deallocate+0x1a0>
		cpu_irq_enable();
    54cc:	2201      	movs	r2, #1
    54ce:	4b11      	ldr	r3, [pc, #68]	; (5514 <mac_gts_deallocate+0x1dc>)
    54d0:	701a      	strb	r2, [r3, #0]
    54d2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    54d6:	b662      	cpsie	i
			}

			LEAVE_CRITICAL_REGION();
			process_deallocate_data_q(temp_ptr_q);
    54d8:	9806      	ldr	r0, [sp, #24]
    54da:	4b11      	ldr	r3, [pc, #68]	; (5520 <mac_gts_deallocate+0x1e8>)
    54dc:	4798      	blx	r3
			return true;
    54de:	2001      	movs	r0, #1
    54e0:	e00c      	b.n	54fc <mac_gts_deallocate+0x1c4>
		} else {
			temp_slot
				-= mac_pan_gts_table[table_index].GtsDesc.
    54e2:	797a      	ldrb	r2, [r7, #5]
    54e4:	1a9b      	subs	r3, r3, r2
    54e6:	b2db      	uxtb	r3, r3
    54e8:	3501      	adds	r5, #1
    54ea:	360c      	adds	r6, #12
	uint8_t table_index;
	uint8_t table_index1;
	uint8_t temp_slot = FINAL_CAP_SLOT_DEFAULT + 1;
	queue_t *temp_ptr_q;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
    54ec:	b2ea      	uxtb	r2, r5
    54ee:	42a2      	cmp	r2, r4
    54f0:	d200      	bcs.n	54f4 <mac_gts_deallocate+0x1bc>
    54f2:	e73a      	b.n	536a <mac_gts_deallocate+0x32>
    54f4:	e001      	b.n	54fa <mac_gts_deallocate+0x1c2>
			temp_slot
				-= mac_pan_gts_table[table_index].GtsDesc.
					GtsLength;
		}
	}
	return false;
    54f6:	2000      	movs	r0, #0
    54f8:	e000      	b.n	54fc <mac_gts_deallocate+0x1c4>
    54fa:	2000      	movs	r0, #0
}
    54fc:	b00b      	add	sp, #44	; 0x2c
    54fe:	bc3c      	pop	{r2, r3, r4, r5}
    5500:	4690      	mov	r8, r2
    5502:	4699      	mov	r9, r3
    5504:	46a2      	mov	sl, r4
    5506:	46ab      	mov	fp, r5
    5508:	bdf0      	pop	{r4, r5, r6, r7, pc}
    550a:	46c0      	nop			; (mov r8, r8)
    550c:	200002b8 	.word	0x200002b8
    5510:	20001398 	.word	0x20001398
    5514:	20000008 	.word	0x20000008
    5518:	20001394 	.word	0x20001394
    551c:	200012c3 	.word	0x200012c3
    5520:	000052f9 	.word	0x000052f9

00005524 <mac_send_gts_ind>:
		gts_list_ptr++;
	}
}

void mac_send_gts_ind(gts_char_t GtsChar, uint16_t dev_addr)
{
    5524:	b538      	push	{r3, r4, r5, lr}
    5526:	1c05      	adds	r5, r0, #0
    5528:	1c0c      	adds	r4, r1, #0
	buffer_t *buffer_header;
	mlme_gts_ind_t *mgi;

	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    552a:	209c      	movs	r0, #156	; 0x9c
    552c:	4b0c      	ldr	r3, [pc, #48]	; (5560 <mac_send_gts_ind+0x3c>)
    552e:	4798      	blx	r3
    5530:	1c03      	adds	r3, r0, #0
		/* Buffer is not available */
		Assert("Buffer not allocated..." == 0);
	}

	GtsChar.Reserved = 0;
	mgi = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(buffer_header);
    5532:	7801      	ldrb	r1, [r0, #0]
    5534:	7842      	ldrb	r2, [r0, #1]
    5536:	0212      	lsls	r2, r2, #8
    5538:	430a      	orrs	r2, r1
    553a:	7881      	ldrb	r1, [r0, #2]
    553c:	0409      	lsls	r1, r1, #16
    553e:	430a      	orrs	r2, r1
    5540:	78c1      	ldrb	r1, [r0, #3]
    5542:	0609      	lsls	r1, r1, #24
    5544:	430a      	orrs	r2, r1

	mgi->DeviceAddr = dev_addr;
    5546:	7054      	strb	r4, [r2, #1]
    5548:	0a24      	lsrs	r4, r4, #8
    554a:	7094      	strb	r4, [r2, #2]
	mgi->GtsChar = GtsChar;
    554c:	213f      	movs	r1, #63	; 0x3f
    554e:	400d      	ands	r5, r1
    5550:	70d5      	strb	r5, [r2, #3]
	mgi->cmdcode = MLME_GTS_INDICATION;
    5552:	2119      	movs	r1, #25
    5554:	7011      	strb	r1, [r2, #0]

	/* Append the MLME GTS indication to the MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buffer_header);
    5556:	4803      	ldr	r0, [pc, #12]	; (5564 <mac_send_gts_ind+0x40>)
    5558:	1c19      	adds	r1, r3, #0
    555a:	4b03      	ldr	r3, [pc, #12]	; (5568 <mac_send_gts_ind+0x44>)
    555c:	4798      	blx	r3
}
    555e:	bd38      	pop	{r3, r4, r5, pc}
    5560:	00009e71 	.word	0x00009e71
    5564:	20001368 	.word	0x20001368
    5568:	0000a041 	.word	0x0000a041

0000556c <mac_gen_mlme_gts_conf>:
	return;
}

void mac_gen_mlme_gts_conf(buffer_t *buf_ptr, uint8_t status,
		gts_char_t gts_char)
{
    556c:	b510      	push	{r4, lr}
    556e:	1c03      	adds	r3, r0, #0
	mlme_gts_conf_t *gts_conf
    5570:	7804      	ldrb	r4, [r0, #0]
    5572:	7840      	ldrb	r0, [r0, #1]
    5574:	0200      	lsls	r0, r0, #8
    5576:	4320      	orrs	r0, r4
    5578:	789c      	ldrb	r4, [r3, #2]
    557a:	0424      	lsls	r4, r4, #16
    557c:	4320      	orrs	r0, r4
    557e:	78dc      	ldrb	r4, [r3, #3]
    5580:	0624      	lsls	r4, r4, #24
    5582:	4320      	orrs	r0, r4
		= (mlme_gts_conf_t *)BMM_BUFFER_POINTER(buf_ptr);

	gts_conf->cmdcode = MLME_GTS_CONFIRM;
    5584:	2418      	movs	r4, #24
    5586:	7004      	strb	r4, [r0, #0]
	gts_conf->status = status;
    5588:	7081      	strb	r1, [r0, #2]
	gts_conf->GtsChar = gts_char;
    558a:	7042      	strb	r2, [r0, #1]

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    558c:	4802      	ldr	r0, [pc, #8]	; (5598 <mac_gen_mlme_gts_conf+0x2c>)
    558e:	1c19      	adds	r1, r3, #0
    5590:	4b02      	ldr	r3, [pc, #8]	; (559c <mac_gen_mlme_gts_conf+0x30>)
    5592:	4798      	blx	r3
}
    5594:	bd10      	pop	{r4, pc}
    5596:	46c0      	nop			; (mov r8, r8)
    5598:	20001368 	.word	0x20001368
    559c:	0000a041 	.word	0x0000a041

000055a0 <mlme_gts_request>:
 * 802.15.4. Section 7.1.7.1.
 *
 * @param m The MLME-GTS.request message.
 */
void mlme_gts_request(uint8_t *m)
{
    55a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    55a2:	464f      	mov	r7, r9
    55a4:	4646      	mov	r6, r8
    55a6:	b4c0      	push	{r6, r7}
    55a8:	b083      	sub	sp, #12
    55aa:	1c04      	adds	r4, r0, #0
	mlme_gts_req_t mgr;
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
    55ac:	7803      	ldrb	r3, [r0, #0]
    55ae:	7845      	ldrb	r5, [r0, #1]
    55b0:	022d      	lsls	r5, r5, #8
    55b2:	431d      	orrs	r5, r3
    55b4:	7883      	ldrb	r3, [r0, #2]
    55b6:	041b      	lsls	r3, r3, #16
    55b8:	431d      	orrs	r5, r3
    55ba:	78c3      	ldrb	r3, [r0, #3]
    55bc:	061b      	lsls	r3, r3, #24
    55be:	431d      	orrs	r5, r3
    55c0:	a801      	add	r0, sp, #4
    55c2:	1c29      	adds	r1, r5, #0
    55c4:	2204      	movs	r2, #4
    55c6:	4b8e      	ldr	r3, [pc, #568]	; (5800 <mlme_gts_request+0x260>)
    55c8:	4798      	blx	r3
    55ca:	786b      	ldrb	r3, [r5, #1]
    55cc:	78a9      	ldrb	r1, [r5, #2]
    55ce:	0209      	lsls	r1, r1, #8
    55d0:	4319      	orrs	r1, r3
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
    55d2:	4b8c      	ldr	r3, [pc, #560]	; (5804 <mlme_gts_request+0x264>)
    55d4:	7c1a      	ldrb	r2, [r3, #16]
    55d6:	7c5e      	ldrb	r6, [r3, #17]
    55d8:	0236      	lsls	r6, r6, #8
    55da:	4316      	orrs	r6, r2
    55dc:	4b8a      	ldr	r3, [pc, #552]	; (5808 <mlme_gts_request+0x268>)
    55de:	429e      	cmp	r6, r3
    55e0:	d80b      	bhi.n	55fa <mlme_gts_request+0x5a>
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
    55e2:	4b8a      	ldr	r3, [pc, #552]	; (580c <mlme_gts_request+0x26c>)
    55e4:	7a9a      	ldrb	r2, [r3, #10]
    55e6:	7ad8      	ldrb	r0, [r3, #11]
    55e8:	0200      	lsls	r0, r0, #8
{
	mlme_gts_req_t mgr;
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
    55ea:	4310      	orrs	r0, r2
    55ec:	4a86      	ldr	r2, [pc, #536]	; (5808 <mlme_gts_request+0x268>)
    55ee:	4290      	cmp	r0, r2
    55f0:	d90a      	bls.n	5608 <mlme_gts_request+0x68>
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
			MAC_PAN_COORD_STARTED != mac_state)) {
    55f2:	4b87      	ldr	r3, [pc, #540]	; (5810 <mlme_gts_request+0x270>)
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
    55f4:	781b      	ldrb	r3, [r3, #0]
    55f6:	2b03      	cmp	r3, #3
    55f8:	d006      	beq.n	5608 <mlme_gts_request+0x68>
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
    55fa:	ab01      	add	r3, sp, #4
    55fc:	78da      	ldrb	r2, [r3, #3]
    55fe:	1c20      	adds	r0, r4, #0
    5600:	21ec      	movs	r1, #236	; 0xec
    5602:	4b84      	ldr	r3, [pc, #528]	; (5814 <mlme_gts_request+0x274>)
    5604:	4798      	blx	r3
				mgr.GtsChar);
		return;
    5606:	e0f5      	b.n	57f4 <mlme_gts_request+0x254>
	} else if (true != mac_pib.mac_GTSPermit    ||
    5608:	4b80      	ldr	r3, [pc, #512]	; (580c <mlme_gts_request+0x26c>)
    560a:	7c5b      	ldrb	r3, [r3, #17]
    560c:	2b01      	cmp	r3, #1
    560e:	d124      	bne.n	565a <mlme_gts_request+0xba>
			(0 == mgr.GtsChar.GtsLength) ||
    5610:	ab01      	add	r3, sp, #4
    5612:	78df      	ldrb	r7, [r3, #3]
    5614:	073f      	lsls	r7, r7, #28
    5616:	0f3f      	lsrs	r7, r7, #28
    5618:	b2fb      	uxtb	r3, r7
			mac_pib.mac_CoordShortAddress &&
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
    561a:	2b00      	cmp	r3, #0
    561c:	d01d      	beq.n	565a <mlme_gts_request+0xba>
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
    561e:	4a7c      	ldr	r2, [pc, #496]	; (5810 <mlme_gts_request+0x270>)
    5620:	7812      	ldrb	r2, [r2, #0]
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
    5622:	2a01      	cmp	r2, #1
    5624:	d000      	beq.n	5628 <mlme_gts_request+0x88>
    5626:	e0e2      	b.n	57ee <mlme_gts_request+0x24e>
			(MAC_ASSOCIATED == mac_state &&
    5628:	428e      	cmp	r6, r1
    562a:	d116      	bne.n	565a <mlme_gts_request+0xba>
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
    562c:	4a7a      	ldr	r2, [pc, #488]	; (5818 <mlme_gts_request+0x278>)
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
    562e:	7812      	ldrb	r2, [r2, #0]
    5630:	2a02      	cmp	r2, #2
    5632:	d112      	bne.n	565a <mlme_gts_request+0xba>
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
    5634:	aa01      	add	r2, sp, #4
    5636:	78d2      	ldrb	r2, [r2, #3]
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
    5638:	0690      	lsls	r0, r2, #26
    563a:	d442      	bmi.n	56c2 <mlme_gts_request+0x122>
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
    563c:	aa01      	add	r2, sp, #4
    563e:	78d2      	ldrb	r2, [r2, #3]
    5640:	06d2      	lsls	r2, r2, #27
    5642:	0fd2      	lsrs	r2, r2, #31
    5644:	00d1      	lsls	r1, r2, #3
    5646:	4875      	ldr	r0, [pc, #468]	; (581c <mlme_gts_request+0x27c>)
    5648:	1841      	adds	r1, r0, r1
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
    564a:	7909      	ldrb	r1, [r1, #4]
    564c:	2900      	cmp	r1, #0
    564e:	d004      	beq.n	565a <mlme_gts_request+0xba>
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
			mgr.GtsChar.GtsLength !=
			mac_dev_gts_table[mgr.GtsChar.GtsDirection].GtsLength))
    5650:	00d2      	lsls	r2, r2, #3
    5652:	1882      	adds	r2, r0, r2
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
			mgr.GtsChar.GtsLength !=
    5654:	7952      	ldrb	r2, [r2, #5]
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
    5656:	4293      	cmp	r3, r2
    5658:	d033      	beq.n	56c2 <mlme_gts_request+0x122>
			mgr.GtsChar.GtsLength !=
			mac_dev_gts_table[mgr.GtsChar.GtsDirection].GtsLength))
			)
			)
			) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_INVALID_PARAMETER,
    565a:	ab01      	add	r3, sp, #4
    565c:	78da      	ldrb	r2, [r3, #3]
    565e:	1c20      	adds	r0, r4, #0
    5660:	21e8      	movs	r1, #232	; 0xe8
    5662:	4b6c      	ldr	r3, [pc, #432]	; (5814 <mlme_gts_request+0x274>)
    5664:	4798      	blx	r3
				mgr.GtsChar);
		return;
    5666:	e0c5      	b.n	57f4 <mlme_gts_request+0x254>
	}

#ifdef FFD
	else if (MAC_PAN_COORD_STARTED == mac_state) {
		if (GTS_ALLOCATE & mgr.GtsChar.GtsCharType) {
    5668:	ab01      	add	r3, sp, #4
    566a:	78db      	ldrb	r3, [r3, #3]
    566c:	069a      	lsls	r2, r3, #26
    566e:	d513      	bpl.n	5698 <mlme_gts_request+0xf8>
			if (mac_gts_allocate(mgr.GtsChar,
    5670:	ab01      	add	r3, sp, #4
    5672:	78d8      	ldrb	r0, [r3, #3]
    5674:	4b6a      	ldr	r3, [pc, #424]	; (5820 <mlme_gts_request+0x280>)
    5676:	4798      	blx	r3
    5678:	2800      	cmp	r0, #0
    567a:	d006      	beq.n	568a <mlme_gts_request+0xea>
					mgr.DeviceShortAddr)) {
				mac_gen_mlme_gts_conf((buffer_t *)m,
    567c:	ab01      	add	r3, sp, #4
    567e:	78da      	ldrb	r2, [r3, #3]
    5680:	1c20      	adds	r0, r4, #0
    5682:	2100      	movs	r1, #0
    5684:	4b63      	ldr	r3, [pc, #396]	; (5814 <mlme_gts_request+0x274>)
    5686:	4798      	blx	r3
						MAC_SUCCESS,
						mgr.GtsChar);
				return;
    5688:	e0b4      	b.n	57f4 <mlme_gts_request+0x254>
			} else {
				mac_gen_mlme_gts_conf((buffer_t *)m,
    568a:	ab01      	add	r3, sp, #4
    568c:	78da      	ldrb	r2, [r3, #3]
    568e:	1c20      	adds	r0, r4, #0
    5690:	21eb      	movs	r1, #235	; 0xeb
    5692:	4b60      	ldr	r3, [pc, #384]	; (5814 <mlme_gts_request+0x274>)
    5694:	4798      	blx	r3
						MAC_NO_DATA,
						mgr.GtsChar);
				return;
    5696:	e0ad      	b.n	57f4 <mlme_gts_request+0x254>
			}
		} else {
			if (mac_gts_deallocate(mgr.GtsChar, mgr.DeviceShortAddr,
    5698:	ab01      	add	r3, sp, #4
    569a:	78d8      	ldrb	r0, [r3, #3]
    569c:	2201      	movs	r2, #1
    569e:	4b61      	ldr	r3, [pc, #388]	; (5824 <mlme_gts_request+0x284>)
    56a0:	4798      	blx	r3
    56a2:	2800      	cmp	r0, #0
    56a4:	d006      	beq.n	56b4 <mlme_gts_request+0x114>
					true)) {
				mac_gen_mlme_gts_conf((buffer_t *)m,
    56a6:	ab01      	add	r3, sp, #4
    56a8:	78da      	ldrb	r2, [r3, #3]
    56aa:	1c20      	adds	r0, r4, #0
    56ac:	2100      	movs	r1, #0
    56ae:	4b59      	ldr	r3, [pc, #356]	; (5814 <mlme_gts_request+0x274>)
    56b0:	4798      	blx	r3
						MAC_SUCCESS,
						mgr.GtsChar);
				return;
    56b2:	e09f      	b.n	57f4 <mlme_gts_request+0x254>
			} else {
				mac_gen_mlme_gts_conf((buffer_t *)m,
    56b4:	ab01      	add	r3, sp, #4
    56b6:	78da      	ldrb	r2, [r3, #3]
    56b8:	1c20      	adds	r0, r4, #0
    56ba:	21eb      	movs	r1, #235	; 0xeb
    56bc:	4b55      	ldr	r3, [pc, #340]	; (5814 <mlme_gts_request+0x274>)
    56be:	4798      	blx	r3
						MAC_NO_DATA,
						mgr.GtsChar);
				return;
    56c0:	e098      	b.n	57f4 <mlme_gts_request+0x254>
#endif /* FFD */
	else if (MAC_ASSOCIATED == mac_state) {
		frame_info_t *transmit_frame
			= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)m);

		mac_trx_wakeup();
    56c2:	4b59      	ldr	r3, [pc, #356]	; (5828 <mlme_gts_request+0x288>)
    56c4:	4798      	blx	r3

		/*
		 * Use the mlme gts request buffer for transmitting
		 * gts request frame.
		 */
		frame_info_t *gts_req_frame
    56c6:	7822      	ldrb	r2, [r4, #0]
    56c8:	7863      	ldrb	r3, [r4, #1]
    56ca:	021b      	lsls	r3, r3, #8
    56cc:	4313      	orrs	r3, r2
    56ce:	78a2      	ldrb	r2, [r4, #2]
    56d0:	0412      	lsls	r2, r2, #16
    56d2:	4313      	orrs	r3, r2
    56d4:	78e2      	ldrb	r2, [r4, #3]
    56d6:	0612      	lsls	r2, r2, #24
    56d8:	4313      	orrs	r3, r2
			= (frame_info_t *)(BMM_BUFFER_POINTER((buffer_t *)m));

		gts_req_frame->msg_type = GTSREQUEST;
    56da:	2209      	movs	r2, #9
    56dc:	701a      	strb	r2, [r3, #0]
		gts_req_frame->buffer_header = (buffer_t *)m;
    56de:	705c      	strb	r4, [r3, #1]
    56e0:	0a21      	lsrs	r1, r4, #8
    56e2:	7099      	strb	r1, [r3, #2]
    56e4:	0c21      	lsrs	r1, r4, #16
    56e6:	70d9      	strb	r1, [r3, #3]
    56e8:	0e21      	lsrs	r1, r4, #24
    56ea:	7119      	strb	r1, [r3, #4]
		                                                          *for
		                                                          *FCS.
		                                                          **/

		/* Update the payload field. */
		*frame_ptr++ = GTSREQUEST;
    56ec:	2198      	movs	r1, #152	; 0x98
    56ee:	545a      	strb	r2, [r3, r1]
		/* Build the GTS characteristics info. */
		*frame_ptr = *((uint8_t *)&mgr.GtsChar);
    56f0:	466a      	mov	r2, sp
    56f2:	79d1      	ldrb	r1, [r2, #7]
    56f4:	2299      	movs	r2, #153	; 0x99
    56f6:	5499      	strb	r1, [r3, r2]
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 2;

		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
    56f8:	4942      	ldr	r1, [pc, #264]	; (5804 <mlme_gts_request+0x264>)
    56fa:	7c08      	ldrb	r0, [r1, #16]
    56fc:	7c4a      	ldrb	r2, [r1, #17]
    56fe:	0212      	lsls	r2, r2, #8
    5700:	4302      	orrs	r2, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    5702:	2096      	movs	r0, #150	; 0x96
    5704:	541a      	strb	r2, [r3, r0]
    data[1] = (value >> 8) & 0xFF;
    5706:	0a12      	lsrs	r2, r2, #8
    5708:	2097      	movs	r0, #151	; 0x97
    570a:	541a      	strb	r2, [r3, r0]

		frame_ptr -= 2;
		convert_16_bit_to_byte_array(mac_pib.mac_CoordShortAddress,
    570c:	483f      	ldr	r0, [pc, #252]	; (580c <mlme_gts_request+0x26c>)
    570e:	4681      	mov	r9, r0
    5710:	7a82      	ldrb	r2, [r0, #10]
    5712:	7ac0      	ldrb	r0, [r0, #11]
    5714:	0200      	lsls	r0, r0, #8
    5716:	4302      	orrs	r2, r0
    5718:	4690      	mov	r8, r2
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    571a:	2294      	movs	r2, #148	; 0x94
    571c:	4694      	mov	ip, r2
    571e:	4642      	mov	r2, r8
    5720:	4660      	mov	r0, ip
    5722:	541a      	strb	r2, [r3, r0]
    data[1] = (value >> 8) & 0xFF;
    5724:	4640      	mov	r0, r8
    5726:	0a00      	lsrs	r0, r0, #8
    5728:	2295      	movs	r2, #149	; 0x95
    572a:	5498      	strb	r0, [r3, r2]
				FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_ACK_REQUEST | FCF_PAN_ID_COMPRESSION;

		/* Destination PAN-Id */
		frame_ptr -= 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    572c:	7c88      	ldrb	r0, [r1, #18]
    572e:	7cc9      	ldrb	r1, [r1, #19]
    5730:	0209      	lsls	r1, r1, #8
    5732:	4301      	orrs	r1, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    5734:	2092      	movs	r0, #146	; 0x92
    5736:	5419      	strb	r1, [r3, r0]
    data[1] = (value >> 8) & 0xFF;
    5738:	0a09      	lsrs	r1, r1, #8
    573a:	2093      	movs	r0, #147	; 0x93
    573c:	5419      	strb	r1, [r3, r0]

		/* Set DSN. */
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;
    573e:	4648      	mov	r0, r9
    5740:	7dc1      	ldrb	r1, [r0, #23]
    5742:	1c48      	adds	r0, r1, #1
    5744:	464a      	mov	r2, r9
    5746:	75d0      	strb	r0, [r2, #23]
    5748:	2291      	movs	r2, #145	; 0x91
    574a:	5499      	strb	r1, [r3, r2]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    574c:	2163      	movs	r1, #99	; 0x63
    574e:	228f      	movs	r2, #143	; 0x8f
    5750:	5499      	strb	r1, [r3, r2]
    data[1] = (value >> 8) & 0xFF;
    5752:	2188      	movs	r1, #136	; 0x88
    5754:	2290      	movs	r2, #144	; 0x90
    5756:	5499      	strb	r1, [r3, r2]
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
		*frame_ptr = frame_len;
    5758:	210d      	movs	r1, #13
    575a:	228e      	movs	r2, #142	; 0x8e
    575c:	5499      	strb	r1, [r3, r2]
		/* Set the FCF. */
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
    575e:	1c1a      	adds	r2, r3, #0
    5760:	328e      	adds	r2, #142	; 0x8e
		*frame_ptr = frame_len;

		/* Finished building of frame. */
		gts_req_frame->mpdu = frame_ptr;
    5762:	745a      	strb	r2, [r3, #17]
    5764:	0a11      	lsrs	r1, r2, #8
    5766:	7499      	strb	r1, [r3, #18]
    5768:	0c11      	lsrs	r1, r2, #16
    576a:	74d9      	strb	r1, [r3, #19]
    576c:	0e12      	lsrs	r2, r2, #24
    576e:	751a      	strb	r2, [r3, #20]

		tal_tx_status
			= tal_tx_frame(transmit_frame, CSMA_SLOTTED, true);
    5770:	1c28      	adds	r0, r5, #0
    5772:	2103      	movs	r1, #3
    5774:	2201      	movs	r2, #1
    5776:	4b2d      	ldr	r3, [pc, #180]	; (582c <mlme_gts_request+0x28c>)
    5778:	4798      	blx	r3
    577a:	1e01      	subs	r1, r0, #0

		if (MAC_SUCCESS == tal_tx_status) {
    577c:	d12a      	bne.n	57d4 <mlme_gts_request+0x234>
			uint8_t update_index = mgr.GtsChar.GtsDirection;
    577e:	ab01      	add	r3, sp, #4
    5780:	78da      	ldrb	r2, [r3, #3]
    5782:	06d2      	lsls	r2, r2, #27
    5784:	0fd2      	lsrs	r2, r2, #31

			if (mgr.DeviceShortAddr ==
					mac_pib.mac_CoordShortAddress) {
    5786:	4b21      	ldr	r3, [pc, #132]	; (580c <mlme_gts_request+0x26c>)
    5788:	7a99      	ldrb	r1, [r3, #10]
    578a:	7adb      	ldrb	r3, [r3, #11]
    578c:	021b      	lsls	r3, r3, #8
			= tal_tx_frame(transmit_frame, CSMA_SLOTTED, true);

		if (MAC_SUCCESS == tal_tx_status) {
			uint8_t update_index = mgr.GtsChar.GtsDirection;

			if (mgr.DeviceShortAddr ==
    578e:	430b      	orrs	r3, r1
    5790:	429e      	cmp	r6, r3
    5792:	d101      	bne.n	5798 <mlme_gts_request+0x1f8>
					mac_pib.mac_CoordShortAddress) {
				update_index |= 0x02;
    5794:	2302      	movs	r3, #2
    5796:	431a      	orrs	r2, r3
			}

			if (GTS_DEALLOCATE == mgr.GtsChar.GtsCharType) {
    5798:	ab01      	add	r3, sp, #4
    579a:	78db      	ldrb	r3, [r3, #3]
    579c:	0698      	lsls	r0, r3, #26
    579e:	d40d      	bmi.n	57bc <mlme_gts_request+0x21c>
				mac_dev_gts_table[update_index].GtsLength
					= 0;
    57a0:	00d2      	lsls	r2, r2, #3
    57a2:	4b1e      	ldr	r3, [pc, #120]	; (581c <mlme_gts_request+0x27c>)
    57a4:	189a      	adds	r2, r3, r2
    57a6:	2300      	movs	r3, #0
    57a8:	7153      	strb	r3, [r2, #5]
				mac_dev_gts_table[update_index].GtsStartingSlot
					= 0;
    57aa:	7113      	strb	r3, [r2, #4]
				mac_dev_gts_table[update_index].GtsState
					= GTS_STATE_IDLE;
    57ac:	71d3      	strb	r3, [r2, #7]
				mac_gen_mlme_gts_conf((buffer_t *)m,
    57ae:	ab01      	add	r3, sp, #4
    57b0:	78da      	ldrb	r2, [r3, #3]
    57b2:	1c20      	adds	r0, r4, #0
    57b4:	2100      	movs	r1, #0
    57b6:	4b17      	ldr	r3, [pc, #92]	; (5814 <mlme_gts_request+0x274>)
    57b8:	4798      	blx	r3
						MAC_SUCCESS, mgr.GtsChar);
				return;
    57ba:	e01b      	b.n	57f4 <mlme_gts_request+0x254>
			} else {
				mac_dev_gts_table[update_index].GtsReq_ptr = m;
    57bc:	4b17      	ldr	r3, [pc, #92]	; (581c <mlme_gts_request+0x27c>)
    57be:	00d2      	lsls	r2, r2, #3
    57c0:	50d4      	str	r4, [r2, r3]
				mac_dev_gts_table[update_index].GtsState
					= GTS_STATE_REQ_SENT;
    57c2:	189b      	adds	r3, r3, r2
    57c4:	2201      	movs	r2, #1
    57c6:	71da      	strb	r2, [r3, #7]
				mac_dev_gts_table[update_index].GtsPersistCount
					= aGTSDescPersistenceTime;
    57c8:	2104      	movs	r1, #4
    57ca:	7199      	strb	r1, [r3, #6]
				mac_dev_gts_table[update_index].GtsLength
					= mgr.GtsChar.GtsLength;
    57cc:	715f      	strb	r7, [r3, #5]
				MAKE_MAC_BUSY();
    57ce:	4b18      	ldr	r3, [pc, #96]	; (5830 <mlme_gts_request+0x290>)
    57d0:	701a      	strb	r2, [r3, #0]
    57d2:	e00f      	b.n	57f4 <mlme_gts_request+0x254>
			}
		} else {
			mac_gen_mlme_gts_conf((buffer_t *)m, tal_tx_status,
    57d4:	ab01      	add	r3, sp, #4
    57d6:	78da      	ldrb	r2, [r3, #3]
    57d8:	1c20      	adds	r0, r4, #0
    57da:	4b0e      	ldr	r3, [pc, #56]	; (5814 <mlme_gts_request+0x274>)
    57dc:	4798      	blx	r3
    57de:	e009      	b.n	57f4 <mlme_gts_request+0x254>
					mgr.GtsChar);
		}
	} else {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_INVALID_PARAMETER,
    57e0:	ab01      	add	r3, sp, #4
    57e2:	78da      	ldrb	r2, [r3, #3]
    57e4:	1c20      	adds	r0, r4, #0
    57e6:	21e8      	movs	r1, #232	; 0xe8
    57e8:	4b0a      	ldr	r3, [pc, #40]	; (5814 <mlme_gts_request+0x274>)
    57ea:	4798      	blx	r3
    57ec:	e002      	b.n	57f4 <mlme_gts_request+0x254>
				mgr.GtsChar);
		return;
	}

#ifdef FFD
	else if (MAC_PAN_COORD_STARTED == mac_state) {
    57ee:	2a03      	cmp	r2, #3
    57f0:	d1f6      	bne.n	57e0 <mlme_gts_request+0x240>
    57f2:	e739      	b.n	5668 <mlme_gts_request+0xc8>
	} else {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_INVALID_PARAMETER,
				mgr.GtsChar);
	}
	return;
}
    57f4:	b003      	add	sp, #12
    57f6:	bc0c      	pop	{r2, r3}
    57f8:	4690      	mov	r8, r2
    57fa:	4699      	mov	r9, r3
    57fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57fe:	46c0      	nop			; (mov r8, r8)
    5800:	0000cf81 	.word	0x0000cf81
    5804:	20001518 	.word	0x20001518
    5808:	0000fffd 	.word	0x0000fffd
    580c:	20001300 	.word	0x20001300
    5810:	20001364 	.word	0x20001364
    5814:	0000556d 	.word	0x0000556d
    5818:	200012c2 	.word	0x200012c2
    581c:	20001374 	.word	0x20001374
    5820:	0000516d 	.word	0x0000516d
    5824:	00005339 	.word	0x00005339
    5828:	00006e69 	.word	0x00006e69
    582c:	0000ba3d 	.word	0x0000ba3d
    5830:	20001365 	.word	0x20001365

00005834 <mac_process_gts_request>:
	qmm_queue_append(&mac_nhle_q, buf_ptr);
}

#ifdef FFD
void mac_process_gts_request(buffer_t *gts_req)
{
    5834:	b510      	push	{r4, lr}
    5836:	1c04      	adds	r4, r0, #0
	/* Use the frame reception buffer for association indication. */
	mlme_gts_ind_t *mgi = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(
    5838:	7802      	ldrb	r2, [r0, #0]
    583a:	7843      	ldrb	r3, [r0, #1]
    583c:	021b      	lsls	r3, r3, #8
    583e:	4313      	orrs	r3, r2
    5840:	7882      	ldrb	r2, [r0, #2]
    5842:	0412      	lsls	r2, r2, #16
    5844:	4313      	orrs	r3, r2
    5846:	78c2      	ldrb	r2, [r0, #3]
    5848:	0612      	lsls	r2, r2, #24
    584a:	4313      	orrs	r3, r2
			gts_req);

	mgi->DeviceAddr = mac_parse_data.src_addr.short_address;
    584c:	4a16      	ldr	r2, [pc, #88]	; (58a8 <mac_process_gts_request+0x74>)
    584e:	7cd0      	ldrb	r0, [r2, #19]
    5850:	7d11      	ldrb	r1, [r2, #20]
    5852:	0209      	lsls	r1, r1, #8
    5854:	4301      	orrs	r1, r0
    5856:	7058      	strb	r0, [r3, #1]
    5858:	0a08      	lsrs	r0, r1, #8
    585a:	7098      	strb	r0, [r3, #2]

	mgi->GtsChar = mac_parse_data.mac_payload_data.gts_req_data;
    585c:	2022      	movs	r0, #34	; 0x22
    585e:	5c12      	ldrb	r2, [r2, r0]
    5860:	70da      	strb	r2, [r3, #3]
	mgi->cmdcode = MLME_GTS_INDICATION;
    5862:	2219      	movs	r2, #25
    5864:	701a      	strb	r2, [r3, #0]

	if (GTS_ALLOCATE == (mgi->GtsChar).GtsCharType) {
    5866:	78da      	ldrb	r2, [r3, #3]
    5868:	0690      	lsls	r0, r2, #26
    586a:	d50d      	bpl.n	5888 <mac_process_gts_request+0x54>
		if (mac_gts_allocate(mgi->GtsChar, mgi->DeviceAddr)) {
    586c:	1c10      	adds	r0, r2, #0
    586e:	4b0f      	ldr	r3, [pc, #60]	; (58ac <mac_process_gts_request+0x78>)
    5870:	4798      	blx	r3
    5872:	2800      	cmp	r0, #0
    5874:	d004      	beq.n	5880 <mac_process_gts_request+0x4c>
			/* Append the MLME GTS indication to the MAC-NHLE queue.
			 **/
			qmm_queue_append(&mac_nhle_q, gts_req);
    5876:	480e      	ldr	r0, [pc, #56]	; (58b0 <mac_process_gts_request+0x7c>)
    5878:	1c21      	adds	r1, r4, #0
    587a:	4b0e      	ldr	r3, [pc, #56]	; (58b4 <mac_process_gts_request+0x80>)
    587c:	4798      	blx	r3
    587e:	e011      	b.n	58a4 <mac_process_gts_request+0x70>
		} else {
			bmm_buffer_free(gts_req);
    5880:	1c20      	adds	r0, r4, #0
    5882:	4b0d      	ldr	r3, [pc, #52]	; (58b8 <mac_process_gts_request+0x84>)
    5884:	4798      	blx	r3
    5886:	e00d      	b.n	58a4 <mac_process_gts_request+0x70>
		}
	} else {
		if (mac_gts_deallocate(mgi->GtsChar, mgi->DeviceAddr, false)) {
    5888:	78d8      	ldrb	r0, [r3, #3]
    588a:	2200      	movs	r2, #0
    588c:	4b0b      	ldr	r3, [pc, #44]	; (58bc <mac_process_gts_request+0x88>)
    588e:	4798      	blx	r3
    5890:	2800      	cmp	r0, #0
    5892:	d004      	beq.n	589e <mac_process_gts_request+0x6a>
			/* Append the MLME GTS indication to the MAC-NHLE queue.
			 **/
			qmm_queue_append(&mac_nhle_q, gts_req);
    5894:	4806      	ldr	r0, [pc, #24]	; (58b0 <mac_process_gts_request+0x7c>)
    5896:	1c21      	adds	r1, r4, #0
    5898:	4b06      	ldr	r3, [pc, #24]	; (58b4 <mac_process_gts_request+0x80>)
    589a:	4798      	blx	r3
    589c:	e002      	b.n	58a4 <mac_process_gts_request+0x70>
		} else {
			bmm_buffer_free(gts_req);
    589e:	1c20      	adds	r0, r4, #0
    58a0:	4b05      	ldr	r3, [pc, #20]	; (58b8 <mac_process_gts_request+0x84>)
    58a2:	4798      	blx	r3
		}
	}
}
    58a4:	bd10      	pop	{r4, pc}
    58a6:	46c0      	nop			; (mov r8, r8)
    58a8:	20001330 	.word	0x20001330
    58ac:	0000516d 	.word	0x0000516d
    58b0:	20001368 	.word	0x20001368
    58b4:	0000a041 	.word	0x0000a041
    58b8:	00009e85 	.word	0x00009e85
    58bc:	00005339 	.word	0x00005339

000058c0 <mac_gts_table_update>:

#endif /* FFD */

#ifdef FFD
void mac_gts_table_update(void)
{
    58c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58c2:	465f      	mov	r7, fp
    58c4:	4656      	mov	r6, sl
    58c6:	464d      	mov	r5, r9
    58c8:	4644      	mov	r4, r8
    58ca:	b4f0      	push	{r4, r5, r6, r7}
	uint8_t table_index;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
    58cc:	4b3c      	ldr	r3, [pc, #240]	; (59c0 <mac_gts_table_update+0x100>)
    58ce:	781b      	ldrb	r3, [r3, #0]
    58d0:	2b00      	cmp	r3, #0
    58d2:	d06f      	beq.n	59b4 <mac_gts_table_update+0xf4>
    58d4:	2400      	movs	r4, #0
			table_index++) {
		if (mac_pan_gts_table[table_index].ExpiryCount > 0 &&
    58d6:	4d3b      	ldr	r5, [pc, #236]	; (59c4 <mac_gts_table_update+0x104>)
    58d8:	1c2e      	adds	r6, r5, #0
				--mac_pan_gts_table[table_index].ExpiryCount ==
				0) {
			gts_char_t gts_char;
			uint16_t dev_addr
    58da:	1c2f      	adds	r7, r5, #0
{
	uint8_t table_index;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
			table_index++) {
		if (mac_pan_gts_table[table_index].ExpiryCount > 0 &&
    58dc:	0063      	lsls	r3, r4, #1
    58de:	191b      	adds	r3, r3, r4
    58e0:	009b      	lsls	r3, r3, #2
    58e2:	18eb      	adds	r3, r5, r3
    58e4:	88db      	ldrh	r3, [r3, #6]
    58e6:	2b00      	cmp	r3, #0
    58e8:	d05e      	beq.n	59a8 <mac_gts_table_update+0xe8>
				--mac_pan_gts_table[table_index].ExpiryCount ==
    58ea:	3b01      	subs	r3, #1
    58ec:	b29b      	uxth	r3, r3
{
	uint8_t table_index;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
			table_index++) {
		if (mac_pan_gts_table[table_index].ExpiryCount > 0 &&
    58ee:	0061      	lsls	r1, r4, #1
    58f0:	1909      	adds	r1, r1, r4
    58f2:	0089      	lsls	r1, r1, #2
    58f4:	1871      	adds	r1, r6, r1
    58f6:	80cb      	strh	r3, [r1, #6]
    58f8:	2b00      	cmp	r3, #0
    58fa:	d155      	bne.n	59a8 <mac_gts_table_update+0xe8>
				--mac_pan_gts_table[table_index].ExpiryCount ==
				0) {
			gts_char_t gts_char;
			uint16_t dev_addr
    58fc:	0063      	lsls	r3, r4, #1
    58fe:	1919      	adds	r1, r3, r4
    5900:	0089      	lsls	r1, r1, #2
    5902:	1879      	adds	r1, r7, r1
    5904:	8888      	ldrh	r0, [r1, #4]
    5906:	4681      	mov	r9, r0
				= mac_pan_gts_table[table_index].DevShortAddr;
			gts_char.GtsDirection
				= mac_pan_gts_table[table_index].GtsDesc
					.GtsDirection;
    5908:	7a89      	ldrb	r1, [r1, #10]
    590a:	468a      	mov	sl, r1
			gts_char.GtsLength
				= mac_pan_gts_table[table_index].GtsDesc
					.GtsLength;
    590c:	191b      	adds	r3, r3, r4
    590e:	009b      	lsls	r3, r3, #2
    5910:	18fb      	adds	r3, r7, r3
				= mac_pan_gts_table[table_index].DevShortAddr;
			gts_char.GtsDirection
				= mac_pan_gts_table[table_index].GtsDesc
					.GtsDirection;
			gts_char.GtsLength
				= mac_pan_gts_table[table_index].GtsDesc
    5912:	7a5b      	ldrb	r3, [r3, #9]
    5914:	220f      	movs	r2, #15
    5916:	401a      	ands	r2, r3
    5918:	4693      	mov	fp, r2
					.GtsLength;
			gts_char.GtsCharType = GTS_DEALLOCATE;
			gts_char.Reserved = 0;
			if (mac_gts_deallocate(gts_char,
    591a:	230f      	movs	r3, #15
    591c:	4640      	mov	r0, r8
    591e:	4398      	bics	r0, r3
    5920:	4310      	orrs	r0, r2
    5922:	2301      	movs	r3, #1
    5924:	400b      	ands	r3, r1
    5926:	011b      	lsls	r3, r3, #4
    5928:	2210      	movs	r2, #16
    592a:	4390      	bics	r0, r2
    592c:	4318      	orrs	r0, r3
    592e:	2320      	movs	r3, #32
    5930:	4398      	bics	r0, r3
    5932:	233f      	movs	r3, #63	; 0x3f
    5934:	4018      	ands	r0, r3
    5936:	4680      	mov	r8, r0
    5938:	4649      	mov	r1, r9
    593a:	2201      	movs	r2, #1
    593c:	4b22      	ldr	r3, [pc, #136]	; (59c8 <mac_gts_table_update+0x108>)
    593e:	4798      	blx	r3
    5940:	2800      	cmp	r0, #0
    5942:	d031      	beq.n	59a8 <mac_gts_table_update+0xe8>
					mac_pan_gts_table[table_index].
					DevShortAddr, true)) {
				buffer_t *buffer_header;
				mlme_gts_ind_t *mgi;

				buffer_header = bmm_buffer_alloc(
    5944:	209c      	movs	r0, #156	; 0x9c
    5946:	4b21      	ldr	r3, [pc, #132]	; (59cc <mac_gts_table_update+0x10c>)
    5948:	4798      	blx	r3
    594a:	1e01      	subs	r1, r0, #0
						LARGE_BUFFER_SIZE);

				if (NULL == buffer_header) {
    594c:	d032      	beq.n	59b4 <mac_gts_table_update+0xf4>
					/* Buffer is not available */
					return;
				}

				mgi = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(
    594e:	7802      	ldrb	r2, [r0, #0]
    5950:	7843      	ldrb	r3, [r0, #1]
    5952:	021b      	lsls	r3, r3, #8
    5954:	4313      	orrs	r3, r2
    5956:	7882      	ldrb	r2, [r0, #2]
    5958:	0412      	lsls	r2, r2, #16
    595a:	4313      	orrs	r3, r2
    595c:	78c2      	ldrb	r2, [r0, #3]
    595e:	0612      	lsls	r2, r2, #24
    5960:	4313      	orrs	r3, r2
						buffer_header);

				mgi->DeviceAddr = dev_addr;
    5962:	464a      	mov	r2, r9
    5964:	705a      	strb	r2, [r3, #1]
    5966:	4648      	mov	r0, r9
    5968:	0a02      	lsrs	r2, r0, #8
    596a:	709a      	strb	r2, [r3, #2]

				mgi->GtsChar = gts_char;
    596c:	78da      	ldrb	r2, [r3, #3]
    596e:	200f      	movs	r0, #15
    5970:	4382      	bics	r2, r0
    5972:	4694      	mov	ip, r2
    5974:	2001      	movs	r0, #1
    5976:	4652      	mov	r2, sl
    5978:	4010      	ands	r0, r2
    597a:	0100      	lsls	r0, r0, #4
    597c:	4681      	mov	r9, r0
    597e:	4660      	mov	r0, ip
    5980:	465a      	mov	r2, fp
    5982:	4310      	orrs	r0, r2
    5984:	4683      	mov	fp, r0
    5986:	2010      	movs	r0, #16
    5988:	465a      	mov	r2, fp
    598a:	4382      	bics	r2, r0
    598c:	4648      	mov	r0, r9
    598e:	4302      	orrs	r2, r0
    5990:	2020      	movs	r0, #32
    5992:	4382      	bics	r2, r0
    5994:	203f      	movs	r0, #63	; 0x3f
    5996:	4002      	ands	r2, r0
    5998:	70da      	strb	r2, [r3, #3]
				mgi->cmdcode = MLME_GTS_INDICATION;
    599a:	2219      	movs	r2, #25
    599c:	701a      	strb	r2, [r3, #0]

				/* Append the MLME GTS indication to the
				 *MAC-NHLE queue. */
				qmm_queue_append(&mac_nhle_q, buffer_header);
    599e:	480c      	ldr	r0, [pc, #48]	; (59d0 <mac_gts_table_update+0x110>)
    59a0:	4b0c      	ldr	r3, [pc, #48]	; (59d4 <mac_gts_table_update+0x114>)
    59a2:	4798      	blx	r3
				--table_index;
    59a4:	3c01      	subs	r4, #1
    59a6:	b2e4      	uxtb	r4, r4
void mac_gts_table_update(void)
{
	uint8_t table_index;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
			table_index++) {
    59a8:	3401      	adds	r4, #1
    59aa:	b2e4      	uxtb	r4, r4
#ifdef FFD
void mac_gts_table_update(void)
{
	uint8_t table_index;

	for (table_index = 0; table_index < mac_pan_gts_table_len;
    59ac:	4b04      	ldr	r3, [pc, #16]	; (59c0 <mac_gts_table_update+0x100>)
    59ae:	781b      	ldrb	r3, [r3, #0]
    59b0:	42a3      	cmp	r3, r4
    59b2:	d893      	bhi.n	58dc <mac_gts_table_update+0x1c>
				qmm_queue_append(&mac_nhle_q, buffer_header);
				--table_index;
			}
		}
	}
}
    59b4:	bc3c      	pop	{r2, r3, r4, r5}
    59b6:	4690      	mov	r8, r2
    59b8:	4699      	mov	r9, r3
    59ba:	46a2      	mov	sl, r4
    59bc:	46ab      	mov	fp, r5
    59be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    59c0:	200002b8 	.word	0x200002b8
    59c4:	20001394 	.word	0x20001394
    59c8:	00005339 	.word	0x00005339
    59cc:	00009e71 	.word	0x00009e71
    59d0:	20001368 	.word	0x20001368
    59d4:	0000a041 	.word	0x0000a041

000059d8 <mac_add_gts_info>:

#endif /* FFD */

#ifdef FFD
uint8_t mac_add_gts_info(uint8_t *frame_ptr)
{
    59d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59da:	465f      	mov	r7, fp
    59dc:	4656      	mov	r6, sl
    59de:	464d      	mov	r5, r9
    59e0:	4644      	mov	r4, r8
    59e2:	b4f0      	push	{r4, r5, r6, r7}
    59e4:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    59e6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    59ea:	425a      	negs	r2, r3
    59ec:	415a      	adcs	r2, r3
    59ee:	4691      	mov	r9, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    59f0:	b672      	cpsid	i
    59f2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    59f6:	2200      	movs	r2, #0
    59f8:	4b27      	ldr	r3, [pc, #156]	; (5a98 <mac_add_gts_info+0xc0>)
    59fa:	701a      	strb	r2, [r3, #0]
    59fc:	2600      	movs	r6, #0
    59fe:	4b27      	ldr	r3, [pc, #156]	; (5a9c <mac_add_gts_info+0xc4>)
	uint8_t table_index;
	uint8_t update_octets_count = 0;
	uint8_t direction_mask = 0;
    5a00:	2400      	movs	r4, #0

#ifdef FFD
uint8_t mac_add_gts_info(uint8_t *frame_ptr)
{
	uint8_t table_index;
	uint8_t update_octets_count = 0;
    5a02:	2500      	movs	r5, #0
					mac_pan_gts_table[table_index].GtsDesc.
					GtsDirection) {
				direction_mask |= GTS_RX_SLOT;
			}

			mac_gts_spec.GtsDescCount++;
    5a04:	2707      	movs	r7, #7
    5a06:	46bc      	mov	ip, r7
			direction_mask <<= 1;

			if (GTS_RX_SLOT &
					mac_pan_gts_table[table_index].GtsDesc.
					GtsDirection) {
				direction_mask |= GTS_RX_SLOT;
    5a08:	2201      	movs	r2, #1
    5a0a:	4690      	mov	r8, r2
    5a0c:	1c19      	adds	r1, r3, #0
	mac_gts_spec.Reserved = 0;

	ENTER_CRITICAL_REGION();

	for (table_index = 0; table_index < MAX_GTS_ON_PANC; table_index++) {
		if (0 < mac_pan_gts_table[table_index].PersistenceCount) {
    5a0e:	7ada      	ldrb	r2, [r3, #11]
    5a10:	2a00      	cmp	r2, #0
    5a12:	d01e      	beq.n	5a52 <mac_add_gts_info+0x7a>
			frame_ptr--;
			*frame_ptr
				= (mac_pan_gts_table[table_index].GtsDesc.
    5a14:	1e47      	subs	r7, r0, #1
    5a16:	9701      	str	r7, [sp, #4]
					GtsLength
					<< 4)
    5a18:	7a5a      	ldrb	r2, [r3, #9]
    5a1a:	0112      	lsls	r2, r2, #4

	for (table_index = 0; table_index < MAX_GTS_ON_PANC; table_index++) {
		if (0 < mac_pan_gts_table[table_index].PersistenceCount) {
			frame_ptr--;
			*frame_ptr
				= (mac_pan_gts_table[table_index].GtsDesc.
    5a1c:	7a1f      	ldrb	r7, [r3, #8]
    5a1e:	433a      	orrs	r2, r7
    5a20:	9f01      	ldr	r7, [sp, #4]
    5a22:	703a      	strb	r2, [r7, #0]
					<< 4)
					| mac_pan_gts_table[table_index].GtsDesc
					.GtsStartingSlot;
			frame_ptr--;
			*frame_ptr
				= mac_pan_gts_table[table_index].DevShortAddr >>
    5a24:	1e82      	subs	r2, r0, #2
    5a26:	889f      	ldrh	r7, [r3, #4]
    5a28:	0a3f      	lsrs	r7, r7, #8
    5a2a:	7017      	strb	r7, [r2, #0]
					8;                                             /* GTS
			                                                                * List */
			frame_ptr--;
    5a2c:	3803      	subs	r0, #3
			*frame_ptr
				= mac_pan_gts_table[table_index].DevShortAddr;    /* GTS
    5a2e:	889a      	ldrh	r2, [r3, #4]
    5a30:	7002      	strb	r2, [r0, #0]
			                                                           * List */

			update_octets_count += 3;
    5a32:	3503      	adds	r5, #3
    5a34:	b2ed      	uxtb	r5, r5

			direction_mask <<= 1;
    5a36:	0064      	lsls	r4, r4, #1
    5a38:	b2e4      	uxtb	r4, r4

			if (GTS_RX_SLOT &
    5a3a:	7a9a      	ldrb	r2, [r3, #10]
    5a3c:	2a00      	cmp	r2, #0
    5a3e:	d002      	beq.n	5a46 <mac_add_gts_info+0x6e>
					mac_pan_gts_table[table_index].GtsDesc.
					GtsDirection) {
				direction_mask |= GTS_RX_SLOT;
    5a40:	4642      	mov	r2, r8
    5a42:	4314      	orrs	r4, r2
    5a44:	b2e4      	uxtb	r4, r4
			}

			mac_gts_spec.GtsDescCount++;
    5a46:	3601      	adds	r6, #1

			--mac_pan_gts_table[table_index].PersistenceCount;
    5a48:	7aca      	ldrb	r2, [r1, #11]
    5a4a:	3a01      	subs	r2, #1
    5a4c:	72ca      	strb	r2, [r1, #11]
					mac_pan_gts_table[table_index].GtsDesc.
					GtsDirection) {
				direction_mask |= GTS_RX_SLOT;
			}

			mac_gts_spec.GtsDescCount++;
    5a4e:	4667      	mov	r7, ip
    5a50:	403e      	ands	r6, r7
    5a52:	330c      	adds	r3, #12
	mac_gts_spec.GtsDescCount = 0;
	mac_gts_spec.Reserved = 0;

	ENTER_CRITICAL_REGION();

	for (table_index = 0; table_index < MAX_GTS_ON_PANC; table_index++) {
    5a54:	4a12      	ldr	r2, [pc, #72]	; (5aa0 <mac_add_gts_info+0xc8>)
    5a56:	4293      	cmp	r3, r2
    5a58:	d1d8      	bne.n	5a0c <mac_add_gts_info+0x34>
    5a5a:	1e31      	subs	r1, r6, #0

			--mac_pan_gts_table[table_index].PersistenceCount;
		}
	}

	if (mac_gts_spec.GtsDescCount > 0) {
    5a5c:	dd03      	ble.n	5a66 <mac_add_gts_info+0x8e>
		frame_ptr--;
    5a5e:	3801      	subs	r0, #1
		*frame_ptr = direction_mask; /* GTS Direction Mask */
    5a60:	7004      	strb	r4, [r0, #0]
		++update_octets_count;
    5a62:	3501      	adds	r5, #1
    5a64:	b2ed      	uxtb	r5, r5
	}

	frame_ptr--;
	mac_gts_spec.GtsPermit = mac_pib.mac_GTSPermit;
    5a66:	4a0f      	ldr	r2, [pc, #60]	; (5aa4 <mac_add_gts_info+0xcc>)
    5a68:	7c52      	ldrb	r2, [r2, #17]
    5a6a:	01d2      	lsls	r2, r2, #7
    5a6c:	237f      	movs	r3, #127	; 0x7f
    5a6e:	400b      	ands	r3, r1
    5a70:	4313      	orrs	r3, r2
	*frame_ptr = *((uint8_t *)&mac_gts_spec);
    5a72:	3801      	subs	r0, #1
    5a74:	7003      	strb	r3, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    5a76:	464b      	mov	r3, r9
    5a78:	2b00      	cmp	r3, #0
    5a7a:	d005      	beq.n	5a88 <mac_add_gts_info+0xb0>
		cpu_irq_enable();
    5a7c:	2201      	movs	r2, #1
    5a7e:	4b06      	ldr	r3, [pc, #24]	; (5a98 <mac_add_gts_info+0xc0>)
    5a80:	701a      	strb	r2, [r3, #0]
    5a82:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    5a86:	b662      	cpsie	i

	LEAVE_CRITICAL_REGION();
	return update_octets_count;
}
    5a88:	1c28      	adds	r0, r5, #0
    5a8a:	b003      	add	sp, #12
    5a8c:	bc3c      	pop	{r2, r3, r4, r5}
    5a8e:	4690      	mov	r8, r2
    5a90:	4699      	mov	r9, r3
    5a92:	46a2      	mov	sl, r4
    5a94:	46ab      	mov	fp, r5
    5a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a98:	20000008 	.word	0x20000008
    5a9c:	20001394 	.word	0x20001394
    5aa0:	200013e8 	.word	0x200013e8
    5aa4:	20001300 	.word	0x20001300

00005aa8 <mac_parse_bcn_gts_info>:

#endif /* FFD */

void mac_parse_bcn_gts_info(uint8_t gts_count, uint8_t gts_dir,
		mac_gts_list_t *gts_list_ptr)
{
    5aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5aaa:	465f      	mov	r7, fp
    5aac:	4656      	mov	r6, sl
    5aae:	464d      	mov	r5, r9
    5ab0:	4644      	mov	r4, r8
    5ab2:	b4f0      	push	{r4, r5, r6, r7}
    5ab4:	b085      	sub	sp, #20
    5ab6:	468a      	mov	sl, r1
    5ab8:	1c14      	adds	r4, r2, #0
	uint8_t loop_index, table_index;
	gts_char_t gts_char;
	uint8_t curr_gts_dir;
	uint16_t device_addr;

	gts_char.Reserved = 0;
    5aba:	2100      	movs	r1, #0

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
    5abc:	2800      	cmp	r0, #0
    5abe:	d100      	bne.n	5ac2 <mac_parse_bcn_gts_info+0x1a>
    5ac0:	e0a7      	b.n	5c12 <mac_parse_bcn_gts_info+0x16a>
    5ac2:	3801      	subs	r0, #1
    5ac4:	b2c0      	uxtb	r0, r0
    5ac6:	3001      	adds	r0, #1
    5ac8:	0043      	lsls	r3, r0, #1
    5aca:	1818      	adds	r0, r3, r0
    5acc:	1810      	adds	r0, r2, r0
    5ace:	9003      	str	r0, [sp, #12]
    5ad0:	2600      	movs	r6, #0

		gts_char.GtsCharType = GTS_ALLOCATE;
		gts_char.GtsDirection = curr_gts_dir;
		gts_char.GtsLength = gts_list_ptr->length;

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    5ad2:	4a53      	ldr	r2, [pc, #332]	; (5c20 <mac_parse_bcn_gts_info+0x178>)
    5ad4:	4691      	mov	r9, r2
				if (DEV_TX_SLOT_INDEX == table_index) {
					process_deallocate_data_q(&dev_tx_gts_q);
				}
			} else {
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    5ad6:	466b      	mov	r3, sp
    5ad8:	7019      	strb	r1, [r3, #0]
	uint16_t device_addr;

	gts_char.Reserved = 0;

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
		curr_gts_dir = ((gts_dir >> loop_index) & 0x01);
    5ada:	2301      	movs	r3, #1
    5adc:	4655      	mov	r5, sl
    5ade:	4135      	asrs	r5, r6
    5ae0:	401d      	ands	r5, r3

		table_index = curr_gts_dir;
		device_addr
			= (gts_list_ptr->dev_addr[1] <<
    5ae2:	7861      	ldrb	r1, [r4, #1]
    5ae4:	0209      	lsls	r1, r1, #8
    5ae6:	7822      	ldrb	r2, [r4, #0]
    5ae8:	4311      	orrs	r1, r2
				8) | gts_list_ptr->dev_addr[0];

		gts_char.GtsCharType = GTS_ALLOCATE;
    5aea:	2220      	movs	r2, #32
    5aec:	466f      	mov	r7, sp
    5aee:	783f      	ldrb	r7, [r7, #0]
    5af0:	433a      	orrs	r2, r7
		gts_char.GtsDirection = curr_gts_dir;
    5af2:	402b      	ands	r3, r5
    5af4:	011b      	lsls	r3, r3, #4
    5af6:	2010      	movs	r0, #16
    5af8:	4382      	bics	r2, r0
    5afa:	431a      	orrs	r2, r3
		gts_char.GtsLength = gts_list_ptr->length;
    5afc:	78a3      	ldrb	r3, [r4, #2]
    5afe:	091b      	lsrs	r3, r3, #4
    5b00:	469c      	mov	ip, r3
    5b02:	b2d8      	uxtb	r0, r3
    5b04:	9002      	str	r0, [sp, #8]
    5b06:	230f      	movs	r3, #15
    5b08:	439a      	bics	r2, r3
    5b0a:	4302      	orrs	r2, r0
    5b0c:	466b      	mov	r3, sp
    5b0e:	701a      	strb	r2, [r3, #0]

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    5b10:	4648      	mov	r0, r9
    5b12:	7c07      	ldrb	r7, [r0, #16]
    5b14:	7c43      	ldrb	r3, [r0, #17]
    5b16:	021b      	lsls	r3, r3, #8
    5b18:	433b      	orrs	r3, r7
    5b1a:	428b      	cmp	r3, r1
    5b1c:	d007      	beq.n	5b2e <mac_parse_bcn_gts_info+0x86>
				mac_pib.mac_CoordShortAddress) {
    5b1e:	4b41      	ldr	r3, [pc, #260]	; (5c24 <mac_parse_bcn_gts_info+0x17c>)
    5b20:	7a9f      	ldrb	r7, [r3, #10]
    5b22:	7adb      	ldrb	r3, [r3, #11]
    5b24:	021b      	lsls	r3, r3, #8

		gts_char.GtsCharType = GTS_ALLOCATE;
		gts_char.GtsDirection = curr_gts_dir;
		gts_char.GtsLength = gts_list_ptr->length;

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    5b26:	433b      	orrs	r3, r7
    5b28:	428b      	cmp	r3, r1
    5b2a:	d16c      	bne.n	5c06 <mac_parse_bcn_gts_info+0x15e>
    5b2c:	e006      	b.n	5b3c <mac_parse_bcn_gts_info+0x94>
				mac_pib.mac_CoordShortAddress) {
			if (device_addr == mac_pib.mac_CoordShortAddress) {
    5b2e:	483d      	ldr	r0, [pc, #244]	; (5c24 <mac_parse_bcn_gts_info+0x17c>)
    5b30:	7a87      	ldrb	r7, [r0, #10]
    5b32:	7ac0      	ldrb	r0, [r0, #11]
    5b34:	0200      	lsls	r0, r0, #8
    5b36:	4338      	orrs	r0, r7
    5b38:	4283      	cmp	r3, r0
    5b3a:	d101      	bne.n	5b40 <mac_parse_bcn_gts_info+0x98>
				table_index |= 0x02;
    5b3c:	2302      	movs	r3, #2
    5b3e:	431d      	orrs	r5, r3
			}

			if (GTS_STATE_REQ_SENT ==
					mac_dev_gts_table[table_index].GtsState)
    5b40:	46a8      	mov	r8, r5
    5b42:	00eb      	lsls	r3, r5, #3
    5b44:	4f38      	ldr	r7, [pc, #224]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5b46:	18fb      	adds	r3, r7, r3
    5b48:	79db      	ldrb	r3, [r3, #7]
				mac_pib.mac_CoordShortAddress) {
			if (device_addr == mac_pib.mac_CoordShortAddress) {
				table_index |= 0x02;
			}

			if (GTS_STATE_REQ_SENT ==
    5b4a:	2b01      	cmp	r3, #1
    5b4c:	d120      	bne.n	5b90 <mac_parse_bcn_gts_info+0xe8>
					mac_dev_gts_table[table_index].GtsState)
			{
				if (0 == gts_list_ptr->starting_slot) {
    5b4e:	78a3      	ldrb	r3, [r4, #2]
    5b50:	071b      	lsls	r3, r3, #28
    5b52:	0f19      	lsrs	r1, r3, #28
    5b54:	2b00      	cmp	r3, #0
    5b56:	d108      	bne.n	5b6a <mac_parse_bcn_gts_info+0xc2>
					mac_dev_gts_table[table_index].GtsState
						= GTS_STATE_IDLE;
    5b58:	00ed      	lsls	r5, r5, #3
    5b5a:	1979      	adds	r1, r7, r5
    5b5c:	2000      	movs	r0, #0
    5b5e:	71c8      	strb	r0, [r1, #7]
					mac_gen_mlme_gts_conf(
    5b60:	59e8      	ldr	r0, [r5, r7]
    5b62:	21e2      	movs	r1, #226	; 0xe2
    5b64:	4b31      	ldr	r3, [pc, #196]	; (5c2c <mac_parse_bcn_gts_info+0x184>)
    5b66:	4798      	blx	r3
    5b68:	e04d      	b.n	5c06 <mac_parse_bcn_gts_info+0x15e>
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_DENIED,
							gts_char);
				} else if (gts_list_ptr->length ==
						mac_dev_gts_table[table_index].
    5b6a:	1c28      	adds	r0, r5, #0
    5b6c:	00eb      	lsls	r3, r5, #3
    5b6e:	4d2e      	ldr	r5, [pc, #184]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5b70:	18eb      	adds	r3, r5, r3
					mac_gen_mlme_gts_conf(
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_DENIED,
							gts_char);
				} else if (gts_list_ptr->length ==
    5b72:	795b      	ldrb	r3, [r3, #5]
    5b74:	9d02      	ldr	r5, [sp, #8]
    5b76:	429d      	cmp	r5, r3
    5b78:	d145      	bne.n	5c06 <mac_parse_bcn_gts_info+0x15e>
						mac_dev_gts_table[table_index].
						GtsLength) {
					mac_dev_gts_table[table_index].
					GtsStartingSlot
						= gts_list_ptr->
    5b7a:	4b2b      	ldr	r3, [pc, #172]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5b7c:	00c0      	lsls	r0, r0, #3
    5b7e:	181d      	adds	r5, r3, r0
    5b80:	7129      	strb	r1, [r5, #4]
							starting_slot;
					mac_dev_gts_table[table_index].GtsState
						= GTS_STATE_ALLOCATED;
    5b82:	2102      	movs	r1, #2
    5b84:	71e9      	strb	r1, [r5, #7]
					mac_gen_mlme_gts_conf(
    5b86:	58c0      	ldr	r0, [r0, r3]
    5b88:	2100      	movs	r1, #0
    5b8a:	4b28      	ldr	r3, [pc, #160]	; (5c2c <mac_parse_bcn_gts_info+0x184>)
    5b8c:	4798      	blx	r3
    5b8e:	e03a      	b.n	5c06 <mac_parse_bcn_gts_info+0x15e>
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_SUCCESS,
							gts_char);
				}
			} else if (GTS_STATE_IDLE ==
    5b90:	2b00      	cmp	r3, #0
    5b92:	d111      	bne.n	5bb8 <mac_parse_bcn_gts_info+0x110>
					mac_dev_gts_table[table_index].GtsState
					&& 0 != gts_list_ptr->starting_slot) {
    5b94:	78a3      	ldrb	r3, [r4, #2]
    5b96:	071b      	lsls	r3, r3, #28
    5b98:	d02d      	beq.n	5bf6 <mac_parse_bcn_gts_info+0x14e>
				mac_dev_gts_table[table_index].GtsLength
					= gts_list_ptr->length;
    5b9a:	00ed      	lsls	r5, r5, #3
    5b9c:	4b22      	ldr	r3, [pc, #136]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5b9e:	195d      	adds	r5, r3, r5
    5ba0:	4660      	mov	r0, ip
    5ba2:	7168      	strb	r0, [r5, #5]
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    5ba4:	78a3      	ldrb	r3, [r4, #2]
    5ba6:	071b      	lsls	r3, r3, #28
    5ba8:	0f1b      	lsrs	r3, r3, #28
    5baa:	712b      	strb	r3, [r5, #4]
				mac_send_gts_ind(gts_char, device_addr);
    5bac:	1c10      	adds	r0, r2, #0
    5bae:	4b20      	ldr	r3, [pc, #128]	; (5c30 <mac_parse_bcn_gts_info+0x188>)
    5bb0:	4798      	blx	r3
				mac_dev_gts_table[table_index].GtsState
					= GTS_STATE_ALLOCATED;
    5bb2:	2302      	movs	r3, #2
    5bb4:	71eb      	strb	r3, [r5, #7]
    5bb6:	e026      	b.n	5c06 <mac_parse_bcn_gts_info+0x15e>
			} else if (GTS_STATE_ALLOCATED ==
    5bb8:	2b02      	cmp	r3, #2
    5bba:	d11c      	bne.n	5bf6 <mac_parse_bcn_gts_info+0x14e>
					mac_dev_gts_table[table_index].GtsState
					&& 0 == gts_list_ptr->starting_slot) {
    5bbc:	78a3      	ldrb	r3, [r4, #2]
    5bbe:	071b      	lsls	r3, r3, #28
    5bc0:	d119      	bne.n	5bf6 <mac_parse_bcn_gts_info+0x14e>
				mac_dev_gts_table[table_index].GtsLength
					= gts_list_ptr->length;
    5bc2:	00eb      	lsls	r3, r5, #3
    5bc4:	4818      	ldr	r0, [pc, #96]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5bc6:	18c0      	adds	r0, r0, r3
    5bc8:	4680      	mov	r8, r0
    5bca:	4663      	mov	r3, ip
    5bcc:	7143      	strb	r3, [r0, #5]
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    5bce:	78a3      	ldrb	r3, [r4, #2]
    5bd0:	071b      	lsls	r3, r3, #28
    5bd2:	0f1b      	lsrs	r3, r3, #28
    5bd4:	7103      	strb	r3, [r0, #4]
				gts_char.GtsCharType = GTS_DEALLOCATE;
    5bd6:	2320      	movs	r3, #32
    5bd8:	1c10      	adds	r0, r2, #0
    5bda:	4398      	bics	r0, r3
    5bdc:	466f      	mov	r7, sp
    5bde:	7038      	strb	r0, [r7, #0]
				mac_send_gts_ind(gts_char, device_addr);
    5be0:	4b13      	ldr	r3, [pc, #76]	; (5c30 <mac_parse_bcn_gts_info+0x188>)
    5be2:	4798      	blx	r3
				mac_dev_gts_table[table_index].GtsState
					= GTS_STATE_IDLE;
    5be4:	2300      	movs	r3, #0
    5be6:	4640      	mov	r0, r8
    5be8:	71c3      	strb	r3, [r0, #7]
				if (DEV_TX_SLOT_INDEX == table_index) {
    5bea:	2d00      	cmp	r5, #0
    5bec:	d10b      	bne.n	5c06 <mac_parse_bcn_gts_info+0x15e>
					process_deallocate_data_q(&dev_tx_gts_q);
    5bee:	4811      	ldr	r0, [pc, #68]	; (5c34 <mac_parse_bcn_gts_info+0x18c>)
    5bf0:	4b11      	ldr	r3, [pc, #68]	; (5c38 <mac_parse_bcn_gts_info+0x190>)
    5bf2:	4798      	blx	r3
    5bf4:	e007      	b.n	5c06 <mac_parse_bcn_gts_info+0x15e>
				}
			} else {
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    5bf6:	4641      	mov	r1, r8
    5bf8:	00cd      	lsls	r5, r1, #3
    5bfa:	78a3      	ldrb	r3, [r4, #2]
    5bfc:	071b      	lsls	r3, r3, #28
    5bfe:	0f1b      	lsrs	r3, r3, #28
    5c00:	4f09      	ldr	r7, [pc, #36]	; (5c28 <mac_parse_bcn_gts_info+0x180>)
    5c02:	197d      	adds	r5, r7, r5
    5c04:	712b      	strb	r3, [r5, #4]
			}
		}

		gts_list_ptr++;
    5c06:	3403      	adds	r4, #3
    5c08:	3601      	adds	r6, #1
	uint8_t curr_gts_dir;
	uint16_t device_addr;

	gts_char.Reserved = 0;

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
    5c0a:	9d03      	ldr	r5, [sp, #12]
    5c0c:	42ac      	cmp	r4, r5
    5c0e:	d000      	beq.n	5c12 <mac_parse_bcn_gts_info+0x16a>
    5c10:	e763      	b.n	5ada <mac_parse_bcn_gts_info+0x32>
			}
		}

		gts_list_ptr++;
	}
}
    5c12:	b005      	add	sp, #20
    5c14:	bc3c      	pop	{r2, r3, r4, r5}
    5c16:	4690      	mov	r8, r2
    5c18:	4699      	mov	r9, r3
    5c1a:	46a2      	mov	sl, r4
    5c1c:	46ab      	mov	fp, r5
    5c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c20:	20001518 	.word	0x20001518
    5c24:	20001300 	.word	0x20001300
    5c28:	20001374 	.word	0x20001374
    5c2c:	0000556d 	.word	0x0000556d
    5c30:	00005525 	.word	0x00005525
    5c34:	200002bc 	.word	0x200002bc
    5c38:	000052f9 	.word	0x000052f9

00005c3c <init_gts_queues>:
	callback_parameter = callback_parameter;
	LEAVE_CRITICAL_REGION();
}

void init_gts_queues(void)
{
    5c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c3e:	4c06      	ldr	r4, [pc, #24]	; (5c58 <init_gts_queues+0x1c>)
    5c40:	4d06      	ldr	r5, [pc, #24]	; (5c5c <init_gts_queues+0x20>)
    5c42:	1c27      	adds	r7, r4, #0
    5c44:	373f      	adds	r7, #63	; 0x3f
	uint8_t loop_index;
	for (loop_index = 0; loop_index < MAX_GTS_ON_PANC; loop_index++) {
#ifdef ENABLE_QUEUE_CAPACITY
		qmm_queue_init(&gts_q[loop_index], GTS_QUEUE_CAPACITY);
#else
		qmm_queue_init(&gts_q[loop_index]);
    5c46:	4e06      	ldr	r6, [pc, #24]	; (5c60 <init_gts_queues+0x24>)
    5c48:	1c20      	adds	r0, r4, #0
    5c4a:	47b0      	blx	r6
#endif  /* ENABLE_QUEUE_CAPACITY */
		mac_pan_gts_table[loop_index].gts_data_q = &gts_q[loop_index];
    5c4c:	602c      	str	r4, [r5, #0]
    5c4e:	3409      	adds	r4, #9
    5c50:	350c      	adds	r5, #12

void init_gts_queues(void)
{
#ifdef FFD
	uint8_t loop_index;
	for (loop_index = 0; loop_index < MAX_GTS_ON_PANC; loop_index++) {
    5c52:	42bc      	cmp	r4, r7
    5c54:	d1f8      	bne.n	5c48 <init_gts_queues+0xc>
	qmm_queue_init(&dev_tx_gts_q, GTS_QUEUE_CAPACITY);
#else
	qmm_queue_init(&dev_tx_gts_q);
#endif  /* ENABLE_QUEUE_CAPACITY */
#endif
}
    5c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c58:	20000278 	.word	0x20000278
    5c5c:	20001394 	.word	0x20001394
    5c60:	0000a029 	.word	0x0000a029

00005c64 <reset_gts_globals>:

	return;
}

void reset_gts_globals(void)
{
    5c64:	b510      	push	{r4, lr}
#ifdef FFD
	mac_pan_gts_table_len = 0;
    5c66:	2400      	movs	r4, #0
    5c68:	4b0a      	ldr	r3, [pc, #40]	; (5c94 <reset_gts_globals+0x30>)
    5c6a:	701c      	strb	r4, [r3, #0]
	memset(&mac_pan_gts_table, 0,
    5c6c:	480a      	ldr	r0, [pc, #40]	; (5c98 <reset_gts_globals+0x34>)
    5c6e:	2100      	movs	r1, #0
    5c70:	2254      	movs	r2, #84	; 0x54
    5c72:	4b0a      	ldr	r3, [pc, #40]	; (5c9c <reset_gts_globals+0x38>)
    5c74:	4798      	blx	r3
			sizeof(mac_pan_gts_mgmt_t) * MAX_GTS_ON_PANC);
#endif /* FFD */
	mac_dev_gts_table_len = 0;
    5c76:	4b0a      	ldr	r3, [pc, #40]	; (5ca0 <reset_gts_globals+0x3c>)
    5c78:	701c      	strb	r4, [r3, #0]
	memset(&mac_dev_gts_table, 0,
    5c7a:	4b0a      	ldr	r3, [pc, #40]	; (5ca4 <reset_gts_globals+0x40>)
    5c7c:	601c      	str	r4, [r3, #0]
    5c7e:	605c      	str	r4, [r3, #4]
    5c80:	609c      	str	r4, [r3, #8]
    5c82:	60dc      	str	r4, [r3, #12]
    5c84:	611c      	str	r4, [r3, #16]
    5c86:	615c      	str	r4, [r3, #20]
    5c88:	619c      	str	r4, [r3, #24]
    5c8a:	61dc      	str	r4, [r3, #28]
			sizeof(mac_dev_gts_mgmt_t) * MAX_GTS_ON_DEV);
	init_gts_queues();
    5c8c:	4b06      	ldr	r3, [pc, #24]	; (5ca8 <reset_gts_globals+0x44>)
    5c8e:	4798      	blx	r3
}
    5c90:	bd10      	pop	{r4, pc}
    5c92:	46c0      	nop			; (mov r8, r8)
    5c94:	200002b8 	.word	0x200002b8
    5c98:	20001394 	.word	0x20001394
    5c9c:	0000d005 	.word	0x0000d005
    5ca0:	200002c8 	.word	0x200002c8
    5ca4:	20001374 	.word	0x20001374
    5ca8:	00005c3d 	.word	0x00005c3d

00005cac <mac_tx_gts_data>:
#endif  /* ENABLE_QUEUE_CAPACITY */
#endif
}

void mac_tx_gts_data(queue_t *gts_data)
{
    5cac:	b538      	push	{r3, r4, r5, lr}
    5cae:	1c05      	adds	r5, r0, #0
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	retval_t tal_tx_status;
	buf_ptr = qmm_queue_remove(gts_data, NULL);
    5cb0:	2100      	movs	r1, #0
    5cb2:	4b1b      	ldr	r3, [pc, #108]	; (5d20 <mac_tx_gts_data+0x74>)
    5cb4:	4798      	blx	r3

	Assert(buf_ptr != NULL);

	if (NULL == buf_ptr) {
    5cb6:	2800      	cmp	r0, #0
    5cb8:	d031      	beq.n	5d1e <mac_tx_gts_data+0x72>
		/* Nothing to be done. */
		return;
	}

	/* Broadcast data present and to be sent. */
	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    5cba:	7802      	ldrb	r2, [r0, #0]
    5cbc:	7844      	ldrb	r4, [r0, #1]
    5cbe:	0224      	lsls	r4, r4, #8
    5cc0:	4314      	orrs	r4, r2
    5cc2:	7882      	ldrb	r2, [r0, #2]
    5cc4:	0412      	lsls	r2, r2, #16
    5cc6:	4314      	orrs	r4, r2
    5cc8:	78c2      	ldrb	r2, [r0, #3]
    5cca:	0612      	lsls	r2, r2, #24
    5ccc:	4314      	orrs	r4, r2

	transmit_frame->buffer_header = buf_ptr;
    5cce:	7060      	strb	r0, [r4, #1]
    5cd0:	0a02      	lsrs	r2, r0, #8
    5cd2:	70a2      	strb	r2, [r4, #2]
    5cd4:	0c02      	lsrs	r2, r0, #16
    5cd6:	70e2      	strb	r2, [r4, #3]
    5cd8:	0e03      	lsrs	r3, r0, #24
    5cda:	7123      	strb	r3, [r4, #4]

	transmit_frame->gts_queue = gts_data;
    5cdc:	7265      	strb	r5, [r4, #9]
    5cde:	0a2b      	lsrs	r3, r5, #8
    5ce0:	72a3      	strb	r3, [r4, #10]
    5ce2:	0c2b      	lsrs	r3, r5, #16
    5ce4:	72e3      	strb	r3, [r4, #11]
    5ce6:	0e2d      	lsrs	r5, r5, #24
    5ce8:	7325      	strb	r5, [r4, #12]
		}
	}

#endif

	tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_WITH_IFS, true);
    5cea:	1c20      	adds	r0, r4, #0
    5cec:	2101      	movs	r1, #1
    5cee:	2201      	movs	r2, #1
    5cf0:	4b0c      	ldr	r3, [pc, #48]	; (5d24 <mac_tx_gts_data+0x78>)
    5cf2:	4798      	blx	r3

	if (MAC_SUCCESS == tal_tx_status) {
    5cf4:	2800      	cmp	r0, #0
    5cf6:	d103      	bne.n	5d00 <mac_tx_gts_data+0x54>
		MAKE_MAC_BUSY();
    5cf8:	2201      	movs	r2, #1
    5cfa:	4b0b      	ldr	r3, [pc, #44]	; (5d28 <mac_tx_gts_data+0x7c>)
    5cfc:	701a      	strb	r2, [r3, #0]
    5cfe:	e00e      	b.n	5d1e <mac_tx_gts_data+0x72>
				((mac_superframe_state -
				MAC_ACTIVE_CFP_GTS1) + 1)), GTS_DEBUG_DATA_PIN,
				GTS_DEBUG_TOGGLE, 0);
		#endif
	} else {
		mac_gen_mcps_data_conf(
    5d00:	7863      	ldrb	r3, [r4, #1]
    5d02:	78a0      	ldrb	r0, [r4, #2]
    5d04:	0200      	lsls	r0, r0, #8
    5d06:	4318      	orrs	r0, r3
    5d08:	78e3      	ldrb	r3, [r4, #3]
    5d0a:	041b      	lsls	r3, r3, #16
    5d0c:	4318      	orrs	r0, r3
    5d0e:	7923      	ldrb	r3, [r4, #4]
    5d10:	061b      	lsls	r3, r3, #24
    5d12:	4318      	orrs	r0, r3
    5d14:	7962      	ldrb	r2, [r4, #5]
    5d16:	21e1      	movs	r1, #225	; 0xe1
    5d18:	2300      	movs	r3, #0
    5d1a:	4c04      	ldr	r4, [pc, #16]	; (5d2c <mac_tx_gts_data+0x80>)
    5d1c:	47a0      	blx	r4
				0);
		#else
				transmit_frame->msduHandle);
		#endif  /* ENABLE_TSTAMP */
	}
}
    5d1e:	bd38      	pop	{r3, r4, r5, pc}
    5d20:	0000a0c5 	.word	0x0000a0c5
    5d24:	0000ba3d 	.word	0x0000ba3d
    5d28:	20001365 	.word	0x20001365
    5d2c:	000063cd 	.word	0x000063cd

00005d30 <handle_gts_data_req>:
	/* Append the MLME GTS indication to the MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buffer_header);
}

void handle_gts_data_req(mcps_data_req_t *data_req, uint8_t *msg)
{
    5d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d32:	464f      	mov	r7, r9
    5d34:	4646      	mov	r6, r8
    5d36:	b4c0      	push	{r6, r7}
    5d38:	1c07      	adds	r7, r0, #0
    5d3a:	4688      	mov	r8, r1

	frame_info_t *transmit_frame;
	buffer_t *buf_ptr;

	queue_t *q_ptr = NULL;
	ADDR_COPY_DST_SRC_16(dst_addr, data_req->DstAddr);
    5d3c:	7943      	ldrb	r3, [r0, #5]
    5d3e:	7985      	ldrb	r5, [r0, #6]
    5d40:	022d      	lsls	r5, r5, #8
    5d42:	431d      	orrs	r5, r3
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state) {
    5d44:	4b8b      	ldr	r3, [pc, #556]	; (5f74 <handle_gts_data_req+0x244>)
    5d46:	781b      	ldrb	r3, [r3, #0]
    5d48:	2b03      	cmp	r3, #3
    5d4a:	d150      	bne.n	5dee <handle_gts_data_req+0xbe>
		for (loop_index = 0; loop_index < mac_pan_gts_table_len;
    5d4c:	4b8a      	ldr	r3, [pc, #552]	; (5f78 <handle_gts_data_req+0x248>)
    5d4e:	7819      	ldrb	r1, [r3, #0]
    5d50:	2900      	cmp	r1, #0
    5d52:	d100      	bne.n	5d56 <handle_gts_data_req+0x26>
    5d54:	e088      	b.n	5e68 <handle_gts_data_req+0x138>
    5d56:	4a89      	ldr	r2, [pc, #548]	; (5f7c <handle_gts_data_req+0x24c>)
    5d58:	2300      	movs	r3, #0
    5d5a:	b2d8      	uxtb	r0, r3
    5d5c:	4681      	mov	r9, r0
				loop_index++) {
			if (dst_addr ==
					mac_pan_gts_table[loop_index].
    5d5e:	1c1e      	adds	r6, r3, #0
	ADDR_COPY_DST_SRC_16(dst_addr, data_req->DstAddr);
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state) {
		for (loop_index = 0; loop_index < mac_pan_gts_table_len;
				loop_index++) {
			if (dst_addr ==
    5d60:	8814      	ldrh	r4, [r2, #0]
    5d62:	42ac      	cmp	r4, r5
    5d64:	d13d      	bne.n	5de2 <handle_gts_data_req+0xb2>
					mac_pan_gts_table[loop_index].
					DevShortAddr
					&&
    5d66:	7990      	ldrb	r0, [r2, #6]
    5d68:	2800      	cmp	r0, #0
    5d6a:	d03a      	beq.n	5de2 <handle_gts_data_req+0xb2>
					GTS_RX_SLOT ==
					mac_pan_gts_table[loop_index].GtsDesc.
					GtsDirection) {
				transmit_frame
					= (frame_info_t *)BMM_BUFFER_POINTER(
    5d6c:	4641      	mov	r1, r8
    5d6e:	780a      	ldrb	r2, [r1, #0]
    5d70:	784b      	ldrb	r3, [r1, #1]
    5d72:	021b      	lsls	r3, r3, #8
    5d74:	4313      	orrs	r3, r2
    5d76:	788a      	ldrb	r2, [r1, #2]
    5d78:	0412      	lsls	r2, r2, #16
    5d7a:	4313      	orrs	r3, r2
    5d7c:	78ca      	ldrb	r2, [r1, #3]
    5d7e:	0612      	lsls	r2, r2, #24
    5d80:	4313      	orrs	r3, r2
						(buffer_t *)msg);
				frame_tx_time = calc_frame_transmit_duration(
    5d82:	7c5a      	ldrb	r2, [r3, #17]
    5d84:	7c98      	ldrb	r0, [r3, #18]
    5d86:	0200      	lsls	r0, r0, #8
    5d88:	4310      	orrs	r0, r2
    5d8a:	7cda      	ldrb	r2, [r3, #19]
    5d8c:	0412      	lsls	r2, r2, #16
    5d8e:	4310      	orrs	r0, r2
    5d90:	7d1b      	ldrb	r3, [r3, #20]
    5d92:	061b      	lsls	r3, r3, #24
    5d94:	4318      	orrs	r0, r3
    5d96:	4b7a      	ldr	r3, [pc, #488]	; (5f80 <handle_gts_data_req+0x250>)
    5d98:	4798      	blx	r3
						transmit_frame->mpdu);
				slot_duration1
					=  (TAL_CONVERT_SYMBOLS_TO_US(
    5d9a:	4b7a      	ldr	r3, [pc, #488]	; (5f84 <handle_gts_data_req+0x254>)
    5d9c:	7f9a      	ldrb	r2, [r3, #30]
    5d9e:	23f0      	movs	r3, #240	; 0xf0
    5da0:	019b      	lsls	r3, r3, #6
						TAL_GET_SUPERFRAME_DURATION_TIME(
						tal_pib.SuperFrameOrder)) >>
    5da2:	4093      	lsls	r3, r2
    5da4:	091b      	lsrs	r3, r3, #4
						4) *
						mac_pan_gts_table[loop_index].
						GtsDesc.GtsLength;
    5da6:	0072      	lsls	r2, r6, #1
    5da8:	1992      	adds	r2, r2, r6
    5daa:	0092      	lsls	r2, r2, #2
    5dac:	4976      	ldr	r1, [pc, #472]	; (5f88 <handle_gts_data_req+0x258>)
    5dae:	188a      	adds	r2, r1, r2
						transmit_frame->mpdu);
				slot_duration1
					=  (TAL_CONVERT_SYMBOLS_TO_US(
						TAL_GET_SUPERFRAME_DURATION_TIME(
						tal_pib.SuperFrameOrder)) >>
						4) *
    5db0:	7a52      	ldrb	r2, [r2, #9]
					= (frame_info_t *)BMM_BUFFER_POINTER(
						(buffer_t *)msg);
				frame_tx_time = calc_frame_transmit_duration(
						transmit_frame->mpdu);
				slot_duration1
					=  (TAL_CONVERT_SYMBOLS_TO_US(
    5db2:	4353      	muls	r3, r2
						TAL_GET_SUPERFRAME_DURATION_TIME(
						tal_pib.SuperFrameOrder)) >>
						4) *
						mac_pan_gts_table[loop_index].
						GtsDesc.GtsLength;
				if (slot_duration1 < frame_tx_time) {
    5db4:	4298      	cmp	r0, r3
    5db6:	d906      	bls.n	5dc6 <handle_gts_data_req+0x96>
					mac_gen_mcps_data_conf((buffer_t *)msg,
    5db8:	7b7a      	ldrb	r2, [r7, #13]
    5dba:	4640      	mov	r0, r8
    5dbc:	21e5      	movs	r1, #229	; 0xe5
    5dbe:	2300      	movs	r3, #0
    5dc0:	4c72      	ldr	r4, [pc, #456]	; (5f8c <handle_gts_data_req+0x25c>)
    5dc2:	47a0      	blx	r4
							data_req->msduHandle,
							0);
					#else
							data_req->msduHandle);
					#endif  /* ENABLE_TSTAMP */
					return;
    5dc4:	e0d1      	b.n	5f6a <handle_gts_data_req+0x23a>
								msduHandle);
						#endif  /* ENABLE_TSTAMP */
					}

					#else
					qmm_queue_append(mac_pan_gts_table[
    5dc6:	4c70      	ldr	r4, [pc, #448]	; (5f88 <handle_gts_data_req+0x258>)
    5dc8:	0075      	lsls	r5, r6, #1
    5dca:	19ab      	adds	r3, r5, r6
    5dcc:	009b      	lsls	r3, r3, #2
    5dce:	5918      	ldr	r0, [r3, r4]
    5dd0:	4641      	mov	r1, r8
    5dd2:	4b6f      	ldr	r3, [pc, #444]	; (5f90 <handle_gts_data_req+0x260>)
    5dd4:	4798      	blx	r3
								loop_index].gts_data_q,
							(buffer_t *)msg);
					#endif   /* ENABLE_QUEUE_CAPACITY */
					q_ptr
						= mac_pan_gts_table[loop_index].
    5dd6:	19ad      	adds	r5, r5, r6
    5dd8:	00ad      	lsls	r5, r5, #2
    5dda:	592c      	ldr	r4, [r5, r4]
			#endif   /* ENABLE_QUEUE_CAPACITY */
			q_ptr = &dev_tx_gts_q;
		}
	}

	if (NULL == q_ptr) {
    5ddc:	2c00      	cmp	r4, #0
    5dde:	d14a      	bne.n	5e76 <handle_gts_data_req+0x146>
    5de0:	e042      	b.n	5e68 <handle_gts_data_req+0x138>
    5de2:	3301      	adds	r3, #1
    5de4:	320c      	adds	r2, #12

	queue_t *q_ptr = NULL;
	ADDR_COPY_DST_SRC_16(dst_addr, data_req->DstAddr);
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state) {
		for (loop_index = 0; loop_index < mac_pan_gts_table_len;
    5de6:	b2dc      	uxtb	r4, r3
    5de8:	42a1      	cmp	r1, r4
    5dea:	d8b6      	bhi.n	5d5a <handle_gts_data_req+0x2a>
    5dec:	e03c      	b.n	5e68 <handle_gts_data_req+0x138>
				}
			}
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && mac_pib.mac_CoordShortAddress ==
    5dee:	2b01      	cmp	r3, #1
    5df0:	d13a      	bne.n	5e68 <handle_gts_data_req+0x138>
    5df2:	4b68      	ldr	r3, [pc, #416]	; (5f94 <handle_gts_data_req+0x264>)
    5df4:	7a9a      	ldrb	r2, [r3, #10]
    5df6:	7adb      	ldrb	r3, [r3, #11]
    5df8:	021b      	lsls	r3, r3, #8
    5dfa:	4313      	orrs	r3, r2
    5dfc:	42ab      	cmp	r3, r5
    5dfe:	d133      	bne.n	5e68 <handle_gts_data_req+0x138>
			dst_addr &&
			0 !=
			mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsStartingSlot) {
    5e00:	4b65      	ldr	r3, [pc, #404]	; (5f98 <handle_gts_data_req+0x268>)
			}
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && mac_pib.mac_CoordShortAddress ==
			dst_addr &&
    5e02:	791b      	ldrb	r3, [r3, #4]
    5e04:	2b00      	cmp	r3, #0
    5e06:	d02f      	beq.n	5e68 <handle_gts_data_req+0x138>
			0 !=
			mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsStartingSlot) {
		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
    5e08:	780a      	ldrb	r2, [r1, #0]
    5e0a:	784b      	ldrb	r3, [r1, #1]
    5e0c:	021b      	lsls	r3, r3, #8
    5e0e:	4313      	orrs	r3, r2
    5e10:	788a      	ldrb	r2, [r1, #2]
    5e12:	0412      	lsls	r2, r2, #16
    5e14:	431a      	orrs	r2, r3
    5e16:	78cb      	ldrb	r3, [r1, #3]
    5e18:	061b      	lsls	r3, r3, #24
    5e1a:	4313      	orrs	r3, r2
				(buffer_t *)msg);
		frame_tx_time = calc_frame_transmit_duration(
    5e1c:	7c5a      	ldrb	r2, [r3, #17]
    5e1e:	7c99      	ldrb	r1, [r3, #18]
    5e20:	0209      	lsls	r1, r1, #8
    5e22:	4311      	orrs	r1, r2
    5e24:	7cda      	ldrb	r2, [r3, #19]
    5e26:	0412      	lsls	r2, r2, #16
    5e28:	430a      	orrs	r2, r1
    5e2a:	7d18      	ldrb	r0, [r3, #20]
    5e2c:	0600      	lsls	r0, r0, #24
    5e2e:	4310      	orrs	r0, r2
    5e30:	4b53      	ldr	r3, [pc, #332]	; (5f80 <handle_gts_data_req+0x250>)
    5e32:	4798      	blx	r3
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
    5e34:	4b53      	ldr	r3, [pc, #332]	; (5f84 <handle_gts_data_req+0x254>)
    5e36:	7f9a      	ldrb	r2, [r3, #30]
    5e38:	23f0      	movs	r3, #240	; 0xf0
    5e3a:	019b      	lsls	r3, r3, #6
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
    5e3c:	4093      	lsls	r3, r2
    5e3e:	091b      	lsrs	r3, r3, #4
				4) *
				mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsLength;
    5e40:	4a55      	ldr	r2, [pc, #340]	; (5f98 <handle_gts_data_req+0x268>)
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
				4) *
    5e42:	7952      	ldrb	r2, [r2, #5]
		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
				(buffer_t *)msg);
		frame_tx_time = calc_frame_transmit_duration(
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
    5e44:	4353      	muls	r3, r2
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
				4) *
				mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsLength;
		if (slot_duration1 < frame_tx_time) {
    5e46:	4298      	cmp	r0, r3
    5e48:	d906      	bls.n	5e58 <handle_gts_data_req+0x128>
			mac_gen_mcps_data_conf((buffer_t *)msg,
    5e4a:	7b7a      	ldrb	r2, [r7, #13]
    5e4c:	4640      	mov	r0, r8
    5e4e:	21e5      	movs	r1, #229	; 0xe5
    5e50:	2300      	movs	r3, #0
    5e52:	4c4e      	ldr	r4, [pc, #312]	; (5f8c <handle_gts_data_req+0x25c>)
    5e54:	47a0      	blx	r4
					data_req->msduHandle,
					0);
			#else
					data_req->msduHandle);
			#endif  /* ENABLE_TSTAMP */
			return;
    5e56:	e088      	b.n	5f6a <handle_gts_data_req+0x23a>
						data_req->msduHandle);
				#endif  /* ENABLE_TSTAMP */
			}

			#else
			qmm_queue_append(&dev_tx_gts_q, (buffer_t *)msg);
    5e58:	4c50      	ldr	r4, [pc, #320]	; (5f9c <handle_gts_data_req+0x26c>)
    5e5a:	1c20      	adds	r0, r4, #0
    5e5c:	4641      	mov	r1, r8
    5e5e:	4b4c      	ldr	r3, [pc, #304]	; (5f90 <handle_gts_data_req+0x260>)
    5e60:	4798      	blx	r3
void handle_gts_data_req(mcps_data_req_t *data_req, uint8_t *msg)
{
	uint32_t slot_duration1 = 0;
	uint32_t frame_tx_time = 0;
#ifdef FFD
	uint8_t loop_index = 0;
    5e62:	2100      	movs	r1, #0
    5e64:	4689      	mov	r9, r1
    5e66:	e006      	b.n	5e76 <handle_gts_data_req+0x146>
			q_ptr = &dev_tx_gts_q;
		}
	}

	if (NULL == q_ptr) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    5e68:	7b7a      	ldrb	r2, [r7, #13]
    5e6a:	4640      	mov	r0, r8
    5e6c:	21e6      	movs	r1, #230	; 0xe6
    5e6e:	2300      	movs	r3, #0
    5e70:	4c46      	ldr	r4, [pc, #280]	; (5f8c <handle_gts_data_req+0x25c>)
    5e72:	47a0      	blx	r4
    5e74:	e079      	b.n	5f6a <handle_gts_data_req+0x23a>
			#else
				data_req->msduHandle);
			#endif  /* ENABLE_TSTAMP */
	} else {
#ifdef FFD
		if (MAC_PAN_COORD_STARTED == mac_state && 1 == q_ptr->size) {
    5e76:	4b3f      	ldr	r3, [pc, #252]	; (5f74 <handle_gts_data_req+0x244>)
    5e78:	781b      	ldrb	r3, [r3, #0]
    5e7a:	2b03      	cmp	r3, #3
    5e7c:	d13b      	bne.n	5ef6 <handle_gts_data_req+0x1c6>
    5e7e:	7a23      	ldrb	r3, [r4, #8]
    5e80:	2b01      	cmp	r3, #1
    5e82:	d172      	bne.n	5f6a <handle_gts_data_req+0x23a>
			loop_index = loop_index + MAC_ACTIVE_CFP_GTS1;
    5e84:	464b      	mov	r3, r9
    5e86:	3301      	adds	r3, #1
			if (loop_index == mac_superframe_state) {
    5e88:	4a45      	ldr	r2, [pc, #276]	; (5fa0 <handle_gts_data_req+0x270>)
    5e8a:	7812      	ldrb	r2, [r2, #0]
    5e8c:	b2db      	uxtb	r3, r3
    5e8e:	429a      	cmp	r2, r3
    5e90:	d16b      	bne.n	5f6a <handle_gts_data_req+0x23a>
				buf_ptr = qmm_queue_read(q_ptr, NULL);
    5e92:	1c20      	adds	r0, r4, #0
    5e94:	2100      	movs	r1, #0
    5e96:	4b43      	ldr	r3, [pc, #268]	; (5fa4 <handle_gts_data_req+0x274>)
    5e98:	4798      	blx	r3

				if (NULL == buf_ptr) {
    5e9a:	2800      	cmp	r0, #0
    5e9c:	d065      	beq.n	5f6a <handle_gts_data_req+0x23a>
					/* Nothing to be done. */
					return;
				}

				transmit_frame
					= (frame_info_t *)BMM_BUFFER_POINTER(
    5e9e:	7802      	ldrb	r2, [r0, #0]
    5ea0:	7843      	ldrb	r3, [r0, #1]
    5ea2:	021b      	lsls	r3, r3, #8
    5ea4:	4313      	orrs	r3, r2
    5ea6:	7882      	ldrb	r2, [r0, #2]
    5ea8:	0412      	lsls	r2, r2, #16
    5eaa:	431a      	orrs	r2, r3
    5eac:	78c3      	ldrb	r3, [r0, #3]
    5eae:	061b      	lsls	r3, r3, #24
    5eb0:	4313      	orrs	r3, r2
						buf_ptr);

				transmit_frame->buffer_header = buf_ptr;
    5eb2:	7058      	strb	r0, [r3, #1]
    5eb4:	0a02      	lsrs	r2, r0, #8
    5eb6:	709a      	strb	r2, [r3, #2]
    5eb8:	0c02      	lsrs	r2, r0, #16
    5eba:	70da      	strb	r2, [r3, #3]
    5ebc:	0e00      	lsrs	r0, r0, #24
    5ebe:	7118      	strb	r0, [r3, #4]

				frame_tx_time = calc_frame_transmit_duration(
    5ec0:	7c5a      	ldrb	r2, [r3, #17]
    5ec2:	7c99      	ldrb	r1, [r3, #18]
    5ec4:	0209      	lsls	r1, r1, #8
    5ec6:	4311      	orrs	r1, r2
    5ec8:	7cda      	ldrb	r2, [r3, #19]
    5eca:	0412      	lsls	r2, r2, #16
    5ecc:	430a      	orrs	r2, r1
    5ece:	7d18      	ldrb	r0, [r3, #20]
    5ed0:	0600      	lsls	r0, r0, #24
    5ed2:	4310      	orrs	r0, r2
    5ed4:	4b2a      	ldr	r3, [pc, #168]	; (5f80 <handle_gts_data_req+0x250>)
    5ed6:	4798      	blx	r3
    5ed8:	1c05      	adds	r5, r0, #0
						transmit_frame->mpdu);
				slot_duration1 = sw_timer_get_residual_time(
    5eda:	4b33      	ldr	r3, [pc, #204]	; (5fa8 <handle_gts_data_req+0x278>)
    5edc:	7818      	ldrb	r0, [r3, #0]
    5ede:	4b33      	ldr	r3, [pc, #204]	; (5fac <handle_gts_data_req+0x27c>)
    5ee0:	4798      	blx	r3
						T_CAP);
				if (slot_duration1 > frame_tx_time) {
    5ee2:	4285      	cmp	r5, r0
    5ee4:	d241      	bcs.n	5f6a <handle_gts_data_req+0x23a>
					mac_tx_gts_data(q_ptr);
    5ee6:	1c20      	adds	r0, r4, #0
    5ee8:	4b31      	ldr	r3, [pc, #196]	; (5fb0 <handle_gts_data_req+0x280>)
    5eea:	4798      	blx	r3
					qmm_queue_remove(q_ptr, NULL);
    5eec:	1c20      	adds	r0, r4, #0
    5eee:	2100      	movs	r1, #0
    5ef0:	4b30      	ldr	r3, [pc, #192]	; (5fb4 <handle_gts_data_req+0x284>)
    5ef2:	4798      	blx	r3
    5ef4:	e039      	b.n	5f6a <handle_gts_data_req+0x23a>
				}
			}
		} else
#endif /* FFD */
		if (MAC_ASSOCIATED == mac_state && 1 == q_ptr->size) {
    5ef6:	2b01      	cmp	r3, #1
    5ef8:	d137      	bne.n	5f6a <handle_gts_data_req+0x23a>
    5efa:	7a23      	ldrb	r3, [r4, #8]
    5efc:	2b01      	cmp	r3, #1
    5efe:	d134      	bne.n	5f6a <handle_gts_data_req+0x23a>
			if (MAC_DEV_GTS_TX == mac_superframe_state) {
    5f00:	4b27      	ldr	r3, [pc, #156]	; (5fa0 <handle_gts_data_req+0x270>)
    5f02:	781b      	ldrb	r3, [r3, #0]
    5f04:	2b08      	cmp	r3, #8
    5f06:	d130      	bne.n	5f6a <handle_gts_data_req+0x23a>
				buf_ptr = qmm_queue_read(q_ptr, NULL);
    5f08:	1c20      	adds	r0, r4, #0
    5f0a:	2100      	movs	r1, #0
    5f0c:	4b25      	ldr	r3, [pc, #148]	; (5fa4 <handle_gts_data_req+0x274>)
    5f0e:	4798      	blx	r3

				if (NULL == buf_ptr) {
    5f10:	2800      	cmp	r0, #0
    5f12:	d02a      	beq.n	5f6a <handle_gts_data_req+0x23a>
					/* Nothing to be done. */
					return;
				}

				transmit_frame
					= (frame_info_t *)BMM_BUFFER_POINTER(
    5f14:	7802      	ldrb	r2, [r0, #0]
    5f16:	7843      	ldrb	r3, [r0, #1]
    5f18:	021b      	lsls	r3, r3, #8
    5f1a:	4313      	orrs	r3, r2
    5f1c:	7882      	ldrb	r2, [r0, #2]
    5f1e:	0412      	lsls	r2, r2, #16
    5f20:	431a      	orrs	r2, r3
    5f22:	78c3      	ldrb	r3, [r0, #3]
    5f24:	061b      	lsls	r3, r3, #24
    5f26:	4313      	orrs	r3, r2
						buf_ptr);

				transmit_frame->buffer_header = buf_ptr;
    5f28:	7058      	strb	r0, [r3, #1]
    5f2a:	0a02      	lsrs	r2, r0, #8
    5f2c:	709a      	strb	r2, [r3, #2]
    5f2e:	0c02      	lsrs	r2, r0, #16
    5f30:	70da      	strb	r2, [r3, #3]
    5f32:	0e00      	lsrs	r0, r0, #24
    5f34:	7118      	strb	r0, [r3, #4]

				frame_tx_time = calc_frame_transmit_duration(
    5f36:	7c5a      	ldrb	r2, [r3, #17]
    5f38:	7c99      	ldrb	r1, [r3, #18]
    5f3a:	0209      	lsls	r1, r1, #8
    5f3c:	4311      	orrs	r1, r2
    5f3e:	7cda      	ldrb	r2, [r3, #19]
    5f40:	0412      	lsls	r2, r2, #16
    5f42:	430a      	orrs	r2, r1
    5f44:	7d18      	ldrb	r0, [r3, #20]
    5f46:	0600      	lsls	r0, r0, #24
    5f48:	4310      	orrs	r0, r2
    5f4a:	4b0d      	ldr	r3, [pc, #52]	; (5f80 <handle_gts_data_req+0x250>)
    5f4c:	4798      	blx	r3
    5f4e:	1c05      	adds	r5, r0, #0
						transmit_frame->mpdu);
				slot_duration1 = sw_timer_get_residual_time(
    5f50:	4b15      	ldr	r3, [pc, #84]	; (5fa8 <handle_gts_data_req+0x278>)
    5f52:	7818      	ldrb	r0, [r3, #0]
    5f54:	4b15      	ldr	r3, [pc, #84]	; (5fac <handle_gts_data_req+0x27c>)
    5f56:	4798      	blx	r3
						T_CAP);
				if (slot_duration1 > frame_tx_time) {
    5f58:	4285      	cmp	r5, r0
    5f5a:	d206      	bcs.n	5f6a <handle_gts_data_req+0x23a>
					mac_tx_gts_data(q_ptr);
    5f5c:	1c20      	adds	r0, r4, #0
    5f5e:	4b14      	ldr	r3, [pc, #80]	; (5fb0 <handle_gts_data_req+0x280>)
    5f60:	4798      	blx	r3
					qmm_queue_remove(q_ptr, NULL);
    5f62:	1c20      	adds	r0, r4, #0
    5f64:	2100      	movs	r1, #0
    5f66:	4b13      	ldr	r3, [pc, #76]	; (5fb4 <handle_gts_data_req+0x284>)
    5f68:	4798      	blx	r3
			}
		}
	}

	return;
}
    5f6a:	bc0c      	pop	{r2, r3}
    5f6c:	4690      	mov	r8, r2
    5f6e:	4699      	mov	r9, r3
    5f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f72:	46c0      	nop			; (mov r8, r8)
    5f74:	20001364 	.word	0x20001364
    5f78:	200002b8 	.word	0x200002b8
    5f7c:	20001398 	.word	0x20001398
    5f80:	0000b76d 	.word	0x0000b76d
    5f84:	20001518 	.word	0x20001518
    5f88:	20001394 	.word	0x20001394
    5f8c:	000063cd 	.word	0x000063cd
    5f90:	0000a041 	.word	0x0000a041
    5f94:	20001300 	.word	0x20001300
    5f98:	20001374 	.word	0x20001374
    5f9c:	200002bc 	.word	0x200002bc
    5fa0:	20000009 	.word	0x20000009
    5fa4:	0000a0d5 	.word	0x0000a0d5
    5fa8:	200013f1 	.word	0x200013f1
    5fac:	00009a59 	.word	0x00009a59
    5fb0:	00005cad 	.word	0x00005cad
    5fb4:	0000a0c5 	.word	0x0000a0c5

00005fb8 <handle_gts_data_tx_end>:
		#endif  /* ENABLE_TSTAMP */
	}
}

void handle_gts_data_tx_end(void)
{
    5fb8:	b508      	push	{r3, lr}
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state) {
    5fba:	4b0f      	ldr	r3, [pc, #60]	; (5ff8 <handle_gts_data_tx_end+0x40>)
    5fbc:	781b      	ldrb	r3, [r3, #0]
    5fbe:	2b03      	cmp	r3, #3
    5fc0:	d110      	bne.n	5fe4 <handle_gts_data_tx_end+0x2c>
		if (MAC_ACTIVE_CFP_GTS1 <= mac_superframe_state &&
    5fc2:	4b0e      	ldr	r3, [pc, #56]	; (5ffc <handle_gts_data_tx_end+0x44>)
    5fc4:	781b      	ldrb	r3, [r3, #0]
    5fc6:	1e5a      	subs	r2, r3, #1
    5fc8:	b2d2      	uxtb	r2, r2
    5fca:	2a06      	cmp	r2, #6
    5fcc:	d813      	bhi.n	5ff6 <handle_gts_data_tx_end+0x3e>
				MAC_ACTIVE_CFP_GTS7 >= mac_superframe_state) {
			mac_tx_gts_data(mac_pan_gts_table[mac_pan_gts_table_len
					- ((mac_superframe_state -
    5fce:	4a0c      	ldr	r2, [pc, #48]	; (6000 <handle_gts_data_tx_end+0x48>)
    5fd0:	7812      	ldrb	r2, [r2, #0]
    5fd2:	1ad3      	subs	r3, r2, r3
{
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state) {
		if (MAC_ACTIVE_CFP_GTS1 <= mac_superframe_state &&
				MAC_ACTIVE_CFP_GTS7 >= mac_superframe_state) {
			mac_tx_gts_data(mac_pan_gts_table[mac_pan_gts_table_len
    5fd4:	005a      	lsls	r2, r3, #1
    5fd6:	18d3      	adds	r3, r2, r3
    5fd8:	009b      	lsls	r3, r3, #2
    5fda:	4a0a      	ldr	r2, [pc, #40]	; (6004 <handle_gts_data_tx_end+0x4c>)
    5fdc:	5898      	ldr	r0, [r3, r2]
    5fde:	4b0a      	ldr	r3, [pc, #40]	; (6008 <handle_gts_data_tx_end+0x50>)
    5fe0:	4798      	blx	r3
    5fe2:	e008      	b.n	5ff6 <handle_gts_data_tx_end+0x3e>
					- ((mac_superframe_state -
					MAC_ACTIVE_CFP_GTS1) + 1)].gts_data_q);
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && MAC_DEV_GTS_TX ==
    5fe4:	2b01      	cmp	r3, #1
    5fe6:	d106      	bne.n	5ff6 <handle_gts_data_tx_end+0x3e>
    5fe8:	4b04      	ldr	r3, [pc, #16]	; (5ffc <handle_gts_data_tx_end+0x44>)
    5fea:	781b      	ldrb	r3, [r3, #0]
    5fec:	2b08      	cmp	r3, #8
    5fee:	d102      	bne.n	5ff6 <handle_gts_data_tx_end+0x3e>
			mac_superframe_state) {
		#ifdef GTS_DEBUG
		port_pin_toggle_output_level(DEBUG_PIN12);
		#endif
		mac_tx_gts_data(&dev_tx_gts_q);
    5ff0:	4806      	ldr	r0, [pc, #24]	; (600c <handle_gts_data_tx_end+0x54>)
    5ff2:	4b05      	ldr	r3, [pc, #20]	; (6008 <handle_gts_data_tx_end+0x50>)
    5ff4:	4798      	blx	r3
	}
}
    5ff6:	bd08      	pop	{r3, pc}
    5ff8:	20001364 	.word	0x20001364
    5ffc:	20000009 	.word	0x20000009
    6000:	200002b8 	.word	0x200002b8
    6004:	20001394 	.word	0x20001394
    6008:	00005cad 	.word	0x00005cad
    600c:	200002bc 	.word	0x200002bc

00006010 <flush_gts_queues>:
			#endif  /* ENABLE_TSTAMP */
	}
}

void flush_gts_queues(void)
{
    6010:	b570      	push	{r4, r5, r6, lr}
    6012:	4c06      	ldr	r4, [pc, #24]	; (602c <flush_gts_queues+0x1c>)
    6014:	1c26      	adds	r6, r4, #0
    6016:	363f      	adds	r6, #63	; 0x3f
#ifdef FFD
	uint8_t Index;
	for (Index = 0; Index < MAX_GTS_ON_PANC; Index++) {
		qmm_queue_flush(&gts_q[Index]);
    6018:	4d05      	ldr	r5, [pc, #20]	; (6030 <flush_gts_queues+0x20>)
    601a:	1c20      	adds	r0, r4, #0
    601c:	47a8      	blx	r5
    601e:	3409      	adds	r4, #9

void flush_gts_queues(void)
{
#ifdef FFD
	uint8_t Index;
	for (Index = 0; Index < MAX_GTS_ON_PANC; Index++) {
    6020:	42b4      	cmp	r4, r6
    6022:	d1fa      	bne.n	601a <flush_gts_queues+0xa>
		qmm_queue_flush(&gts_q[Index]);
	}
#endif /* FFD */
	qmm_queue_flush(&dev_tx_gts_q);
    6024:	4803      	ldr	r0, [pc, #12]	; (6034 <flush_gts_queues+0x24>)
    6026:	4b02      	ldr	r3, [pc, #8]	; (6030 <flush_gts_queues+0x20>)
    6028:	4798      	blx	r3
}
    602a:	bd70      	pop	{r4, r5, r6, pc}
    602c:	20000278 	.word	0x20000278
    6030:	0000a0e5 	.word	0x0000a0e5
    6034:	200002bc 	.word	0x200002bc

00006038 <reset_gts_expiry>:

#ifdef FFD
void reset_gts_expiry(mac_pan_gts_mgmt_t *mac_pan_gts_entry)
{
	if (tal_pib.BeaconOrder >= 9 && mac_pan_gts_entry->ExpiryCount <
    6038:	4b0f      	ldr	r3, [pc, #60]	; (6078 <reset_gts_expiry+0x40>)
    603a:	7f5b      	ldrb	r3, [r3, #29]
    603c:	2b08      	cmp	r3, #8
    603e:	d90a      	bls.n	6056 <reset_gts_expiry+0x1e>
    6040:	7982      	ldrb	r2, [r0, #6]
    6042:	79c3      	ldrb	r3, [r0, #7]
    6044:	021b      	lsls	r3, r3, #8
    6046:	4313      	orrs	r3, r2
    6048:	2b02      	cmp	r3, #2
    604a:	d814      	bhi.n	6076 <reset_gts_expiry+0x3e>
			GTS_EXPIRY_BO_9_TO_14) {
		mac_pan_gts_entry->ExpiryCount = GTS_EXPIRY_BO_9_TO_14;
    604c:	2303      	movs	r3, #3
    604e:	7183      	strb	r3, [r0, #6]
    6050:	2300      	movs	r3, #0
    6052:	71c3      	strb	r3, [r0, #7]
    6054:	e00f      	b.n	6076 <reset_gts_expiry+0x3e>
	} else if (tal_pib.BeaconOrder < 9 && mac_pan_gts_entry->ExpiryCount <
			GTS_EXPIRY_BO_0_TO_8) {
    6056:	2209      	movs	r2, #9
    6058:	1ad3      	subs	r3, r2, r3
    605a:	2201      	movs	r2, #1
    605c:	409a      	lsls	r2, r3
    605e:	1c13      	adds	r3, r2, #0
void reset_gts_expiry(mac_pan_gts_mgmt_t *mac_pan_gts_entry)
{
	if (tal_pib.BeaconOrder >= 9 && mac_pan_gts_entry->ExpiryCount <
			GTS_EXPIRY_BO_9_TO_14) {
		mac_pan_gts_entry->ExpiryCount = GTS_EXPIRY_BO_9_TO_14;
	} else if (tal_pib.BeaconOrder < 9 && mac_pan_gts_entry->ExpiryCount <
    6060:	7982      	ldrb	r2, [r0, #6]
    6062:	79c1      	ldrb	r1, [r0, #7]
    6064:	0209      	lsls	r1, r1, #8
    6066:	4311      	orrs	r1, r2
			GTS_EXPIRY_BO_0_TO_8) {
    6068:	1c5a      	adds	r2, r3, #1
void reset_gts_expiry(mac_pan_gts_mgmt_t *mac_pan_gts_entry)
{
	if (tal_pib.BeaconOrder >= 9 && mac_pan_gts_entry->ExpiryCount <
			GTS_EXPIRY_BO_9_TO_14) {
		mac_pan_gts_entry->ExpiryCount = GTS_EXPIRY_BO_9_TO_14;
	} else if (tal_pib.BeaconOrder < 9 && mac_pan_gts_entry->ExpiryCount <
    606a:	4291      	cmp	r1, r2
    606c:	da03      	bge.n	6076 <reset_gts_expiry+0x3e>
			GTS_EXPIRY_BO_0_TO_8) {
		mac_pan_gts_entry->ExpiryCount = GTS_EXPIRY_BO_0_TO_8;
    606e:	b293      	uxth	r3, r2
    6070:	7183      	strb	r3, [r0, #6]
    6072:	0a1b      	lsrs	r3, r3, #8
    6074:	71c3      	strb	r3, [r0, #7]
	}
}
    6076:	4770      	bx	lr
    6078:	20001518 	.word	0x20001518

0000607c <mac_t_gts_cb>:
			sizeof(mac_dev_gts_mgmt_t) * MAX_GTS_ON_DEV);
	init_gts_queues();
}

void mac_t_gts_cb(void *callback_parameter)
{
    607c:	b570      	push	{r4, r5, r6, lr}
    607e:	b082      	sub	sp, #8
	uint32_t next_timer_dur = 0;
	uint32_t slot_duration;
	mac_trx_wakeup();
    6080:	4b88      	ldr	r3, [pc, #544]	; (62a4 <mac_t_gts_cb+0x228>)
    6082:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6084:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    6088:	4263      	negs	r3, r4
    608a:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    608c:	b672      	cpsid	i
    608e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6092:	2200      	movs	r2, #0
    6094:	4b84      	ldr	r3, [pc, #528]	; (62a8 <mac_t_gts_cb+0x22c>)
    6096:	701a      	strb	r2, [r3, #0]
	#ifdef GTS_DEBUG
	port_pin_set_output_level(DEBUG_PIN3, 0);
	#endif
	ENTER_CRITICAL_REGION();
	slot_duration
		= (TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_SUPERFRAME_DURATION_TIME(
    6098:	4b84      	ldr	r3, [pc, #528]	; (62ac <mac_t_gts_cb+0x230>)
    609a:	7f9b      	ldrb	r3, [r3, #30]
    609c:	21f0      	movs	r1, #240	; 0xf0
    609e:	0189      	lsls	r1, r1, #6
    60a0:	4099      	lsls	r1, r3
    60a2:	0909      	lsrs	r1, r1, #4
			tal_pib.SuperFrameOrder)) >> 4);
#ifdef FFD
	if (MAC_PAN_COORD_STARTED == mac_state && mac_pan_gts_table_len > 0) {
    60a4:	4b82      	ldr	r3, [pc, #520]	; (62b0 <mac_t_gts_cb+0x234>)
    60a6:	781b      	ldrb	r3, [r3, #0]
    60a8:	2b03      	cmp	r3, #3
    60aa:	d000      	beq.n	60ae <mac_t_gts_cb+0x32>
    60ac:	e09e      	b.n	61ec <mac_t_gts_cb+0x170>
    60ae:	4b81      	ldr	r3, [pc, #516]	; (62b4 <mac_t_gts_cb+0x238>)
    60b0:	781b      	ldrb	r3, [r3, #0]
    60b2:	2b00      	cmp	r3, #0
    60b4:	d100      	bne.n	60b8 <mac_t_gts_cb+0x3c>
    60b6:	e0ea      	b.n	628e <mac_t_gts_cb+0x212>
		queue_t *temp_ptr = NULL;
		uint8_t temp_index = 0;
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
    60b8:	4a7f      	ldr	r2, [pc, #508]	; (62b8 <mac_t_gts_cb+0x23c>)
    60ba:	7812      	ldrb	r2, [r2, #0]
    60bc:	2a00      	cmp	r2, #0
    60be:	d10f      	bne.n	60e0 <mac_t_gts_cb+0x64>
			temp_index = mac_pan_gts_table_len - 1;
    60c0:	3b01      	subs	r3, #1
    60c2:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[temp_index].GtsDesc.
    60c4:	4b7d      	ldr	r3, [pc, #500]	; (62bc <mac_t_gts_cb+0x240>)
    60c6:	0050      	lsls	r0, r2, #1
    60c8:	1885      	adds	r5, r0, r2
    60ca:	00ad      	lsls	r5, r5, #2
    60cc:	195d      	adds	r5, r3, r5
	if (MAC_PAN_COORD_STARTED == mac_state && mac_pan_gts_table_len > 0) {
		queue_t *temp_ptr = NULL;
		uint8_t temp_index = 0;
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
			temp_index = mac_pan_gts_table_len - 1;
			next_timer_dur = slot_duration *
    60ce:	7a6d      	ldrb	r5, [r5, #9]
    60d0:	434d      	muls	r5, r1
					(mac_pan_gts_table[temp_index].GtsDesc.
					GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS1;
    60d2:	2601      	movs	r6, #1
    60d4:	4978      	ldr	r1, [pc, #480]	; (62b8 <mac_t_gts_cb+0x23c>)
    60d6:	700e      	strb	r6, [r1, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    60d8:	1880      	adds	r0, r0, r2
    60da:	0080      	lsls	r0, r0, #2
    60dc:	58c6      	ldr	r6, [r0, r3]
    60de:	e075      	b.n	61cc <mac_t_gts_cb+0x150>
			#ifdef GTS_DEBUG
			gts_debug(MAC_ACTIVE_CAP, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS1 == mac_superframe_state &&
    60e0:	2a01      	cmp	r2, #1
    60e2:	d112      	bne.n	610a <mac_t_gts_cb+0x8e>
    60e4:	2b01      	cmp	r3, #1
    60e6:	d93a      	bls.n	615e <mac_t_gts_cb+0xe2>
				(mac_pan_gts_table_len >= 2)) {
			temp_index = mac_pan_gts_table_len - 2;
    60e8:	3b02      	subs	r3, #2
    60ea:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 2].GtsDesc.GtsLength);
    60ec:	4873      	ldr	r0, [pc, #460]	; (62bc <mac_t_gts_cb+0x240>)
    60ee:	005d      	lsls	r5, r3, #1
    60f0:	18eb      	adds	r3, r5, r3
    60f2:	009b      	lsls	r3, r3, #2
    60f4:	18c3      	adds	r3, r0, r3
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS1 == mac_superframe_state &&
				(mac_pan_gts_table_len >= 2)) {
			temp_index = mac_pan_gts_table_len - 2;
			next_timer_dur = slot_duration *
    60f6:	7a5d      	ldrb	r5, [r3, #9]
    60f8:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 2].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS2;
    60fa:	2102      	movs	r1, #2
    60fc:	4b6e      	ldr	r3, [pc, #440]	; (62b8 <mac_t_gts_cb+0x23c>)
    60fe:	7019      	strb	r1, [r3, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    6100:	0053      	lsls	r3, r2, #1
    6102:	189b      	adds	r3, r3, r2
    6104:	009b      	lsls	r3, r3, #2
    6106:	581e      	ldr	r6, [r3, r0]
    6108:	e060      	b.n	61cc <mac_t_gts_cb+0x150>
			gts_debug(MAC_ACTIVE_CAP, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_LOW);
			gts_debug(MAC_ACTIVE_CFP_GTS1, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS2 == mac_superframe_state &&
    610a:	2a02      	cmp	r2, #2
    610c:	d112      	bne.n	6134 <mac_t_gts_cb+0xb8>
    610e:	2b02      	cmp	r3, #2
    6110:	d93b      	bls.n	618a <mac_t_gts_cb+0x10e>
				(mac_pan_gts_table_len >= 3)) {
			temp_index = mac_pan_gts_table_len - 3;
    6112:	3b03      	subs	r3, #3
    6114:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 3].GtsDesc.GtsLength);
    6116:	4869      	ldr	r0, [pc, #420]	; (62bc <mac_t_gts_cb+0x240>)
    6118:	005d      	lsls	r5, r3, #1
    611a:	18eb      	adds	r3, r5, r3
    611c:	009b      	lsls	r3, r3, #2
    611e:	18c3      	adds	r3, r0, r3
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS2 == mac_superframe_state &&
				(mac_pan_gts_table_len >= 3)) {
			temp_index = mac_pan_gts_table_len - 3;
			next_timer_dur = slot_duration *
    6120:	7a5d      	ldrb	r5, [r3, #9]
    6122:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 3].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS3;
    6124:	2103      	movs	r1, #3
    6126:	4b64      	ldr	r3, [pc, #400]	; (62b8 <mac_t_gts_cb+0x23c>)
    6128:	7019      	strb	r1, [r3, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    612a:	0053      	lsls	r3, r2, #1
    612c:	189b      	adds	r3, r3, r2
    612e:	009b      	lsls	r3, r3, #2
    6130:	581e      	ldr	r6, [r3, r0]
    6132:	e04b      	b.n	61cc <mac_t_gts_cb+0x150>
			gts_debug(MAC_ACTIVE_CFP_GTS1, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_LOW);
			gts_debug(MAC_ACTIVE_CFP_GTS2, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS3 == mac_superframe_state &&
    6134:	2a03      	cmp	r2, #3
    6136:	d112      	bne.n	615e <mac_t_gts_cb+0xe2>
    6138:	2b03      	cmp	r3, #3
    613a:	d93b      	bls.n	61b4 <mac_t_gts_cb+0x138>
				(mac_pan_gts_table_len >= 4)) {
			temp_index = mac_pan_gts_table_len - 4;
    613c:	3b04      	subs	r3, #4
    613e:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 4].GtsDesc.GtsLength);
    6140:	485e      	ldr	r0, [pc, #376]	; (62bc <mac_t_gts_cb+0x240>)
    6142:	005d      	lsls	r5, r3, #1
    6144:	18eb      	adds	r3, r5, r3
    6146:	009b      	lsls	r3, r3, #2
    6148:	18c3      	adds	r3, r0, r3
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS3 == mac_superframe_state &&
				(mac_pan_gts_table_len >= 4)) {
			temp_index = mac_pan_gts_table_len - 4;
			next_timer_dur = slot_duration *
    614a:	7a5d      	ldrb	r5, [r3, #9]
    614c:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 4].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS4;
    614e:	2104      	movs	r1, #4
    6150:	4b59      	ldr	r3, [pc, #356]	; (62b8 <mac_t_gts_cb+0x23c>)
    6152:	7019      	strb	r1, [r3, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    6154:	0053      	lsls	r3, r2, #1
    6156:	189b      	adds	r3, r3, r2
    6158:	009b      	lsls	r3, r3, #2
    615a:	581e      	ldr	r6, [r3, r0]
    615c:	e036      	b.n	61cc <mac_t_gts_cb+0x150>
			gts_debug(MAC_ACTIVE_CFP_GTS2, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_LOW);
			gts_debug(MAC_ACTIVE_CFP_GTS3, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS4 == mac_superframe_state &&
    615e:	2a04      	cmp	r2, #4
    6160:	d113      	bne.n	618a <mac_t_gts_cb+0x10e>
    6162:	2b04      	cmp	r3, #4
    6164:	d800      	bhi.n	6168 <mac_t_gts_cb+0xec>
    6166:	e092      	b.n	628e <mac_t_gts_cb+0x212>
				(mac_pan_gts_table_len >= 5)) {
			temp_index = mac_pan_gts_table_len - 5;
    6168:	3b05      	subs	r3, #5
    616a:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 5].GtsDesc.GtsLength);
    616c:	4853      	ldr	r0, [pc, #332]	; (62bc <mac_t_gts_cb+0x240>)
    616e:	005d      	lsls	r5, r3, #1
    6170:	18eb      	adds	r3, r5, r3
    6172:	009b      	lsls	r3, r3, #2
    6174:	18c3      	adds	r3, r0, r3
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS4 == mac_superframe_state &&
				(mac_pan_gts_table_len >= 5)) {
			temp_index = mac_pan_gts_table_len - 5;
			next_timer_dur = slot_duration *
    6176:	7a5d      	ldrb	r5, [r3, #9]
    6178:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 5].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS5;
    617a:	2105      	movs	r1, #5
    617c:	4b4e      	ldr	r3, [pc, #312]	; (62b8 <mac_t_gts_cb+0x23c>)
    617e:	7019      	strb	r1, [r3, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    6180:	0053      	lsls	r3, r2, #1
    6182:	189b      	adds	r3, r3, r2
    6184:	009b      	lsls	r3, r3, #2
    6186:	581e      	ldr	r6, [r3, r0]
    6188:	e020      	b.n	61cc <mac_t_gts_cb+0x150>
			gts_debug(MAC_ACTIVE_CFP_GTS3, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_LOW);
			gts_debug(MAC_ACTIVE_CFP_GTS4, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS5 == mac_superframe_state &&
    618a:	2a05      	cmp	r2, #5
    618c:	d112      	bne.n	61b4 <mac_t_gts_cb+0x138>
    618e:	2b05      	cmp	r3, #5
    6190:	d97d      	bls.n	628e <mac_t_gts_cb+0x212>
				(mac_pan_gts_table_len >= 6)) {
			temp_index = mac_pan_gts_table_len - 6;
    6192:	3b06      	subs	r3, #6
    6194:	b2da      	uxtb	r2, r3
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 6].GtsDesc.GtsLength);
    6196:	4849      	ldr	r0, [pc, #292]	; (62bc <mac_t_gts_cb+0x240>)
    6198:	005d      	lsls	r5, r3, #1
    619a:	18eb      	adds	r3, r5, r3
    619c:	009b      	lsls	r3, r3, #2
    619e:	18c3      	adds	r3, r0, r3
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS5 == mac_superframe_state &&
				(mac_pan_gts_table_len >= 6)) {
			temp_index = mac_pan_gts_table_len - 6;
			next_timer_dur = slot_duration *
    61a0:	7a5d      	ldrb	r5, [r3, #9]
    61a2:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 6].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS6;
    61a4:	2106      	movs	r1, #6
    61a6:	4b44      	ldr	r3, [pc, #272]	; (62b8 <mac_t_gts_cb+0x23c>)
    61a8:	7019      	strb	r1, [r3, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    61aa:	0053      	lsls	r3, r2, #1
    61ac:	189b      	adds	r3, r3, r2
    61ae:	009b      	lsls	r3, r3, #2
    61b0:	581e      	ldr	r6, [r3, r0]
    61b2:	e00b      	b.n	61cc <mac_t_gts_cb+0x150>
			gts_debug(MAC_ACTIVE_CFP_GTS4, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_LOW);
			gts_debug(MAC_ACTIVE_CFP_GTS5, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS6 == mac_superframe_state &&
    61b4:	2a06      	cmp	r2, #6
    61b6:	d16a      	bne.n	628e <mac_t_gts_cb+0x212>
    61b8:	2b07      	cmp	r3, #7
    61ba:	d168      	bne.n	628e <mac_t_gts_cb+0x212>
				(mac_pan_gts_table_len == 7)) {
			temp_index = mac_pan_gts_table_len - 7;
			next_timer_dur = slot_duration *
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 7].GtsDesc.GtsLength);
    61bc:	4b3f      	ldr	r3, [pc, #252]	; (62bc <mac_t_gts_cb+0x240>)
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS6 == mac_superframe_state &&
				(mac_pan_gts_table_len == 7)) {
			temp_index = mac_pan_gts_table_len - 7;
			next_timer_dur = slot_duration *
    61be:	7a5d      	ldrb	r5, [r3, #9]
    61c0:	434d      	muls	r5, r1
					(mac_pan_gts_table[mac_pan_gts_table_len
					- 7].GtsDesc.GtsLength);
			mac_superframe_state = MAC_ACTIVE_CFP_GTS7;
    61c2:	2107      	movs	r1, #7
    61c4:	4a3c      	ldr	r2, [pc, #240]	; (62b8 <mac_t_gts_cb+0x23c>)
    61c6:	7011      	strb	r1, [r2, #0]
			temp_ptr = mac_pan_gts_table[temp_index].gts_data_q;
    61c8:	681e      	ldr	r6, [r3, #0]
			gts_debug(MAC_ACTIVE_CFP_GTS5, GTS_DEBUG_SLOT_PIN,
					GTS_DEBUG_SET, GTS_DEBUG_VALUE_HIGH);
			#endif
		} else if (MAC_ACTIVE_CFP_GTS6 == mac_superframe_state &&
				(mac_pan_gts_table_len == 7)) {
			temp_index = mac_pan_gts_table_len - 7;
    61ca:	2200      	movs	r2, #0
			#endif
		} else { /* Do nothing as mac_superframe_state will be modified
			  *at end of Active reagion*/
		}

		if (NULL != temp_ptr && (*temp_ptr).size > 0) {
    61cc:	2e00      	cmp	r6, #0
    61ce:	d053      	beq.n	6278 <mac_t_gts_cb+0x1fc>
    61d0:	7a33      	ldrb	r3, [r6, #8]
    61d2:	2b00      	cmp	r3, #0
    61d4:	d050      	beq.n	6278 <mac_t_gts_cb+0x1fc>
			reset_gts_expiry(&mac_pan_gts_table[temp_index]);
    61d6:	0050      	lsls	r0, r2, #1
    61d8:	1880      	adds	r0, r0, r2
    61da:	0080      	lsls	r0, r0, #2
    61dc:	4b37      	ldr	r3, [pc, #220]	; (62bc <mac_t_gts_cb+0x240>)
    61de:	18c0      	adds	r0, r0, r3
    61e0:	4b37      	ldr	r3, [pc, #220]	; (62c0 <mac_t_gts_cb+0x244>)
    61e2:	4798      	blx	r3
					((mac_superframe_state -
					MAC_ACTIVE_CFP_GTS1) + 1)),
					GTS_DEBUG_DATA_PIN, GTS_DEBUG_TOGGLE,
					0);
			#endif
			mac_tx_gts_data(temp_ptr);
    61e4:	1c30      	adds	r0, r6, #0
    61e6:	4b37      	ldr	r3, [pc, #220]	; (62c4 <mac_t_gts_cb+0x248>)
    61e8:	4798      	blx	r3
    61ea:	e045      	b.n	6278 <mac_t_gts_cb+0x1fc>
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state) {
    61ec:	2b01      	cmp	r3, #1
    61ee:	d14e      	bne.n	628e <mac_t_gts_cb+0x212>
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
    61f0:	4b31      	ldr	r3, [pc, #196]	; (62b8 <mac_t_gts_cb+0x23c>)
    61f2:	781b      	ldrb	r3, [r3, #0]
    61f4:	2b00      	cmp	r3, #0
    61f6:	d122      	bne.n	623e <mac_t_gts_cb+0x1c2>
			if (0 ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    61f8:	4b33      	ldr	r3, [pc, #204]	; (62c8 <mac_t_gts_cb+0x24c>)
    61fa:	791b      	ldrb	r3, [r3, #4]
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state) {
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
			if (0 ==
    61fc:	2b00      	cmp	r3, #0
    61fe:	d108      	bne.n	6212 <mac_t_gts_cb+0x196>
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
						(FINAL_CAP_SLOT_DEFAULT -
    6200:	4b32      	ldr	r3, [pc, #200]	; (62cc <mac_t_gts_cb+0x250>)
    6202:	781b      	ldrb	r3, [r3, #0]
    6204:	250f      	movs	r5, #15
    6206:	1aed      	subs	r5, r5, r3
	if (MAC_ASSOCIATED == mac_state) {
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
			if (0 ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
    6208:	434d      	muls	r5, r1
						(FINAL_CAP_SLOT_DEFAULT -
						mac_final_cap_slot);
				mac_superframe_state = MAC_DEV_GTS_IDLE;
    620a:	2209      	movs	r2, #9
    620c:	4b2a      	ldr	r3, [pc, #168]	; (62b8 <mac_t_gts_cb+0x23c>)
    620e:	701a      	strb	r2, [r3, #0]
    6210:	e032      	b.n	6278 <mac_t_gts_cb+0x1fc>
			} else if ((mac_final_cap_slot + 1) ==
    6212:	4a2e      	ldr	r2, [pc, #184]	; (62cc <mac_t_gts_cb+0x250>)
    6214:	7815      	ldrb	r5, [r2, #0]
    6216:	1c6a      	adds	r2, r5, #1
    6218:	429a      	cmp	r2, r3
    621a:	d109      	bne.n	6230 <mac_t_gts_cb+0x1b4>
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
    621c:	4b2a      	ldr	r3, [pc, #168]	; (62c8 <mac_t_gts_cb+0x24c>)
						mac_final_cap_slot);
				mac_superframe_state = MAC_DEV_GTS_IDLE;
			} else if ((mac_final_cap_slot + 1) ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
    621e:	795d      	ldrb	r5, [r3, #5]
    6220:	434d      	muls	r5, r1
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsLength);
				mac_superframe_state = MAC_DEV_GTS_TX;
    6222:	2208      	movs	r2, #8
    6224:	4b24      	ldr	r3, [pc, #144]	; (62b8 <mac_t_gts_cb+0x23c>)
    6226:	701a      	strb	r2, [r3, #0]
				mac_tx_gts_data(&dev_tx_gts_q);
    6228:	4829      	ldr	r0, [pc, #164]	; (62d0 <mac_t_gts_cb+0x254>)
    622a:	4b26      	ldr	r3, [pc, #152]	; (62c4 <mac_t_gts_cb+0x248>)
    622c:	4798      	blx	r3
    622e:	e023      	b.n	6278 <mac_t_gts_cb+0x1fc>
			} else {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
    6230:	43ed      	mvns	r5, r5
				mac_tx_gts_data(&dev_tx_gts_q);
			} else {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
    6232:	195d      	adds	r5, r3, r5
							DEV_TX_SLOT_INDEX].
						GtsLength);
				mac_superframe_state = MAC_DEV_GTS_TX;
				mac_tx_gts_data(&dev_tx_gts_q);
			} else {
				next_timer_dur = slot_duration *
    6234:	434d      	muls	r5, r1
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
				mac_superframe_state = MAC_DEV_GTS_IDLE1;
    6236:	220a      	movs	r2, #10
    6238:	4b1f      	ldr	r3, [pc, #124]	; (62b8 <mac_t_gts_cb+0x23c>)
    623a:	701a      	strb	r2, [r3, #0]
    623c:	e01c      	b.n	6278 <mac_t_gts_cb+0x1fc>
			}
		} else if (MAC_DEV_GTS_IDLE1 == mac_superframe_state) {
    623e:	2b0a      	cmp	r3, #10
    6240:	d109      	bne.n	6256 <mac_t_gts_cb+0x1da>
			next_timer_dur = slot_duration *
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    6242:	4b21      	ldr	r3, [pc, #132]	; (62c8 <mac_t_gts_cb+0x24c>)
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
				mac_superframe_state = MAC_DEV_GTS_IDLE1;
			}
		} else if (MAC_DEV_GTS_IDLE1 == mac_superframe_state) {
			next_timer_dur = slot_duration *
    6244:	795d      	ldrb	r5, [r3, #5]
    6246:	434d      	muls	r5, r1
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength);
			mac_superframe_state = MAC_DEV_GTS_TX;
    6248:	2208      	movs	r2, #8
    624a:	4b1b      	ldr	r3, [pc, #108]	; (62b8 <mac_t_gts_cb+0x23c>)
    624c:	701a      	strb	r2, [r3, #0]
			mac_tx_gts_data(&dev_tx_gts_q);
    624e:	4820      	ldr	r0, [pc, #128]	; (62d0 <mac_t_gts_cb+0x254>)
    6250:	4b1c      	ldr	r3, [pc, #112]	; (62c4 <mac_t_gts_cb+0x248>)
    6252:	4798      	blx	r3
    6254:	e010      	b.n	6278 <mac_t_gts_cb+0x1fc>
		} else if (MAC_DEV_GTS_TX == mac_superframe_state) {
    6256:	2b08      	cmp	r3, #8
    6258:	d119      	bne.n	628e <mac_t_gts_cb+0x212>
			uint8_t temp
				= (mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    625a:	4b1b      	ldr	r3, [pc, #108]	; (62c8 <mac_t_gts_cb+0x24c>)
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength);
			mac_superframe_state = MAC_DEV_GTS_TX;
			mac_tx_gts_data(&dev_tx_gts_q);
		} else if (MAC_DEV_GTS_TX == mac_superframe_state) {
			uint8_t temp
    625c:	791a      	ldrb	r2, [r3, #4]
    625e:	795b      	ldrb	r3, [r3, #5]
    6260:	18d3      	adds	r3, r2, r3
    6262:	3b01      	subs	r3, #1
    6264:	b2db      	uxtb	r3, r3
				= (mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot
					- 1) +
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength;
			if (FINAL_CAP_SLOT_DEFAULT != temp) {
    6266:	2b0f      	cmp	r3, #15
    6268:	d011      	beq.n	628e <mac_t_gts_cb+0x212>
				next_timer_dur = slot_duration *
						(FINAL_CAP_SLOT_DEFAULT - temp);
    626a:	250f      	movs	r5, #15
    626c:	1aeb      	subs	r3, r5, r3
					GtsStartingSlot
					- 1) +
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength;
			if (FINAL_CAP_SLOT_DEFAULT != temp) {
				next_timer_dur = slot_duration *
    626e:	1c0d      	adds	r5, r1, #0
    6270:	435d      	muls	r5, r3
						(FINAL_CAP_SLOT_DEFAULT - temp);
				mac_superframe_state = MAC_DEV_GTS_IDLE2;
    6272:	220b      	movs	r2, #11
    6274:	4b10      	ldr	r3, [pc, #64]	; (62b8 <mac_t_gts_cb+0x23c>)
    6276:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if (0 != next_timer_dur) {
    6278:	2d00      	cmp	r5, #0
    627a:	d008      	beq.n	628e <mac_t_gts_cb+0x212>
		pal_timer_start(T_CAP, next_timer_dur,
    627c:	4b15      	ldr	r3, [pc, #84]	; (62d4 <mac_t_gts_cb+0x258>)
    627e:	7818      	ldrb	r0, [r3, #0]
    6280:	2300      	movs	r3, #0
    6282:	9300      	str	r3, [sp, #0]
    6284:	1c29      	adds	r1, r5, #0
    6286:	2200      	movs	r2, #0
    6288:	4b13      	ldr	r3, [pc, #76]	; (62d8 <mac_t_gts_cb+0x25c>)
    628a:	4d14      	ldr	r5, [pc, #80]	; (62dc <mac_t_gts_cb+0x260>)
    628c:	47a8      	blx	r5
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    628e:	2c00      	cmp	r4, #0
    6290:	d005      	beq.n	629e <mac_t_gts_cb+0x222>
		cpu_irq_enable();
    6292:	2201      	movs	r2, #1
    6294:	4b04      	ldr	r3, [pc, #16]	; (62a8 <mac_t_gts_cb+0x22c>)
    6296:	701a      	strb	r2, [r3, #0]
    6298:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    629c:	b662      	cpsie	i
				NULL);
	}

	callback_parameter = callback_parameter;
	LEAVE_CRITICAL_REGION();
}
    629e:	b002      	add	sp, #8
    62a0:	bd70      	pop	{r4, r5, r6, pc}
    62a2:	46c0      	nop			; (mov r8, r8)
    62a4:	00006e69 	.word	0x00006e69
    62a8:	20000008 	.word	0x20000008
    62ac:	20001518 	.word	0x20001518
    62b0:	20001364 	.word	0x20001364
    62b4:	200002b8 	.word	0x200002b8
    62b8:	20000009 	.word	0x20000009
    62bc:	20001394 	.word	0x20001394
    62c0:	00006039 	.word	0x00006039
    62c4:	00005cad 	.word	0x00005cad
    62c8:	20001374 	.word	0x20001374
    62cc:	200012c3 	.word	0x200012c3
    62d0:	200002bc 	.word	0x200002bc
    62d4:	200013f1 	.word	0x200013f1
    62d8:	0000607d 	.word	0x0000607d
    62dc:	00009db5 	.word	0x00009db5

000062e0 <handle_gts_sync_loss>:
}

#endif /* FFD */

void handle_gts_sync_loss(void)
{
    62e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62e2:	4c23      	ldr	r4, [pc, #140]	; (6370 <handle_gts_sync_loss+0x90>)
    62e4:	2600      	movs	r6, #0
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
    62e6:	2500      	movs	r5, #0
    62e8:	1c22      	adds	r2, r4, #0
		if (GTS_STATE_ALLOCATED ==
				mac_dev_gts_table[table_index].GtsState) {
    62ea:	7823      	ldrb	r3, [r4, #0]
void handle_gts_sync_loss(void)
{
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
		if (GTS_STATE_ALLOCATED ==
    62ec:	2b02      	cmp	r3, #2
    62ee:	d120      	bne.n	6332 <handle_gts_sync_loss+0x52>
				mac_dev_gts_table[table_index].GtsState) {
			gts_char.GtsCharType = GTS_DEALLOCATE;
    62f0:	2320      	movs	r3, #32
    62f2:	1c38      	adds	r0, r7, #0
    62f4:	4398      	bics	r0, r3
			gts_char.GtsDirection = table_index & 0x01;
    62f6:	0133      	lsls	r3, r6, #4
    62f8:	2210      	movs	r2, #16
    62fa:	4390      	bics	r0, r2
    62fc:	4318      	orrs	r0, r3
    62fe:	1ea3      	subs	r3, r4, #2
			gts_char.GtsLength
				= mac_dev_gts_table[table_index].GtsLength;
    6300:	781b      	ldrb	r3, [r3, #0]
    6302:	220f      	movs	r2, #15
    6304:	401a      	ands	r2, r3
    6306:	230f      	movs	r3, #15
    6308:	4398      	bics	r0, r3
    630a:	4310      	orrs	r0, r2
    630c:	1c07      	adds	r7, r0, #0

			if (table_index & 0x02) {
    630e:	07aa      	lsls	r2, r5, #30
    6310:	d507      	bpl.n	6322 <handle_gts_sync_loss+0x42>
				mac_send_gts_ind(gts_char,
    6312:	4b18      	ldr	r3, [pc, #96]	; (6374 <handle_gts_sync_loss+0x94>)
    6314:	7a9a      	ldrb	r2, [r3, #10]
    6316:	7ad9      	ldrb	r1, [r3, #11]
    6318:	0209      	lsls	r1, r1, #8
    631a:	4311      	orrs	r1, r2
    631c:	4b16      	ldr	r3, [pc, #88]	; (6378 <handle_gts_sync_loss+0x98>)
    631e:	4798      	blx	r3
    6320:	e00f      	b.n	6342 <handle_gts_sync_loss+0x62>
						mac_pib.mac_CoordShortAddress);
			} else {
				mac_send_gts_ind(gts_char,
    6322:	4a16      	ldr	r2, [pc, #88]	; (637c <handle_gts_sync_loss+0x9c>)
    6324:	7c13      	ldrb	r3, [r2, #16]
    6326:	7c51      	ldrb	r1, [r2, #17]
    6328:	0209      	lsls	r1, r1, #8
    632a:	4319      	orrs	r1, r3
    632c:	4b12      	ldr	r3, [pc, #72]	; (6378 <handle_gts_sync_loss+0x98>)
    632e:	4798      	blx	r3
    6330:	e007      	b.n	6342 <handle_gts_sync_loss+0x62>
						tal_pib.ShortAddress);
			}
		} else if (GTS_STATE_REQ_SENT ==
    6332:	2b01      	cmp	r3, #1
    6334:	d105      	bne.n	6342 <handle_gts_sync_loss+0x62>
    6336:	3a07      	subs	r2, #7
				mac_dev_gts_table[table_index].GtsState) {
			mac_gen_mlme_gts_conf((buffer_t *)mac_dev_gts_table[
    6338:	6810      	ldr	r0, [r2, #0]
    633a:	21eb      	movs	r1, #235	; 0xeb
    633c:	1c3a      	adds	r2, r7, #0
    633e:	4b10      	ldr	r3, [pc, #64]	; (6380 <handle_gts_sync_loss+0xa0>)
    6340:	4798      	blx	r3
    6342:	1fe3      	subs	r3, r4, #7
						table_index].GtsReq_ptr,
					MAC_NO_DATA,
					gts_char);
		}

		memset(&mac_dev_gts_table[table_index], 0,
    6344:	2100      	movs	r1, #0
    6346:	7019      	strb	r1, [r3, #0]
    6348:	7059      	strb	r1, [r3, #1]
    634a:	7099      	strb	r1, [r3, #2]
    634c:	70d9      	strb	r1, [r3, #3]
    634e:	7119      	strb	r1, [r3, #4]
    6350:	7159      	strb	r1, [r3, #5]
    6352:	7199      	strb	r1, [r3, #6]
    6354:	7021      	strb	r1, [r4, #0]
    6356:	7061      	strb	r1, [r4, #1]
    6358:	70a1      	strb	r1, [r4, #2]
    635a:	70e1      	strb	r1, [r4, #3]
    635c:	7121      	strb	r1, [r4, #4]

void handle_gts_sync_loss(void)
{
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
    635e:	3501      	adds	r5, #1
    6360:	b2ed      	uxtb	r5, r5
    6362:	3408      	adds	r4, #8
    6364:	2301      	movs	r3, #1
    6366:	405e      	eors	r6, r3
    6368:	2d04      	cmp	r5, #4
    636a:	d1bd      	bne.n	62e8 <handle_gts_sync_loss+0x8>
		}

		memset(&mac_dev_gts_table[table_index], 0,
				sizeof(mac_pan_gts_mgmt_t));
	}
}
    636c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    636e:	46c0      	nop			; (mov r8, r8)
    6370:	2000137b 	.word	0x2000137b
    6374:	20001300 	.word	0x20001300
    6378:	00005525 	.word	0x00005525
    637c:	20001518 	.word	0x20001518
    6380:	0000556d 	.word	0x0000556d

00006384 <decrement_persistence_time>:
	 * the persistence timer during transmission.
	 * Once the transmission is done (and was not successful),
	 * the frame will still be in the indirect queue and the persistence
	 * timer will be decremented again.
	 */
	if (!frame->indirect_in_transit) {
    6384:	7a03      	ldrb	r3, [r0, #8]
    6386:	2b00      	cmp	r3, #0
    6388:	d108      	bne.n	639c <decrement_persistence_time+0x18>
		/* Decrement the persistence time for this indirect data frame.
		**/
		frame->persistence_time--;
    638a:	7982      	ldrb	r2, [r0, #6]
    638c:	79c3      	ldrb	r3, [r0, #7]
    638e:	021b      	lsls	r3, r3, #8
    6390:	4313      	orrs	r3, r2
    6392:	3b01      	subs	r3, #1
    6394:	b29b      	uxth	r3, r3
    6396:	7183      	strb	r3, [r0, #6]
    6398:	0a1b      	lsrs	r3, r3, #8
    639a:	71c3      	strb	r3, [r0, #7]
	}

	handle = handle; /* Keep compiler happy. */

	return 0;
}
    639c:	2000      	movs	r0, #0
    639e:	4770      	bx	lr

000063a0 <check_persistence_time_zero>:
 *
 * @return 1 if extended address passed matches with the destination
 * address of the indirect frame , 0 otherwise
 */
static uint8_t check_persistence_time_zero(void *buf_ptr, void *handle)
{
    63a0:	1c03      	adds	r3, r0, #0
	frame_info_t *frame = (frame_info_t *)buf_ptr;

	/* Frame shall not be in transmission. */
	if (!frame->indirect_in_transit) {
    63a2:	7a02      	ldrb	r2, [r0, #8]
		}
	}

	handle = handle; /* Keep compiler happy. */

	return 0;
    63a4:	2000      	movs	r0, #0
static uint8_t check_persistence_time_zero(void *buf_ptr, void *handle)
{
	frame_info_t *frame = (frame_info_t *)buf_ptr;

	/* Frame shall not be in transmission. */
	if (!frame->indirect_in_transit) {
    63a6:	2a00      	cmp	r2, #0
    63a8:	d106      	bne.n	63b8 <check_persistence_time_zero+0x18>
		if (frame->persistence_time == 0) {
    63aa:	799a      	ldrb	r2, [r3, #6]
    63ac:	79d8      	ldrb	r0, [r3, #7]
    63ae:	0200      	lsls	r0, r0, #8
    63b0:	4310      	orrs	r0, r2
    63b2:	4243      	negs	r3, r0
    63b4:	4158      	adcs	r0, r3
			return 1;
    63b6:	b2c0      	uxtb	r0, r0
	}

	handle = handle; /* Keep compiler happy. */

	return 0;
}
    63b8:	4770      	bx	lr
    63ba:	46c0      	nop			; (mov r8, r8)

000063bc <check_msdu_handle_cb>:
	uint8_t msdu;

	msdu = *((uint8_t *)handle);

	/* Compare the MSDU handle */
	if (frame->msduHandle == msdu) {
    63bc:	780a      	ldrb	r2, [r1, #0]
    63be:	7943      	ldrb	r3, [r0, #5]
    63c0:	1ad0      	subs	r0, r2, r3
    63c2:	4243      	negs	r3, r0
    63c4:	4158      	adcs	r0, r3
    63c6:	b2c0      	uxtb	r0, r0
		return 1;
	}

	return 0;
}
    63c8:	4770      	bx	lr
    63ca:	46c0      	nop			; (mov r8, r8)

000063cc <mac_gen_mcps_data_conf>:
void mac_gen_mcps_data_conf(buffer_t *buf, uint8_t status, uint8_t handle,
		uint32_t timestamp)
#else
void mac_gen_mcps_data_conf(buffer_t *buf, uint8_t status, uint8_t handle)
#endif  /* ENABLE_TSTAMP */
{
    63cc:	b538      	push	{r3, r4, r5, lr}
    63ce:	1c05      	adds	r5, r0, #0
	mcps_data_conf_t *mdc = (mcps_data_conf_t *)BMM_BUFFER_POINTER(buf);
    63d0:	7800      	ldrb	r0, [r0, #0]
    63d2:	786c      	ldrb	r4, [r5, #1]
    63d4:	0224      	lsls	r4, r4, #8
    63d6:	4304      	orrs	r4, r0
    63d8:	78a8      	ldrb	r0, [r5, #2]
    63da:	0400      	lsls	r0, r0, #16
    63dc:	4304      	orrs	r4, r0
    63de:	78e8      	ldrb	r0, [r5, #3]
    63e0:	0600      	lsls	r0, r0, #24
    63e2:	4304      	orrs	r4, r0

	mdc->cmdcode = MCPS_DATA_CONFIRM;
    63e4:	2010      	movs	r0, #16
    63e6:	7020      	strb	r0, [r4, #0]
	mdc->msduHandle = handle;
    63e8:	7062      	strb	r2, [r4, #1]
	mdc->status = status;
    63ea:	70a1      	strb	r1, [r4, #2]
#ifdef ENABLE_TSTAMP
	mdc->Timestamp = timestamp;
    63ec:	70e3      	strb	r3, [r4, #3]
    63ee:	0a1a      	lsrs	r2, r3, #8
    63f0:	7122      	strb	r2, [r4, #4]
    63f2:	0c1a      	lsrs	r2, r3, #16
    63f4:	7162      	strb	r2, [r4, #5]
    63f6:	0e1b      	lsrs	r3, r3, #24
    63f8:	71a3      	strb	r3, [r4, #6]
#endif  /* ENABLE_TSTAMP */

	qmm_queue_append(&mac_nhle_q, buf);
    63fa:	4802      	ldr	r0, [pc, #8]	; (6404 <mac_gen_mcps_data_conf+0x38>)
    63fc:	1c29      	adds	r1, r5, #0
    63fe:	4b02      	ldr	r3, [pc, #8]	; (6408 <mac_gen_mcps_data_conf+0x3c>)
    6400:	4798      	blx	r3
}
    6402:	bd38      	pop	{r3, r4, r5, pc}
    6404:	20001368 	.word	0x20001368
    6408:	0000a041 	.word	0x0000a041

0000640c <mac_process_data_frame>:
 * mcps_data_indication to the NHLE.
 *
 * @param buf_ptr Pointer to receive buffer of the data frame
 */
void mac_process_data_frame(buffer_t *buf_ptr)
{
    640c:	b5f0      	push	{r4, r5, r6, r7, lr}
    640e:	4657      	mov	r7, sl
    6410:	464e      	mov	r6, r9
    6412:	4645      	mov	r5, r8
    6414:	b4e0      	push	{r5, r6, r7}
    6416:	b084      	sub	sp, #16
    6418:	1c01      	adds	r1, r0, #0
	mcps_data_ind_t *mdi
    641a:	7803      	ldrb	r3, [r0, #0]
    641c:	7844      	ldrb	r4, [r0, #1]
    641e:	0224      	lsls	r4, r4, #8
    6420:	431c      	orrs	r4, r3
    6422:	7883      	ldrb	r3, [r0, #2]
    6424:	041b      	lsls	r3, r3, #16
    6426:	431c      	orrs	r4, r3
    6428:	78c3      	ldrb	r3, [r0, #3]
    642a:	061b      	lsls	r3, r3, #24
    642c:	431c      	orrs	r4, r3
		= (mcps_data_ind_t *)BMM_BUFFER_POINTER(buf_ptr);

	if (mac_parse_data.mac_payload_length == 0) {
    642e:	2321      	movs	r3, #33	; 0x21
    6430:	4ad0      	ldr	r2, [pc, #832]	; (6774 <mac_process_data_frame+0x368>)
    6432:	5cd3      	ldrb	r3, [r2, r3]
    6434:	2b00      	cmp	r3, #0
    6436:	d104      	bne.n	6442 <mac_process_data_frame+0x36>
		 * null data frames with frame pending bit set are nonsense.
		 */

		/* Since no indication is generated, the frame buffer is
		 * released. */
		bmm_buffer_free(buf_ptr);
    6438:	4bcf      	ldr	r3, [pc, #828]	; (6778 <mac_process_data_frame+0x36c>)
    643a:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    643c:	4bcf      	ldr	r3, [pc, #828]	; (677c <mac_process_data_frame+0x370>)
    643e:	4798      	blx	r3
    6440:	e192      	b.n	6768 <mac_process_data_frame+0x35c>
	} else {
		/* Build the MLME_Data_indication parameters. */
		mdi->DSN = mac_parse_data.sequence_number;
    6442:	4bcc      	ldr	r3, [pc, #816]	; (6774 <mac_process_data_frame+0x368>)
    6444:	791a      	ldrb	r2, [r3, #4]
    6446:	7622      	strb	r2, [r4, #24]
#ifdef ENABLE_TSTAMP
		mdi->Timestamp = mac_parse_data.time_stamp;
    6448:	7f58      	ldrb	r0, [r3, #29]
    644a:	7f9a      	ldrb	r2, [r3, #30]
    644c:	0212      	lsls	r2, r2, #8
    644e:	4302      	orrs	r2, r0
    6450:	7fd8      	ldrb	r0, [r3, #31]
    6452:	0400      	lsls	r0, r0, #16
    6454:	4302      	orrs	r2, r0
    6456:	2020      	movs	r0, #32
    6458:	5c18      	ldrb	r0, [r3, r0]
    645a:	0600      	lsls	r0, r0, #24
    645c:	4302      	orrs	r2, r0
    645e:	7662      	strb	r2, [r4, #25]
    6460:	0a10      	lsrs	r0, r2, #8
    6462:	76a0      	strb	r0, [r4, #26]
    6464:	0c10      	lsrs	r0, r2, #16
    6466:	76e0      	strb	r0, [r4, #27]
    6468:	0e12      	lsrs	r2, r2, #24
    646a:	7722      	strb	r2, [r4, #28]
#endif /* ENABLE_TSTAMP */

		/* Source address info */
		mdi->SrcAddrMode = mac_parse_data.src_addr_mode;
    646c:	7c1a      	ldrb	r2, [r3, #16]
    646e:	7062      	strb	r2, [r4, #1]
		mdi->SrcPANId = mac_parse_data.src_panid;
    6470:	7c58      	ldrb	r0, [r3, #17]
    6472:	7c9b      	ldrb	r3, [r3, #18]
    6474:	70a0      	strb	r0, [r4, #2]
    6476:	70e3      	strb	r3, [r4, #3]

		if (FCF_LONG_ADDR == mdi->SrcAddrMode ||
    6478:	1e93      	subs	r3, r2, #2
    647a:	b2db      	uxtb	r3, r3
    647c:	2b01      	cmp	r3, #1
    647e:	d842      	bhi.n	6506 <mac_process_data_frame+0xfa>
				FCF_SHORT_ADDR == mdi->SrcAddrMode) {
			mdi->SrcAddr = 0;
    6480:	2300      	movs	r3, #0
    6482:	7123      	strb	r3, [r4, #4]
    6484:	7163      	strb	r3, [r4, #5]
    6486:	71a3      	strb	r3, [r4, #6]
    6488:	71e3      	strb	r3, [r4, #7]
    648a:	7223      	strb	r3, [r4, #8]
    648c:	7263      	strb	r3, [r4, #9]
    648e:	72a3      	strb	r3, [r4, #10]
    6490:	72e3      	strb	r3, [r4, #11]
			if (FCF_SHORT_ADDR == mdi->SrcAddrMode) {
    6492:	2a02      	cmp	r2, #2
    6494:	d111      	bne.n	64ba <mac_process_data_frame+0xae>
				ADDR_COPY_DST_SRC_16(mdi->SrcAddr,
    6496:	4ab7      	ldr	r2, [pc, #732]	; (6774 <mac_process_data_frame+0x368>)
    6498:	7cd0      	ldrb	r0, [r2, #19]
    649a:	7d13      	ldrb	r3, [r2, #20]
    649c:	021b      	lsls	r3, r3, #8
    649e:	4303      	orrs	r3, r0
    64a0:	7123      	strb	r3, [r4, #4]
    64a2:	0a1a      	lsrs	r2, r3, #8
    64a4:	7162      	strb	r2, [r4, #5]
    64a6:	2200      	movs	r2, #0
    64a8:	71a2      	strb	r2, [r4, #6]
    64aa:	0e1b      	lsrs	r3, r3, #24
    64ac:	71e3      	strb	r3, [r4, #7]
    64ae:	2300      	movs	r3, #0
    64b0:	7223      	strb	r3, [r4, #8]
    64b2:	7263      	strb	r3, [r4, #9]
    64b4:	72a3      	strb	r3, [r4, #10]
    64b6:	72e3      	strb	r3, [r4, #11]
    64b8:	e030      	b.n	651c <mac_process_data_frame+0x110>
						mac_parse_data.src_addr.short_address);
			} else if (FCF_LONG_ADDR == mdi->SrcAddrMode) {
    64ba:	2a03      	cmp	r2, #3
    64bc:	d12e      	bne.n	651c <mac_process_data_frame+0x110>
				ADDR_COPY_DST_SRC_64(mdi->SrcAddr,
    64be:	4bad      	ldr	r3, [pc, #692]	; (6774 <mac_process_data_frame+0x368>)
    64c0:	7cd8      	ldrb	r0, [r3, #19]
    64c2:	7d1a      	ldrb	r2, [r3, #20]
    64c4:	0212      	lsls	r2, r2, #8
    64c6:	4302      	orrs	r2, r0
    64c8:	7d58      	ldrb	r0, [r3, #21]
    64ca:	0400      	lsls	r0, r0, #16
    64cc:	4310      	orrs	r0, r2
    64ce:	7d9a      	ldrb	r2, [r3, #22]
    64d0:	0612      	lsls	r2, r2, #24
    64d2:	4302      	orrs	r2, r0
    64d4:	7dd8      	ldrb	r0, [r3, #23]
    64d6:	7e1d      	ldrb	r5, [r3, #24]
    64d8:	022d      	lsls	r5, r5, #8
    64da:	4305      	orrs	r5, r0
    64dc:	7e58      	ldrb	r0, [r3, #25]
    64de:	0400      	lsls	r0, r0, #16
    64e0:	4328      	orrs	r0, r5
    64e2:	7e9b      	ldrb	r3, [r3, #26]
    64e4:	061b      	lsls	r3, r3, #24
    64e6:	4303      	orrs	r3, r0
    64e8:	7122      	strb	r2, [r4, #4]
    64ea:	0a10      	lsrs	r0, r2, #8
    64ec:	7160      	strb	r0, [r4, #5]
    64ee:	0c10      	lsrs	r0, r2, #16
    64f0:	71a0      	strb	r0, [r4, #6]
    64f2:	0e12      	lsrs	r2, r2, #24
    64f4:	71e2      	strb	r2, [r4, #7]
    64f6:	7223      	strb	r3, [r4, #8]
    64f8:	0a1a      	lsrs	r2, r3, #8
    64fa:	7262      	strb	r2, [r4, #9]
    64fc:	0c1a      	lsrs	r2, r3, #16
    64fe:	72a2      	strb	r2, [r4, #10]
    6500:	0e1b      	lsrs	r3, r3, #24
    6502:	72e3      	strb	r3, [r4, #11]
    6504:	e00a      	b.n	651c <mac_process_data_frame+0x110>
			 * source address
			 * informationis s not present, the values are cleared
			 * to prevent
			 * the providing of trash information.
			 */
			mdi->SrcPANId = 0;
    6506:	2300      	movs	r3, #0
    6508:	70a3      	strb	r3, [r4, #2]
    650a:	70e3      	strb	r3, [r4, #3]
			mdi->SrcAddr = 0;
    650c:	7123      	strb	r3, [r4, #4]
    650e:	7163      	strb	r3, [r4, #5]
    6510:	71a3      	strb	r3, [r4, #6]
    6512:	71e3      	strb	r3, [r4, #7]
    6514:	7223      	strb	r3, [r4, #8]
    6516:	7263      	strb	r3, [r4, #9]
    6518:	72a3      	strb	r3, [r4, #10]
    651a:	72e3      	strb	r3, [r4, #11]
		}

		/* Start of duplicate detection. */
		if ((mdi->DSN == mac_last_dsn) &&
    651c:	7e23      	ldrb	r3, [r4, #24]
    651e:	4a98      	ldr	r2, [pc, #608]	; (6780 <mac_process_data_frame+0x374>)
    6520:	7812      	ldrb	r2, [r2, #0]
    6522:	429a      	cmp	r2, r3
    6524:	d11e      	bne.n	6564 <mac_process_data_frame+0x158>
				(mdi->SrcAddr == mac_last_src_addr)
    6526:	7922      	ldrb	r2, [r4, #4]
    6528:	7960      	ldrb	r0, [r4, #5]
    652a:	0200      	lsls	r0, r0, #8
    652c:	4310      	orrs	r0, r2
    652e:	79a2      	ldrb	r2, [r4, #6]
    6530:	0412      	lsls	r2, r2, #16
    6532:	4310      	orrs	r0, r2
    6534:	79e2      	ldrb	r2, [r4, #7]
    6536:	0612      	lsls	r2, r2, #24
    6538:	4310      	orrs	r0, r2
    653a:	7a25      	ldrb	r5, [r4, #8]
    653c:	7a62      	ldrb	r2, [r4, #9]
    653e:	0212      	lsls	r2, r2, #8
    6540:	432a      	orrs	r2, r5
    6542:	7aa5      	ldrb	r5, [r4, #10]
    6544:	042d      	lsls	r5, r5, #16
    6546:	432a      	orrs	r2, r5
    6548:	7ae5      	ldrb	r5, [r4, #11]
    654a:	062d      	lsls	r5, r5, #24
    654c:	4315      	orrs	r5, r2
    654e:	4a8d      	ldr	r2, [pc, #564]	; (6784 <mac_process_data_frame+0x378>)
			mdi->SrcPANId = 0;
			mdi->SrcAddr = 0;
		}

		/* Start of duplicate detection. */
		if ((mdi->DSN == mac_last_dsn) &&
    6550:	6816      	ldr	r6, [r2, #0]
    6552:	4286      	cmp	r6, r0
    6554:	d106      	bne.n	6564 <mac_process_data_frame+0x158>
    6556:	6852      	ldr	r2, [r2, #4]
    6558:	42aa      	cmp	r2, r5
    655a:	d103      	bne.n	6564 <mac_process_data_frame+0x158>
			 * checked and acted upon.
			 */

			/* Since no indication is generated, the frame buffer is
			 * released. */
			bmm_buffer_free(buf_ptr);
    655c:	1c08      	adds	r0, r1, #0
    655e:	4b86      	ldr	r3, [pc, #536]	; (6778 <mac_process_data_frame+0x36c>)
    6560:	4798      	blx	r3
    6562:	e0b4      	b.n	66ce <mac_process_data_frame+0x2c2>
			/* Generate data indication to next higher layer. */

			/* Store required information for perform subsequent
			 * duplicate detections.
			 */
			mac_last_dsn = mdi->DSN;
    6564:	4a86      	ldr	r2, [pc, #536]	; (6780 <mac_process_data_frame+0x374>)
    6566:	7013      	strb	r3, [r2, #0]
			mac_last_src_addr = mdi->SrcAddr;
    6568:	7923      	ldrb	r3, [r4, #4]
    656a:	7960      	ldrb	r0, [r4, #5]
    656c:	0200      	lsls	r0, r0, #8
    656e:	4318      	orrs	r0, r3
    6570:	79a3      	ldrb	r3, [r4, #6]
    6572:	041b      	lsls	r3, r3, #16
    6574:	4318      	orrs	r0, r3
    6576:	79e3      	ldrb	r3, [r4, #7]
    6578:	061b      	lsls	r3, r3, #24
    657a:	4318      	orrs	r0, r3
    657c:	7a23      	ldrb	r3, [r4, #8]
    657e:	7a62      	ldrb	r2, [r4, #9]
    6580:	0212      	lsls	r2, r2, #8
    6582:	431a      	orrs	r2, r3
    6584:	7aa3      	ldrb	r3, [r4, #10]
    6586:	041b      	lsls	r3, r3, #16
    6588:	431a      	orrs	r2, r3
    658a:	7ae3      	ldrb	r3, [r4, #11]
    658c:	061b      	lsls	r3, r3, #24
    658e:	431a      	orrs	r2, r3
    6590:	4b7c      	ldr	r3, [pc, #496]	; (6784 <mac_process_data_frame+0x378>)
    6592:	6018      	str	r0, [r3, #0]
    6594:	605a      	str	r2, [r3, #4]

			/* Destination address info */
			mdi->DstAddrMode = mac_parse_data.dest_addr_mode;
    6596:	4b77      	ldr	r3, [pc, #476]	; (6774 <mac_process_data_frame+0x368>)
    6598:	795a      	ldrb	r2, [r3, #5]
    659a:	7322      	strb	r2, [r4, #12]
			 * address
			 * and in case no address is included. Therefore the
			 * address
			 * is first always set to zero to reduce code size.
			 */
			mdi->DstAddr = 0;
    659c:	2000      	movs	r0, #0
    659e:	73e0      	strb	r0, [r4, #15]
    65a0:	7420      	strb	r0, [r4, #16]
    65a2:	7460      	strb	r0, [r4, #17]
    65a4:	74a0      	strb	r0, [r4, #18]
    65a6:	74e0      	strb	r0, [r4, #19]
    65a8:	7520      	strb	r0, [r4, #20]
    65aa:	7560      	strb	r0, [r4, #21]
    65ac:	75a0      	strb	r0, [r4, #22]
			 * address
			 * is included. Therefore the PAN-ID is first always set
			 * to
			 * the Destination PAN-IDto reduce code size.
			 */
			mdi->DstPANId = mac_parse_data.dest_panid;
    65ae:	7998      	ldrb	r0, [r3, #6]
    65b0:	79db      	ldrb	r3, [r3, #7]
    65b2:	7360      	strb	r0, [r4, #13]
    65b4:	73a3      	strb	r3, [r4, #14]
			if (FCF_LONG_ADDR == mdi->DstAddrMode) {
    65b6:	2a03      	cmp	r2, #3
    65b8:	d123      	bne.n	6602 <mac_process_data_frame+0x1f6>
				ADDR_COPY_DST_SRC_64(mdi->DstAddr,
    65ba:	4b6e      	ldr	r3, [pc, #440]	; (6774 <mac_process_data_frame+0x368>)
    65bc:	7a18      	ldrb	r0, [r3, #8]
    65be:	7a5a      	ldrb	r2, [r3, #9]
    65c0:	0212      	lsls	r2, r2, #8
    65c2:	4302      	orrs	r2, r0
    65c4:	7a98      	ldrb	r0, [r3, #10]
    65c6:	0400      	lsls	r0, r0, #16
    65c8:	4302      	orrs	r2, r0
    65ca:	7ad8      	ldrb	r0, [r3, #11]
    65cc:	0600      	lsls	r0, r0, #24
    65ce:	4302      	orrs	r2, r0
    65d0:	7b1d      	ldrb	r5, [r3, #12]
    65d2:	7b58      	ldrb	r0, [r3, #13]
    65d4:	0200      	lsls	r0, r0, #8
    65d6:	4328      	orrs	r0, r5
    65d8:	7b9d      	ldrb	r5, [r3, #14]
    65da:	042d      	lsls	r5, r5, #16
    65dc:	4328      	orrs	r0, r5
    65de:	7bdb      	ldrb	r3, [r3, #15]
    65e0:	061b      	lsls	r3, r3, #24
    65e2:	4303      	orrs	r3, r0
    65e4:	73e2      	strb	r2, [r4, #15]
    65e6:	0a10      	lsrs	r0, r2, #8
    65e8:	7420      	strb	r0, [r4, #16]
    65ea:	0c10      	lsrs	r0, r2, #16
    65ec:	7460      	strb	r0, [r4, #17]
    65ee:	0e12      	lsrs	r2, r2, #24
    65f0:	74a2      	strb	r2, [r4, #18]
    65f2:	74e3      	strb	r3, [r4, #19]
    65f4:	0a1a      	lsrs	r2, r3, #8
    65f6:	7522      	strb	r2, [r4, #20]
    65f8:	0c1a      	lsrs	r2, r3, #16
    65fa:	7562      	strb	r2, [r4, #21]
    65fc:	0e1b      	lsrs	r3, r3, #24
    65fe:	75a3      	strb	r3, [r4, #22]
    6600:	e016      	b.n	6630 <mac_process_data_frame+0x224>
						mac_parse_data.dest_addr.long_address);
			} else if (FCF_SHORT_ADDR == mdi->DstAddrMode) {
    6602:	2a02      	cmp	r2, #2
    6604:	d111      	bne.n	662a <mac_process_data_frame+0x21e>
				ADDR_COPY_DST_SRC_16(mdi->DstAddr,
    6606:	4a5b      	ldr	r2, [pc, #364]	; (6774 <mac_process_data_frame+0x368>)
    6608:	7a10      	ldrb	r0, [r2, #8]
    660a:	7a53      	ldrb	r3, [r2, #9]
    660c:	021b      	lsls	r3, r3, #8
    660e:	4303      	orrs	r3, r0
    6610:	73e3      	strb	r3, [r4, #15]
    6612:	0a1a      	lsrs	r2, r3, #8
    6614:	7422      	strb	r2, [r4, #16]
    6616:	2200      	movs	r2, #0
    6618:	7462      	strb	r2, [r4, #17]
    661a:	0e1b      	lsrs	r3, r3, #24
    661c:	74a3      	strb	r3, [r4, #18]
    661e:	2300      	movs	r3, #0
    6620:	74e3      	strb	r3, [r4, #19]
    6622:	7523      	strb	r3, [r4, #20]
    6624:	7563      	strb	r3, [r4, #21]
    6626:	75a3      	strb	r3, [r4, #22]
    6628:	e002      	b.n	6630 <mac_process_data_frame+0x224>
				 * values are cleared to
				 * prevent the providing of trash information.
				 * The Desintation address was already cleared
				 * above.
				 */
				mdi->DstPANId = 0;
    662a:	2300      	movs	r3, #0
    662c:	7363      	strb	r3, [r4, #13]
    662e:	73a3      	strb	r3, [r4, #14]
			}

			mdi->mpduLinkQuality = mac_parse_data.ppdu_link_quality;
    6630:	4b50      	ldr	r3, [pc, #320]	; (6774 <mac_process_data_frame+0x368>)
    6632:	7f1a      	ldrb	r2, [r3, #28]
    6634:	75e2      	strb	r2, [r4, #23]
			mdi->SecurityLevel = mac_parse_data.sec_ctrl.sec_level;
			mdi->KeyIdMode = mac_parse_data.sec_ctrl.key_id_mode;
			mdi->KeyIndex = mac_parse_data.key_id[0];
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006)  */

			mdi->msduLength = mac_parse_data.mac_payload_length;
    6636:	2221      	movs	r2, #33	; 0x21
    6638:	5c98      	ldrb	r0, [r3, r2]
    663a:	7760      	strb	r0, [r4, #29]

			/* Set pointer to data frame payload. */
			mdi->msdu
				= mac_parse_data.mac_payload_data.data.payload;
    663c:	2022      	movs	r0, #34	; 0x22
    663e:	5c1d      	ldrb	r5, [r3, r0]
    6640:	2023      	movs	r0, #35	; 0x23
    6642:	5c18      	ldrb	r0, [r3, r0]
    6644:	0200      	lsls	r0, r0, #8
    6646:	4328      	orrs	r0, r5
    6648:	2524      	movs	r5, #36	; 0x24
    664a:	5d5d      	ldrb	r5, [r3, r5]
    664c:	042d      	lsls	r5, r5, #16
    664e:	4328      	orrs	r0, r5
    6650:	2525      	movs	r5, #37	; 0x25
    6652:	5d5b      	ldrb	r3, [r3, r5]
    6654:	061b      	lsls	r3, r3, #24
    6656:	4303      	orrs	r3, r0
    6658:	77a3      	strb	r3, [r4, #30]
    665a:	0a18      	lsrs	r0, r3, #8
    665c:	77e0      	strb	r0, [r4, #31]
    665e:	0c1d      	lsrs	r5, r3, #16
    6660:	2020      	movs	r0, #32
    6662:	5425      	strb	r5, [r4, r0]
    6664:	0e1b      	lsrs	r3, r3, #24
    6666:	54a3      	strb	r3, [r4, r2]

			mdi->cmdcode = MCPS_DATA_INDICATION;
    6668:	2311      	movs	r3, #17
    666a:	7023      	strb	r3, [r4, #0]

			/* Append MCPS data indication to MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, buf_ptr);
    666c:	4846      	ldr	r0, [pc, #280]	; (6788 <mac_process_data_frame+0x37c>)
    666e:	4b47      	ldr	r3, [pc, #284]	; (678c <mac_process_data_frame+0x380>)
    6670:	4798      	blx	r3
#ifdef FFD
			{
				uint8_t loop_index;
				for (loop_index =
						0;
						loop_index <
    6672:	4b47      	ldr	r3, [pc, #284]	; (6790 <mac_process_data_frame+0x384>)
    6674:	7818      	ldrb	r0, [r3, #0]
			qmm_queue_append(&mac_nhle_q, buf_ptr);
#ifdef GTS_SUPPORT
#ifdef FFD
			{
				uint8_t loop_index;
				for (loop_index =
    6676:	2800      	cmp	r0, #0
    6678:	d029      	beq.n	66ce <mac_process_data_frame+0x2c2>
						0;
						loop_index <
						mac_pan_gts_table_len;
						loop_index++) {
					if (FCF_SHORT_ADDR ==
							mdi->SrcAddrMode &&
    667a:	7865      	ldrb	r5, [r4, #1]
    667c:	4a45      	ldr	r2, [pc, #276]	; (6794 <mac_process_data_frame+0x388>)
    667e:	2300      	movs	r3, #0
							(uint16_t)(mdi->SrcAddr)
							== mac_pan_gts_table[
								loop_index].
    6680:	4945      	ldr	r1, [pc, #276]	; (6798 <mac_process_data_frame+0x38c>)
    6682:	468c      	mov	ip, r1
				for (loop_index =
						0;
						loop_index <
						mac_pan_gts_table_len;
						loop_index++) {
					if (FCF_SHORT_ADDR ==
    6684:	2d02      	cmp	r5, #2
    6686:	d11d      	bne.n	66c4 <mac_process_data_frame+0x2b8>
							mdi->SrcAddrMode &&
							(uint16_t)(mdi->SrcAddr)
							== mac_pan_gts_table[
								loop_index].
    6688:	4698      	mov	r8, r3
						loop_index <
						mac_pan_gts_table_len;
						loop_index++) {
					if (FCF_SHORT_ADDR ==
							mdi->SrcAddrMode &&
							(uint16_t)(mdi->SrcAddr)
    668a:	7926      	ldrb	r6, [r4, #4]
    668c:	7961      	ldrb	r1, [r4, #5]
    668e:	0209      	lsls	r1, r1, #8
    6690:	4689      	mov	r9, r1
							== mac_pan_gts_table[
								loop_index].
    6692:	0059      	lsls	r1, r3, #1
    6694:	18c9      	adds	r1, r1, r3
    6696:	0089      	lsls	r1, r1, #2
    6698:	4461      	add	r1, ip
    669a:	790f      	ldrb	r7, [r1, #4]
    669c:	7949      	ldrb	r1, [r1, #5]
    669e:	0209      	lsls	r1, r1, #8
    66a0:	468a      	mov	sl, r1
						0;
						loop_index <
						mac_pan_gts_table_len;
						loop_index++) {
					if (FCF_SHORT_ADDR ==
							mdi->SrcAddrMode &&
    66a2:	4649      	mov	r1, r9
    66a4:	430e      	orrs	r6, r1
    66a6:	4651      	mov	r1, sl
    66a8:	4339      	orrs	r1, r7
    66aa:	428e      	cmp	r6, r1
    66ac:	d10a      	bne.n	66c4 <mac_process_data_frame+0x2b8>
							(uint16_t)(mdi->SrcAddr)
							== mac_pan_gts_table[
								loop_index].
							DevShortAddr
							&&
    66ae:	7811      	ldrb	r1, [r2, #0]
    66b0:	2900      	cmp	r1, #0
    66b2:	d107      	bne.n	66c4 <mac_process_data_frame+0x2b8>
						#ifdef GTS_DEBUG
						port_pin_toggle_output_level(
								DEBUG_PIN11);             /* coord
						                                           * rx */
						#endif
						reset_gts_expiry(
    66b4:	0058      	lsls	r0, r3, #1
    66b6:	4440      	add	r0, r8
    66b8:	0080      	lsls	r0, r0, #2
    66ba:	4b37      	ldr	r3, [pc, #220]	; (6798 <mac_process_data_frame+0x38c>)
    66bc:	18c0      	adds	r0, r0, r3
    66be:	4b37      	ldr	r3, [pc, #220]	; (679c <mac_process_data_frame+0x390>)
    66c0:	4798      	blx	r3
								&mac_pan_gts_table[
									loop_index]);
						break;
    66c2:	e004      	b.n	66ce <mac_process_data_frame+0x2c2>
    66c4:	3301      	adds	r3, #1
    66c6:	320c      	adds	r2, #12
			qmm_queue_append(&mac_nhle_q, buf_ptr);
#ifdef GTS_SUPPORT
#ifdef FFD
			{
				uint8_t loop_index;
				for (loop_index =
    66c8:	b2d9      	uxtb	r1, r3
    66ca:	4288      	cmp	r0, r1
    66cc:	d8da      	bhi.n	6684 <mac_process_data_frame+0x278>

		/* Continue with checking the frame pending bit in the received
		 * data frame.
		 */
#if (MAC_INDIRECT_DATA_BASIC == 1)
		if (mac_parse_data.fcf & FCF_FRAME_PENDING) {
    66ce:	4b29      	ldr	r3, [pc, #164]	; (6774 <mac_process_data_frame+0x368>)
    66d0:	781b      	ldrb	r3, [r3, #0]
    66d2:	06da      	lsls	r2, r3, #27
    66d4:	d546      	bpl.n	6764 <mac_process_data_frame+0x358>
#if (MAC_START_REQUEST_CONFIRM == 1)

			/* An node that is not PAN coordinator may poll for
			 * pending data. */
			if (MAC_PAN_COORD_STARTED != mac_state)
    66d6:	4b32      	ldr	r3, [pc, #200]	; (67a0 <mac_process_data_frame+0x394>)
    66d8:	781b      	ldrb	r3, [r3, #0]
    66da:	2b03      	cmp	r3, #3
    66dc:	d044      	beq.n	6768 <mac_process_data_frame+0x35c>
				 * and
				 * feed this to the function
				 * mac_build_and_tx_data_req
				 */
				if (FCF_SHORT_ADDR ==
						mac_parse_data.src_addr_mode) {
    66de:	4b25      	ldr	r3, [pc, #148]	; (6774 <mac_process_data_frame+0x368>)
    66e0:	7c1b      	ldrb	r3, [r3, #16]
				 * Use this as destination address explicitly
				 * and
				 * feed this to the function
				 * mac_build_and_tx_data_req
				 */
				if (FCF_SHORT_ADDR ==
    66e2:	2b02      	cmp	r3, #2
    66e4:	d111      	bne.n	670a <mac_process_data_frame+0x2fe>
						mac_parse_data.src_addr_mode) {
					ADDR_COPY_DST_SRC_16(
    66e6:	ab02      	add	r3, sp, #8
    66e8:	4a22      	ldr	r2, [pc, #136]	; (6774 <mac_process_data_frame+0x368>)
    66ea:	7cd0      	ldrb	r0, [r2, #19]
    66ec:	7d11      	ldrb	r1, [r2, #20]
    66ee:	0209      	lsls	r1, r1, #8
    66f0:	4301      	orrs	r1, r0
    66f2:	8019      	strh	r1, [r3, #0]
							src_addr.short_address,
							mac_parse_data.src_addr.short_address);

					mac_build_and_tx_data_req(false,
    66f4:	7c51      	ldrb	r1, [r2, #17]
    66f6:	7c92      	ldrb	r2, [r2, #18]
    66f8:	0212      	lsls	r2, r2, #8
    66fa:	430a      	orrs	r2, r1
    66fc:	9200      	str	r2, [sp, #0]
    66fe:	2000      	movs	r0, #0
    6700:	2100      	movs	r1, #0
    6702:	2202      	movs	r2, #2
    6704:	4c27      	ldr	r4, [pc, #156]	; (67a4 <mac_process_data_frame+0x398>)
    6706:	47a0      	blx	r4
    6708:	e02e      	b.n	6768 <mac_process_data_frame+0x35c>
							false,
							FCF_SHORT_ADDR,
							(address_field_t *)&(
								src_addr),
							mac_parse_data.src_panid);
				} else if (FCF_LONG_ADDR ==
    670a:	2b03      	cmp	r3, #3
    670c:	d122      	bne.n	6754 <mac_process_data_frame+0x348>
						mac_parse_data.src_addr_mode) {
					ADDR_COPY_DST_SRC_64(
    670e:	4b19      	ldr	r3, [pc, #100]	; (6774 <mac_process_data_frame+0x368>)
    6710:	7cda      	ldrb	r2, [r3, #19]
    6712:	7d19      	ldrb	r1, [r3, #20]
    6714:	0209      	lsls	r1, r1, #8
    6716:	4311      	orrs	r1, r2
    6718:	7d5a      	ldrb	r2, [r3, #21]
    671a:	0412      	lsls	r2, r2, #16
    671c:	4311      	orrs	r1, r2
    671e:	7d9a      	ldrb	r2, [r3, #22]
    6720:	0612      	lsls	r2, r2, #24
    6722:	4311      	orrs	r1, r2
    6724:	7dd8      	ldrb	r0, [r3, #23]
    6726:	7e1a      	ldrb	r2, [r3, #24]
    6728:	0212      	lsls	r2, r2, #8
    672a:	4302      	orrs	r2, r0
    672c:	7e58      	ldrb	r0, [r3, #25]
    672e:	0400      	lsls	r0, r0, #16
    6730:	4302      	orrs	r2, r0
    6732:	7e98      	ldrb	r0, [r3, #26]
    6734:	0600      	lsls	r0, r0, #24
    6736:	4302      	orrs	r2, r0
    6738:	9102      	str	r1, [sp, #8]
    673a:	9203      	str	r2, [sp, #12]
							src_addr.long_address,
							mac_parse_data.src_addr.long_address);

					mac_build_and_tx_data_req(false,
    673c:	7c5a      	ldrb	r2, [r3, #17]
    673e:	7c9b      	ldrb	r3, [r3, #18]
    6740:	021b      	lsls	r3, r3, #8
    6742:	4313      	orrs	r3, r2
    6744:	9300      	str	r3, [sp, #0]
    6746:	2000      	movs	r0, #0
    6748:	2100      	movs	r1, #0
    674a:	2203      	movs	r2, #3
    674c:	ab02      	add	r3, sp, #8
    674e:	4c15      	ldr	r4, [pc, #84]	; (67a4 <mac_process_data_frame+0x398>)
    6750:	47a0      	blx	r4
    6752:	e009      	b.n	6768 <mac_process_data_frame+0x35c>
							FCF_LONG_ADDR,
							(address_field_t *)&(
								src_addr),
							mac_parse_data.src_panid);
				} else {
					mac_build_and_tx_data_req(false, false,
    6754:	2300      	movs	r3, #0
    6756:	9300      	str	r3, [sp, #0]
    6758:	2000      	movs	r0, #0
    675a:	2100      	movs	r1, #0
    675c:	2200      	movs	r2, #0
    675e:	4c11      	ldr	r4, [pc, #68]	; (67a4 <mac_process_data_frame+0x398>)
    6760:	47a0      	blx	r4
    6762:	e001      	b.n	6768 <mac_process_data_frame+0x35c>
#endif /* (MAC_INDIRECT_DATA_BASIC == 1) */
		{
			/* Frame pending but was not set, so no further action
			 * required. */
			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    6764:	4b05      	ldr	r3, [pc, #20]	; (677c <mac_process_data_frame+0x370>)
    6766:	4798      	blx	r3
		} /* if (mac_parse_data.fcf & FCF_FRAME_PENDING) */
	} /* (mac_parse_data.payload_length == 0) */
} /* mac_process_data_frame() */
    6768:	b004      	add	sp, #16
    676a:	bc1c      	pop	{r2, r3, r4}
    676c:	4690      	mov	r8, r2
    676e:	4699      	mov	r9, r3
    6770:	46a2      	mov	sl, r4
    6772:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6774:	20001330 	.word	0x20001330
    6778:	00009e85 	.word	0x00009e85
    677c:	00006e09 	.word	0x00006e09
    6780:	20001290 	.word	0x20001290
    6784:	200012a0 	.word	0x200012a0
    6788:	20001368 	.word	0x20001368
    678c:	0000a041 	.word	0x0000a041
    6790:	200002b8 	.word	0x200002b8
    6794:	2000139e 	.word	0x2000139e
    6798:	20001394 	.word	0x20001394
    679c:	00006039 	.word	0x00006039
    67a0:	20001364 	.word	0x20001364
    67a4:	000045fd 	.word	0x000045fd

000067a8 <mac_start_persistence_timer>:
 *
 * This function starts the persistence timer for handling of indirect
 * data.
 */
void mac_start_persistence_timer(void)
{
    67a8:	b510      	push	{r4, lr}
    67aa:	b082      	sub	sp, #8
	/*
	 * This is a beacon build.
	 */
	uint8_t bo_for_persistence_tmr;

	if (tal_pib.BeaconOrder == NON_BEACON_NWK) {
    67ac:	4b0c      	ldr	r3, [pc, #48]	; (67e0 <mac_start_persistence_timer+0x38>)
    67ae:	7f5b      	ldrb	r3, [r3, #29]
		 * The timeout interval for the indirect data persistence timer
		 * is
		 * based on the define below and is the same as for a nonbeacon
		 * build.
		 */
		bo_for_persistence_tmr = BO_USED_FOR_MAC_PERS_TIME;
    67b0:	1c1a      	adds	r2, r3, #0
    67b2:	3a0f      	subs	r2, #15
    67b4:	1e51      	subs	r1, r2, #1
    67b6:	418a      	sbcs	r2, r1
    67b8:	4252      	negs	r2, r2
    67ba:	4013      	ands	r3, r2
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(
			BO_USED_FOR_MAC_PERS_TIME));
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	/* Start the indirect data persistence timer now. */
	status = pal_timer_start(T_Data_Persistence,
    67bc:	4a09      	ldr	r2, [pc, #36]	; (67e4 <mac_start_persistence_timer+0x3c>)
    67be:	7810      	ldrb	r0, [r2, #0]
		 */
		bo_for_persistence_tmr = tal_pib.BeaconOrder;
	}

	persistence_int_us
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(
    67c0:	21f0      	movs	r1, #240	; 0xf0
    67c2:	0189      	lsls	r1, r1, #6
    67c4:	4099      	lsls	r1, r3
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(
			BO_USED_FOR_MAC_PERS_TIME));
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	/* Start the indirect data persistence timer now. */
	status = pal_timer_start(T_Data_Persistence,
    67c6:	2300      	movs	r3, #0
    67c8:	9300      	str	r3, [sp, #0]
    67ca:	2200      	movs	r2, #0
    67cc:	4b06      	ldr	r3, [pc, #24]	; (67e8 <mac_start_persistence_timer+0x40>)
    67ce:	4c07      	ldr	r4, [pc, #28]	; (67ec <mac_start_persistence_timer+0x44>)
    67d0:	47a0      	blx	r4
			persistence_int_us,
			TIMEOUT_RELATIVE,
			(FUNC_PTR)mac_t_persistence_cb,
			NULL);

	if (MAC_SUCCESS != status) {
    67d2:	2800      	cmp	r0, #0
    67d4:	d002      	beq.n	67dc <mac_start_persistence_timer+0x34>
		/* Got to the persistence timer callback function immediately.
		**/
		mac_t_persistence_cb(NULL);
    67d6:	2000      	movs	r0, #0
    67d8:	4b03      	ldr	r3, [pc, #12]	; (67e8 <mac_start_persistence_timer+0x40>)
    67da:	4798      	blx	r3
#if (_DEBUG_ > 0)
		Assert("Indirect data persistence timer start failed" == 0);
#endif
	}
}
    67dc:	b002      	add	sp, #8
    67de:	bd10      	pop	{r4, pc}
    67e0:	20001518 	.word	0x20001518
    67e4:	200013e8 	.word	0x200013e8
    67e8:	00006bdd 	.word	0x00006bdd
    67ec:	00009db5 	.word	0x00009db5

000067f0 <mcps_data_request>:
 * Also the FCF is constructed based on the parameters passed.
 *
 * @param msg Pointer to the MCPS-DATA.request parameter
 */
void mcps_data_request(uint8_t *msg)
{
    67f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    67f2:	4647      	mov	r7, r8
    67f4:	b480      	push	{r7}
    67f6:	b086      	sub	sp, #24
    67f8:	1c04      	adds	r4, r0, #0
	retval_t status = FAILURE;
	mcps_data_req_t mdr;

	memcpy(&mdr, BMM_BUFFER_POINTER(
    67fa:	7803      	ldrb	r3, [r0, #0]
    67fc:	7845      	ldrb	r5, [r0, #1]
    67fe:	022d      	lsls	r5, r5, #8
    6800:	431d      	orrs	r5, r3
    6802:	7883      	ldrb	r3, [r0, #2]
    6804:	041b      	lsls	r3, r3, #16
    6806:	431d      	orrs	r5, r3
    6808:	78c3      	ldrb	r3, [r0, #3]
    680a:	061b      	lsls	r3, r3, #24
    680c:	431d      	orrs	r5, r3
    680e:	ae01      	add	r6, sp, #4
    6810:	1c30      	adds	r0, r6, #0
    6812:	1c29      	adds	r1, r5, #0
    6814:	2214      	movs	r2, #20
    6816:	4bce      	ldr	r3, [pc, #824]	; (6b50 <mcps_data_request+0x360>)
    6818:	4798      	blx	r3
			(buffer_t *)msg), sizeof(mcps_data_req_t));

	if ((mdr.TxOptions & WPAN_TXOPT_INDIRECT) == 0
    681a:	7bb3      	ldrb	r3, [r6, #14]
    681c:	2206      	movs	r2, #6
    681e:	401a      	ands	r2, r3
    6820:	2a06      	cmp	r2, #6
    6822:	d00f      	beq.n	6844 <mcps_data_request+0x54>
		 * Data Requests for a coordinator using direct transmission are
		 * accepted in all non-transient states (no polling and no
		 * scanning
		 * is ongoing).
		 */
		if ((MAC_POLL_IDLE != mac_poll_state) ||
    6824:	4acb      	ldr	r2, [pc, #812]	; (6b54 <mcps_data_request+0x364>)
    6826:	7812      	ldrb	r2, [r2, #0]
    6828:	2a00      	cmp	r2, #0
    682a:	d103      	bne.n	6834 <mcps_data_request+0x44>
				(MAC_SCAN_IDLE != mac_scan_state)
    682c:	4aca      	ldr	r2, [pc, #808]	; (6b58 <mcps_data_request+0x368>)
		 * Data Requests for a coordinator using direct transmission are
		 * accepted in all non-transient states (no polling and no
		 * scanning
		 * is ongoing).
		 */
		if ((MAC_POLL_IDLE != mac_poll_state) ||
    682e:	7812      	ldrb	r2, [r2, #0]
    6830:	2a00      	cmp	r2, #0
    6832:	d007      	beq.n	6844 <mcps_data_request+0x54>
				(MAC_SCAN_IDLE != mac_scan_state)
				) {
			mac_gen_mcps_data_conf((buffer_t *)msg,
    6834:	ab01      	add	r3, sp, #4
    6836:	7b5a      	ldrb	r2, [r3, #13]
    6838:	1c20      	adds	r0, r4, #0
    683a:	21e1      	movs	r1, #225	; 0xe1
    683c:	2300      	movs	r3, #0
    683e:	4cc7      	ldr	r4, [pc, #796]	; (6b5c <mcps_data_request+0x36c>)
    6840:	47a0      	blx	r4
					mdr.msduHandle,
					0);
#else
					mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
			return;
    6842:	e1c3      	b.n	6bcc <mcps_data_request+0x3dc>
	}

#ifndef REDUCED_PARAM_CHECK
	/*To check the broadcst address*/
	uint16_t broadcast_check;
	ADDR_COPY_DST_SRC_16(broadcast_check, mdr.DstAddr);
    6844:	aa01      	add	r2, sp, #4
    6846:	9802      	ldr	r0, [sp, #8]
    6848:	0a01      	lsrs	r1, r0, #8
    684a:	7a10      	ldrb	r0, [r2, #8]
    684c:	0600      	lsls	r0, r0, #24
    684e:	4308      	orrs	r0, r1
    6850:	9e03      	ldr	r6, [sp, #12]
    6852:	0a31      	lsrs	r1, r6, #8
    6854:	7b12      	ldrb	r2, [r2, #12]
    6856:	0612      	lsls	r2, r2, #24
    6858:	4311      	orrs	r1, r2
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_ACK) &&
    685a:	07da      	lsls	r2, r3, #31
    685c:	d50f      	bpl.n	687e <mcps_data_request+0x8e>
			(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    685e:	aa01      	add	r2, sp, #4
#ifndef REDUCED_PARAM_CHECK
	/*To check the broadcst address*/
	uint16_t broadcast_check;
	ADDR_COPY_DST_SRC_16(broadcast_check, mdr.DstAddr);
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_ACK) &&
    6860:	7892      	ldrb	r2, [r2, #2]
    6862:	2a02      	cmp	r2, #2
    6864:	d10b      	bne.n	687e <mcps_data_request+0x8e>
			(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    6866:	b282      	uxth	r2, r0
    6868:	4ebd      	ldr	r6, [pc, #756]	; (6b60 <mcps_data_request+0x370>)
    686a:	42b2      	cmp	r2, r6
    686c:	d107      	bne.n	687e <mcps_data_request+0x8e>
			(BROADCAST == broadcast_check)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    686e:	ab01      	add	r3, sp, #4
    6870:	7b5a      	ldrb	r2, [r3, #13]
    6872:	1c20      	adds	r0, r4, #0
    6874:	21e8      	movs	r1, #232	; 0xe8
    6876:	2300      	movs	r3, #0
    6878:	4cb8      	ldr	r4, [pc, #736]	; (6b5c <mcps_data_request+0x36c>)
    687a:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    687c:	e1a6      	b.n	6bcc <mcps_data_request+0x3dc>
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
    687e:	079e      	lsls	r6, r3, #30
    6880:	d51c      	bpl.n	68bc <mcps_data_request+0xcc>
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
    6882:	ab01      	add	r3, sp, #4
		return;
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
    6884:	789b      	ldrb	r3, [r3, #2]
    6886:	2b02      	cmp	r3, #2
    6888:	d110      	bne.n	68ac <mcps_data_request+0xbc>
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
    688a:	ab01      	add	r3, sp, #4
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
    688c:	785b      	ldrb	r3, [r3, #1]
    688e:	2b02      	cmp	r3, #2
    6890:	d10c      	bne.n	68ac <mcps_data_request+0xbc>
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
    6892:	4bb4      	ldr	r3, [pc, #720]	; (6b64 <mcps_data_request+0x374>)

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
    6894:	781b      	ldrb	r3, [r3, #0]
    6896:	2b01      	cmp	r3, #1
    6898:	d122      	bne.n	68e0 <mcps_data_request+0xf0>
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
			mac_pib.mac_CoordShortAddress))) {
    689a:	4bb3      	ldr	r3, [pc, #716]	; (6b68 <mcps_data_request+0x378>)
    689c:	7a9a      	ldrb	r2, [r3, #10]
    689e:	7adb      	ldrb	r3, [r3, #11]
    68a0:	021b      	lsls	r3, r3, #8
#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
    68a2:	4313      	orrs	r3, r2
    68a4:	4298      	cmp	r0, r3
    68a6:	d101      	bne.n	68ac <mcps_data_request+0xbc>
    68a8:	2900      	cmp	r1, #0
    68aa:	d019      	beq.n	68e0 <mcps_data_request+0xf0>
			mac_pib.mac_CoordShortAddress))) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    68ac:	ab01      	add	r3, sp, #4
    68ae:	7b5a      	ldrb	r2, [r3, #13]
    68b0:	1c20      	adds	r0, r4, #0
    68b2:	21e8      	movs	r1, #232	; 0xe8
    68b4:	2300      	movs	r3, #0
    68b6:	4ca9      	ldr	r4, [pc, #676]	; (6b5c <mcps_data_request+0x36c>)
    68b8:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    68ba:	e187      	b.n	6bcc <mcps_data_request+0x3dc>
	}

#endif /* GTS_SUPPORT */

	/* Check whether both Src and Dst Address are not present */
	if ((FCF_NO_ADDR == mdr.SrcAddrMode) &&
    68bc:	ab01      	add	r3, sp, #4
    68be:	785b      	ldrb	r3, [r3, #1]
    68c0:	2b00      	cmp	r3, #0
    68c2:	d10b      	bne.n	68dc <mcps_data_request+0xec>
			(FCF_NO_ADDR == mdr.DstAddrMode)) {
    68c4:	ab01      	add	r3, sp, #4
	}

#endif /* GTS_SUPPORT */

	/* Check whether both Src and Dst Address are not present */
	if ((FCF_NO_ADDR == mdr.SrcAddrMode) &&
    68c6:	789b      	ldrb	r3, [r3, #2]
    68c8:	2b00      	cmp	r3, #0
    68ca:	d109      	bne.n	68e0 <mcps_data_request+0xf0>
			(FCF_NO_ADDR == mdr.DstAddrMode)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    68cc:	ab01      	add	r3, sp, #4
    68ce:	7b5a      	ldrb	r2, [r3, #13]
    68d0:	1c20      	adds	r0, r4, #0
    68d2:	21f5      	movs	r1, #245	; 0xf5
    68d4:	2300      	movs	r3, #0
    68d6:	4ca1      	ldr	r4, [pc, #644]	; (6b5c <mcps_data_request+0x36c>)
    68d8:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    68da:	e177      	b.n	6bcc <mcps_data_request+0x3dc>
	}

	/* Check whether Src or Dst Address indicate reserved values */
	if ((FCF_RESERVED_ADDR == mdr.SrcAddrMode) ||
    68dc:	2b01      	cmp	r3, #1
    68de:	d003      	beq.n	68e8 <mcps_data_request+0xf8>
			(FCF_RESERVED_ADDR == mdr.DstAddrMode)) {
    68e0:	ab01      	add	r3, sp, #4
#endif  /* ENABLE_TSTAMP */
		return;
	}

	/* Check whether Src or Dst Address indicate reserved values */
	if ((FCF_RESERVED_ADDR == mdr.SrcAddrMode) ||
    68e2:	789b      	ldrb	r3, [r3, #2]
    68e4:	2b01      	cmp	r3, #1
    68e6:	d107      	bne.n	68f8 <mcps_data_request+0x108>
			(FCF_RESERVED_ADDR == mdr.DstAddrMode)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    68e8:	ab01      	add	r3, sp, #4
    68ea:	7b5a      	ldrb	r2, [r3, #13]
    68ec:	1c20      	adds	r0, r4, #0
    68ee:	21e8      	movs	r1, #232	; 0xe8
    68f0:	2300      	movs	r3, #0
    68f2:	4c9a      	ldr	r4, [pc, #616]	; (6b5c <mcps_data_request+0x36c>)
    68f4:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    68f6:	e169      	b.n	6bcc <mcps_data_request+0x3dc>
	/* Now all is fine, continue... */
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)msg);

	/* Store the message type */
	transmit_frame->msg_type = MCPS_MESSAGE;
    68f8:	230e      	movs	r3, #14
    68fa:	702b      	strb	r3, [r5, #0]
	transmit_frame->msduHandle = mdr.msduHandle;
    68fc:	ab01      	add	r3, sp, #4
    68fe:	7b5a      	ldrb	r2, [r3, #13]
    6900:	716a      	strb	r2, [r5, #5]

#if (MAC_INDIRECT_DATA_FFD == 1)
	/* Indirect transmission not ongoing yet. */
	transmit_frame->indirect_in_transit = false;
    6902:	2200      	movs	r2, #0
    6904:	722a      	strb	r2, [r5, #8]
#endif  /* (MAC_INDIRECT_DATA_FFD == 1) */

#ifdef GTS_SUPPORT
	transmit_frame->gts_queue = NULL;
    6906:	726a      	strb	r2, [r5, #9]
    6908:	72aa      	strb	r2, [r5, #10]
    690a:	72ea      	strb	r2, [r5, #11]
    690c:	732a      	strb	r2, [r5, #12]
{
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf = 0;

	frame_len = pmdr->msduLength +
    690e:	7bde      	ldrb	r6, [r3, #15]
	 * Payload pointer points to data, which was already been copied
	 * into buffer
	 */
	frame_ptr = (uint8_t *)frame +
			LARGE_BUFFER_SIZE -
			pmdr->msduLength - 2; /* Add 2 octets for FCS. */
    6910:	1baa      	subs	r2, r5, r6

	/*
	 * Payload pointer points to data, which was already been copied
	 * into buffer
	 */
	frame_ptr = (uint8_t *)frame +
    6912:	329a      	adds	r2, #154	; 0x9a
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/*
	 * Set Source Address.
	 */
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
    6914:	785b      	ldrb	r3, [r3, #1]
    6916:	2b02      	cmp	r3, #2
    6918:	d10d      	bne.n	6936 <mcps_data_request+0x146>
		frame_ptr -= 2;
    691a:	1e93      	subs	r3, r2, #2
		frame_len += 2;
    691c:	3607      	adds	r6, #7
    691e:	b2f6      	uxtb	r6, r6
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
    6920:	4892      	ldr	r0, [pc, #584]	; (6b6c <mcps_data_request+0x37c>)
    6922:	7c07      	ldrb	r7, [r0, #16]
    6924:	7c41      	ldrb	r1, [r0, #17]
    6926:	0209      	lsls	r1, r1, #8
    6928:	4339      	orrs	r1, r7
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    692a:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    692c:	3a01      	subs	r2, #1
    692e:	0a09      	lsrs	r1, r1, #8
    6930:	7011      	strb	r1, [r2, #0]

	/*
	 * Set Source Address.
	 */
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
    6932:	1c1a      	adds	r2, r3, #0
    6934:	e029      	b.n	698a <mcps_data_request+0x19a>
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
    6936:	2b03      	cmp	r3, #3
    6938:	d002      	beq.n	6940 <mcps_data_request+0x150>
{
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf = 0;

	frame_len = pmdr->msduLength +
    693a:	3605      	adds	r6, #5
    693c:	b2f6      	uxtb	r6, r6
    693e:	e024      	b.n	698a <mcps_data_request+0x19a>
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 8;
    6940:	2008      	movs	r0, #8
    6942:	4240      	negs	r0, r0
    6944:	1880      	adds	r0, r0, r2
    6946:	4684      	mov	ip, r0
		frame_len += 8;
    6948:	360d      	adds	r6, #13
    694a:	b2f6      	uxtb	r6, r6
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    694c:	4b87      	ldr	r3, [pc, #540]	; (6b6c <mcps_data_request+0x37c>)
    694e:	7819      	ldrb	r1, [r3, #0]
    6950:	7858      	ldrb	r0, [r3, #1]
    6952:	0200      	lsls	r0, r0, #8
    6954:	4308      	orrs	r0, r1
    6956:	7899      	ldrb	r1, [r3, #2]
    6958:	0409      	lsls	r1, r1, #16
    695a:	4308      	orrs	r0, r1
    695c:	78d9      	ldrb	r1, [r3, #3]
    695e:	0609      	lsls	r1, r1, #24
    6960:	4308      	orrs	r0, r1
    6962:	791f      	ldrb	r7, [r3, #4]
    6964:	7959      	ldrb	r1, [r3, #5]
    6966:	0209      	lsls	r1, r1, #8
    6968:	4339      	orrs	r1, r7
    696a:	799f      	ldrb	r7, [r3, #6]
    696c:	043f      	lsls	r7, r7, #16
    696e:	4339      	orrs	r1, r7
    6970:	79db      	ldrb	r3, [r3, #7]
    6972:	061b      	lsls	r3, r3, #24
    6974:	4319      	orrs	r1, r3
    6976:	4663      	mov	r3, ip
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    6978:	7018      	strb	r0, [r3, #0]
        value = value >> 8;
    697a:	060f      	lsls	r7, r1, #24
    697c:	0a00      	lsrs	r0, r0, #8
    697e:	4338      	orrs	r0, r7
    6980:	0a09      	lsrs	r1, r1, #8
    6982:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    6984:	4293      	cmp	r3, r2
    6986:	d1f7      	bne.n	6978 <mcps_data_request+0x188>
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 8;
    6988:	4662      	mov	r2, ip
		frame_len += 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
    698a:	4b78      	ldr	r3, [pc, #480]	; (6b6c <mcps_data_request+0x37c>)
    698c:	7c98      	ldrb	r0, [r3, #18]
    698e:	7cd9      	ldrb	r1, [r3, #19]
    6990:	0209      	lsls	r1, r1, #8
    6992:	4301      	orrs	r1, r0
    6994:	ab01      	add	r3, sp, #4
    6996:	78d8      	ldrb	r0, [r3, #3]
    6998:	791b      	ldrb	r3, [r3, #4]
    699a:	021b      	lsls	r3, r3, #8
    699c:	4303      	orrs	r3, r0
    699e:	4299      	cmp	r1, r3
    69a0:	d108      	bne.n	69b4 <mcps_data_request+0x1c4>
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
    69a2:	ab01      	add	r3, sp, #4
		frame_len += 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
    69a4:	785b      	ldrb	r3, [r3, #1]
    69a6:	2b00      	cmp	r3, #0
    69a8:	d010      	beq.n	69cc <mcps_data_request+0x1dc>
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
			(FCF_NO_ADDR != pmdr->DstAddrMode)) {
    69aa:	ab01      	add	r3, sp, #4
    69ac:	789b      	ldrb	r3, [r3, #2]
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
    69ae:	2b00      	cmp	r3, #0
    69b0:	d113      	bne.n	69da <mcps_data_request+0x1ea>
    69b2:	e003      	b.n	69bc <mcps_data_request+0x1cc>
		/*
		 * Both address are present and both PAN-Ids are identical.
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
	} else if (FCF_NO_ADDR != pmdr->SrcAddrMode) {
    69b4:	ab01      	add	r3, sp, #4
    69b6:	785b      	ldrb	r3, [r3, #1]
    69b8:	2b00      	cmp	r3, #0
    69ba:	d007      	beq.n	69cc <mcps_data_request+0x1dc>
		/* Set Source PAN-Id. */
		frame_ptr -= 2;
    69bc:	1e93      	subs	r3, r2, #2
		frame_len += 2;
    69be:	3602      	adds	r6, #2
    69c0:	b2f6      	uxtb	r6, r6
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    69c2:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    69c4:	3a01      	subs	r2, #1
    69c6:	0a09      	lsrs	r1, r1, #8
    69c8:	7011      	strb	r1, [r2, #0]
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
	} else if (FCF_NO_ADDR != pmdr->SrcAddrMode) {
		/* Set Source PAN-Id. */
		frame_ptr -= 2;
    69ca:	1c1a      	adds	r2, r3, #0
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
	}

	/* Set the Destination Addressing fields. */
	if (FCF_NO_ADDR != pmdr->DstAddrMode) {
    69cc:	ab01      	add	r3, sp, #4
    69ce:	789b      	ldrb	r3, [r3, #2]
    69d0:	2100      	movs	r1, #0
    69d2:	468c      	mov	ip, r1
    69d4:	2b00      	cmp	r3, #0
    69d6:	d039      	beq.n	6a4c <mcps_data_request+0x25c>
    69d8:	e001      	b.n	69de <mcps_data_request+0x1ee>
			(FCF_NO_ADDR != pmdr->DstAddrMode)) {
		/*
		 * Both address are present and both PAN-Ids are identical.
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
    69da:	2140      	movs	r1, #64	; 0x40
    69dc:	468c      	mov	ip, r1
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
	}

	/* Set the Destination Addressing fields. */
	if (FCF_NO_ADDR != pmdr->DstAddrMode) {
		if (FCF_SHORT_ADDR == pmdr->DstAddrMode) {
    69de:	2b02      	cmp	r3, #2
    69e0:	d10e      	bne.n	6a00 <mcps_data_request+0x210>
			frame_ptr -= 2;
    69e2:	1e97      	subs	r7, r2, #2
			frame_len += 2;
    69e4:	3602      	adds	r6, #2
    69e6:	b2f6      	uxtb	r6, r6
    69e8:	46b0      	mov	r8, r6
			convert_16_bit_to_byte_address(pmdr->DstAddr,
    69ea:	a901      	add	r1, sp, #4
    69ec:	9b02      	ldr	r3, [sp, #8]
    69ee:	0a18      	lsrs	r0, r3, #8
    69f0:	7a0b      	ldrb	r3, [r1, #8]
    69f2:	061b      	lsls	r3, r3, #24
    69f4:	4303      	orrs	r3, r0
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    69f6:	703b      	strb	r3, [r7, #0]
    data[1] = (value >> 8) & 0xFF;
    69f8:	3a01      	subs	r2, #1
    69fa:	0a1b      	lsrs	r3, r3, #8
    69fc:	7013      	strb	r3, [r2, #0]
    69fe:	e018      	b.n	6a32 <mcps_data_request+0x242>
					frame_ptr);
		} else {
			frame_ptr -= 8;
    6a00:	1c17      	adds	r7, r2, #0
    6a02:	3f08      	subs	r7, #8
			frame_len += 8;
    6a04:	3608      	adds	r6, #8
    6a06:	b2f6      	uxtb	r6, r6
    6a08:	46b0      	mov	r8, r6
			convert_64_bit_to_byte_array(pmdr->DstAddr, frame_ptr);
    6a0a:	ab01      	add	r3, sp, #4
    6a0c:	9e02      	ldr	r6, [sp, #8]
    6a0e:	0a31      	lsrs	r1, r6, #8
    6a10:	7a18      	ldrb	r0, [r3, #8]
    6a12:	0600      	lsls	r0, r0, #24
    6a14:	4308      	orrs	r0, r1
    6a16:	9903      	ldr	r1, [sp, #12]
    6a18:	0a0e      	lsrs	r6, r1, #8
    6a1a:	7b19      	ldrb	r1, [r3, #12]
    6a1c:	0609      	lsls	r1, r1, #24
    6a1e:	4331      	orrs	r1, r6
    6a20:	1c3b      	adds	r3, r7, #0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    6a22:	7018      	strb	r0, [r3, #0]
        value = value >> 8;
    6a24:	060e      	lsls	r6, r1, #24
    6a26:	0a00      	lsrs	r0, r0, #8
    6a28:	4330      	orrs	r0, r6
    6a2a:	0a09      	lsrs	r1, r1, #8
    6a2c:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    6a2e:	4293      	cmp	r3, r2
    6a30:	d1f7      	bne.n	6a22 <mcps_data_request+0x232>
		}

		frame_ptr -= 2;
    6a32:	1eba      	subs	r2, r7, #2
		frame_len += 2;
    6a34:	4646      	mov	r6, r8
    6a36:	3602      	adds	r6, #2
    6a38:	b2f6      	uxtb	r6, r6
		convert_16_bit_to_byte_array(pmdr->DstPANId, frame_ptr);
    6a3a:	ab01      	add	r3, sp, #4
    6a3c:	78d9      	ldrb	r1, [r3, #3]
    6a3e:	791b      	ldrb	r3, [r3, #4]
    6a40:	021b      	lsls	r3, r3, #8
    6a42:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    6a44:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    6a46:	3f01      	subs	r7, #1
    6a48:	0a1b      	lsrs	r3, r3, #8
    6a4a:	703b      	strb	r3, [r7, #0]
	}

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    6a4c:	4f46      	ldr	r7, [pc, #280]	; (6b68 <mcps_data_request+0x378>)
    6a4e:	7df8      	ldrb	r0, [r7, #23]
    6a50:	1c43      	adds	r3, r0, #1
    6a52:	75fb      	strb	r3, [r7, #23]
    6a54:	1e53      	subs	r3, r2, #1
    6a56:	7018      	strb	r0, [r3, #0]
		fcf |= FCF_SECURITY_ENABLED | FCF_FRAME_VERSION_2006;
	}

#endif

	if (pmdr->TxOptions & WPAN_TXOPT_ACK) {
    6a58:	ab01      	add	r3, sp, #4
    6a5a:	7b9b      	ldrb	r3, [r3, #14]
    6a5c:	07d8      	lsls	r0, r3, #31
    6a5e:	d403      	bmi.n	6a68 <mcps_data_request+0x278>
	if (mac_pib.privateIllegalFrameType != 1) {
		fcf |= FCF_SET_FRAMETYPE(mac_pib.privateIllegalFrameType);
	} else
#endif /* TEST_HARNESS */
	{
		fcf |= FCF_SET_FRAMETYPE(FCF_FRAMETYPE_DATA);
    6a60:	2101      	movs	r1, #1
    6a62:	4663      	mov	r3, ip
    6a64:	4319      	orrs	r1, r3
    6a66:	e002      	b.n	6a6e <mcps_data_request+0x27e>
	}

#endif

	if (pmdr->TxOptions & WPAN_TXOPT_ACK) {
		fcf |= FCF_ACK_REQUEST;
    6a68:	2121      	movs	r1, #33	; 0x21
    6a6a:	4660      	mov	r0, ip
    6a6c:	4301      	orrs	r1, r0
	 *
	 * If the msduLength parameter is greater than aMaxMACSafePayloadSize,
	 * the MAC sublayer will set the Frame Version subfield of the
	 * Frame Control field to one.
	 */
	if (pmdr->msduLength > aMaxMACSafePayloadSize) {
    6a6e:	ab01      	add	r3, sp, #4
    6a70:	7bdb      	ldrb	r3, [r3, #15]
    6a72:	2b66      	cmp	r3, #102	; 0x66
    6a74:	d902      	bls.n	6a7c <mcps_data_request+0x28c>
		fcf |= FCF_FRAME_VERSION_2006;
    6a76:	2380      	movs	r3, #128	; 0x80
    6a78:	015b      	lsls	r3, r3, #5
    6a7a:	4319      	orrs	r1, r3
	}

	/* Set FCFs address mode */
	fcf |= FCF_SET_SOURCE_ADDR_MODE(pmdr->SrcAddrMode);
	fcf |= FCF_SET_DEST_ADDR_MODE(pmdr->DstAddrMode);
    6a7c:	ab01      	add	r3, sp, #4
    6a7e:	7898      	ldrb	r0, [r3, #2]
    6a80:	0280      	lsls	r0, r0, #10
	if (pmdr->msduLength > aMaxMACSafePayloadSize) {
		fcf |= FCF_FRAME_VERSION_2006;
	}

	/* Set FCFs address mode */
	fcf |= FCF_SET_SOURCE_ADDR_MODE(pmdr->SrcAddrMode);
    6a82:	785b      	ldrb	r3, [r3, #1]
    6a84:	039b      	lsls	r3, r3, #14
    6a86:	4303      	orrs	r3, r0
    6a88:	b29b      	uxth	r3, r3
	fcf |= FCF_SET_DEST_ADDR_MODE(pmdr->DstAddrMode);
    6a8a:	430b      	orrs	r3, r1
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    6a8c:	1ed1      	subs	r1, r2, #3
    6a8e:	700b      	strb	r3, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    6a90:	1e91      	subs	r1, r2, #2
    6a92:	0a1b      	lsrs	r3, r3, #8
    6a94:	700b      	strb	r3, [r1, #0]
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/*
	 * In case the frame gets too large, return error.
	 */
	if (frame_len > aMaxPHYPacketSize) {
    6a96:	b273      	sxtb	r3, r6
    6a98:	2b00      	cmp	r3, #0
    6a9a:	da00      	bge.n	6a9e <mcps_data_request+0x2ae>
    6a9c:	e086      	b.n	6bac <mcps_data_request+0x3bc>
		return MAC_FRAME_TOO_LONG;
	}

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    6a9e:	3a04      	subs	r2, #4
    6aa0:	7016      	strb	r6, [r2, #0]

	/* Finished building of frame. */
	frame->mpdu = frame_ptr;
    6aa2:	746a      	strb	r2, [r5, #17]
    6aa4:	0a13      	lsrs	r3, r2, #8
    6aa6:	74ab      	strb	r3, [r5, #18]
    6aa8:	0c13      	lsrs	r3, r2, #16
    6aaa:	74eb      	strb	r3, [r5, #19]
    6aac:	0e12      	lsrs	r2, r2, #24
    6aae:	752a      	strb	r2, [r5, #20]
	 */
#if (MAC_START_REQUEST_CONFIRM == 1)
#ifdef BEACON_SUPPORT
	/*To check the broadcast address*/
	uint16_t broadcast;
	ADDR_COPY_DST_SRC_16(broadcast, mdr.DstAddr);
    6ab0:	ab01      	add	r3, sp, #4
    6ab2:	9902      	ldr	r1, [sp, #8]
    6ab4:	0a0a      	lsrs	r2, r1, #8
    6ab6:	7a1b      	ldrb	r3, [r3, #8]
    6ab8:	061b      	lsls	r3, r3, #24
    6aba:	431a      	orrs	r2, r3
	if (
		((MAC_PAN_COORD_STARTED == mac_state) ||
    6abc:	4b29      	ldr	r3, [pc, #164]	; (6b64 <mcps_data_request+0x374>)
    6abe:	781b      	ldrb	r3, [r3, #0]
    6ac0:	3b02      	subs	r3, #2
#if (MAC_START_REQUEST_CONFIRM == 1)
#ifdef BEACON_SUPPORT
	/*To check the broadcast address*/
	uint16_t broadcast;
	ADDR_COPY_DST_SRC_16(broadcast, mdr.DstAddr);
	if (
    6ac2:	b2db      	uxtb	r3, r3
    6ac4:	2b01      	cmp	r3, #1
    6ac6:	d900      	bls.n	6aca <mcps_data_request+0x2da>
    6ac8:	e07d      	b.n	6bc6 <mcps_data_request+0x3d6>
		((MAC_PAN_COORD_STARTED == mac_state) ||
		(MAC_COORDINATOR == mac_state)) &&
		(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
    6aca:	4b28      	ldr	r3, [pc, #160]	; (6b6c <mcps_data_request+0x37c>)
	/*To check the broadcast address*/
	uint16_t broadcast;
	ADDR_COPY_DST_SRC_16(broadcast, mdr.DstAddr);
	if (
		((MAC_PAN_COORD_STARTED == mac_state) ||
		(MAC_COORDINATOR == mac_state)) &&
    6acc:	7f5b      	ldrb	r3, [r3, #29]
    6ace:	2b0e      	cmp	r3, #14
    6ad0:	d874      	bhi.n	6bbc <mcps_data_request+0x3cc>
		(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
		(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    6ad2:	ab01      	add	r3, sp, #4
	uint16_t broadcast;
	ADDR_COPY_DST_SRC_16(broadcast, mdr.DstAddr);
	if (
		((MAC_PAN_COORD_STARTED == mac_state) ||
		(MAC_COORDINATOR == mac_state)) &&
		(tal_pib.BeaconOrder < NON_BEACON_NWK) &&
    6ad4:	789b      	ldrb	r3, [r3, #2]
    6ad6:	2b02      	cmp	r3, #2
    6ad8:	d170      	bne.n	6bbc <mcps_data_request+0x3cc>
		(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    6ada:	b292      	uxth	r2, r2
    6adc:	4920      	ldr	r1, [pc, #128]	; (6b60 <mcps_data_request+0x370>)
    6ade:	428a      	cmp	r2, r1
    6ae0:	d16c      	bne.n	6bbc <mcps_data_request+0x3cc>
#endif  /* ENABLE_TSTAMP */
			return;
		}

#endif   /* ENABLE_QUEUE_CAPACITY */
		qmm_queue_append(&broadcast_q, (buffer_t *)msg);
    6ae2:	4823      	ldr	r0, [pc, #140]	; (6b70 <mcps_data_request+0x380>)
    6ae4:	1c21      	adds	r1, r4, #0
    6ae6:	4b23      	ldr	r3, [pc, #140]	; (6b74 <mcps_data_request+0x384>)
    6ae8:	4798      	blx	r3
		return;
    6aea:	e06f      	b.n	6bcc <mcps_data_request+0x3dc>
#endif  /* ENABLE_TSTAMP */
			return;
		}

#else
		qmm_queue_append(&indirect_data_q, (buffer_t *)msg);
    6aec:	4822      	ldr	r0, [pc, #136]	; (6b78 <mcps_data_request+0x388>)
    6aee:	1c21      	adds	r1, r4, #0
    6af0:	4b20      	ldr	r3, [pc, #128]	; (6b74 <mcps_data_request+0x384>)
    6af2:	4798      	blx	r3
		/*
		 * If an FFD does have pending data,
		 * the MAC persistence timer needs to be started.
		 */
		transmit_frame->persistence_time
			= mac_pib.mac_TransactionPersistenceTime;
    6af4:	4b1c      	ldr	r3, [pc, #112]	; (6b68 <mcps_data_request+0x378>)
    6af6:	7a1a      	ldrb	r2, [r3, #8]
    6af8:	7a5b      	ldrb	r3, [r3, #9]
    6afa:	71aa      	strb	r2, [r5, #6]
    6afc:	71eb      	strb	r3, [r5, #7]
 * If an FFD does have pending data, the MAC persistence timer
 * needs to be started.
 */
static inline void mac_check_persistence_timer(void)
{
	if (!pal_is_timer_running(T_Data_Persistence)) {
    6afe:	4b1f      	ldr	r3, [pc, #124]	; (6b7c <mcps_data_request+0x38c>)
    6b00:	7818      	ldrb	r0, [r3, #0]
    6b02:	4b1f      	ldr	r3, [pc, #124]	; (6b80 <mcps_data_request+0x390>)
    6b04:	4798      	blx	r3
    6b06:	2800      	cmp	r0, #0
    6b08:	d160      	bne.n	6bcc <mcps_data_request+0x3dc>
		mac_start_persistence_timer();
    6b0a:	4b1e      	ldr	r3, [pc, #120]	; (6b84 <mcps_data_request+0x394>)
    6b0c:	4798      	blx	r3
    6b0e:	e05d      	b.n	6bcc <mcps_data_request+0x3dc>
		mac_check_persistence_timer();
	} else
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#ifdef GTS_SUPPORT
	if (mdr.TxOptions & WPAN_TXOPT_GTS) {
    6b10:	079a      	lsls	r2, r3, #30
    6b12:	d504      	bpl.n	6b1e <mcps_data_request+0x32e>
		handle_gts_data_req(&mdr, msg);
    6b14:	a801      	add	r0, sp, #4
    6b16:	1c21      	adds	r1, r4, #0
    6b18:	4b1b      	ldr	r3, [pc, #108]	; (6b88 <mcps_data_request+0x398>)
    6b1a:	4798      	blx	r3
    6b1c:	e056      	b.n	6bcc <mcps_data_request+0x3dc>
	 * We are NOT indirect, so we need to transmit using
	 * CSMA_CA in the CAP (for beacon enabled) or immediately (for
	 * a non-beacon enabled).
	 */
	{
		mac_trx_wakeup();
    6b1e:	4b1b      	ldr	r3, [pc, #108]	; (6b8c <mcps_data_request+0x39c>)
    6b20:	4798      	blx	r3

		transmit_frame->buffer_header = (buffer_t *)msg;
    6b22:	706c      	strb	r4, [r5, #1]
    6b24:	0a23      	lsrs	r3, r4, #8
    6b26:	70ab      	strb	r3, [r5, #2]
    6b28:	0c23      	lsrs	r3, r4, #16
    6b2a:	70eb      	strb	r3, [r5, #3]
    6b2c:	0e23      	lsrs	r3, r4, #24
    6b2e:	712b      	strb	r3, [r5, #4]
#endif

#ifdef BEACON_SUPPORT
		csma_mode_t cur_csma_mode;

		if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    6b30:	4b0e      	ldr	r3, [pc, #56]	; (6b6c <mcps_data_request+0x37c>)
    6b32:	7f59      	ldrb	r1, [r3, #29]
			/* In Nonbeacon network the frame is sent with unslotted
			 * CSMA-CA. */
			cur_csma_mode = CSMA_UNSLOTTED;
    6b34:	390f      	subs	r1, #15
    6b36:	1e4b      	subs	r3, r1, #1
    6b38:	4199      	sbcs	r1, r3
    6b3a:	3102      	adds	r1, #2
			/* In Beacon network the frame is sent with slotted
			 * CSMA-CA. */
			cur_csma_mode = CSMA_SLOTTED;
		}

		status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    6b3c:	1c28      	adds	r0, r5, #0
    6b3e:	2201      	movs	r2, #1
    6b40:	4b13      	ldr	r3, [pc, #76]	; (6b90 <mcps_data_request+0x3a0>)
    6b42:	4798      	blx	r3
		/* In Non beacon build the frame is sent with unslotted CSMA-CA.
		**/
		status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

		if (MAC_SUCCESS == status) {
    6b44:	2800      	cmp	r0, #0
    6b46:	d127      	bne.n	6b98 <mcps_data_request+0x3a8>
			MAKE_MAC_BUSY();
    6b48:	2201      	movs	r2, #1
    6b4a:	4b12      	ldr	r3, [pc, #72]	; (6b94 <mcps_data_request+0x3a4>)
    6b4c:	701a      	strb	r2, [r3, #0]
    6b4e:	e03d      	b.n	6bcc <mcps_data_request+0x3dc>
    6b50:	0000cf81 	.word	0x0000cf81
    6b54:	200012a9 	.word	0x200012a9
    6b58:	200012c1 	.word	0x200012c1
    6b5c:	000063cd 	.word	0x000063cd
    6b60:	0000ffff 	.word	0x0000ffff
    6b64:	20001364 	.word	0x20001364
    6b68:	20001300 	.word	0x20001300
    6b6c:	20001518 	.word	0x20001518
    6b70:	200012ac 	.word	0x200012ac
    6b74:	0000a041 	.word	0x0000a041
    6b78:	20001294 	.word	0x20001294
    6b7c:	200013e8 	.word	0x200013e8
    6b80:	00009ddd 	.word	0x00009ddd
    6b84:	000067a9 	.word	0x000067a9
    6b88:	00005d31 	.word	0x00005d31
    6b8c:	00006e69 	.word	0x00006e69
    6b90:	0000ba3d 	.word	0x0000ba3d
    6b94:	20001365 	.word	0x20001365
		} else {
			/* Transmission to TAL failed, generate confirmation
			 * message. */
			mac_gen_mcps_data_conf((buffer_t *)msg,
    6b98:	ab01      	add	r3, sp, #4
    6b9a:	7b5a      	ldrb	r2, [r3, #13]
    6b9c:	1c20      	adds	r0, r4, #0
    6b9e:	21e1      	movs	r1, #225	; 0xe1
    6ba0:	2300      	movs	r3, #0
    6ba2:	4c0c      	ldr	r4, [pc, #48]	; (6bd4 <mcps_data_request+0x3e4>)
    6ba4:	47a0      	blx	r4
#else
					mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    6ba6:	4b0c      	ldr	r3, [pc, #48]	; (6bd8 <mcps_data_request+0x3e8>)
    6ba8:	4798      	blx	r3
    6baa:	e00f      	b.n	6bcc <mcps_data_request+0x3dc>

	status = build_data_frame(&mdr, transmit_frame);

	if (MAC_SUCCESS != status) {
		/* The frame is too long. */
		mac_gen_mcps_data_conf((buffer_t *)msg,
    6bac:	ab01      	add	r3, sp, #4
    6bae:	7b5a      	ldrb	r2, [r3, #13]
    6bb0:	1c20      	adds	r0, r4, #0
    6bb2:	21e5      	movs	r1, #229	; 0xe5
    6bb4:	2300      	movs	r3, #0
    6bb6:	4c07      	ldr	r4, [pc, #28]	; (6bd4 <mcps_data_request+0x3e4>)
    6bb8:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    6bba:	e007      	b.n	6bcc <mcps_data_request+0x3dc>
	 * Indirect transmission is only allowed if we are
	 * a PAN coordinator or coordinator.
	 */
#if (MAC_INDIRECT_DATA_FFD == 1)
	if (
		(mdr.TxOptions & WPAN_TXOPT_INDIRECT) &&
    6bbc:	ab01      	add	r3, sp, #4
    6bbe:	7b9b      	ldrb	r3, [r3, #14]
	/*
	 * Indirect transmission is only allowed if we are
	 * a PAN coordinator or coordinator.
	 */
#if (MAC_INDIRECT_DATA_FFD == 1)
	if (
    6bc0:	075e      	lsls	r6, r3, #29
    6bc2:	d493      	bmi.n	6aec <mcps_data_request+0x2fc>
    6bc4:	e7a4      	b.n	6b10 <mcps_data_request+0x320>
		(mdr.TxOptions & WPAN_TXOPT_INDIRECT) &&
    6bc6:	ab01      	add	r3, sp, #4
    6bc8:	7b9b      	ldrb	r3, [r3, #14]
    6bca:	e7a1      	b.n	6b10 <mcps_data_request+0x320>

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
		}
	}
} /* mcps_data_request() */
    6bcc:	b006      	add	sp, #24
    6bce:	bc04      	pop	{r2}
    6bd0:	4690      	mov	r8, r2
    6bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6bd4:	000063cd 	.word	0x000063cd
    6bd8:	00006e09 	.word	0x00006e09

00006bdc <mac_t_persistence_cb>:
 * the mac persistence time of indirect data in the queue.
 *
 * @param callback_parameter Callback parameter
 */
static void mac_t_persistence_cb(void *callback_parameter)
{
    6bdc:	b570      	push	{r4, r5, r6, lr}
    6bde:	b082      	sub	sp, #8

	/*
	 * This callback function traverses through the indirect queue and
	 * decrements the persistence time for each data frame.
	 */
	find_buf.criteria_func = decrement_persistence_time;
    6be0:	4b1a      	ldr	r3, [pc, #104]	; (6c4c <mac_t_persistence_cb+0x70>)
    6be2:	9300      	str	r3, [sp, #0]

	/*
	 * At the end of this function call (qmm_queue_read), the indirect data
	 * will be updated with the decremented persistence time.
	 */
	qmm_queue_read(&indirect_data_q, &find_buf);
    6be4:	481a      	ldr	r0, [pc, #104]	; (6c50 <mac_t_persistence_cb+0x74>)
    6be6:	4669      	mov	r1, sp
    6be8:	4b1a      	ldr	r3, [pc, #104]	; (6c54 <mac_t_persistence_cb+0x78>)
    6bea:	4798      	blx	r3

	/*
	 * This callback function traverses through the indirect queue and
	 * searches for a data frame with persistence time equal to zero.
	 */
	find_buf.criteria_func = check_persistence_time_zero;
    6bec:	4b1a      	ldr	r3, [pc, #104]	; (6c58 <mac_t_persistence_cb+0x7c>)
    6bee:	9300      	str	r3, [sp, #0]

	do {
		buffer_persistent_zero = qmm_queue_remove(&indirect_data_q,
    6bf0:	4d17      	ldr	r5, [pc, #92]	; (6c50 <mac_t_persistence_cb+0x74>)
    6bf2:	4c1a      	ldr	r4, [pc, #104]	; (6c5c <mac_t_persistence_cb+0x80>)
    6bf4:	1c28      	adds	r0, r5, #0
    6bf6:	4669      	mov	r1, sp
    6bf8:	47a0      	blx	r4
    6bfa:	1e01      	subs	r1, r0, #0
				&find_buf);

		if (NULL != buffer_persistent_zero) {
    6bfc:	d01e      	beq.n	6c3c <mac_t_persistence_cb+0x60>
 * @param buf_ptr Pointer to buffer of indirect data whose persistance time
 * has reduced to zero
 */
static void handle_exp_persistence_timer(buffer_t *buf_ptr)
{
	frame_info_t *trans_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    6bfe:	7803      	ldrb	r3, [r0, #0]
    6c00:	7842      	ldrb	r2, [r0, #1]
    6c02:	0212      	lsls	r2, r2, #8
    6c04:	431a      	orrs	r2, r3
    6c06:	7883      	ldrb	r3, [r0, #2]
    6c08:	041b      	lsls	r3, r3, #16
    6c0a:	431a      	orrs	r2, r3
    6c0c:	78c3      	ldrb	r3, [r0, #3]
    6c0e:	061b      	lsls	r3, r3, #24
    6c10:	431a      	orrs	r2, r3
	 * The frame should never be in transmission while this function
	 * is called.
	 */
	Assert(trans_frame->indirect_in_transit == false);

	switch (trans_frame->msg_type) {
    6c12:	7813      	ldrb	r3, [r2, #0]
    6c14:	2b03      	cmp	r3, #3
    6c16:	d007      	beq.n	6c28 <mac_t_persistence_cb+0x4c>
    6c18:	2b0e      	cmp	r3, #14
    6c1a:	d009      	beq.n	6c30 <mac_t_persistence_cb+0x54>
    6c1c:	2b02      	cmp	r3, #2
    6c1e:	d1e9      	bne.n	6bf4 <mac_t_persistence_cb+0x18>
#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	case ASSOCIATIONRESPONSE:
	{
		mac_mlme_comm_status(MAC_TRANSACTION_EXPIRED,
    6c20:	20f0      	movs	r0, #240	; 0xf0
    6c22:	4b0f      	ldr	r3, [pc, #60]	; (6c60 <mac_t_persistence_cb+0x84>)
    6c24:	4798      	blx	r3
    6c26:	e7e5      	b.n	6bf4 <mac_t_persistence_cb+0x18>

		/*
		 * Prepare disassociation confirm message after transmission of
		 * the disassociation notification frame.
		 */
		mac_prep_disassoc_conf((buffer_t *)buf_ptr,
    6c28:	21f0      	movs	r1, #240	; 0xf0
    6c2a:	4b0e      	ldr	r3, [pc, #56]	; (6c64 <mac_t_persistence_cb+0x88>)
    6c2c:	4798      	blx	r3
    6c2e:	e7e1      	b.n	6bf4 <mac_t_persistence_cb+0x18>
		break;
#endif  /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

	case MCPS_MESSAGE:
	{
		mac_gen_mcps_data_conf((buffer_t *)buf_ptr,
    6c30:	7952      	ldrb	r2, [r2, #5]
    6c32:	21f0      	movs	r1, #240	; 0xf0
    6c34:	2300      	movs	r3, #0
    6c36:	4e0c      	ldr	r6, [pc, #48]	; (6c68 <mac_t_persistence_cb+0x8c>)
    6c38:	47b0      	blx	r6
    6c3a:	e7db      	b.n	6bf4 <mac_t_persistence_cb+0x18>
static void mac_t_persistence_cb(void *callback_parameter)
{
	/* Decrement the persistence time for indirect data. */
	handle_persistence_time_decrement();

	if (indirect_data_q.size > 0) {
    6c3c:	4b04      	ldr	r3, [pc, #16]	; (6c50 <mac_t_persistence_cb+0x74>)
    6c3e:	7a1b      	ldrb	r3, [r3, #8]
    6c40:	2b00      	cmp	r3, #0
    6c42:	d001      	beq.n	6c48 <mac_t_persistence_cb+0x6c>
		/* Restart persistence timer. */
		mac_start_persistence_timer();
    6c44:	4b09      	ldr	r3, [pc, #36]	; (6c6c <mac_t_persistence_cb+0x90>)
    6c46:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    6c48:	b002      	add	sp, #8
    6c4a:	bd70      	pop	{r4, r5, r6, pc}
    6c4c:	00006385 	.word	0x00006385
    6c50:	20001294 	.word	0x20001294
    6c54:	0000a0d5 	.word	0x0000a0d5
    6c58:	000063a1 	.word	0x000063a1
    6c5c:	0000a0c5 	.word	0x0000a0c5
    6c60:	00006cdd 	.word	0x00006cdd
    6c64:	00004f99 	.word	0x00004f99
    6c68:	000063cd 	.word	0x000063cd
    6c6c:	000067a9 	.word	0x000067a9

00006c70 <mcps_purge_request>:
 * INVALID_HANDLE.
 *
 * @param msg Pointer to the MCPS-PURGE.request parameter
 */
void mcps_purge_request(uint8_t *msg)
{
    6c70:	b530      	push	{r4, r5, lr}
    6c72:	b085      	sub	sp, #20
    6c74:	1c04      	adds	r4, r0, #0
	mcps_purge_req_t *mpr
    6c76:	7803      	ldrb	r3, [r0, #0]
    6c78:	7845      	ldrb	r5, [r0, #1]
    6c7a:	022d      	lsls	r5, r5, #8
    6c7c:	431d      	orrs	r5, r3
    6c7e:	7883      	ldrb	r3, [r0, #2]
    6c80:	041b      	lsls	r3, r3, #16
    6c82:	431d      	orrs	r5, r3
    6c84:	78c3      	ldrb	r3, [r0, #3]
    6c86:	061b      	lsls	r3, r3, #24
    6c88:	431d      	orrs	r5, r3
		= (mcps_purge_req_t *)BMM_BUFFER_POINTER(((buffer_t *)msg));

	mcps_purge_conf_t *mpc = (mcps_purge_conf_t *)mpr;

	uint8_t purge_handle = mpr->msduHandle;
    6c8a:	786a      	ldrb	r2, [r5, #1]

	/* Update the purge confirm structure */
	mpc->cmdcode = MCPS_PURGE_CONFIRM;
    6c8c:	2312      	movs	r3, #18
    6c8e:	702b      	strb	r3, [r5, #0]
 */
static bool mac_buffer_purge(uint8_t msdu_handle)
{
	buffer_t *buf_ptr;
	search_t find_buf;
	uint8_t handle = msdu_handle;
    6c90:	466b      	mov	r3, sp
    6c92:	71da      	strb	r2, [r3, #7]
    6c94:	3307      	adds	r3, #7

	/*
	 * Callback function  for searching the data having MSDU handle
	 * given by purge request
	 */
	find_buf.criteria_func = check_msdu_handle_cb;
    6c96:	4a0b      	ldr	r2, [pc, #44]	; (6cc4 <mcps_purge_request+0x54>)
    6c98:	9202      	str	r2, [sp, #8]

	/* Update the MSDU handle to be searched */
	find_buf.handle = &handle;
    6c9a:	9303      	str	r3, [sp, #12]

	/* Remove from indirect queue if the short address matches */
	buf_ptr = qmm_queue_remove(&indirect_data_q, &find_buf);
    6c9c:	480a      	ldr	r0, [pc, #40]	; (6cc8 <mcps_purge_request+0x58>)
    6c9e:	a902      	add	r1, sp, #8
    6ca0:	4b0a      	ldr	r3, [pc, #40]	; (6ccc <mcps_purge_request+0x5c>)
    6ca2:	4798      	blx	r3

	if (NULL != buf_ptr) {
    6ca4:	2800      	cmp	r0, #0
    6ca6:	d008      	beq.n	6cba <mcps_purge_request+0x4a>
		/* Free the buffer allocated, after purging */
		bmm_buffer_free((buffer_t *)buf_ptr);
    6ca8:	4b09      	ldr	r3, [pc, #36]	; (6cd0 <mcps_purge_request+0x60>)
    6caa:	4798      	blx	r3
	/* Update the purge confirm structure */
	mpc->cmdcode = MCPS_PURGE_CONFIRM;
	mpc->msduHandle = purge_handle;

	if (mac_buffer_purge(purge_handle)) {
		mpc->status = MAC_SUCCESS;
    6cac:	2300      	movs	r3, #0
    6cae:	70ab      	strb	r3, [r5, #2]
	} else {
		mpc->status = MAC_INVALID_HANDLE;
	}

	qmm_queue_append(&mac_nhle_q, (buffer_t *)msg);
    6cb0:	4808      	ldr	r0, [pc, #32]	; (6cd4 <mcps_purge_request+0x64>)
    6cb2:	1c21      	adds	r1, r4, #0
    6cb4:	4b08      	ldr	r3, [pc, #32]	; (6cd8 <mcps_purge_request+0x68>)
    6cb6:	4798      	blx	r3
    6cb8:	e002      	b.n	6cc0 <mcps_purge_request+0x50>
	mpc->msduHandle = purge_handle;

	if (mac_buffer_purge(purge_handle)) {
		mpc->status = MAC_SUCCESS;
	} else {
		mpc->status = MAC_INVALID_HANDLE;
    6cba:	23e7      	movs	r3, #231	; 0xe7
    6cbc:	70ab      	strb	r3, [r5, #2]
    6cbe:	e7f7      	b.n	6cb0 <mcps_purge_request+0x40>
	}

	qmm_queue_append(&mac_nhle_q, (buffer_t *)msg);
}
    6cc0:	b005      	add	sp, #20
    6cc2:	bd30      	pop	{r4, r5, pc}
    6cc4:	000063bd 	.word	0x000063bd
    6cc8:	20001294 	.word	0x20001294
    6ccc:	0000a0c5 	.word	0x0000a0c5
    6cd0:	00009e85 	.word	0x00009e85
    6cd4:	20001368 	.word	0x20001368
    6cd8:	0000a041 	.word	0x0000a041

00006cdc <mac_mlme_comm_status>:
 * @param status Status of the last operation
 * @param buf_ptr Buffer for Communication Status Indication to the NHLE
 */
void mac_mlme_comm_status(uint8_t status,
		buffer_t *buf_ptr)
{
    6cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6cde:	b083      	sub	sp, #12
    6ce0:	1c06      	adds	r6, r0, #0
    6ce2:	1c0d      	adds	r5, r1, #0
	 * may
	 * result in loosing destination address (which is still a part of this
	 * buffer), hence the destination address is backed up in a stack
	 * variable.
	 */
	frame_info_t *frame_ptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    6ce4:	780b      	ldrb	r3, [r1, #0]
    6ce6:	784c      	ldrb	r4, [r1, #1]
    6ce8:	0224      	lsls	r4, r4, #8
    6cea:	431c      	orrs	r4, r3
    6cec:	788b      	ldrb	r3, [r1, #2]
    6cee:	041b      	lsls	r3, r3, #16
    6cf0:	431c      	orrs	r4, r3
    6cf2:	78cb      	ldrb	r3, [r1, #3]
    6cf4:	061b      	lsls	r3, r3, #24
    6cf6:	431c      	orrs	r4, r3
	uint64_t destination_address;
	memcpy(&destination_address,
			&frame_ptr->mpdu[PL_POS_DST_ADDR_START],
    6cf8:	7c63      	ldrb	r3, [r4, #17]
    6cfa:	7ca1      	ldrb	r1, [r4, #18]
    6cfc:	0209      	lsls	r1, r1, #8
    6cfe:	4319      	orrs	r1, r3
    6d00:	7ce3      	ldrb	r3, [r4, #19]
    6d02:	041b      	lsls	r3, r3, #16
    6d04:	4319      	orrs	r1, r3
    6d06:	7d23      	ldrb	r3, [r4, #20]
    6d08:	061b      	lsls	r3, r3, #24
    6d0a:	4319      	orrs	r1, r3
    6d0c:	3106      	adds	r1, #6
	 * buffer), hence the destination address is backed up in a stack
	 * variable.
	 */
	frame_info_t *frame_ptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
	uint64_t destination_address;
	memcpy(&destination_address,
    6d0e:	4668      	mov	r0, sp
    6d10:	2208      	movs	r2, #8
    6d12:	4b2b      	ldr	r3, [pc, #172]	; (6dc0 <mac_mlme_comm_status+0xe4>)
    6d14:	4798      	blx	r3
			&frame_ptr->mpdu[PL_POS_DST_ADDR_START],
			sizeof(uint64_t));
	mlme_comm_status_ind_t *csi
		= (mlme_comm_status_ind_t *)BMM_BUFFER_POINTER(buf_ptr);

	csi->cmdcode = MLME_COMM_STATUS_INDICATION;
    6d16:	231c      	movs	r3, #28
    6d18:	7023      	strb	r3, [r4, #0]

	csi->PANId = tal_pib.PANId;
    6d1a:	4b2a      	ldr	r3, [pc, #168]	; (6dc4 <mac_mlme_comm_status+0xe8>)
    6d1c:	7c99      	ldrb	r1, [r3, #18]
    6d1e:	7cda      	ldrb	r2, [r3, #19]
    6d20:	0212      	lsls	r2, r2, #8
    6d22:	430a      	orrs	r2, r1
    6d24:	7062      	strb	r2, [r4, #1]
    6d26:	0a12      	lsrs	r2, r2, #8
    6d28:	70a2      	strb	r2, [r4, #2]

	csi->SrcAddrMode = FCF_LONG_ADDR;
    6d2a:	2103      	movs	r1, #3
    6d2c:	70e1      	strb	r1, [r4, #3]

	/* Initialize the source address */
	csi->SrcAddr = tal_pib.IeeeAddress;
    6d2e:	7818      	ldrb	r0, [r3, #0]
    6d30:	785a      	ldrb	r2, [r3, #1]
    6d32:	0212      	lsls	r2, r2, #8
    6d34:	4302      	orrs	r2, r0
    6d36:	7898      	ldrb	r0, [r3, #2]
    6d38:	0400      	lsls	r0, r0, #16
    6d3a:	4302      	orrs	r2, r0
    6d3c:	78d8      	ldrb	r0, [r3, #3]
    6d3e:	0600      	lsls	r0, r0, #24
    6d40:	4302      	orrs	r2, r0
    6d42:	791f      	ldrb	r7, [r3, #4]
    6d44:	7958      	ldrb	r0, [r3, #5]
    6d46:	0200      	lsls	r0, r0, #8
    6d48:	4338      	orrs	r0, r7
    6d4a:	799f      	ldrb	r7, [r3, #6]
    6d4c:	043f      	lsls	r7, r7, #16
    6d4e:	4338      	orrs	r0, r7
    6d50:	79db      	ldrb	r3, [r3, #7]
    6d52:	061b      	lsls	r3, r3, #24
    6d54:	4303      	orrs	r3, r0
    6d56:	7122      	strb	r2, [r4, #4]
    6d58:	0a10      	lsrs	r0, r2, #8
    6d5a:	7160      	strb	r0, [r4, #5]
    6d5c:	0c10      	lsrs	r0, r2, #16
    6d5e:	71a0      	strb	r0, [r4, #6]
    6d60:	0e12      	lsrs	r2, r2, #24
    6d62:	71e2      	strb	r2, [r4, #7]
    6d64:	7223      	strb	r3, [r4, #8]
    6d66:	0a1a      	lsrs	r2, r3, #8
    6d68:	7262      	strb	r2, [r4, #9]
    6d6a:	0c1a      	lsrs	r2, r3, #16
    6d6c:	72a2      	strb	r2, [r4, #10]
    6d6e:	0e1b      	lsrs	r3, r3, #24
    6d70:	72e3      	strb	r3, [r4, #11]

	csi->DstAddrMode = FCF_LONG_ADDR;
    6d72:	7321      	strb	r1, [r4, #12]

	/* Initialize the destination address */
	csi->DstAddr = destination_address;
    6d74:	466a      	mov	r2, sp
    6d76:	7813      	ldrb	r3, [r2, #0]
    6d78:	7363      	strb	r3, [r4, #13]
    6d7a:	466b      	mov	r3, sp
    6d7c:	3301      	adds	r3, #1
    6d7e:	781b      	ldrb	r3, [r3, #0]
    6d80:	73a3      	strb	r3, [r4, #14]
    6d82:	466b      	mov	r3, sp
    6d84:	3302      	adds	r3, #2
    6d86:	781b      	ldrb	r3, [r3, #0]
    6d88:	73e3      	strb	r3, [r4, #15]
    6d8a:	466b      	mov	r3, sp
    6d8c:	3303      	adds	r3, #3
    6d8e:	781b      	ldrb	r3, [r3, #0]
    6d90:	7423      	strb	r3, [r4, #16]
    6d92:	ab01      	add	r3, sp, #4
    6d94:	781b      	ldrb	r3, [r3, #0]
    6d96:	7463      	strb	r3, [r4, #17]
    6d98:	466b      	mov	r3, sp
    6d9a:	3305      	adds	r3, #5
    6d9c:	781b      	ldrb	r3, [r3, #0]
    6d9e:	74a3      	strb	r3, [r4, #18]
    6da0:	466b      	mov	r3, sp
    6da2:	3306      	adds	r3, #6
    6da4:	781b      	ldrb	r3, [r3, #0]
    6da6:	74e3      	strb	r3, [r4, #19]
    6da8:	466b      	mov	r3, sp
    6daa:	3307      	adds	r3, #7
    6dac:	781b      	ldrb	r3, [r3, #0]
    6dae:	7523      	strb	r3, [r4, #20]

	csi->status = status;
    6db0:	7566      	strb	r6, [r4, #21]

	qmm_queue_append(&mac_nhle_q, buf_ptr);
    6db2:	4805      	ldr	r0, [pc, #20]	; (6dc8 <mac_mlme_comm_status+0xec>)
    6db4:	1c29      	adds	r1, r5, #0
    6db6:	4b05      	ldr	r3, [pc, #20]	; (6dcc <mac_mlme_comm_status+0xf0>)
    6db8:	4798      	blx	r3
}
    6dba:	b003      	add	sp, #12
    6dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6dbe:	46c0      	nop			; (mov r8, r8)
    6dc0:	0000cf81 	.word	0x0000cf81
    6dc4:	20001518 	.word	0x20001518
    6dc8:	20001368 	.word	0x20001368
    6dcc:	0000a041 	.word	0x0000a041

00006dd0 <mac_trx_init_sleep>:

/**
 * @brief MAC function to put the radio to sleep mode
 */
void mac_trx_init_sleep(void)
{
    6dd0:	b508      	push	{r3, lr}
	/* If the radio is not sleeping, it is put to sleep */
	if (RADIO_AWAKE == mac_radio_sleep_state) {
    6dd2:	4b0a      	ldr	r3, [pc, #40]	; (6dfc <mac_trx_init_sleep+0x2c>)
    6dd4:	781b      	ldrb	r3, [r3, #0]
    6dd6:	2b00      	cmp	r3, #0
    6dd8:	d10e      	bne.n	6df8 <mac_trx_init_sleep+0x28>
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    6dda:	2000      	movs	r0, #0
    6ddc:	4b08      	ldr	r3, [pc, #32]	; (6e00 <mac_trx_init_sleep+0x30>)
    6dde:	4798      	blx	r3

#ifdef ENABLE_DEEP_SLEEP
		if (MAC_SUCCESS == tal_trx_sleep(DEEP_SLEEP_MODE))
    6de0:	2001      	movs	r0, #1
    6de2:	4b08      	ldr	r3, [pc, #32]	; (6e04 <mac_trx_init_sleep+0x34>)
    6de4:	4798      	blx	r3
    6de6:	2800      	cmp	r0, #0
    6de8:	d103      	bne.n	6df2 <mac_trx_init_sleep+0x22>
#else
		if (MAC_SUCCESS == tal_trx_sleep(SLEEP_MODE_1))
#endif
		{
			mac_radio_sleep_state = RADIO_SLEEPING;
    6dea:	2201      	movs	r2, #1
    6dec:	4b03      	ldr	r3, [pc, #12]	; (6dfc <mac_trx_init_sleep+0x2c>)
    6dee:	701a      	strb	r2, [r3, #0]
    6df0:	e002      	b.n	6df8 <mac_trx_init_sleep+0x28>
		} else {
			pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    6df2:	2001      	movs	r0, #1
    6df4:	4b02      	ldr	r3, [pc, #8]	; (6e00 <mac_trx_init_sleep+0x30>)
    6df6:	4798      	blx	r3
		}
	}
}
    6df8:	bd08      	pop	{r3, pc}
    6dfa:	46c0      	nop			; (mov r8, r8)
    6dfc:	20001366 	.word	0x20001366
    6e00:	00009d99 	.word	0x00009d99
    6e04:	0000afd5 	.word	0x0000afd5

00006e08 <mac_sleep_trans>:

/**
 * @brief Puts the radio to sleep if this is allowed
 */
void mac_sleep_trans(void)
{
    6e08:	b508      	push	{r3, lr}
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
    6e0a:	4b0f      	ldr	r3, [pc, #60]	; (6e48 <mac_sleep_trans+0x40>)
    6e0c:	7f5b      	ldrb	r3, [r3, #29]
    6e0e:	2b0e      	cmp	r3, #14
    6e10:	d803      	bhi.n	6e1a <mac_sleep_trans+0x12>
    6e12:	4a0e      	ldr	r2, [pc, #56]	; (6e4c <mac_sleep_trans+0x44>)
    6e14:	7812      	ldrb	r2, [r2, #0]
    6e16:	2a0c      	cmp	r2, #12
    6e18:	d005      	beq.n	6e26 <mac_sleep_trans+0x1e>
			mac_superframe_state && (!mac_rx_enabled)) ||
    6e1a:	2b0f      	cmp	r3, #15
    6e1c:	d113      	bne.n	6e46 <mac_sleep_trans+0x3e>
			(NON_BEACON_NWK == tal_pib.BeaconOrder &&
			(!mac_pib.mac_RxOnWhenIdle) && (!mac_rx_enabled))) {
    6e1e:	4b0c      	ldr	r3, [pc, #48]	; (6e50 <mac_sleep_trans+0x48>)
{
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
			mac_superframe_state && (!mac_rx_enabled)) ||
			(NON_BEACON_NWK == tal_pib.BeaconOrder &&
    6e20:	7e1b      	ldrb	r3, [r3, #24]
    6e22:	2b00      	cmp	r3, #0
    6e24:	d10f      	bne.n	6e46 <mac_sleep_trans+0x3e>
void mac_sleep_trans(void)
{
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
			mac_superframe_state && (!mac_rx_enabled)) ||
    6e26:	4b0b      	ldr	r3, [pc, #44]	; (6e54 <mac_sleep_trans+0x4c>)
    6e28:	781b      	ldrb	r3, [r3, #0]
    6e2a:	2b00      	cmp	r3, #0
    6e2c:	d10b      	bne.n	6e46 <mac_sleep_trans+0x3e>
		 * In case we are currently synced with our parent, and the
		 * tracking beacon timer it NOT running (i.e. the timer is
		 * expired and not started again yet), we need to stay awake,
		 * until we receive a new beacon frame form our parent.
		 */
		if ((MAC_SYNC_NEVER != mac_sync_state) &&
    6e2e:	4b0a      	ldr	r3, [pc, #40]	; (6e58 <mac_sleep_trans+0x50>)
    6e30:	781b      	ldrb	r3, [r3, #0]
    6e32:	2b00      	cmp	r3, #0
    6e34:	d005      	beq.n	6e42 <mac_sleep_trans+0x3a>
				(!pal_is_timer_running(T_Beacon_Tracking_Period)))
    6e36:	4b09      	ldr	r3, [pc, #36]	; (6e5c <mac_sleep_trans+0x54>)
    6e38:	7818      	ldrb	r0, [r3, #0]
    6e3a:	4b09      	ldr	r3, [pc, #36]	; (6e60 <mac_sleep_trans+0x58>)
    6e3c:	4798      	blx	r3
		 * In case we are currently synced with our parent, and the
		 * tracking beacon timer it NOT running (i.e. the timer is
		 * expired and not started again yet), we need to stay awake,
		 * until we receive a new beacon frame form our parent.
		 */
		if ((MAC_SYNC_NEVER != mac_sync_state) &&
    6e3e:	2800      	cmp	r0, #0
    6e40:	d001      	beq.n	6e46 <mac_sleep_trans+0x3e>
				(!pal_is_timer_running(T_Beacon_Tracking_Period)))
		{
			/* Stays awake */
		} else {
			mac_trx_init_sleep();
    6e42:	4b08      	ldr	r3, [pc, #32]	; (6e64 <mac_sleep_trans+0x5c>)
    6e44:	4798      	blx	r3

#else
		mac_trx_init_sleep();
#endif /* (MAC_SYNC_REQUEST == 1) */
	}
}
    6e46:	bd08      	pop	{r3, pc}
    6e48:	20001518 	.word	0x20001518
    6e4c:	20000009 	.word	0x20000009
    6e50:	20001300 	.word	0x20001300
    6e54:	2000131b 	.word	0x2000131b
    6e58:	200012c2 	.word	0x200012c2
    6e5c:	200013f0 	.word	0x200013f0
    6e60:	00009ddd 	.word	0x00009ddd
    6e64:	00006dd1 	.word	0x00006dd1

00006e68 <mac_trx_wakeup>:

/**
 * @brief MAC function to wake-up the radio from sleep state
 */
void mac_trx_wakeup(void)
{
    6e68:	b508      	push	{r3, lr}
	/* If the radio is sleeping, it is woken-up */
	if (RADIO_SLEEPING == mac_radio_sleep_state) {
    6e6a:	4b07      	ldr	r3, [pc, #28]	; (6e88 <mac_trx_wakeup+0x20>)
    6e6c:	781b      	ldrb	r3, [r3, #0]
    6e6e:	2b01      	cmp	r3, #1
    6e70:	d109      	bne.n	6e86 <mac_trx_wakeup+0x1e>
		if (FAILURE != tal_trx_wakeup()) {
    6e72:	4b06      	ldr	r3, [pc, #24]	; (6e8c <mac_trx_wakeup+0x24>)
    6e74:	4798      	blx	r3
    6e76:	2885      	cmp	r0, #133	; 0x85
    6e78:	d005      	beq.n	6e86 <mac_trx_wakeup+0x1e>
			pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    6e7a:	2001      	movs	r0, #1
    6e7c:	4b04      	ldr	r3, [pc, #16]	; (6e90 <mac_trx_wakeup+0x28>)
    6e7e:	4798      	blx	r3

			mac_radio_sleep_state = RADIO_AWAKE;
    6e80:	2200      	movs	r2, #0
    6e82:	4b01      	ldr	r3, [pc, #4]	; (6e88 <mac_trx_wakeup+0x20>)
    6e84:	701a      	strb	r2, [r3, #0]
		}
	}
}
    6e86:	bd08      	pop	{r3, pc}
    6e88:	20001366 	.word	0x20001366
    6e8c:	0000b051 	.word	0x0000b051
    6e90:	00009d99 	.word	0x00009d99

00006e94 <mac_timers_init>:

retval_t mac_timers_init(void)
{
    6e94:	b508      	push	{r3, lr}
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
    6e96:	481f      	ldr	r0, [pc, #124]	; (6f14 <mac_timers_init+0x80>)
    6e98:	4b1f      	ldr	r3, [pc, #124]	; (6f18 <mac_timers_init+0x84>)
    6e9a:	4798      	blx	r3
		return FAILURE;
    6e9c:	2385      	movs	r3, #133	; 0x85

retval_t mac_timers_init(void)
{
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
    6e9e:	2800      	cmp	r0, #0
    6ea0:	d135      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
    6ea2:	481e      	ldr	r0, [pc, #120]	; (6f1c <mac_timers_init+0x88>)
    6ea4:	4b1c      	ldr	r3, [pc, #112]	; (6f18 <mac_timers_init+0x84>)
    6ea6:	4798      	blx	r3
		return FAILURE;
    6ea8:	2385      	movs	r3, #133	; 0x85
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
    6eaa:	2800      	cmp	r0, #0
    6eac:	d12f      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Missed_Beacon)) {
    6eae:	481c      	ldr	r0, [pc, #112]	; (6f20 <mac_timers_init+0x8c>)
    6eb0:	4b19      	ldr	r3, [pc, #100]	; (6f18 <mac_timers_init+0x84>)
    6eb2:	4798      	blx	r3
		return FAILURE;
    6eb4:	2385      	movs	r3, #133	; 0x85

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Missed_Beacon)) {
    6eb6:	2800      	cmp	r0, #0
    6eb8:	d129      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

    #if (MAC_START_REQUEST_CONFIRM == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon)) {
    6eba:	481a      	ldr	r0, [pc, #104]	; (6f24 <mac_timers_init+0x90>)
    6ebc:	4b16      	ldr	r3, [pc, #88]	; (6f18 <mac_timers_init+0x84>)
    6ebe:	4798      	blx	r3
		return FAILURE;
    6ec0:	2385      	movs	r3, #133	; 0x85
	if (MAC_SUCCESS != pal_timer_get_id(&T_Missed_Beacon)) {
		return FAILURE;
	}

    #if (MAC_START_REQUEST_CONFIRM == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon)) {
    6ec2:	2800      	cmp	r0, #0
    6ec4:	d123      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Preparation)) {
    6ec6:	4818      	ldr	r0, [pc, #96]	; (6f28 <mac_timers_init+0x94>)
    6ec8:	4b13      	ldr	r3, [pc, #76]	; (6f18 <mac_timers_init+0x84>)
    6eca:	4798      	blx	r3
		return FAILURE;
    6ecc:	2385      	movs	r3, #133	; 0x85
    #if (MAC_START_REQUEST_CONFIRM == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon)) {
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Preparation)) {
    6ece:	2800      	cmp	r0, #0
    6ed0:	d11d      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_CAP)) {
    6ed2:	4816      	ldr	r0, [pc, #88]	; (6f2c <mac_timers_init+0x98>)
    6ed4:	4b10      	ldr	r3, [pc, #64]	; (6f18 <mac_timers_init+0x84>)
    6ed6:	4798      	blx	r3
		return FAILURE;
    6ed8:	2385      	movs	r3, #133	; 0x85
		return FAILURE;
	}

    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_CAP)) {
    6eda:	2800      	cmp	r0, #0
    6edc:	d117      	bne.n	6f0e <mac_timers_init+0x7a>
	}
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Poll_Wait_Time)) {
    6ede:	4814      	ldr	r0, [pc, #80]	; (6f30 <mac_timers_init+0x9c>)
    6ee0:	4b0d      	ldr	r3, [pc, #52]	; (6f18 <mac_timers_init+0x84>)
    6ee2:	4798      	blx	r3
		return FAILURE;
    6ee4:	2385      	movs	r3, #133	; 0x85
	}
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Poll_Wait_Time)) {
    6ee6:	2800      	cmp	r0, #0
    6ee8:	d111      	bne.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
	}

    #if (MAC_INDIRECT_DATA_FFD == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Data_Persistence)) {
    6eea:	4812      	ldr	r0, [pc, #72]	; (6f34 <mac_timers_init+0xa0>)
    6eec:	4b0a      	ldr	r3, [pc, #40]	; (6f18 <mac_timers_init+0x84>)
    6eee:	4798      	blx	r3
		return FAILURE;
    6ef0:	2385      	movs	r3, #133	; 0x85
	if (MAC_SUCCESS != pal_timer_get_id(&T_Poll_Wait_Time)) {
		return FAILURE;
	}

    #if (MAC_INDIRECT_DATA_FFD == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Data_Persistence)) {
    6ef2:	2800      	cmp	r0, #0
    6ef4:	d10b      	bne.n	6f0e <mac_timers_init+0x7a>
	}
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Scan_Duration)) {
    6ef6:	4810      	ldr	r0, [pc, #64]	; (6f38 <mac_timers_init+0xa4>)
    6ef8:	4b07      	ldr	r3, [pc, #28]	; (6f18 <mac_timers_init+0x84>)
    6efa:	4798      	blx	r3
		return FAILURE;
    6efc:	2385      	movs	r3, #133	; 0x85
	}
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Scan_Duration)) {
    6efe:	2800      	cmp	r0, #0
    6f00:	d105      	bne.n	6f0e <mac_timers_init+0x7a>
	}

#endif  /* MAC_SCAN_SUPPORT */

#if (MAC_RX_ENABLE_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Rx_Enable)) {
    6f02:	480e      	ldr	r0, [pc, #56]	; (6f3c <mac_timers_init+0xa8>)
    6f04:	4b04      	ldr	r3, [pc, #16]	; (6f18 <mac_timers_init+0x84>)
    6f06:	4798      	blx	r3
    6f08:	1e03      	subs	r3, r0, #0
    6f0a:	d000      	beq.n	6f0e <mac_timers_init+0x7a>
		return FAILURE;
    6f0c:	2385      	movs	r3, #133	; 0x85
	}
#endif  /* MAC_RX_ENABLE_SUPPORT */
#endif /* (NUMBER_OF_MAC_TIMERS != 0) */
	return MAC_SUCCESS;
}
    6f0e:	1c18      	adds	r0, r3, #0
    6f10:	bd08      	pop	{r3, pc}
    6f12:	46c0      	nop			; (mov r8, r8)
    6f14:	200013f0 	.word	0x200013f0
    6f18:	00009d9d 	.word	0x00009d9d
    6f1c:	200013eb 	.word	0x200013eb
    6f20:	200013ec 	.word	0x200013ec
    6f24:	200013ef 	.word	0x200013ef
    6f28:	200013ed 	.word	0x200013ed
    6f2c:	200013f1 	.word	0x200013f1
    6f30:	200013e9 	.word	0x200013e9
    6f34:	200013e8 	.word	0x200013e8
    6f38:	200013ee 	.word	0x200013ee
    6f3c:	200013ea 	.word	0x200013ea

00006f40 <mac_timers_stop>:

retval_t mac_timers_stop(void)
{
    6f40:	b510      	push	{r4, lr}
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	pal_timer_stop(T_Beacon_Tracking_Period);
    6f42:	4b10      	ldr	r3, [pc, #64]	; (6f84 <mac_timers_stop+0x44>)
    6f44:	7818      	ldrb	r0, [r3, #0]
    6f46:	4c10      	ldr	r4, [pc, #64]	; (6f88 <mac_timers_stop+0x48>)
    6f48:	47a0      	blx	r4
	pal_timer_stop(T_Superframe);
    6f4a:	4b10      	ldr	r3, [pc, #64]	; (6f8c <mac_timers_stop+0x4c>)
    6f4c:	7818      	ldrb	r0, [r3, #0]
    6f4e:	47a0      	blx	r4
	pal_timer_stop(T_Missed_Beacon);
    6f50:	4b0f      	ldr	r3, [pc, #60]	; (6f90 <mac_timers_stop+0x50>)
    6f52:	7818      	ldrb	r0, [r3, #0]
    6f54:	47a0      	blx	r4
    #if (MAC_START_REQUEST_CONFIRM == 1)
	pal_timer_stop(T_Beacon);
    6f56:	4b0f      	ldr	r3, [pc, #60]	; (6f94 <mac_timers_stop+0x54>)
    6f58:	7818      	ldrb	r0, [r3, #0]
    6f5a:	47a0      	blx	r4
	pal_timer_stop(T_Beacon_Preparation);
    6f5c:	4b0e      	ldr	r3, [pc, #56]	; (6f98 <mac_timers_stop+0x58>)
    6f5e:	7818      	ldrb	r0, [r3, #0]
    6f60:	47a0      	blx	r4
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	pal_timer_stop(T_CAP);
    6f62:	4b0e      	ldr	r3, [pc, #56]	; (6f9c <mac_timers_stop+0x5c>)
    6f64:	7818      	ldrb	r0, [r3, #0]
    6f66:	47a0      	blx	r4
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	pal_timer_stop(T_Poll_Wait_Time);
    6f68:	4b0d      	ldr	r3, [pc, #52]	; (6fa0 <mac_timers_stop+0x60>)
    6f6a:	7818      	ldrb	r0, [r3, #0]
    6f6c:	47a0      	blx	r4
    #if (MAC_INDIRECT_DATA_FFD == 1)
	pal_timer_stop(T_Data_Persistence);
    6f6e:	4b0d      	ldr	r3, [pc, #52]	; (6fa4 <mac_timers_stop+0x64>)
    6f70:	7818      	ldrb	r0, [r3, #0]
    6f72:	47a0      	blx	r4
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	pal_timer_stop(T_Scan_Duration);
    6f74:	4b0c      	ldr	r3, [pc, #48]	; (6fa8 <mac_timers_stop+0x68>)
    6f76:	7818      	ldrb	r0, [r3, #0]
    6f78:	47a0      	blx	r4
#endif  /* MAC_SCAN_SUPPORT */

#if (MAC_RX_ENABLE_SUPPORT == 1)
	pal_timer_stop(T_Rx_Enable);
    6f7a:	4b0c      	ldr	r3, [pc, #48]	; (6fac <mac_timers_stop+0x6c>)
    6f7c:	7818      	ldrb	r0, [r3, #0]
    6f7e:	47a0      	blx	r4
#endif  /* MAC_RX_ENABLE_SUPPORT */
#endif /* (NUMBER_OF_MAC_TIMERS != 0) */
	return MAC_SUCCESS;
}
    6f80:	2000      	movs	r0, #0
    6f82:	bd10      	pop	{r4, pc}
    6f84:	200013f0 	.word	0x200013f0
    6f88:	00009d79 	.word	0x00009d79
    6f8c:	200013eb 	.word	0x200013eb
    6f90:	200013ec 	.word	0x200013ec
    6f94:	200013ef 	.word	0x200013ef
    6f98:	200013ed 	.word	0x200013ed
    6f9c:	200013f1 	.word	0x200013f1
    6fa0:	200013e9 	.word	0x200013e9
    6fa4:	200013e8 	.word	0x200013e8
    6fa8:	200013ee 	.word	0x200013ee
    6fac:	200013ea 	.word	0x200013ea

00006fb0 <mac_soft_reset>:
 *
 * @param init_pib Boolean indicates whether PIB attributes shall be
 * initialized or not.
 */
static void mac_soft_reset(uint8_t init_pib)
{
    6fb0:	b570      	push	{r4, r5, r6, lr}
    6fb2:	1c05      	adds	r5, r0, #0
/*
 * @brief Initializes the MAC global variables
 */
static void reset_globals(void)
{
	mac_busy = false;
    6fb4:	2100      	movs	r1, #0
    6fb6:	4b30      	ldr	r3, [pc, #192]	; (7078 <mac_soft_reset+0xc8>)
    6fb8:	7019      	strb	r1, [r3, #0]
	mac_state = MAC_IDLE;
    6fba:	4b30      	ldr	r3, [pc, #192]	; (707c <mac_soft_reset+0xcc>)
    6fbc:	7019      	strb	r1, [r3, #0]
	mac_radio_sleep_state = RADIO_AWAKE;
    6fbe:	4b30      	ldr	r3, [pc, #192]	; (7080 <mac_soft_reset+0xd0>)
    6fc0:	7019      	strb	r1, [r3, #0]
	mac_scan_state = MAC_SCAN_IDLE;
    6fc2:	4b30      	ldr	r3, [pc, #192]	; (7084 <mac_soft_reset+0xd4>)
    6fc4:	7019      	strb	r1, [r3, #0]
	mac_sync_state = MAC_SYNC_NEVER;
    6fc6:	4b30      	ldr	r3, [pc, #192]	; (7088 <mac_soft_reset+0xd8>)
    6fc8:	7019      	strb	r1, [r3, #0]
	mac_poll_state = MAC_POLL_IDLE;
    6fca:	4b30      	ldr	r3, [pc, #192]	; (708c <mac_soft_reset+0xdc>)
    6fcc:	7019      	strb	r1, [r3, #0]
#ifdef BEACON_SUPPORT
	mac_final_cap_slot = FINAL_CAP_SLOT_DEFAULT;
    6fce:	220f      	movs	r2, #15
    6fd0:	4b2f      	ldr	r3, [pc, #188]	; (7090 <mac_soft_reset+0xe0>)
    6fd2:	701a      	strb	r2, [r3, #0]
	mac_bc_data_indicated = false;
    6fd4:	4b2f      	ldr	r3, [pc, #188]	; (7094 <mac_soft_reset+0xe4>)
    6fd6:	7019      	strb	r1, [r3, #0]
#endif  /* BEACON_SUPPORT */
	mac_last_dsn = 0;
    6fd8:	4b2f      	ldr	r3, [pc, #188]	; (7098 <mac_soft_reset+0xe8>)
    6fda:	7019      	strb	r1, [r3, #0]
	memset((uint8_t *)&mac_last_src_addr, 0xFF, sizeof(mac_last_src_addr));
    6fdc:	2201      	movs	r2, #1
    6fde:	4252      	negs	r2, r2
    6fe0:	17d3      	asrs	r3, r2, #31
    6fe2:	482e      	ldr	r0, [pc, #184]	; (709c <mac_soft_reset+0xec>)
    6fe4:	6002      	str	r2, [r0, #0]
    6fe6:	6043      	str	r3, [r0, #4]
	/* mac_last_src_addr = 0xFFFFFFFFFFFFFFFFULL; */
	mac_rx_enabled = false;
    6fe8:	4b2d      	ldr	r3, [pc, #180]	; (70a0 <mac_soft_reset+0xf0>)
    6fea:	7019      	strb	r1, [r3, #0]
#ifdef GTS_SUPPORT
	reset_gts_globals();
    6fec:	4b2d      	ldr	r3, [pc, #180]	; (70a4 <mac_soft_reset+0xf4>)
    6fee:	4798      	blx	r3
static void mac_soft_reset(uint8_t init_pib)
{
	reset_globals();

	/* Set trx to PHY_TRX_OFF */
	tal_rx_enable(PHY_TRX_OFF);
    6ff0:	2008      	movs	r0, #8
    6ff2:	4b2d      	ldr	r3, [pc, #180]	; (70a8 <mac_soft_reset+0xf8>)
    6ff4:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6ff6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    6ffa:	b672      	cpsid	i
    6ffc:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    7000:	2200      	movs	r2, #0
    7002:	4b2a      	ldr	r3, [pc, #168]	; (70ac <mac_soft_reset+0xfc>)
    7004:	701a      	strb	r2, [r3, #0]

	ENTER_CRITICAL_REGION();
	mac_timers_stop();
    7006:	4b2a      	ldr	r3, [pc, #168]	; (70b0 <mac_soft_reset+0x100>)
    7008:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    700a:	2c00      	cmp	r4, #0
    700c:	d105      	bne.n	701a <mac_soft_reset+0x6a>
		cpu_irq_enable();
    700e:	2201      	movs	r2, #1
    7010:	4b26      	ldr	r3, [pc, #152]	; (70ac <mac_soft_reset+0xfc>)
    7012:	701a      	strb	r2, [r3, #0]
    7014:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7018:	b662      	cpsie	i
	LEAVE_CRITICAL_REGION();

	if (init_pib) {
    701a:	2d00      	cmp	r5, #0
    701c:	d02a      	beq.n	7074 <mac_soft_reset+0xc4>
 * 802.15.4.
 */
static void do_init_pib(void)
{
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	mac_pib.mac_AssociatedPANCoord = macAssociatedPANCoord_def;
    701e:	4c25      	ldr	r4, [pc, #148]	; (70b4 <mac_soft_reset+0x104>)
    7020:	2500      	movs	r5, #0
    7022:	7525      	strb	r5, [r4, #20]
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */
#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	mac_pib.mac_MaxFrameTotalWaitTime = macMaxFrameTotalWaitTime_def;
    7024:	233e      	movs	r3, #62	; 0x3e
    7026:	425b      	negs	r3, r3
    7028:	7323      	strb	r3, [r4, #12]
    702a:	2307      	movs	r3, #7
    702c:	7363      	strb	r3, [r4, #13]
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */
	mac_pib.mac_ResponseWaitTime = macResponseWaitTime_def;
    702e:	2300      	movs	r3, #0
    7030:	73a3      	strb	r3, [r4, #14]
    7032:	2378      	movs	r3, #120	; 0x78
    7034:	73e3      	strb	r3, [r4, #15]
	mac_pib.mac_SecurityEnabled = macSecurityEnabled_def;
    7036:	7665      	strb	r5, [r4, #25]

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	mac_pib.mac_AssociationPermit = macAssociationPermit_def;
    7038:	7425      	strb	r5, [r4, #16]
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
	mac_pib.mac_BeaconPayloadLength = macBeaconPayloadLength_def;
    703a:	74a5      	strb	r5, [r4, #18]
	mac_pib.mac_BSN = (uint8_t)rand();
    703c:	4e1e      	ldr	r6, [pc, #120]	; (70b8 <mac_soft_reset+0x108>)
    703e:	47b0      	blx	r6
    7040:	74e0      	strb	r0, [r4, #19]
#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

#ifdef GTS_SUPPORT
	mac_pib.mac_GTSPermit = macGTSPermit_def;
    7042:	2301      	movs	r3, #1
    7044:	7463      	strb	r3, [r4, #17]
#endif /* GTS_SUPPORT */

#if (MAC_INDIRECT_DATA_FFD == 1)
	mac_pib.mac_TransactionPersistenceTime
		= macTransactionPersistenceTime_def;
    7046:	220c      	movs	r2, #12
    7048:	4252      	negs	r2, r2
    704a:	7222      	strb	r2, [r4, #8]
    704c:	2201      	movs	r2, #1
    704e:	7262      	strb	r2, [r4, #9]
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

	mac_pib.mac_AutoRequest = macAutoRequest_def;
    7050:	7563      	strb	r3, [r4, #21]
	mac_pib.mac_BattLifeExtPeriods = macBattLifeExtPeriods_def;
    7052:	2306      	movs	r3, #6
    7054:	75a3      	strb	r3, [r4, #22]
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    7056:	7025      	strb	r5, [r4, #0]
    7058:	7065      	strb	r5, [r4, #1]
    705a:	70a5      	strb	r5, [r4, #2]
    705c:	70e5      	strb	r5, [r4, #3]
    705e:	7125      	strb	r5, [r4, #4]
    7060:	7165      	strb	r5, [r4, #5]
    7062:	71a5      	strb	r5, [r4, #6]
    7064:	71e5      	strb	r5, [r4, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = (uint64_t)CLEAR_ADDR_64; */
	mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    7066:	2301      	movs	r3, #1
    7068:	425b      	negs	r3, r3
    706a:	72a3      	strb	r3, [r4, #10]
    706c:	72e3      	strb	r3, [r4, #11]
	mac_pib.mac_DSN = (uint8_t)rand();
    706e:	47b0      	blx	r6
    7070:	75e0      	strb	r0, [r4, #23]
	mac_pib.mac_RxOnWhenIdle = macRxOnWhenIdle_def;
    7072:	7625      	strb	r5, [r4, #24]
	LEAVE_CRITICAL_REGION();

	if (init_pib) {
		do_init_pib();
	}
}
    7074:	bd70      	pop	{r4, r5, r6, pc}
    7076:	46c0      	nop			; (mov r8, r8)
    7078:	20001365 	.word	0x20001365
    707c:	20001364 	.word	0x20001364
    7080:	20001366 	.word	0x20001366
    7084:	200012c1 	.word	0x200012c1
    7088:	200012c2 	.word	0x200012c2
    708c:	200012a9 	.word	0x200012a9
    7090:	200012c3 	.word	0x200012c3
    7094:	2000131a 	.word	0x2000131a
    7098:	20001290 	.word	0x20001290
    709c:	200012a0 	.word	0x200012a0
    70a0:	2000131b 	.word	0x2000131b
    70a4:	00005c65 	.word	0x00005c65
    70a8:	0000b201 	.word	0x0000b201
    70ac:	20000008 	.word	0x20000008
    70b0:	00006f41 	.word	0x00006f41
    70b4:	20001300 	.word	0x20001300
    70b8:	0000d3d1 	.word	0x0000d3d1

000070bc <mac_init>:
 * @brief Initializes the MAC sublayer
 *
 * @return MAC_SUCCESS  if TAL is intialized successfully else FAILURE
 */
retval_t mac_init(void)
{
    70bc:	b538      	push	{r3, r4, r5, lr}
	*  ioport_configure_pin(DEBUG_PIN4, IOPORT_DIR_OUTPUT |
	*  IOPORT_INIT_LOW);*/
	#endif

	/* Initialize TAL */
	if (tal_init() != MAC_SUCCESS) {
    70be:	4b10      	ldr	r3, [pc, #64]	; (7100 <mac_init+0x44>)
    70c0:	4798      	blx	r3
		return FAILURE;
    70c2:	2485      	movs	r4, #133	; 0x85
	*  ioport_configure_pin(DEBUG_PIN4, IOPORT_DIR_OUTPUT |
	*  IOPORT_INIT_LOW);*/
	#endif

	/* Initialize TAL */
	if (tal_init() != MAC_SUCCESS) {
    70c4:	2800      	cmp	r0, #0
    70c6:	d119      	bne.n	70fc <mac_init+0x40>
		return FAILURE;
	}

#ifdef STB_ON_SAL
	stb_init();
    70c8:	4b0e      	ldr	r3, [pc, #56]	; (7104 <mac_init+0x48>)
    70ca:	4798      	blx	r3
	}

#endif  /* ENABLE_RTB */

	/* Calibrate MCU's RC oscillator */
	if (!pal_calibrate_rc_osc()) {
    70cc:	4b0e      	ldr	r3, [pc, #56]	; (7108 <mac_init+0x4c>)
    70ce:	4798      	blx	r3
    70d0:	2800      	cmp	r0, #0
    70d2:	d013      	beq.n	70fc <mac_init+0x40>
		return FAILURE;
	}

	if (MAC_SUCCESS != mac_timers_init()) {
    70d4:	4b0d      	ldr	r3, [pc, #52]	; (710c <mac_init+0x50>)
    70d6:	4798      	blx	r3
    70d8:	1e04      	subs	r4, r0, #0
    70da:	d10e      	bne.n	70fa <mac_init+0x3e>
		return FAILURE;
	}

	mac_soft_reset(true);
    70dc:	2001      	movs	r0, #1
    70de:	4b0c      	ldr	r3, [pc, #48]	; (7110 <mac_init+0x54>)
    70e0:	4798      	blx	r3

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    70e2:	4b0c      	ldr	r3, [pc, #48]	; (7114 <mac_init+0x58>)
    70e4:	4798      	blx	r3
    #ifdef BEACON_SUPPORT
	qmm_queue_init(&broadcast_q, BROADCAST_QUEUE_CAPACITY);
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#else
	qmm_queue_init(&nhle_mac_q);
    70e6:	480c      	ldr	r0, [pc, #48]	; (7118 <mac_init+0x5c>)
    70e8:	4d0c      	ldr	r5, [pc, #48]	; (711c <mac_init+0x60>)
    70ea:	47a8      	blx	r5
	qmm_queue_init(&tal_mac_q);
    70ec:	480c      	ldr	r0, [pc, #48]	; (7120 <mac_init+0x64>)
    70ee:	47a8      	blx	r5
    #if (MAC_INDIRECT_DATA_FFD == 1)
	qmm_queue_init(&indirect_data_q);
    70f0:	480c      	ldr	r0, [pc, #48]	; (7124 <mac_init+0x68>)
    70f2:	47a8      	blx	r5
    #endif /* (MAC_INDIRECT_DATA_FFD == 1) */
    #if (MAC_START_REQUEST_CONFIRM == 1)
    #ifdef BEACON_SUPPORT
	qmm_queue_init(&broadcast_q);
    70f4:	480c      	ldr	r0, [pc, #48]	; (7128 <mac_init+0x6c>)
    70f6:	47a8      	blx	r5
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#endif  /* ENABLE_QUEUE_CAPACITY */

	return MAC_SUCCESS;
    70f8:	e000      	b.n	70fc <mac_init+0x40>
	if (!pal_calibrate_rc_osc()) {
		return FAILURE;
	}

	if (MAC_SUCCESS != mac_timers_init()) {
		return FAILURE;
    70fa:	2485      	movs	r4, #133	; 0x85
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#endif  /* ENABLE_QUEUE_CAPACITY */

	return MAC_SUCCESS;
}
    70fc:	1c20      	adds	r0, r4, #0
    70fe:	bd38      	pop	{r3, r4, r5, pc}
    7100:	0000a929 	.word	0x0000a929
    7104:	0000a115 	.word	0x0000a115
    7108:	00009d65 	.word	0x00009d65
    710c:	00006e95 	.word	0x00006e95
    7110:	00006fb1 	.word	0x00006fb1
    7114:	00006e09 	.word	0x00006e09
    7118:	200012b8 	.word	0x200012b8
    711c:	0000a029 	.word	0x0000a029
    7120:	20001320 	.word	0x20001320
    7124:	20001294 	.word	0x20001294
    7128:	200012ac 	.word	0x200012ac

0000712c <mac_idle_trans>:
 *
 * This function sets the MAC to idle state and resets
 * MAC helper variables
 */
void mac_idle_trans(void)
{
    712c:	b530      	push	{r4, r5, lr}
    712e:	b083      	sub	sp, #12
	/* Wake up radio first */
	mac_trx_wakeup();
    7130:	4b0a      	ldr	r3, [pc, #40]	; (715c <mac_idle_trans+0x30>)
    7132:	4798      	blx	r3

	{
		uint16_t default_shortaddress = macShortAddress_def;
    7134:	a901      	add	r1, sp, #4
    7136:	2301      	movs	r3, #1
    7138:	425b      	negs	r3, r3
    713a:	800b      	strh	r3, [r1, #0]
		uint16_t default_panid = macPANId_def;
    713c:	466d      	mov	r5, sp
    713e:	80eb      	strh	r3, [r5, #6]
    7140:	3506      	adds	r5, #6
#if (_DEBUG_ > 0)
		retval_t set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    7142:	2053      	movs	r0, #83	; 0x53
    7144:	4c06      	ldr	r4, [pc, #24]	; (7160 <mac_idle_trans+0x34>)
    7146:	47a0      	blx	r4
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);

		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&default_panid);
    7148:	2050      	movs	r0, #80	; 0x50
    714a:	1c29      	adds	r1, r5, #0
    714c:	47a0      	blx	r4
		Assert(MAC_SUCCESS == set_status);
		set_status = set_status;
#endif
	}

	mac_soft_reset(true);
    714e:	2001      	movs	r0, #1
    7150:	4b04      	ldr	r3, [pc, #16]	; (7164 <mac_idle_trans+0x38>)
    7152:	4798      	blx	r3

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    7154:	4b04      	ldr	r3, [pc, #16]	; (7168 <mac_idle_trans+0x3c>)
    7156:	4798      	blx	r3
}
    7158:	b003      	add	sp, #12
    715a:	bd30      	pop	{r4, r5, pc}
    715c:	00006e69 	.word	0x00006e69
    7160:	00007741 	.word	0x00007741
    7164:	00006fb1 	.word	0x00006fb1
    7168:	00006e09 	.word	0x00006e09

0000716c <mlme_reset_request>:
 * that the MLME performs a reset operation.
 *
 * @param m Pointer to the MLME_RESET.request given by the NHLE
 */
void mlme_reset_request(uint8_t *m)
{
    716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    716e:	1c04      	adds	r4, r0, #0
	mlme_reset_req_t *mrr
    7170:	7803      	ldrb	r3, [r0, #0]
    7172:	7845      	ldrb	r5, [r0, #1]
    7174:	022d      	lsls	r5, r5, #8
    7176:	431d      	orrs	r5, r3
    7178:	7883      	ldrb	r3, [r0, #2]
    717a:	041b      	lsls	r3, r3, #16
    717c:	431d      	orrs	r5, r3
    717e:	78c3      	ldrb	r3, [r0, #3]
    7180:	061b      	lsls	r3, r3, #24
    7182:	431d      	orrs	r5, r3
		= (mlme_reset_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Wakeup the radio */
	mac_trx_wakeup();
    7184:	4b19      	ldr	r3, [pc, #100]	; (71ec <mlme_reset_request+0x80>)
    7186:	4798      	blx	r3

	/* Start MAC reset functionality */
	uint8_t status = mac_reset(mrr->SetDefaultPIB);
    7188:	786d      	ldrb	r5, [r5, #1]

	/*
	 * Transceiver is going to stop giving out clock for some time
	 * so change to internal clock
	 */
	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    718a:	2000      	movs	r0, #0
    718c:	4e18      	ldr	r6, [pc, #96]	; (71f0 <mlme_reset_request+0x84>)
    718e:	47b0      	blx	r6

	/* Reset TAL */
	status = tal_reset(init_pib);
    7190:	1c28      	adds	r0, r5, #0
    7192:	1e43      	subs	r3, r0, #1
    7194:	4198      	sbcs	r0, r3
    7196:	b2c0      	uxtb	r0, r0
    7198:	4b16      	ldr	r3, [pc, #88]	; (71f4 <mlme_reset_request+0x88>)
    719a:	4798      	blx	r3
    719c:	1c07      	adds	r7, r0, #0

	/* Transceiver is now giving out clock, switch back to external clock */
	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    719e:	2001      	movs	r0, #1
    71a0:	47b0      	blx	r6

	mac_soft_reset(init_pib);
    71a2:	1c28      	adds	r0, r5, #0
    71a4:	4b14      	ldr	r3, [pc, #80]	; (71f8 <mlme_reset_request+0x8c>)
    71a6:	4798      	blx	r3

	/* Start MAC reset functionality */
	uint8_t status = mac_reset(mrr->SetDefaultPIB);

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    71a8:	4b14      	ldr	r3, [pc, #80]	; (71fc <mlme_reset_request+0x90>)
    71aa:	4798      	blx	r3
 * @brief Flushes all queues
 */
static void flush_queues(void)
{
	/* Flush NHLE MAC queue */
	qmm_queue_flush(&nhle_mac_q);
    71ac:	4814      	ldr	r0, [pc, #80]	; (7200 <mlme_reset_request+0x94>)
    71ae:	4d15      	ldr	r5, [pc, #84]	; (7204 <mlme_reset_request+0x98>)
    71b0:	47a8      	blx	r5

	/* Flush TAL_MAC queue */
	qmm_queue_flush(&tal_mac_q);
    71b2:	4815      	ldr	r0, [pc, #84]	; (7208 <mlme_reset_request+0x9c>)
    71b4:	47a8      	blx	r5

#if (HIGHEST_STACK_LAYER == MAC)
	/* Flush MAC-NHLE queue */
	qmm_queue_flush(&mac_nhle_q);
    71b6:	4e15      	ldr	r6, [pc, #84]	; (720c <mlme_reset_request+0xa0>)
    71b8:	1c30      	adds	r0, r6, #0
    71ba:	47a8      	blx	r5
#endif

#ifdef GTS_SUPPORT
	/* Flush MAC GTS queue */
	flush_gts_queues();
    71bc:	4b14      	ldr	r3, [pc, #80]	; (7210 <mlme_reset_request+0xa4>)
    71be:	4798      	blx	r3
#endif /* GTS_SUPPORT */

#if (MAC_INDIRECT_DATA_FFD == 1)
	/* Flush MAC indirect queue */
	qmm_queue_flush(&indirect_data_q);
    71c0:	4814      	ldr	r0, [pc, #80]	; (7214 <mlme_reset_request+0xa8>)
    71c2:	47a8      	blx	r5
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
#ifdef BEACON_SUPPORT
	/* Flush MAC broadcast queue */
	qmm_queue_flush(&broadcast_q);
    71c4:	4814      	ldr	r0, [pc, #80]	; (7218 <mlme_reset_request+0xac>)
    71c6:	47a8      	blx	r5
 */
static void send_reset_conf(buffer_t *buf_ptr, uint8_t status)
{
	mlme_reset_conf_t *mrc;

	mrc = (mlme_reset_conf_t *)BMM_BUFFER_POINTER(buf_ptr);
    71c8:	7822      	ldrb	r2, [r4, #0]
    71ca:	7863      	ldrb	r3, [r4, #1]
    71cc:	021b      	lsls	r3, r3, #8
    71ce:	4313      	orrs	r3, r2
    71d0:	78a2      	ldrb	r2, [r4, #2]
    71d2:	0412      	lsls	r2, r2, #16
    71d4:	4313      	orrs	r3, r2
    71d6:	78e2      	ldrb	r2, [r4, #3]
    71d8:	0612      	lsls	r2, r2, #24
    71da:	4313      	orrs	r3, r2

	mrc->status = status;
    71dc:	705f      	strb	r7, [r3, #1]
	mrc->cmdcode = MLME_RESET_CONFIRM;
    71de:	2220      	movs	r2, #32
    71e0:	701a      	strb	r2, [r3, #0]

	/* Append the mlme reset confirm to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    71e2:	1c30      	adds	r0, r6, #0
    71e4:	1c21      	adds	r1, r4, #0
    71e6:	4b0d      	ldr	r3, [pc, #52]	; (721c <mlme_reset_request+0xb0>)
    71e8:	4798      	blx	r3
	 * or indirect), incoming frames are removed from the queues
	 */
	flush_queues();

	send_reset_conf((buffer_t *)m, status);
} /* mlme_reset_request() */
    71ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71ec:	00006e69 	.word	0x00006e69
    71f0:	00009d99 	.word	0x00009d99
    71f4:	0000aac1 	.word	0x0000aac1
    71f8:	00006fb1 	.word	0x00006fb1
    71fc:	00006e09 	.word	0x00006e09
    7200:	200012b8 	.word	0x200012b8
    7204:	0000a0e5 	.word	0x0000a0e5
    7208:	20001320 	.word	0x20001320
    720c:	20001368 	.word	0x20001368
    7210:	00006011 	.word	0x00006011
    7214:	20001294 	.word	0x20001294
    7218:	200012ac 	.word	0x200012ac
    721c:	0000a041 	.word	0x0000a041

00007220 <mac_process_orphan_notification>:
 * message.
 *
 * @param msg Frame reception buffer
 */
void mac_process_orphan_notification(buffer_t *msg)
{
    7220:	b538      	push	{r3, r4, r5, lr}
    7222:	1c01      	adds	r1, r0, #0
	mlme_orphan_ind_t *moi = (mlme_orphan_ind_t *)BMM_BUFFER_POINTER(msg);
    7224:	7802      	ldrb	r2, [r0, #0]
    7226:	7843      	ldrb	r3, [r0, #1]
    7228:	021b      	lsls	r3, r3, #8
    722a:	4313      	orrs	r3, r2
    722c:	7882      	ldrb	r2, [r0, #2]
    722e:	0412      	lsls	r2, r2, #16
    7230:	4313      	orrs	r3, r2
    7232:	78c2      	ldrb	r2, [r0, #3]
    7234:	0612      	lsls	r2, r2, #24
    7236:	4313      	orrs	r3, r2

	moi->cmdcode = MLME_ORPHAN_INDICATION;
    7238:	221a      	movs	r2, #26
    723a:	701a      	strb	r2, [r3, #0]
	ADDR_COPY_DST_SRC_64(moi->OrphanAddress,
    723c:	4a13      	ldr	r2, [pc, #76]	; (728c <mac_process_orphan_notification+0x6c>)
    723e:	7cd4      	ldrb	r4, [r2, #19]
    7240:	7d10      	ldrb	r0, [r2, #20]
    7242:	0200      	lsls	r0, r0, #8
    7244:	4320      	orrs	r0, r4
    7246:	7d54      	ldrb	r4, [r2, #21]
    7248:	0424      	lsls	r4, r4, #16
    724a:	4320      	orrs	r0, r4
    724c:	7d94      	ldrb	r4, [r2, #22]
    724e:	0624      	lsls	r4, r4, #24
    7250:	4320      	orrs	r0, r4
    7252:	7dd5      	ldrb	r5, [r2, #23]
    7254:	7e14      	ldrb	r4, [r2, #24]
    7256:	0224      	lsls	r4, r4, #8
    7258:	432c      	orrs	r4, r5
    725a:	7e55      	ldrb	r5, [r2, #25]
    725c:	042d      	lsls	r5, r5, #16
    725e:	432c      	orrs	r4, r5
    7260:	7e92      	ldrb	r2, [r2, #26]
    7262:	0612      	lsls	r2, r2, #24
    7264:	4322      	orrs	r2, r4
    7266:	7058      	strb	r0, [r3, #1]
    7268:	0a04      	lsrs	r4, r0, #8
    726a:	709c      	strb	r4, [r3, #2]
    726c:	0c04      	lsrs	r4, r0, #16
    726e:	70dc      	strb	r4, [r3, #3]
    7270:	0e00      	lsrs	r0, r0, #24
    7272:	7118      	strb	r0, [r3, #4]
    7274:	715a      	strb	r2, [r3, #5]
    7276:	0a10      	lsrs	r0, r2, #8
    7278:	7198      	strb	r0, [r3, #6]
    727a:	0c10      	lsrs	r0, r2, #16
    727c:	71d8      	strb	r0, [r3, #7]
    727e:	0e12      	lsrs	r2, r2, #24
    7280:	721a      	strb	r2, [r3, #8]
			mac_parse_data.src_addr.long_address);

	/* Append the MLME orphan indication message to MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, msg);
    7282:	4803      	ldr	r0, [pc, #12]	; (7290 <mac_process_orphan_notification+0x70>)
    7284:	4b03      	ldr	r3, [pc, #12]	; (7294 <mac_process_orphan_notification+0x74>)
    7286:	4798      	blx	r3
}
    7288:	bd38      	pop	{r3, r4, r5, pc}
    728a:	46c0      	nop			; (mov r8, r8)
    728c:	20001330 	.word	0x20001330
    7290:	20001368 	.word	0x20001368
    7294:	0000a041 	.word	0x0000a041

00007298 <mlme_orphan_response>:
 * is associated.
 *
 * @param m Pointer to the message.
 */
void mlme_orphan_response(uint8_t *m)
{
    7298:	b530      	push	{r4, r5, lr}
    729a:	b083      	sub	sp, #12
    729c:	1c05      	adds	r5, r0, #0
	bool transmission_status = mac_tx_coord_realignment_command(
    729e:	4c0a      	ldr	r4, [pc, #40]	; (72c8 <mlme_orphan_response+0x30>)
    72a0:	7ca3      	ldrb	r3, [r4, #18]
    72a2:	7ce2      	ldrb	r2, [r4, #19]
    72a4:	0212      	lsls	r2, r2, #8
    72a6:	431a      	orrs	r2, r3
    72a8:	7de3      	ldrb	r3, [r4, #23]
    72aa:	7fe1      	ldrb	r1, [r4, #31]
    72ac:	9100      	str	r1, [sp, #0]
    72ae:	200a      	movs	r0, #10
    72b0:	1c29      	adds	r1, r5, #0
    72b2:	4c06      	ldr	r4, [pc, #24]	; (72cc <mlme_orphan_response+0x34>)
    72b4:	47a0      	blx	r4
			(buffer_t *)m,
			tal_pib.PANId,
			tal_pib.CurrentChannel,
			tal_pib.CurrentPage);

	if (!transmission_status) {
    72b6:	2800      	cmp	r0, #0
    72b8:	d103      	bne.n	72c2 <mlme_orphan_response+0x2a>
		mac_mlme_comm_status(MAC_CHANNEL_ACCESS_FAILURE,
    72ba:	20e1      	movs	r0, #225	; 0xe1
    72bc:	1c29      	adds	r1, r5, #0
    72be:	4b04      	ldr	r3, [pc, #16]	; (72d0 <mlme_orphan_response+0x38>)
    72c0:	4798      	blx	r3
				(buffer_t *)m);
	}
}
    72c2:	b003      	add	sp, #12
    72c4:	bd30      	pop	{r4, r5, pc}
    72c6:	46c0      	nop			; (mov r8, r8)
    72c8:	20001518 	.word	0x20001518
    72cc:	00009501 	.word	0x00009501
    72d0:	00006cdd 	.word	0x00006cdd

000072d4 <mlme_set>:
		pib_value_t *attribute_value, bool set_trx_to_sleep)
#else
retval_t mlme_set(uint8_t attribute, pib_value_t *attribute_value,
		bool set_trx_to_sleep)
#endif
{
    72d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72d6:	1c04      	adds	r4, r0, #0
    72d8:	1c0d      	adds	r5, r1, #0
    72da:	1c17      	adds	r7, r2, #0
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;

	switch (attribute) {
    72dc:	28f0      	cmp	r0, #240	; 0xf0
    72de:	d900      	bls.n	72e2 <mlme_set+0xe>
    72e0:	e0d2      	b.n	7488 <mlme_set+0x1b4>
    72e2:	0083      	lsls	r3, r0, #2
    72e4:	4a72      	ldr	r2, [pc, #456]	; (74b0 <mlme_set+0x1dc>)
    72e6:	58d3      	ldr	r3, [r2, r3]
    72e8:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		mac_pib.mac_AssociatedPANCoord
			= attribute_value->pib_value_8bit;
    72ea:	780a      	ldrb	r2, [r1, #0]
    72ec:	4b71      	ldr	r3, [pc, #452]	; (74b4 <mlme_set+0x1e0>)
    72ee:	751a      	strb	r2, [r3, #20]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    72f0:	2600      	movs	r6, #0
	switch (attribute) {
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		mac_pib.mac_AssociatedPANCoord
			= attribute_value->pib_value_8bit;
		break;
    72f2:	e0ca      	b.n	748a <mlme_set+0x1b6>
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		mac_pib.mac_MaxFrameTotalWaitTime
			= attribute_value->pib_value_16bit;
    72f4:	7809      	ldrb	r1, [r1, #0]
    72f6:	786a      	ldrb	r2, [r5, #1]
    72f8:	4b6e      	ldr	r3, [pc, #440]	; (74b4 <mlme_set+0x1e0>)
    72fa:	7319      	strb	r1, [r3, #12]
    72fc:	735a      	strb	r2, [r3, #13]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    72fe:	2600      	movs	r6, #0

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		mac_pib.mac_MaxFrameTotalWaitTime
			= attribute_value->pib_value_16bit;
		break;
    7300:	e0c3      	b.n	748a <mlme_set+0x1b6>
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macResponseWaitTime:
		mac_pib.mac_ResponseWaitTime = attribute_value->pib_value_16bit;
    7302:	7809      	ldrb	r1, [r1, #0]
    7304:	786a      	ldrb	r2, [r5, #1]
    7306:	4b6b      	ldr	r3, [pc, #428]	; (74b4 <mlme_set+0x1e0>)
    7308:	7399      	strb	r1, [r3, #14]
    730a:	73da      	strb	r2, [r3, #15]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    730c:	2600      	movs	r6, #0
		break;
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macResponseWaitTime:
		mac_pib.mac_ResponseWaitTime = attribute_value->pib_value_16bit;
		break;
    730e:	e0bc      	b.n	748a <mlme_set+0x1b6>
		 * If the beacon notification indications are not included
		 * in the build, macAutoRequest can be changed as desired, since
		 * beacon frames will be indicated to the higher
		 * layer if required as defined by IEEE 802.15.4.
		 */
		mac_pib.mac_AutoRequest = attribute_value->pib_value_8bit;
    7310:	780a      	ldrb	r2, [r1, #0]
    7312:	4b68      	ldr	r3, [pc, #416]	; (74b4 <mlme_set+0x1e0>)
    7314:	755a      	strb	r2, [r3, #21]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    7316:	2600      	movs	r6, #0
		 * in the build, macAutoRequest can be changed as desired, since
		 * beacon frames will be indicated to the higher
		 * layer if required as defined by IEEE 802.15.4.
		 */
		mac_pib.mac_AutoRequest = attribute_value->pib_value_8bit;
		break;
    7318:	e0b7      	b.n	748a <mlme_set+0x1b6>
#endif  /* (MAC_BEACON_NOTIFY_INDICATION == 1) */

#ifdef GTS_SUPPORT
	case macGTSPermit:
		mac_pib.mac_GTSPermit
			= attribute_value->pib_value_8bit;
    731a:	780a      	ldrb	r2, [r1, #0]
    731c:	4b65      	ldr	r3, [pc, #404]	; (74b4 <mlme_set+0x1e0>)
    731e:	745a      	strb	r2, [r3, #17]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    7320:	2600      	movs	r6, #0

#ifdef GTS_SUPPORT
	case macGTSPermit:
		mac_pib.mac_GTSPermit
			= attribute_value->pib_value_8bit;
		break;
    7322:	e0b2      	b.n	748a <mlme_set+0x1b6>
#endif /* GTS_SUPPORT */

	case macBattLifeExtPeriods:
		mac_pib.mac_BattLifeExtPeriods
			= attribute_value->pib_value_8bit;
    7324:	780a      	ldrb	r2, [r1, #0]
    7326:	4b63      	ldr	r3, [pc, #396]	; (74b4 <mlme_set+0x1e0>)
    7328:	759a      	strb	r2, [r3, #22]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    732a:	2600      	movs	r6, #0
#endif /* GTS_SUPPORT */

	case macBattLifeExtPeriods:
		mac_pib.mac_BattLifeExtPeriods
			= attribute_value->pib_value_8bit;
		break;
    732c:	e0ad      	b.n	748a <mlme_set+0x1b6>

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	case macAssociationPermit:
		mac_pib.mac_AssociationPermit = attribute_value->pib_value_8bit;
    732e:	780a      	ldrb	r2, [r1, #0]
    7330:	4b60      	ldr	r3, [pc, #384]	; (74b4 <mlme_set+0x1e0>)
    7332:	741a      	strb	r2, [r3, #16]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    7334:	2600      	movs	r6, #0
		break;

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	case macAssociationPermit:
		mac_pib.mac_AssociationPermit = attribute_value->pib_value_8bit;
		break;
    7336:	e0a8      	b.n	748a <mlme_set+0x1b6>
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(mac_beacon_payload, attribute_value,
				mac_pib.mac_BeaconPayloadLength);
    7338:	4b5e      	ldr	r3, [pc, #376]	; (74b4 <mlme_set+0x1e0>)
		break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(mac_beacon_payload, attribute_value,
    733a:	7c9a      	ldrb	r2, [r3, #18]
    733c:	485e      	ldr	r0, [pc, #376]	; (74b8 <mlme_set+0x1e4>)
    733e:	4b5f      	ldr	r3, [pc, #380]	; (74bc <mlme_set+0x1e8>)
    7340:	4798      	blx	r3
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    7342:	2600      	movs	r6, #0

#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(mac_beacon_payload, attribute_value,
				mac_pib.mac_BeaconPayloadLength);
		break;
    7344:	e0a1      	b.n	748a <mlme_set+0x1b6>

		/*
		 * If the application sits directly  on top of the MAC,
		 * this is also checked in mac_api.c.
		 */
		if (attribute_value->pib_value_8bit > aMaxBeaconPayloadLength) {
    7346:	780b      	ldrb	r3, [r1, #0]
			status = MAC_INVALID_PARAMETER;
    7348:	26e8      	movs	r6, #232	; 0xe8

		/*
		 * If the application sits directly  on top of the MAC,
		 * this is also checked in mac_api.c.
		 */
		if (attribute_value->pib_value_8bit > aMaxBeaconPayloadLength) {
    734a:	2b34      	cmp	r3, #52	; 0x34
    734c:	d900      	bls.n	7350 <mlme_set+0x7c>
    734e:	e09c      	b.n	748a <mlme_set+0x1b6>
			break;
		}

#endif  /* REDUCED_PARAM_CHECK */
		mac_pib.mac_BeaconPayloadLength
			= attribute_value->pib_value_8bit;
    7350:	4a58      	ldr	r2, [pc, #352]	; (74b4 <mlme_set+0x1e0>)
    7352:	7493      	strb	r3, [r2, #18]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    7354:	2600      	movs	r6, #0
		}

#endif  /* REDUCED_PARAM_CHECK */
		mac_pib.mac_BeaconPayloadLength
			= attribute_value->pib_value_8bit;
		break;
    7356:	e098      	b.n	748a <mlme_set+0x1b6>

	case macBSN:
		mac_pib.mac_BSN = attribute_value->pib_value_8bit;
    7358:	780a      	ldrb	r2, [r1, #0]
    735a:	4b56      	ldr	r3, [pc, #344]	; (74b4 <mlme_set+0x1e0>)
    735c:	74da      	strb	r2, [r3, #19]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    735e:	2600      	movs	r6, #0
			= attribute_value->pib_value_8bit;
		break;

	case macBSN:
		mac_pib.mac_BSN = attribute_value->pib_value_8bit;
		break;
    7360:	e093      	b.n	748a <mlme_set+0x1b6>
#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

#if (MAC_INDIRECT_DATA_FFD == 1)
	case macTransactionPersistenceTime:
		mac_pib.mac_TransactionPersistenceTime
			= attribute_value->pib_value_16bit;
    7362:	7809      	ldrb	r1, [r1, #0]
    7364:	786a      	ldrb	r2, [r5, #1]
    7366:	4b53      	ldr	r3, [pc, #332]	; (74b4 <mlme_set+0x1e0>)
    7368:	7219      	strb	r1, [r3, #8]
    736a:	725a      	strb	r2, [r3, #9]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    736c:	2600      	movs	r6, #0

#if (MAC_INDIRECT_DATA_FFD == 1)
	case macTransactionPersistenceTime:
		mac_pib.mac_TransactionPersistenceTime
			= attribute_value->pib_value_16bit;
		break;
    736e:	e08c      	b.n	748a <mlme_set+0x1b6>

#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
	case macCoordExtendedAddress:
		mac_pib.mac_CoordExtendedAddress
			= attribute_value->pib_value_64bit;
    7370:	780b      	ldrb	r3, [r1, #0]
    7372:	7849      	ldrb	r1, [r1, #1]
    7374:	0209      	lsls	r1, r1, #8
    7376:	4319      	orrs	r1, r3
    7378:	78ab      	ldrb	r3, [r5, #2]
    737a:	041b      	lsls	r3, r3, #16
    737c:	4319      	orrs	r1, r3
    737e:	78eb      	ldrb	r3, [r5, #3]
    7380:	061b      	lsls	r3, r3, #24
    7382:	4319      	orrs	r1, r3
    7384:	792b      	ldrb	r3, [r5, #4]
    7386:	796a      	ldrb	r2, [r5, #5]
    7388:	0212      	lsls	r2, r2, #8
    738a:	431a      	orrs	r2, r3
    738c:	79ab      	ldrb	r3, [r5, #6]
    738e:	041b      	lsls	r3, r3, #16
    7390:	431a      	orrs	r2, r3
    7392:	79eb      	ldrb	r3, [r5, #7]
    7394:	061b      	lsls	r3, r3, #24
    7396:	431a      	orrs	r2, r3
    7398:	4b46      	ldr	r3, [pc, #280]	; (74b4 <mlme_set+0x1e0>)
    739a:	7019      	strb	r1, [r3, #0]
    739c:	0a08      	lsrs	r0, r1, #8
    739e:	7058      	strb	r0, [r3, #1]
    73a0:	0c08      	lsrs	r0, r1, #16
    73a2:	7098      	strb	r0, [r3, #2]
    73a4:	0e09      	lsrs	r1, r1, #24
    73a6:	70d9      	strb	r1, [r3, #3]
    73a8:	711a      	strb	r2, [r3, #4]
    73aa:	0a11      	lsrs	r1, r2, #8
    73ac:	7159      	strb	r1, [r3, #5]
    73ae:	0c11      	lsrs	r1, r2, #16
    73b0:	7199      	strb	r1, [r3, #6]
    73b2:	0e12      	lsrs	r2, r2, #24
    73b4:	71da      	strb	r2, [r3, #7]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    73b6:	2600      	movs	r6, #0

#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
	case macCoordExtendedAddress:
		mac_pib.mac_CoordExtendedAddress
			= attribute_value->pib_value_64bit;
		break;
    73b8:	e067      	b.n	748a <mlme_set+0x1b6>

	case macCoordShortAddress:
		mac_pib.mac_CoordShortAddress
			= attribute_value->pib_value_16bit;
    73ba:	7809      	ldrb	r1, [r1, #0]
    73bc:	786a      	ldrb	r2, [r5, #1]
    73be:	4b3d      	ldr	r3, [pc, #244]	; (74b4 <mlme_set+0x1e0>)
    73c0:	7299      	strb	r1, [r3, #10]
    73c2:	72da      	strb	r2, [r3, #11]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    73c4:	2600      	movs	r6, #0
		break;

	case macCoordShortAddress:
		mac_pib.mac_CoordShortAddress
			= attribute_value->pib_value_16bit;
		break;
    73c6:	e060      	b.n	748a <mlme_set+0x1b6>

	case macDSN:
		mac_pib.mac_DSN = attribute_value->pib_value_8bit;
    73c8:	780a      	ldrb	r2, [r1, #0]
    73ca:	4b3a      	ldr	r3, [pc, #232]	; (74b4 <mlme_set+0x1e0>)
    73cc:	75da      	strb	r2, [r3, #23]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    73ce:	2600      	movs	r6, #0
			= attribute_value->pib_value_16bit;
		break;

	case macDSN:
		mac_pib.mac_DSN = attribute_value->pib_value_8bit;
		break;
    73d0:	e05b      	b.n	748a <mlme_set+0x1b6>

	case macRxOnWhenIdle:
		mac_pib.mac_RxOnWhenIdle = attribute_value->pib_value_8bit;
    73d2:	780b      	ldrb	r3, [r1, #0]
    73d4:	1e5a      	subs	r2, r3, #1
    73d6:	4193      	sbcs	r3, r2
    73d8:	b2db      	uxtb	r3, r3
    73da:	4a36      	ldr	r2, [pc, #216]	; (74b4 <mlme_set+0x1e0>)
    73dc:	7613      	strb	r3, [r2, #24]
		/* Check whether radio state needs to change now, */
		if (mac_pib.mac_RxOnWhenIdle) {
    73de:	2b00      	cmp	r3, #0
    73e0:	d006      	beq.n	73f0 <mlme_set+0x11c>
			/* Check whether the radio needs to be woken up. */
			mac_trx_wakeup();
    73e2:	4b37      	ldr	r3, [pc, #220]	; (74c0 <mlme_set+0x1ec>)
    73e4:	4798      	blx	r3

			/* Set transceiver in rx mode, otherwise it may stay in
			 * TRX_OFF). */
			tal_rx_enable(PHY_RX_ON);
    73e6:	2006      	movs	r0, #6
    73e8:	4b36      	ldr	r3, [pc, #216]	; (74c4 <mlme_set+0x1f0>)
    73ea:	4798      	blx	r3
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    73ec:	2600      	movs	r6, #0
    73ee:	e04c      	b.n	748a <mlme_set+0x1b6>
			/* Set transceiver in rx mode, otherwise it may stay in
			 * TRX_OFF). */
			tal_rx_enable(PHY_RX_ON);
		} else {
			/* Check whether the radio needs to be put to sleep. */
			mac_sleep_trans();
    73f0:	4b35      	ldr	r3, [pc, #212]	; (74c8 <mlme_set+0x1f4>)
    73f2:	4798      	blx	r3
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    73f4:	2600      	movs	r6, #0
    73f6:	e048      	b.n	748a <mlme_set+0x1b6>
	case macPrivateCCAFailure:
	case macPrivateDisableACK:
#endif /* TEST_HARNESS */
		{
			/* Now only TAL PIB attributes are handled anymore. */
			status = tal_pib_set(attribute, attribute_value);
    73f8:	4b34      	ldr	r3, [pc, #208]	; (74cc <mlme_set+0x1f8>)
    73fa:	4798      	blx	r3
    73fc:	1e06      	subs	r6, r0, #0

			if (status == TAL_TRX_ASLEEP) {
    73fe:	2e81      	cmp	r6, #129	; 0x81
    7400:	d10b      	bne.n	741a <mlme_set+0x146>
				/*
				 * Wake up the transceiver and repeat the
				 * attempt
				 * to set the TAL PIB attribute.
				 */
				tal_trx_wakeup();
    7402:	4b33      	ldr	r3, [pc, #204]	; (74d0 <mlme_set+0x1fc>)
    7404:	4798      	blx	r3
				status
					= tal_pib_set(attribute,
    7406:	1c20      	adds	r0, r4, #0
    7408:	1c29      	adds	r1, r5, #0
    740a:	4b30      	ldr	r3, [pc, #192]	; (74cc <mlme_set+0x1f8>)
    740c:	4798      	blx	r3
    740e:	1e06      	subs	r6, r0, #0
						attribute_value);
				if (status == MAC_SUCCESS) {
    7410:	d13b      	bne.n	748a <mlme_set+0x1b6>
					/*
					 * Set flag indicating that the trx has
					 * been woken up
					 * during PIB setting.
					 */
					trx_pib_wakeup = true;
    7412:	2201      	movs	r2, #1
    7414:	4b2f      	ldr	r3, [pc, #188]	; (74d4 <mlme_set+0x200>)
    7416:	701a      	strb	r2, [r3, #0]
    7418:	e001      	b.n	741e <mlme_set+0x14a>
			 * matter
			 * whether the trx had to be woken up or not), the PIB
			 * attribute
			 * recalculation needs to be done.
			 */
			if (status == MAC_SUCCESS) {
    741a:	2800      	cmp	r0, #0
    741c:	d135      	bne.n	748a <mlme_set+0x1b6>
 */
static void recalc_macMaxFrameTotalWaitTime(void)
{
	uint8_t m;

	m = (uint8_t)MIN((tal_pib.MaxBE - tal_pib.MinBE),
    741e:	4b2e      	ldr	r3, [pc, #184]	; (74d8 <mlme_set+0x204>)
    7420:	2222      	movs	r2, #34	; 0x22
    7422:	5c99      	ldrb	r1, [r3, r2]
    7424:	7e5c      	ldrb	r4, [r3, #25]
    7426:	7e18      	ldrb	r0, [r3, #24]
    7428:	1c02      	adds	r2, r0, #0
    742a:	1b0b      	subs	r3, r1, r4
    742c:	4283      	cmp	r3, r0
    742e:	da00      	bge.n	7432 <mlme_set+0x15e>
    7430:	b2d8      	uxtb	r0, r3
			tal_pib.MaxCSMABackoffs);

	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
    7432:	1a12      	subs	r2, r2, r0
			m) * ((1 << tal_pib.MaxBE) - 1);
    7434:	2301      	movs	r3, #1
    7436:	408b      	lsls	r3, r1
    7438:	1c19      	adds	r1, r3, #0
    743a:	3901      	subs	r1, #1

	m = (uint8_t)MIN((tal_pib.MaxBE - tal_pib.MinBE),
			tal_pib.MaxCSMABackoffs);

	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
    743c:	434a      	muls	r2, r1
    743e:	b292      	uxth	r2, r2
    7440:	4b1c      	ldr	r3, [pc, #112]	; (74b4 <mlme_set+0x1e0>)
    7442:	731a      	strb	r2, [r3, #12]
    7444:	0a11      	lsrs	r1, r2, #8
    7446:	7359      	strb	r1, [r3, #13]
			m) * ((1 << tal_pib.MaxBE) - 1);

	/* Calculate sum of equation (14). */
	for (uint8_t k = 0; k < m; k++) {
    7448:	2800      	cmp	r0, #0
    744a:	d00e      	beq.n	746a <mlme_set+0x196>
    744c:	2300      	movs	r3, #0
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
    744e:	2501      	movs	r5, #1
    7450:	1919      	adds	r1, r3, r4
    7452:	1c2e      	adds	r6, r5, #0
    7454:	408e      	lsls	r6, r1
    7456:	1992      	adds	r2, r2, r6
    7458:	b292      	uxth	r2, r2
    745a:	3301      	adds	r3, #1
	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
			m) * ((1 << tal_pib.MaxBE) - 1);

	/* Calculate sum of equation (14). */
	for (uint8_t k = 0; k < m; k++) {
    745c:	b2d9      	uxtb	r1, r3
    745e:	4288      	cmp	r0, r1
    7460:	d8f6      	bhi.n	7450 <mlme_set+0x17c>
    7462:	4b14      	ldr	r3, [pc, #80]	; (74b4 <mlme_set+0x1e0>)
    7464:	731a      	strb	r2, [r3, #12]
    7466:	0a12      	lsrs	r2, r2, #8
    7468:	735a      	strb	r2, [r3, #13]
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
	}

	/* Calculate the rest. */
	mac_pib.mac_MaxFrameTotalWaitTime *= aUnitBackoffPeriod;
	mac_pib.mac_MaxFrameTotalWaitTime += MAX_FRAME_DURATION;
    746a:	4b12      	ldr	r3, [pc, #72]	; (74b4 <mlme_set+0x1e0>)
	for (uint8_t k = 0; k < m; k++) {
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
	}

	/* Calculate the rest. */
	mac_pib.mac_MaxFrameTotalWaitTime *= aUnitBackoffPeriod;
    746c:	7b19      	ldrb	r1, [r3, #12]
    746e:	7b5a      	ldrb	r2, [r3, #13]
    7470:	0212      	lsls	r2, r2, #8
    7472:	430a      	orrs	r2, r1
    7474:	2114      	movs	r1, #20
    7476:	434a      	muls	r2, r1
	mac_pib.mac_MaxFrameTotalWaitTime += MAX_FRAME_DURATION;
    7478:	320b      	adds	r2, #11
    747a:	32ff      	adds	r2, #255	; 0xff
    747c:	b292      	uxth	r2, r2
    747e:	731a      	strb	r2, [r3, #12]
    7480:	0a12      	lsrs	r2, r2, #8
    7482:	735a      	strb	r2, [r3, #13]
    7484:	2600      	movs	r6, #0
    7486:	e000      	b.n	748a <mlme_set+0x1b6>
		}
		break;

	case macAckWaitDuration:
	default:
		status = MAC_UNSUPPORTED_ATTRIBUTE;
    7488:	26f4      	movs	r6, #244	; 0xf4

	/*
	 * In case the transceiver shall be forced back to sleep and
	 * has been woken up, it is put back to sleep again.
	 */
	if (set_trx_to_sleep && trx_pib_wakeup && !mac_pib.mac_RxOnWhenIdle) {
    748a:	2f00      	cmp	r7, #0
    748c:	d00d      	beq.n	74aa <mlme_set+0x1d6>
    748e:	4b11      	ldr	r3, [pc, #68]	; (74d4 <mlme_set+0x200>)
    7490:	781b      	ldrb	r3, [r3, #0]
    7492:	2b00      	cmp	r3, #0
    7494:	d009      	beq.n	74aa <mlme_set+0x1d6>
    7496:	4b07      	ldr	r3, [pc, #28]	; (74b4 <mlme_set+0x1e0>)
    7498:	7e1b      	ldrb	r3, [r3, #24]
    749a:	2b00      	cmp	r3, #0
    749c:	d105      	bne.n	74aa <mlme_set+0x1d6>
#ifdef ENABLE_DEEP_SLEEP
		tal_trx_sleep(DEEP_SLEEP_MODE);
    749e:	2001      	movs	r0, #1
    74a0:	4b0e      	ldr	r3, [pc, #56]	; (74dc <mlme_set+0x208>)
    74a2:	4798      	blx	r3
#else
		tal_trx_sleep(SLEEP_MODE_1);
#endif
		trx_pib_wakeup = false;
    74a4:	2200      	movs	r2, #0
    74a6:	4b0b      	ldr	r3, [pc, #44]	; (74d4 <mlme_set+0x200>)
    74a8:	701a      	strb	r2, [r3, #0]
	}

	return status;
}
    74aa:	1c30      	adds	r0, r6, #0
    74ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74ae:	46c0      	nop			; (mov r8, r8)
    74b0:	0000ed08 	.word	0x0000ed08
    74b4:	20001300 	.word	0x20001300
    74b8:	200012cc 	.word	0x200012cc
    74bc:	0000cf81 	.word	0x0000cf81
    74c0:	00006e69 	.word	0x00006e69
    74c4:	0000b201 	.word	0x0000b201
    74c8:	00006e09 	.word	0x00006e09
    74cc:	0000ad2d 	.word	0x0000ad2d
    74d0:	0000b051 	.word	0x0000b051
    74d4:	200002c9 	.word	0x200002c9
    74d8:	20001518 	.word	0x20001518
    74dc:	0000afd5 	.word	0x0000afd5

000074e0 <mlme_get>:
retval_t mlme_get(uint8_t attribute, pib_value_t *attribute_value,
		uint8_t attribute_index)
#else
retval_t mlme_get(uint8_t attribute, pib_value_t *attribute_value)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006)  */
{
    74e0:	b508      	push	{r3, lr}
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;

	switch (attribute) {
    74e2:	28f0      	cmp	r0, #240	; 0xf0
    74e4:	d900      	bls.n	74e8 <mlme_get+0x8>
    74e6:	e0ca      	b.n	767e <mlme_get+0x19e>
    74e8:	0083      	lsls	r3, r0, #2
    74ea:	4a66      	ldr	r2, [pc, #408]	; (7684 <mlme_get+0x1a4>)
    74ec:	58d3      	ldr	r3, [r2, r3]
    74ee:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		attribute_value->pib_value_8bit
			= mac_pib.mac_AssociatedPANCoord;
    74f0:	4b65      	ldr	r3, [pc, #404]	; (7688 <mlme_get+0x1a8>)
    74f2:	7d1b      	ldrb	r3, [r3, #20]
    74f4:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    74f6:	2000      	movs	r0, #0
	switch (attribute) {
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		attribute_value->pib_value_8bit
			= mac_pib.mac_AssociatedPANCoord;
		break;
    74f8:	e0c2      	b.n	7680 <mlme_get+0x1a0>
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

	case macMaxBE:
		attribute_value->pib_value_8bit = tal_pib.MaxBE;
    74fa:	2322      	movs	r3, #34	; 0x22
    74fc:	4a63      	ldr	r2, [pc, #396]	; (768c <mlme_get+0x1ac>)
    74fe:	5cd3      	ldrb	r3, [r2, r3]
    7500:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7502:	2000      	movs	r0, #0
		break;
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

	case macMaxBE:
		attribute_value->pib_value_8bit = tal_pib.MaxBE;
		break;
    7504:	e0bc      	b.n	7680 <mlme_get+0x1a0>

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		memcpy(attribute_value,
    7506:	1c08      	adds	r0, r1, #0
    7508:	4961      	ldr	r1, [pc, #388]	; (7690 <mlme_get+0x1b0>)
    750a:	2202      	movs	r2, #2
    750c:	4b61      	ldr	r3, [pc, #388]	; (7694 <mlme_get+0x1b4>)
    750e:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7510:	2000      	movs	r0, #0
	case macMaxFrameTotalWaitTime:
		memcpy(attribute_value,
				&mac_pib.mac_MaxFrameTotalWaitTime,
				sizeof(uint16_t));

		break;
    7512:	e0b5      	b.n	7680 <mlme_get+0x1a0>
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macMaxFrameRetries:
		attribute_value->pib_value_8bit = tal_pib.MaxFrameRetries;
    7514:	2323      	movs	r3, #35	; 0x23
    7516:	4a5d      	ldr	r2, [pc, #372]	; (768c <mlme_get+0x1ac>)
    7518:	5cd3      	ldrb	r3, [r2, r3]
    751a:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    751c:	2000      	movs	r0, #0
		break;
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macMaxFrameRetries:
		attribute_value->pib_value_8bit = tal_pib.MaxFrameRetries;
		break;
    751e:	e0af      	b.n	7680 <mlme_get+0x1a0>

	case macResponseWaitTime:
		memcpy(attribute_value,
    7520:	1c08      	adds	r0, r1, #0
    7522:	495d      	ldr	r1, [pc, #372]	; (7698 <mlme_get+0x1b8>)
    7524:	2202      	movs	r2, #2
    7526:	4b5b      	ldr	r3, [pc, #364]	; (7694 <mlme_get+0x1b4>)
    7528:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    752a:	2000      	movs	r0, #0
	case macResponseWaitTime:
		memcpy(attribute_value,
				&mac_pib.mac_ResponseWaitTime,
				sizeof(uint16_t));

		break;
    752c:	e0a8      	b.n	7680 <mlme_get+0x1a0>

	case macSecurityEnabled:
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
    752e:	4b56      	ldr	r3, [pc, #344]	; (7688 <mlme_get+0x1a8>)
    7530:	7e5b      	ldrb	r3, [r3, #25]
    7532:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7534:	2000      	movs	r0, #0

		break;

	case macSecurityEnabled:
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
		break;
    7536:	e0a3      	b.n	7680 <mlme_get+0x1a0>

	case phyCurrentPage:
		attribute_value->pib_value_8bit = tal_pib.CurrentPage;
    7538:	4b54      	ldr	r3, [pc, #336]	; (768c <mlme_get+0x1ac>)
    753a:	7fdb      	ldrb	r3, [r3, #31]
    753c:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    753e:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
		break;

	case phyCurrentPage:
		attribute_value->pib_value_8bit = tal_pib.CurrentPage;
		break;
    7540:	e09e      	b.n	7680 <mlme_get+0x1a0>

	case phyMaxFrameDuration:
		memcpy(attribute_value, &tal_pib.MaxFrameDuration,
    7542:	1c08      	adds	r0, r1, #0
    7544:	4955      	ldr	r1, [pc, #340]	; (769c <mlme_get+0x1bc>)
    7546:	2202      	movs	r2, #2
    7548:	4b52      	ldr	r3, [pc, #328]	; (7694 <mlme_get+0x1b4>)
    754a:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    754c:	2000      	movs	r0, #0
		break;

	case phyMaxFrameDuration:
		memcpy(attribute_value, &tal_pib.MaxFrameDuration,
				sizeof(uint16_t));
		break;
    754e:	e097      	b.n	7680 <mlme_get+0x1a0>

	case phySHRDuration:
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
    7550:	2320      	movs	r3, #32
    7552:	4a4e      	ldr	r2, [pc, #312]	; (768c <mlme_get+0x1ac>)
    7554:	5cd3      	ldrb	r3, [r2, r3]
    7556:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7558:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case phySHRDuration:
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
		break;
    755a:	e091      	b.n	7680 <mlme_get+0x1a0>

	case phySymbolsPerOctet:
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
    755c:	2321      	movs	r3, #33	; 0x21
    755e:	4a4b      	ldr	r2, [pc, #300]	; (768c <mlme_get+0x1ac>)
    7560:	5cd3      	ldrb	r3, [r2, r3]
    7562:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7564:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
		break;

	case phySymbolsPerOctet:
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
		break;
    7566:	e08b      	b.n	7680 <mlme_get+0x1a0>

	case macAutoRequest:
		attribute_value->pib_value_8bit = mac_pib.mac_AutoRequest;
    7568:	4b47      	ldr	r3, [pc, #284]	; (7688 <mlme_get+0x1a8>)
    756a:	7d5b      	ldrb	r3, [r3, #21]
    756c:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    756e:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
		break;

	case macAutoRequest:
		attribute_value->pib_value_8bit = mac_pib.mac_AutoRequest;
		break;
    7570:	e086      	b.n	7680 <mlme_get+0x1a0>

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		attribute_value->pib_value_8bit = tal_pib.BattLifeExt;
    7572:	4b46      	ldr	r3, [pc, #280]	; (768c <mlme_get+0x1ac>)
    7574:	7f1b      	ldrb	r3, [r3, #28]
    7576:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7578:	2000      	movs	r0, #0
		break;

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		attribute_value->pib_value_8bit = tal_pib.BattLifeExt;
		break;
    757a:	e081      	b.n	7680 <mlme_get+0x1a0>

	case macBattLifeExtPeriods:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BattLifeExtPeriods;
    757c:	4b42      	ldr	r3, [pc, #264]	; (7688 <mlme_get+0x1a8>)
    757e:	7d9b      	ldrb	r3, [r3, #22]
    7580:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7582:	2000      	movs	r0, #0
		break;

	case macBattLifeExtPeriods:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BattLifeExtPeriods;
		break;
    7584:	e07c      	b.n	7680 <mlme_get+0x1a0>

	case macBeaconTxTime:
		memcpy(attribute_value,
    7586:	1c08      	adds	r0, r1, #0
    7588:	4945      	ldr	r1, [pc, #276]	; (76a0 <mlme_get+0x1c0>)
    758a:	2204      	movs	r2, #4
    758c:	4b41      	ldr	r3, [pc, #260]	; (7694 <mlme_get+0x1b4>)
    758e:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7590:	2000      	movs	r0, #0

	case macBeaconTxTime:
		memcpy(attribute_value,
				&tal_pib.BeaconTxTime,
				sizeof(uint32_t));
		break;
    7592:	e075      	b.n	7680 <mlme_get+0x1a0>

	case macBeaconOrder:
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
    7594:	4b3d      	ldr	r3, [pc, #244]	; (768c <mlme_get+0x1ac>)
    7596:	7f5b      	ldrb	r3, [r3, #29]
    7598:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    759a:	2000      	movs	r0, #0
				sizeof(uint32_t));
		break;

	case macBeaconOrder:
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
		break;
    759c:	e070      	b.n	7680 <mlme_get+0x1a0>

	case macSuperframeOrder:
		attribute_value->pib_value_8bit = tal_pib.SuperFrameOrder;
    759e:	4b3b      	ldr	r3, [pc, #236]	; (768c <mlme_get+0x1ac>)
    75a0:	7f9b      	ldrb	r3, [r3, #30]
    75a2:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75a4:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
		break;

	case macSuperframeOrder:
		attribute_value->pib_value_8bit = tal_pib.SuperFrameOrder;
		break;
    75a6:	e06b      	b.n	7680 <mlme_get+0x1a0>
#endif  /* BEACON_SUPPORT */

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	case macAssociationPermit:
		attribute_value->pib_value_8bit = mac_pib.mac_AssociationPermit;
    75a8:	4b37      	ldr	r3, [pc, #220]	; (7688 <mlme_get+0x1a8>)
    75aa:	7c1b      	ldrb	r3, [r3, #16]
    75ac:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75ae:	2000      	movs	r0, #0
#endif  /* BEACON_SUPPORT */

#if (MAC_ASSOCIATION_INDICATION_RESPONSE == 1)
	case macAssociationPermit:
		attribute_value->pib_value_8bit = mac_pib.mac_AssociationPermit;
		break;
    75b0:	e066      	b.n	7680 <mlme_get+0x1a0>

#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(attribute_value,
				mac_beacon_payload,
				mac_pib.mac_BeaconPayloadLength);
    75b2:	4b35      	ldr	r3, [pc, #212]	; (7688 <mlme_get+0x1a8>)
		break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(attribute_value,
    75b4:	7c9a      	ldrb	r2, [r3, #18]
    75b6:	1c08      	adds	r0, r1, #0
    75b8:	493a      	ldr	r1, [pc, #232]	; (76a4 <mlme_get+0x1c4>)
    75ba:	4b36      	ldr	r3, [pc, #216]	; (7694 <mlme_get+0x1b4>)
    75bc:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75be:	2000      	movs	r0, #0
#if (MAC_START_REQUEST_CONFIRM == 1)
	case macBeaconPayload:
		memcpy(attribute_value,
				mac_beacon_payload,
				mac_pib.mac_BeaconPayloadLength);
		break;
    75c0:	e05e      	b.n	7680 <mlme_get+0x1a0>

	case macBeaconPayloadLength:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BeaconPayloadLength;
    75c2:	4b31      	ldr	r3, [pc, #196]	; (7688 <mlme_get+0x1a8>)
    75c4:	7c9b      	ldrb	r3, [r3, #18]
    75c6:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75c8:	2000      	movs	r0, #0
		break;

	case macBeaconPayloadLength:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BeaconPayloadLength;
		break;
    75ca:	e059      	b.n	7680 <mlme_get+0x1a0>

	case macBSN:
		attribute_value->pib_value_8bit = mac_pib.mac_BSN;
    75cc:	4b2e      	ldr	r3, [pc, #184]	; (7688 <mlme_get+0x1a8>)
    75ce:	7cdb      	ldrb	r3, [r3, #19]
    75d0:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75d2:	2000      	movs	r0, #0
			= mac_pib.mac_BeaconPayloadLength;
		break;

	case macBSN:
		attribute_value->pib_value_8bit = mac_pib.mac_BSN;
		break;
    75d4:	e054      	b.n	7680 <mlme_get+0x1a0>
#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

#if (MAC_INDIRECT_DATA_FFD == 1)
	case macTransactionPersistenceTime:
		memcpy(attribute_value,
    75d6:	1c08      	adds	r0, r1, #0
    75d8:	4933      	ldr	r1, [pc, #204]	; (76a8 <mlme_get+0x1c8>)
    75da:	2202      	movs	r2, #2
    75dc:	4b2d      	ldr	r3, [pc, #180]	; (7694 <mlme_get+0x1b4>)
    75de:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75e0:	2000      	movs	r0, #0
#if (MAC_INDIRECT_DATA_FFD == 1)
	case macTransactionPersistenceTime:
		memcpy(attribute_value,
				&mac_pib.mac_TransactionPersistenceTime,
				sizeof(uint16_t));
		break;
    75e2:	e04d      	b.n	7680 <mlme_get+0x1a0>
		attribute_value->pib_value_8bit = tal_pib.PromiscuousMode;
		break;
#endif  /* PROMISCUOUS_MODE */

	case macCoordExtendedAddress:
		memcpy(attribute_value,
    75e4:	1c08      	adds	r0, r1, #0
    75e6:	4928      	ldr	r1, [pc, #160]	; (7688 <mlme_get+0x1a8>)
    75e8:	2208      	movs	r2, #8
    75ea:	4b2a      	ldr	r3, [pc, #168]	; (7694 <mlme_get+0x1b4>)
    75ec:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75ee:	2000      	movs	r0, #0

	case macCoordExtendedAddress:
		memcpy(attribute_value,
				&mac_pib.mac_CoordExtendedAddress,
				sizeof(uint64_t));
		break;
    75f0:	e046      	b.n	7680 <mlme_get+0x1a0>

	case macCoordShortAddress:
		memcpy(attribute_value,
    75f2:	1c08      	adds	r0, r1, #0
    75f4:	492d      	ldr	r1, [pc, #180]	; (76ac <mlme_get+0x1cc>)
    75f6:	2202      	movs	r2, #2
    75f8:	4b26      	ldr	r3, [pc, #152]	; (7694 <mlme_get+0x1b4>)
    75fa:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    75fc:	2000      	movs	r0, #0

	case macCoordShortAddress:
		memcpy(attribute_value,
				&mac_pib.mac_CoordShortAddress,
				sizeof(uint16_t));
		break;
    75fe:	e03f      	b.n	7680 <mlme_get+0x1a0>

	case macDSN:
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
    7600:	4b21      	ldr	r3, [pc, #132]	; (7688 <mlme_get+0x1a8>)
    7602:	7ddb      	ldrb	r3, [r3, #23]
    7604:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7606:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case macDSN:
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
		break;
    7608:	e03a      	b.n	7680 <mlme_get+0x1a0>

	case macMaxCSMABackoffs:
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
    760a:	4b20      	ldr	r3, [pc, #128]	; (768c <mlme_get+0x1ac>)
    760c:	7e1b      	ldrb	r3, [r3, #24]
    760e:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7610:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
		break;

	case macMaxCSMABackoffs:
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
		break;
    7612:	e035      	b.n	7680 <mlme_get+0x1a0>

	case macMinBE:
		attribute_value->pib_value_8bit = tal_pib.MinBE;
    7614:	4b1d      	ldr	r3, [pc, #116]	; (768c <mlme_get+0x1ac>)
    7616:	7e5b      	ldrb	r3, [r3, #25]
    7618:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    761a:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
		break;

	case macMinBE:
		attribute_value->pib_value_8bit = tal_pib.MinBE;
		break;
    761c:	e030      	b.n	7680 <mlme_get+0x1a0>

	case macPANId:
		memcpy(attribute_value,
    761e:	1c08      	adds	r0, r1, #0
    7620:	4923      	ldr	r1, [pc, #140]	; (76b0 <mlme_get+0x1d0>)
    7622:	2202      	movs	r2, #2
    7624:	4b1b      	ldr	r3, [pc, #108]	; (7694 <mlme_get+0x1b4>)
    7626:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7628:	2000      	movs	r0, #0

	case macPANId:
		memcpy(attribute_value,
				&tal_pib.PANId,
				sizeof(uint16_t));
		break;
    762a:	e029      	b.n	7680 <mlme_get+0x1a0>

	case macRxOnWhenIdle:
		attribute_value->pib_value_8bit = mac_pib.mac_RxOnWhenIdle;
    762c:	4b16      	ldr	r3, [pc, #88]	; (7688 <mlme_get+0x1a8>)
    762e:	7e1b      	ldrb	r3, [r3, #24]
    7630:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7632:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case macRxOnWhenIdle:
		attribute_value->pib_value_8bit = mac_pib.mac_RxOnWhenIdle;
		break;
    7634:	e024      	b.n	7680 <mlme_get+0x1a0>

	case macShortAddress:
		memcpy(attribute_value,
    7636:	1c08      	adds	r0, r1, #0
    7638:	491e      	ldr	r1, [pc, #120]	; (76b4 <mlme_get+0x1d4>)
    763a:	2202      	movs	r2, #2
    763c:	4b15      	ldr	r3, [pc, #84]	; (7694 <mlme_get+0x1b4>)
    763e:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7640:	2000      	movs	r0, #0

	case macShortAddress:
		memcpy(attribute_value,
				&tal_pib.ShortAddress,
				sizeof(uint16_t));
		break;
    7642:	e01d      	b.n	7680 <mlme_get+0x1a0>

	case macIeeeAddress:
		memcpy(attribute_value,
    7644:	1c08      	adds	r0, r1, #0
    7646:	4911      	ldr	r1, [pc, #68]	; (768c <mlme_get+0x1ac>)
    7648:	2208      	movs	r2, #8
    764a:	4b12      	ldr	r3, [pc, #72]	; (7694 <mlme_get+0x1b4>)
    764c:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    764e:	2000      	movs	r0, #0

	case macIeeeAddress:
		memcpy(attribute_value,
				&tal_pib.IeeeAddress,
				sizeof(uint64_t));
		break;
    7650:	e016      	b.n	7680 <mlme_get+0x1a0>

	case phyCurrentChannel:
		attribute_value->pib_value_8bit = tal_pib.CurrentChannel;
    7652:	4b0e      	ldr	r3, [pc, #56]	; (768c <mlme_get+0x1ac>)
    7654:	7ddb      	ldrb	r3, [r3, #23]
    7656:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7658:	2000      	movs	r0, #0
				sizeof(uint64_t));
		break;

	case phyCurrentChannel:
		attribute_value->pib_value_8bit = tal_pib.CurrentChannel;
		break;
    765a:	e011      	b.n	7680 <mlme_get+0x1a0>

	case phyChannelsSupported:
		memcpy(attribute_value,
    765c:	1c08      	adds	r0, r1, #0
    765e:	4916      	ldr	r1, [pc, #88]	; (76b8 <mlme_get+0x1d8>)
    7660:	2204      	movs	r2, #4
    7662:	4b0c      	ldr	r3, [pc, #48]	; (7694 <mlme_get+0x1b4>)
    7664:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7666:	2000      	movs	r0, #0

	case phyChannelsSupported:
		memcpy(attribute_value,
				&tal_pib.SupportedChannels,
				sizeof(uint32_t));
		break;
    7668:	e00a      	b.n	7680 <mlme_get+0x1a0>

	case phyTransmitPower:
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
    766a:	4b08      	ldr	r3, [pc, #32]	; (768c <mlme_get+0x1ac>)
    766c:	7edb      	ldrb	r3, [r3, #27]
    766e:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    7670:	2000      	movs	r0, #0
				sizeof(uint32_t));
		break;

	case phyTransmitPower:
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
		break;
    7672:	e005      	b.n	7680 <mlme_get+0x1a0>

	case phyCCAMode:
		attribute_value->pib_value_8bit = tal_pib.CCAMode;
    7674:	4b05      	ldr	r3, [pc, #20]	; (768c <mlme_get+0x1ac>)
    7676:	7d9b      	ldrb	r3, [r3, #22]
    7678:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    767a:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
		break;

	case phyCCAMode:
		attribute_value->pib_value_8bit = tal_pib.CCAMode;
		break;
    767c:	e000      	b.n	7680 <mlme_get+0x1a0>

	default:
		status = MAC_UNSUPPORTED_ATTRIBUTE;
    767e:	20f4      	movs	r0, #244	; 0xf4
		attribute_value->pib_value_8bit = mac_sync_state;
		break;
#endif /* TEST_HARNESS */
	}
	return status;
}
    7680:	bd08      	pop	{r3, pc}
    7682:	46c0      	nop			; (mov r8, r8)
    7684:	0000f0cc 	.word	0x0000f0cc
    7688:	20001300 	.word	0x20001300
    768c:	20001518 	.word	0x20001518
    7690:	2000130c 	.word	0x2000130c
    7694:	0000cf81 	.word	0x0000cf81
    7698:	2000130e 	.word	0x2000130e
    769c:	2000152c 	.word	0x2000152c
    76a0:	20001524 	.word	0x20001524
    76a4:	200012cc 	.word	0x200012cc
    76a8:	20001308 	.word	0x20001308
    76ac:	2000130a 	.word	0x2000130a
    76b0:	2000152a 	.word	0x2000152a
    76b4:	20001528 	.word	0x20001528
    76b8:	20001520 	.word	0x20001520

000076bc <mlme_get_request>:
 * given PIB attribute.
 *
 * @param m Pointer to the request structure
 */
void mlme_get_request(uint8_t *m)
{
    76bc:	b538      	push	{r3, r4, r5, lr}
    76be:	1c05      	adds	r5, r0, #0
	/* Use the mlme get request buffer for mlme get confirmation */
	mlme_get_conf_t *mgc = (mlme_get_conf_t *)BMM_BUFFER_POINTER(
    76c0:	7803      	ldrb	r3, [r0, #0]
    76c2:	7844      	ldrb	r4, [r0, #1]
    76c4:	0224      	lsls	r4, r4, #8
    76c6:	431c      	orrs	r4, r3
    76c8:	7883      	ldrb	r3, [r0, #2]
    76ca:	041b      	lsls	r3, r3, #16
    76cc:	431c      	orrs	r4, r3
    76ce:	78c3      	ldrb	r3, [r0, #3]
    76d0:	061b      	lsls	r3, r3, #24
    76d2:	431c      	orrs	r4, r3
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
				attribute_value, attribute_index);
		mgc->PIBAttributeIndex = attribute_index;
#else
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
    76d4:	7860      	ldrb	r0, [r4, #1]
	uint8_t attribute_index = ((mlme_get_req_t *)mgc)->PIBAttributeIndex;
#endif /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* Do actual PIB attribute reading */
	{
		pib_value_t *attribute_value = &mgc->PIBAttributeValue;
    76d6:	1ce1      	adds	r1, r4, #3
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
				attribute_value, attribute_index);
		mgc->PIBAttributeIndex = attribute_index;
#else
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
    76d8:	4b05      	ldr	r3, [pc, #20]	; (76f0 <mlme_get_request+0x34>)
    76da:	4798      	blx	r3
				attribute_value);
#endif /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
		mgc->PIBAttribute = ((mlme_get_req_t *)mgc)->PIBAttribute;
    76dc:	7863      	ldrb	r3, [r4, #1]
    76de:	70a3      	strb	r3, [r4, #2]
		mgc->cmdcode      = MLME_GET_CONFIRM;
    76e0:	231e      	movs	r3, #30
    76e2:	7023      	strb	r3, [r4, #0]
		mgc->status       = status;
    76e4:	7060      	strb	r0, [r4, #1]
	}

	/* Append the mlme get confirmation to MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    76e6:	4803      	ldr	r0, [pc, #12]	; (76f4 <mlme_get_request+0x38>)
    76e8:	1c29      	adds	r1, r5, #0
    76ea:	4b03      	ldr	r3, [pc, #12]	; (76f8 <mlme_get_request+0x3c>)
    76ec:	4798      	blx	r3
}
    76ee:	bd38      	pop	{r3, r4, r5, pc}
    76f0:	000074e1 	.word	0x000074e1
    76f4:	20001368 	.word	0x20001368
    76f8:	0000a041 	.word	0x0000a041

000076fc <mlme_set_request>:
 * attempts to write the given value to the indicated PIB attribute.
 *
 * @param m Pointer to the request structure
 */
void mlme_set_request(uint8_t *m)
{
    76fc:	b538      	push	{r3, r4, r5, lr}
    76fe:	1c05      	adds	r5, r0, #0
	mlme_set_req_t *msr
    7700:	7803      	ldrb	r3, [r0, #0]
    7702:	7844      	ldrb	r4, [r0, #1]
    7704:	0224      	lsls	r4, r4, #8
    7706:	431c      	orrs	r4, r3
    7708:	7883      	ldrb	r3, [r0, #2]
    770a:	041b      	lsls	r3, r3, #16
    770c:	431c      	orrs	r4, r3
    770e:	78c3      	ldrb	r3, [r0, #3]
    7710:	061b      	lsls	r3, r3, #24
    7712:	431c      	orrs	r4, r3
		 */
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_set(msr->PIBAttribute, msr->PIBAttributeIndex,
				attribute_value, true);
#else
		status = mlme_set(msr->PIBAttribute, attribute_value, true);
    7714:	7860      	ldrb	r0, [r4, #1]
	mlme_set_req_t *msr
		= (mlme_set_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Do the actual PIB attribute set operation */
	{
		pib_value_t *attribute_value = &msr->PIBAttributeValue;
    7716:	1ca1      	adds	r1, r4, #2
		 */
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_set(msr->PIBAttribute, msr->PIBAttributeIndex,
				attribute_value, true);
#else
		status = mlme_set(msr->PIBAttribute, attribute_value, true);
    7718:	2201      	movs	r2, #1
    771a:	4b06      	ldr	r3, [pc, #24]	; (7734 <mlme_set_request+0x38>)
    771c:	4798      	blx	r3
#endif
		msc = (mlme_set_conf_t *)msr;
		msc->PIBAttribute = msr->PIBAttribute;
    771e:	7863      	ldrb	r3, [r4, #1]
    7720:	70a3      	strb	r3, [r4, #2]
#ifdef MAC_SECURITY_ZIP
		msc->PIBAttributeIndex = attribute_index;
#endif  /* MAC_SECURITY_ZIP */
		msc->cmdcode      = MLME_SET_CONFIRM;
    7722:	231f      	movs	r3, #31
    7724:	7023      	strb	r3, [r4, #0]
		msc->status       = status;
    7726:	7060      	strb	r0, [r4, #1]
	}

	/* Append the mlme set confirmation message to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    7728:	4803      	ldr	r0, [pc, #12]	; (7738 <mlme_set_request+0x3c>)
    772a:	1c29      	adds	r1, r5, #0
    772c:	4b03      	ldr	r3, [pc, #12]	; (773c <mlme_set_request+0x40>)
    772e:	4798      	blx	r3
}
    7730:	bd38      	pop	{r3, r4, r5, pc}
    7732:	46c0      	nop			; (mov r8, r8)
    7734:	000072d5 	.word	0x000072d5
    7738:	20001368 	.word	0x20001368
    773c:	0000a041 	.word	0x0000a041

00007740 <set_tal_pib_internal>:
 * @param attribute_value Attribute value to be set
 *
 * @return Status of the attempt to set the TAL PIB attribute
 */
retval_t set_tal_pib_internal(uint8_t attribute, pib_value_t *attribute_value)
{
    7740:	b538      	push	{r3, r4, r5, lr}
    7742:	1c05      	adds	r5, r0, #0
    7744:	1c0c      	adds	r4, r1, #0
	retval_t status;

	if (RADIO_SLEEPING == mac_radio_sleep_state) {
    7746:	4b09      	ldr	r3, [pc, #36]	; (776c <set_tal_pib_internal+0x2c>)
    7748:	781b      	ldrb	r3, [r3, #0]
    774a:	2b01      	cmp	r3, #1
    774c:	d109      	bne.n	7762 <set_tal_pib_internal+0x22>
		/* Wake up the radio */
		mac_trx_wakeup();
    774e:	4b08      	ldr	r3, [pc, #32]	; (7770 <set_tal_pib_internal+0x30>)
    7750:	4798      	blx	r3

		status = tal_pib_set(attribute, attribute_value);
    7752:	1c28      	adds	r0, r5, #0
    7754:	1c21      	adds	r1, r4, #0
    7756:	4b07      	ldr	r3, [pc, #28]	; (7774 <set_tal_pib_internal+0x34>)
    7758:	4798      	blx	r3
    775a:	1c04      	adds	r4, r0, #0

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    775c:	4b06      	ldr	r3, [pc, #24]	; (7778 <set_tal_pib_internal+0x38>)
    775e:	4798      	blx	r3
    7760:	e002      	b.n	7768 <set_tal_pib_internal+0x28>
	} else {
		status = tal_pib_set(attribute, attribute_value);
    7762:	4b04      	ldr	r3, [pc, #16]	; (7774 <set_tal_pib_internal+0x34>)
    7764:	4798      	blx	r3
    7766:	1c04      	adds	r4, r0, #0
	}

	return status;
}
    7768:	1c20      	adds	r0, r4, #0
    776a:	bd38      	pop	{r3, r4, r5, pc}
    776c:	20001366 	.word	0x20001366
    7770:	00006e69 	.word	0x00006e69
    7774:	0000ad2d 	.word	0x0000ad2d
    7778:	00006e09 	.word	0x00006e09

0000777c <mac_get_pib_attribute_size>:
	/*
	 * Since the current length of the beacon payload is not a contant, but
	 * a variable, it cannot be stored in a Flash table. Therefore we need
	 * to handle this PIB attribute special.
	 */
	if (macBeaconPayload == pib_attribute_id) {
    777c:	2845      	cmp	r0, #69	; 0x45
    777e:	d102      	bne.n	7786 <mac_get_pib_attribute_size+0xa>
		return (mac_pib.mac_BeaconPayloadLength);
    7780:	4b0b      	ldr	r3, [pc, #44]	; (77b0 <mac_get_pib_attribute_size+0x34>)
    7782:	7c98      	ldrb	r0, [r3, #18]
    7784:	e013      	b.n	77ae <mac_get_pib_attribute_size+0x32>
	}

#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

	if (MAX_PHY_PIB_ATTRIBUTE_ID >= pib_attribute_id) {
    7786:	2807      	cmp	r0, #7
    7788:	d802      	bhi.n	7790 <mac_get_pib_attribute_size+0x14>
		return (PGM_READ_BYTE(&phy_pib_size[pib_attribute_id]));
    778a:	4b0a      	ldr	r3, [pc, #40]	; (77b4 <mac_get_pib_attribute_size+0x38>)
    778c:	5c18      	ldrb	r0, [r3, r0]
    778e:	e00e      	b.n	77ae <mac_get_pib_attribute_size+0x32>
	}

	if (MIN_MAC_PIB_ATTRIBUTE_ID <= pib_attribute_id &&
    7790:	1c03      	adds	r3, r0, #0
    7792:	3b40      	subs	r3, #64	; 0x40
    7794:	b2db      	uxtb	r3, r3
    7796:	2b1f      	cmp	r3, #31
    7798:	d804      	bhi.n	77a4 <mac_get_pib_attribute_size+0x28>
			MAX_MAC_PIB_ATTRIBUTE_ID >= pib_attribute_id) {
		return(PGM_READ_BYTE(&mac_pib_size[pib_attribute_id -
    779a:	4b07      	ldr	r3, [pc, #28]	; (77b8 <mac_get_pib_attribute_size+0x3c>)
    779c:	1818      	adds	r0, r3, r0
    779e:	3840      	subs	r0, #64	; 0x40
    77a0:	7800      	ldrb	r0, [r0, #0]
    77a2:	e004      	b.n	77ae <mac_get_pib_attribute_size+0x32>
	}

#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	if (MIN_PRIVATE_PIB_ATTRIBUTE_ID <= pib_attribute_id) {
		return(PGM_READ_BYTE(&private_pib_size[pib_attribute_id -
    77a4:	23ef      	movs	r3, #239	; 0xef
    77a6:	4283      	cmp	r3, r0
    77a8:	4180      	sbcs	r0, r0
    77aa:	4240      	negs	r0, r0
    77ac:	00c0      	lsls	r0, r0, #3
		       MIN_PRIVATE_PIB_ATTRIBUTE_ID]));
	}

	return(0);
}
    77ae:	4770      	bx	lr
    77b0:	20001300 	.word	0x20001300
    77b4:	0000f490 	.word	0x0000f490
    77b8:	0000f498 	.word	0x0000f498

000077bc <gen_mlme_poll_conf>:
 *
 * @param buf_ptr Buffer to send poll confirmation to NHLE.
 * @param status MLME Poll request status.
 */
static void gen_mlme_poll_conf(buffer_t *buf_ptr, uint8_t status)
{
    77bc:	b510      	push	{r4, lr}
    77be:	1c04      	adds	r4, r0, #0
	mlme_poll_conf_t *mpc = (mlme_poll_conf_t *)BMM_BUFFER_POINTER(buf_ptr);
    77c0:	7802      	ldrb	r2, [r0, #0]
    77c2:	7843      	ldrb	r3, [r0, #1]
    77c4:	021b      	lsls	r3, r3, #8
    77c6:	4313      	orrs	r3, r2
    77c8:	7882      	ldrb	r2, [r0, #2]
    77ca:	0412      	lsls	r2, r2, #16
    77cc:	4313      	orrs	r3, r2
    77ce:	78c2      	ldrb	r2, [r0, #3]
    77d0:	0612      	lsls	r2, r2, #24
    77d2:	4313      	orrs	r3, r2

	mpc->cmdcode = MLME_POLL_CONFIRM;
    77d4:	2223      	movs	r2, #35	; 0x23
    77d6:	701a      	strb	r2, [r3, #0]
	mpc->status = status;
    77d8:	7059      	strb	r1, [r3, #1]

	/*
	 * Only go to sleep if poll is not successful,
	 * otherwise stay awake until subsequent evaluation of data frame
	 */
	if (MAC_SUCCESS != status) {
    77da:	2900      	cmp	r1, #0
    77dc:	d001      	beq.n	77e2 <gen_mlme_poll_conf+0x26>
		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    77de:	4b03      	ldr	r3, [pc, #12]	; (77ec <gen_mlme_poll_conf+0x30>)
    77e0:	4798      	blx	r3
	}

	qmm_queue_append(&mac_nhle_q, buf_ptr);
    77e2:	4803      	ldr	r0, [pc, #12]	; (77f0 <gen_mlme_poll_conf+0x34>)
    77e4:	1c21      	adds	r1, r4, #0
    77e6:	4b03      	ldr	r3, [pc, #12]	; (77f4 <gen_mlme_poll_conf+0x38>)
    77e8:	4798      	blx	r3
}
    77ea:	bd10      	pop	{r4, pc}
    77ec:	00006e09 	.word	0x00006e09
    77f0:	20001368 	.word	0x20001368
    77f4:	0000a041 	.word	0x0000a041

000077f8 <mlme_poll_request>:
 * requested from a coordinator.
 *
 * @param m Pointer to the message
 */
void mlme_poll_request(uint8_t *m)
{
    77f8:	b530      	push	{r4, r5, lr}
    77fa:	b085      	sub	sp, #20
    77fc:	1c04      	adds	r4, r0, #0
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
		(MAC_POLL_IDLE == mac_poll_state) &&
    77fe:	4b2a      	ldr	r3, [pc, #168]	; (78a8 <mlme_poll_request+0xb0>)
	 * Polling for data is only allowed, if the node
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
    7800:	781b      	ldrb	r3, [r3, #0]
    7802:	2b00      	cmp	r3, #0
    7804:	d149      	bne.n	789a <mlme_poll_request+0xa2>
		(MAC_POLL_IDLE == mac_poll_state) &&
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
    7806:	4b29      	ldr	r3, [pc, #164]	; (78ac <mlme_poll_request+0xb4>)
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
		(MAC_POLL_IDLE == mac_poll_state) &&
    7808:	781b      	ldrb	r3, [r3, #0]
    780a:	2b03      	cmp	r3, #3
    780c:	d045      	beq.n	789a <mlme_poll_request+0xa2>
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
#endif  /* MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_SCAN_IDLE == mac_scan_state)
    780e:	4b28      	ldr	r3, [pc, #160]	; (78b0 <mlme_poll_request+0xb8>)
	 * 3) is not scanning.
	 */
	if (
		(MAC_POLL_IDLE == mac_poll_state) &&
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
    7810:	781b      	ldrb	r3, [r3, #0]
    7812:	2b00      	cmp	r3, #0
    7814:	d141      	bne.n	789a <mlme_poll_request+0xa2>
		) {
		bool status;
		address_field_t coord_addr;

		/* Wake up radio first */
		mac_trx_wakeup();
    7816:	4b27      	ldr	r3, [pc, #156]	; (78b4 <mlme_poll_request+0xbc>)
    7818:	4798      	blx	r3
		 * request.
		 * This is required later for building the proper destination
		 * address
		 * information in the data request frame.
		 */
		mlme_poll_req_t *msg
    781a:	7822      	ldrb	r2, [r4, #0]
    781c:	7863      	ldrb	r3, [r4, #1]
    781e:	021b      	lsls	r3, r3, #8
    7820:	4313      	orrs	r3, r2
    7822:	78a2      	ldrb	r2, [r4, #2]
    7824:	0412      	lsls	r2, r2, #16
    7826:	4313      	orrs	r3, r2
    7828:	78e2      	ldrb	r2, [r4, #3]
    782a:	0612      	lsls	r2, r2, #24
    782c:	4313      	orrs	r3, r2
				*)m);

		{
			uint8_t data_req_addr_mode;

			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
    782e:	785a      	ldrb	r2, [r3, #1]
    7830:	2a02      	cmp	r2, #2
    7832:	d107      	bne.n	7844 <mlme_poll_request+0x4c>
				data_req_addr_mode = FCF_SHORT_ADDR;
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
    7834:	791a      	ldrb	r2, [r3, #4]
    7836:	7959      	ldrb	r1, [r3, #5]
    7838:	0209      	lsls	r1, r1, #8
    783a:	4311      	orrs	r1, r2
    783c:	aa02      	add	r2, sp, #8
    783e:	8011      	strh	r1, [r2, #0]

		{
			uint8_t data_req_addr_mode;

			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
				data_req_addr_mode = FCF_SHORT_ADDR;
    7840:	2202      	movs	r2, #2
    7842:	e016      	b.n	7872 <mlme_poll_request+0x7a>
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
						msg->CoordAddress);
			} else {
				data_req_addr_mode = FCF_LONG_ADDR;
				ADDR_COPY_DST_SRC_64(coord_addr.long_address,
    7844:	791a      	ldrb	r2, [r3, #4]
    7846:	7959      	ldrb	r1, [r3, #5]
    7848:	0209      	lsls	r1, r1, #8
    784a:	4311      	orrs	r1, r2
    784c:	799a      	ldrb	r2, [r3, #6]
    784e:	0412      	lsls	r2, r2, #16
    7850:	4311      	orrs	r1, r2
    7852:	79da      	ldrb	r2, [r3, #7]
    7854:	0612      	lsls	r2, r2, #24
    7856:	4311      	orrs	r1, r2
    7858:	7a18      	ldrb	r0, [r3, #8]
    785a:	7a5a      	ldrb	r2, [r3, #9]
    785c:	0212      	lsls	r2, r2, #8
    785e:	4302      	orrs	r2, r0
    7860:	7a98      	ldrb	r0, [r3, #10]
    7862:	0400      	lsls	r0, r0, #16
    7864:	4302      	orrs	r2, r0
    7866:	7ad8      	ldrb	r0, [r3, #11]
    7868:	0600      	lsls	r0, r0, #24
    786a:	4302      	orrs	r2, r0
    786c:	9102      	str	r1, [sp, #8]
    786e:	9203      	str	r2, [sp, #12]
			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
				data_req_addr_mode = FCF_SHORT_ADDR;
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
						msg->CoordAddress);
			} else {
				data_req_addr_mode = FCF_LONG_ADDR;
    7870:	2203      	movs	r2, #3
						msg->CoordAddress);
			}

			/* Build and transmit data request frame due to explicit
			 * poll request */
			status = mac_build_and_tx_data_req(true,
    7872:	7899      	ldrb	r1, [r3, #2]
    7874:	78db      	ldrb	r3, [r3, #3]
    7876:	021b      	lsls	r3, r3, #8
    7878:	430b      	orrs	r3, r1
    787a:	9300      	str	r3, [sp, #0]
    787c:	2001      	movs	r0, #1
    787e:	2100      	movs	r1, #0
    7880:	ab02      	add	r3, sp, #8
    7882:	4d0d      	ldr	r5, [pc, #52]	; (78b8 <mlme_poll_request+0xc0>)
    7884:	47a8      	blx	r5
					data_req_addr_mode,
					&coord_addr,
					msg->CoordPANId);
		}

		if (status) {
    7886:	2800      	cmp	r0, #0
    7888:	d002      	beq.n	7890 <mlme_poll_request+0x98>
			/* Store the poll request buffer to give poll confirm */
			mac_conf_buf_ptr = m;
    788a:	4b0c      	ldr	r3, [pc, #48]	; (78bc <mlme_poll_request+0xc4>)
    788c:	601c      	str	r4, [r3, #0]
    788e:	e008      	b.n	78a2 <mlme_poll_request+0xaa>
		} else {
			gen_mlme_poll_conf((buffer_t *)m,
    7890:	1c20      	adds	r0, r4, #0
    7892:	21e1      	movs	r1, #225	; 0xe1
    7894:	4b0a      	ldr	r3, [pc, #40]	; (78c0 <mlme_poll_request+0xc8>)
    7896:	4798      	blx	r3
		(MAC_POLL_IDLE == mac_poll_state) &&
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
#endif  /* MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_SCAN_IDLE == mac_scan_state)
		) {
    7898:	e003      	b.n	78a2 <mlme_poll_request+0xaa>
		} else {
			gen_mlme_poll_conf((buffer_t *)m,
					MAC_CHANNEL_ACCESS_FAILURE);
		}
	} else {
		gen_mlme_poll_conf((buffer_t *)m, MAC_CHANNEL_ACCESS_FAILURE);
    789a:	1c20      	adds	r0, r4, #0
    789c:	21e1      	movs	r1, #225	; 0xe1
    789e:	4b08      	ldr	r3, [pc, #32]	; (78c0 <mlme_poll_request+0xc8>)
    78a0:	4798      	blx	r3
	}
}
    78a2:	b005      	add	sp, #20
    78a4:	bd30      	pop	{r4, r5, pc}
    78a6:	46c0      	nop			; (mov r8, r8)
    78a8:	200012a9 	.word	0x200012a9
    78ac:	20001364 	.word	0x20001364
    78b0:	200012c1 	.word	0x200012c1
    78b4:	00006e69 	.word	0x00006e69
    78b8:	000045fd 	.word	0x000045fd
    78bc:	200012c8 	.word	0x200012c8
    78c0:	000077bd 	.word	0x000077bd

000078c4 <mac_t_poll_wait_time_cb>:
 * If a poll request is pending, a mlme-poll-confirm is generated.
 *
 * @param callback_parameter Callback parameter
 */
void mac_t_poll_wait_time_cb(void *callback_parameter)
{
    78c4:	b508      	push	{r3, lr}
	if (MAC_POLL_EXPLICIT == mac_poll_state) {
    78c6:	4b07      	ldr	r3, [pc, #28]	; (78e4 <mac_t_poll_wait_time_cb+0x20>)
    78c8:	781b      	ldrb	r3, [r3, #0]
    78ca:	2b02      	cmp	r3, #2
    78cc:	d104      	bne.n	78d8 <mac_t_poll_wait_time_cb+0x14>
		 * generate
		 * the poll confirm using the poll request buffer which was
		 * stored in
		 * mac_conf_buf_ptr.
		 */
		gen_mlme_poll_conf((buffer_t *)mac_conf_buf_ptr, MAC_NO_DATA);
    78ce:	4b06      	ldr	r3, [pc, #24]	; (78e8 <mac_t_poll_wait_time_cb+0x24>)
    78d0:	6818      	ldr	r0, [r3, #0]
    78d2:	21eb      	movs	r1, #235	; 0xeb
    78d4:	4b05      	ldr	r3, [pc, #20]	; (78ec <mac_t_poll_wait_time_cb+0x28>)
    78d6:	4798      	blx	r3
	}

	mac_poll_state = MAC_POLL_IDLE;
    78d8:	2300      	movs	r3, #0
    78da:	4a02      	ldr	r2, [pc, #8]	; (78e4 <mac_t_poll_wait_time_cb+0x20>)
    78dc:	7013      	strb	r3, [r2, #0]

	/* MAC was busy during poll. */
	MAKE_MAC_NOT_BUSY();
    78de:	4a04      	ldr	r2, [pc, #16]	; (78f0 <mac_t_poll_wait_time_cb+0x2c>)
    78e0:	7013      	strb	r3, [r2, #0]

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    78e2:	bd08      	pop	{r3, pc}
    78e4:	200012a9 	.word	0x200012a9
    78e8:	200012c8 	.word	0x200012c8
    78ec:	000077bd 	.word	0x000077bd
    78f0:	20001365 	.word	0x20001365

000078f4 <mac_process_data_response>:
 * Our coordinator has responded with a data frame. It is checked
 * whether any data has been received, and the appropriate
 * MLME-POLL.confirm message is constructed.
 */
void mac_process_data_response(void)
{
    78f4:	b508      	push	{r3, lr}
	uint8_t status;

	if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    78f6:	4b11      	ldr	r3, [pc, #68]	; (793c <mac_process_data_response+0x48>)
    78f8:	789b      	ldrb	r3, [r3, #2]
    78fa:	2b00      	cmp	r3, #0
    78fc:	d01c      	beq.n	7938 <mac_process_data_response+0x44>
		 * Instead the timer will expire and initiate the proper stuff.
		 */
		return;
	} else {
		/* Stop the MaxFrameResponseTime timer */
		pal_timer_stop(T_Poll_Wait_Time);
    78fe:	4b10      	ldr	r3, [pc, #64]	; (7940 <mac_process_data_response+0x4c>)
    7900:	7818      	ldrb	r0, [r3, #0]
    7902:	4b10      	ldr	r3, [pc, #64]	; (7944 <mac_process_data_response+0x50>)
    7904:	4798      	blx	r3
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    7906:	4b0d      	ldr	r3, [pc, #52]	; (793c <mac_process_data_response+0x48>)
    7908:	789b      	ldrb	r3, [r3, #2]
		 * disassociation notification) and for data frames with zero
		 * payload length the potential status for the poll.confirm
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;
    790a:	21eb      	movs	r1, #235	; 0xeb

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    790c:	2b01      	cmp	r3, #1
    790e:	d106      	bne.n	791e <mac_process_data_response+0x2a>
				(mac_parse_data.mac_payload_length > 0)
    7910:	2321      	movs	r3, #33	; 0x21
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    7912:	4a0a      	ldr	r2, [pc, #40]	; (793c <mac_process_data_response+0x48>)
    7914:	5cd3      	ldrb	r3, [r2, r3]
			/*
			 * For received data frames with non-zero payload length
			 * the potential status for the poll.confirm message is
			 * supposed to be "Success".
			 */
			status = MAC_SUCCESS;
    7916:	2100      	movs	r1, #0
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    7918:	2b00      	cmp	r3, #0
    791a:	d100      	bne.n	791e <mac_process_data_response+0x2a>
		 * disassociation notification) and for data frames with zero
		 * payload length the potential status for the poll.confirm
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;
    791c:	21eb      	movs	r1, #235	; 0xeb
			 */
			status = MAC_SUCCESS;
		}
	}

	if (MAC_POLL_EXPLICIT == mac_poll_state) {
    791e:	4b0a      	ldr	r3, [pc, #40]	; (7948 <mac_process_data_response+0x54>)
    7920:	781b      	ldrb	r3, [r3, #0]
    7922:	2b02      	cmp	r3, #2
    7924:	d103      	bne.n	792e <mac_process_data_response+0x3a>
		/*
		 * Data is received on explicit poll request, hence generate the
		 * poll confirm using
		 * the buffer which was stored in mac_conf_buf_ptr.
		 */
		gen_mlme_poll_conf((buffer_t *)mac_conf_buf_ptr, status);
    7926:	4b09      	ldr	r3, [pc, #36]	; (794c <mac_process_data_response+0x58>)
    7928:	6818      	ldr	r0, [r3, #0]
    792a:	4b09      	ldr	r3, [pc, #36]	; (7950 <mac_process_data_response+0x5c>)
    792c:	4798      	blx	r3
	}

	/* MAC was busy during poll. */
	MAKE_MAC_NOT_BUSY();
    792e:	2300      	movs	r3, #0
    7930:	4a08      	ldr	r2, [pc, #32]	; (7954 <mac_process_data_response+0x60>)
    7932:	7013      	strb	r3, [r2, #0]

	mac_poll_state = MAC_POLL_IDLE;
    7934:	4a04      	ldr	r2, [pc, #16]	; (7948 <mac_process_data_response+0x54>)
    7936:	7013      	strb	r3, [r2, #0]
} /* mac_process_data_response() */
    7938:	bd08      	pop	{r3, pc}
    793a:	46c0      	nop			; (mov r8, r8)
    793c:	20001330 	.word	0x20001330
    7940:	200013e9 	.word	0x200013e9
    7944:	00009d79 	.word	0x00009d79
    7948:	200012a9 	.word	0x200012a9
    794c:	200012c8 	.word	0x200012c8
    7950:	000077bd 	.word	0x000077bd
    7954:	20001365 	.word	0x20001365

00007958 <mac_t_wait_for_bc_time_cb>:
 *        frame from our coordinator, but did not receive one.
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
    7958:	b508      	push	{r3, lr}
	if ((mac_bc_data_indicated) &&
    795a:	4b09      	ldr	r3, [pc, #36]	; (7980 <mac_t_wait_for_bc_time_cb+0x28>)
    795c:	781b      	ldrb	r3, [r3, #0]
    795e:	2b00      	cmp	r3, #0
    7960:	d00c      	beq.n	797c <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_SCAN_IDLE == mac_scan_state) &&
    7962:	4b08      	ldr	r3, [pc, #32]	; (7984 <mac_t_wait_for_bc_time_cb+0x2c>)
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
	if ((mac_bc_data_indicated) &&
    7964:	781b      	ldrb	r3, [r3, #0]
    7966:	2b00      	cmp	r3, #0
    7968:	d108      	bne.n	797c <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_SCAN_IDLE == mac_scan_state) &&
			(MAC_POLL_IDLE == mac_poll_state)
    796a:	4b07      	ldr	r3, [pc, #28]	; (7988 <mac_t_wait_for_bc_time_cb+0x30>)
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
	if ((mac_bc_data_indicated) &&
			(MAC_SCAN_IDLE == mac_scan_state) &&
    796c:	781b      	ldrb	r3, [r3, #0]
    796e:	2b00      	cmp	r3, #0
    7970:	d104      	bne.n	797c <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_POLL_IDLE == mac_poll_state)
			) {
		mac_bc_data_indicated = false;
    7972:	2200      	movs	r2, #0
    7974:	4b02      	ldr	r3, [pc, #8]	; (7980 <mac_t_wait_for_bc_time_cb+0x28>)
    7976:	701a      	strb	r2, [r3, #0]
		/*
		 * No expected broadcast frame has been received, so the node is
		 * sent
		 * back to sleep.
		 */
		mac_sleep_trans();
    7978:	4b04      	ldr	r3, [pc, #16]	; (798c <mac_t_wait_for_bc_time_cb+0x34>)
    797a:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    797c:	bd08      	pop	{r3, pc}
    797e:	46c0      	nop			; (mov r8, r8)
    7980:	2000131a 	.word	0x2000131a
    7984:	200012c1 	.word	0x200012c1
    7988:	200012a9 	.word	0x200012a9
    798c:	00006e09 	.word	0x00006e09

00007990 <mac_process_beacon_frame>:
 *
 * @param beacon Pointer to the buffer in which the beacon was received
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
    7990:	b5f0      	push	{r4, r5, r6, r7, lr}
    7992:	465f      	mov	r7, fp
    7994:	4656      	mov	r6, sl
    7996:	464d      	mov	r5, r9
    7998:	4644      	mov	r4, r8
    799a:	b4f0      	push	{r4, r5, r6, r7}
    799c:	b095      	sub	sp, #84	; 0x54
    799e:	1c06      	adds	r6, r0, #0

	/*
	 * Extract the superframe parameters of the beacon frame only if
	 * scanning is NOT ongoing.
	 */
	if (MAC_SCAN_IDLE == mac_scan_state) {
    79a0:	4bb0      	ldr	r3, [pc, #704]	; (7c64 <mac_process_beacon_frame+0x2d4>)
    79a2:	781b      	ldrb	r3, [r3, #0]
    79a4:	2b00      	cmp	r3, #0
    79a6:	d179      	bne.n	7a9c <mac_process_beacon_frame+0x10c>
#if (MAC_START_REQUEST_CONFIRM == 1)
		/* Beacon frames are not of interest for a PAN coordinator. */
		if (MAC_PAN_COORD_STARTED != mac_state)
    79a8:	4baf      	ldr	r3, [pc, #700]	; (7c68 <mac_process_beacon_frame+0x2d8>)
    79aa:	781b      	ldrb	r3, [r3, #0]
    79ac:	2b03      	cmp	r3, #3
    79ae:	d100      	bne.n	79b2 <mac_process_beacon_frame+0x22>
    79b0:	e08e      	b.n	7ad0 <mac_process_beacon_frame+0x140>
			 * For a device, the parameters obtained from the
			 * beacons are used to
			 * update the PIBs at TAL
			 */
			beacon_order
				= GET_BEACON_ORDER(
    79b2:	a90c      	add	r1, sp, #48	; 0x30
    79b4:	4cad      	ldr	r4, [pc, #692]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    79b6:	2722      	movs	r7, #34	; 0x22
    79b8:	5de2      	ldrb	r2, [r4, r7]
    79ba:	230f      	movs	r3, #15
    79bc:	4013      	ands	r3, r2
    79be:	700b      	strb	r3, [r1, #0]
					mac_parse_data.mac_payload_data.beacon_data.superframe_spec);

#if (_DEBUG_ > 0)
			retval_t set_status =
#endif
			set_tal_pib_internal(macBeaconOrder,
    79c0:	2047      	movs	r0, #71	; 0x47
    79c2:	4dab      	ldr	r5, [pc, #684]	; (7c70 <mac_process_beacon_frame+0x2e0>)
    79c4:	47a8      	blx	r5

#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif
			superframe_order
				= GET_SUPERFRAME_ORDER(
    79c6:	4669      	mov	r1, sp
    79c8:	312f      	adds	r1, #47	; 0x2f
    79ca:	5de3      	ldrb	r3, [r4, r7]
    79cc:	091b      	lsrs	r3, r3, #4
    79ce:	700b      	strb	r3, [r1, #0]
					mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
#if (_DEBUG_ > 0)
			set_status =
#endif
			set_tal_pib_internal(macSuperframeOrder,
    79d0:	2054      	movs	r0, #84	; 0x54
    79d2:	47a8      	blx	r5
#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif

			mac_final_cap_slot
				= GET_FINAL_CAP(
    79d4:	2323      	movs	r3, #35	; 0x23
    79d6:	5ce2      	ldrb	r2, [r4, r3]
    79d8:	0712      	lsls	r2, r2, #28
    79da:	0f12      	lsrs	r2, r2, #28
    79dc:	4ba5      	ldr	r3, [pc, #660]	; (7c74 <mac_process_beacon_frame+0x2e4>)
    79de:	701a      	strb	r2, [r3, #0]
					+= mac_pib.mac_BattLifeExtPeriods *
						aUnitBackoffPeriod;
			}

#ifdef GTS_SUPPORT
			mac_pib.mac_GTSPermit = GET_GTS_PERMIT(
    79e0:	2324      	movs	r3, #36	; 0x24
    79e2:	5ce3      	ldrb	r3, [r4, r3]
    79e4:	09d9      	lsrs	r1, r3, #7
    79e6:	4aa4      	ldr	r2, [pc, #656]	; (7c78 <mac_process_beacon_frame+0x2e8>)
    79e8:	7451      	strb	r1, [r2, #17]
					mac_parse_data.mac_payload_data.beacon_data.gts_spec);

			if (mac_parse_data.mac_payload_data.beacon_data.gts_spec
					& 0x07) {
    79ea:	2207      	movs	r2, #7
    79ec:	4013      	ands	r3, r2

#ifdef GTS_SUPPORT
			mac_pib.mac_GTSPermit = GET_GTS_PERMIT(
					mac_parse_data.mac_payload_data.beacon_data.gts_spec);

			if (mac_parse_data.mac_payload_data.beacon_data.gts_spec
    79ee:	d100      	bne.n	79f2 <mac_process_beacon_frame+0x62>
    79f0:	e2c1      	b.n	7f76 <mac_process_beacon_frame+0x5e6>
					& 0x07) {
				mac_parse_bcn_gts_info(
    79f2:	489e      	ldr	r0, [pc, #632]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    79f4:	2225      	movs	r2, #37	; 0x25
    79f6:	5c81      	ldrb	r1, [r0, r2]
    79f8:	2226      	movs	r2, #38	; 0x26
    79fa:	5c84      	ldrb	r4, [r0, r2]
    79fc:	2227      	movs	r2, #39	; 0x27
    79fe:	5c82      	ldrb	r2, [r0, r2]
    7a00:	0212      	lsls	r2, r2, #8
    7a02:	4322      	orrs	r2, r4
    7a04:	2428      	movs	r4, #40	; 0x28
    7a06:	5d04      	ldrb	r4, [r0, r4]
    7a08:	0424      	lsls	r4, r4, #16
    7a0a:	4322      	orrs	r2, r4
    7a0c:	2429      	movs	r4, #41	; 0x29
    7a0e:	5d00      	ldrb	r0, [r0, r4]
    7a10:	0600      	lsls	r0, r0, #24
    7a12:	4302      	orrs	r2, r0
    7a14:	1c18      	adds	r0, r3, #0
    7a16:	4b99      	ldr	r3, [pc, #612]	; (7c7c <mac_process_beacon_frame+0x2ec>)
    7a18:	4798      	blx	r3
    7a1a:	e2ac      	b.n	7f76 <mac_process_beacon_frame+0x5e6>
				uint8_t table_index;
				gts_char_t gts_char;
				for (table_index = 0;
						table_index < MAX_GTS_ON_DEV;
						table_index++) {
					if (GTS_STATE_REQ_SENT ==
    7a1c:	7823      	ldrb	r3, [r4, #0]
    7a1e:	2b01      	cmp	r3, #1
    7a20:	d136      	bne.n	7a90 <mac_process_beacon_frame+0x100>
    7a22:	1e63      	subs	r3, r4, #1
								table_index].
							GtsState &&
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
    7a24:	781a      	ldrb	r2, [r3, #0]
						table_index < MAX_GTS_ON_DEV;
						table_index++) {
					if (GTS_STATE_REQ_SENT ==
							mac_dev_gts_table[
								table_index].
							GtsState &&
    7a26:	2a00      	cmp	r2, #0
    7a28:	d032      	beq.n	7a90 <mac_process_beacon_frame+0x100>
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
							0 ==
							--mac_dev_gts_table[
    7a2a:	3a01      	subs	r2, #1
    7a2c:	b2d2      	uxtb	r2, r2
								table_index].
							GtsState &&
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
    7a2e:	701a      	strb	r2, [r3, #0]
    7a30:	2a00      	cmp	r2, #0
    7a32:	d12d      	bne.n	7a90 <mac_process_beacon_frame+0x100>
							0 ==
							--mac_dev_gts_table[
								table_index].
							GtsPersistCount) {
						gts_char.GtsCharType
							= GTS_ALLOCATE;
    7a34:	4642      	mov	r2, r8
    7a36:	464b      	mov	r3, r9
    7a38:	431a      	orrs	r2, r3
						gts_char.GtsDirection
							= table_index &
    7a3a:	013b      	lsls	r3, r7, #4
    7a3c:	9304      	str	r3, [sp, #16]
    7a3e:	2310      	movs	r3, #16
    7a40:	439a      	bics	r2, r3
    7a42:	9b04      	ldr	r3, [sp, #16]
    7a44:	431a      	orrs	r2, r3
    7a46:	4694      	mov	ip, r2
    7a48:	1ea2      	subs	r2, r4, #2
    7a4a:	4692      	mov	sl, r2
								0x01;
						gts_char.GtsLength
							= mac_dev_gts_table
    7a4c:	7813      	ldrb	r3, [r2, #0]
    7a4e:	220f      	movs	r2, #15
    7a50:	401a      	ands	r2, r3
    7a52:	4693      	mov	fp, r2
    7a54:	230f      	movs	r3, #15
    7a56:	4662      	mov	r2, ip
    7a58:	439a      	bics	r2, r3
    7a5a:	4694      	mov	ip, r2
    7a5c:	465a      	mov	r2, fp
    7a5e:	4663      	mov	r3, ip
    7a60:	431a      	orrs	r2, r3
								[table_index].
								GtsLength;
						gts_char.Reserved = 0;
    7a62:	233f      	movs	r3, #63	; 0x3f
    7a64:	401a      	ands	r2, r3
    7a66:	4690      	mov	r8, r2
						mac_dev_gts_table[table_index].
						GtsState
							= GTS_STATE_IDLE;
    7a68:	2300      	movs	r3, #0
    7a6a:	7023      	strb	r3, [r4, #0]
						mac_dev_gts_table[table_index].
						GtsLength = 0;
    7a6c:	4651      	mov	r1, sl
    7a6e:	700b      	strb	r3, [r1, #0]
						mac_gen_mlme_gts_conf((buffer_t
								*)mac_dev_gts_table[
									table_index].
    7a70:	00eb      	lsls	r3, r5, #3
    7a72:	4883      	ldr	r0, [pc, #524]	; (7c80 <mac_process_beacon_frame+0x2f0>)
    7a74:	5c19      	ldrb	r1, [r3, r0]
    7a76:	18c3      	adds	r3, r0, r3
    7a78:	7858      	ldrb	r0, [r3, #1]
    7a7a:	0200      	lsls	r0, r0, #8
    7a7c:	4308      	orrs	r0, r1
    7a7e:	7899      	ldrb	r1, [r3, #2]
    7a80:	0409      	lsls	r1, r1, #16
    7a82:	4301      	orrs	r1, r0
    7a84:	78d8      	ldrb	r0, [r3, #3]
    7a86:	0600      	lsls	r0, r0, #24
    7a88:	4308      	orrs	r0, r1
						mac_dev_gts_table[table_index].
						GtsState
							= GTS_STATE_IDLE;
						mac_dev_gts_table[table_index].
						GtsLength = 0;
						mac_gen_mlme_gts_conf((buffer_t
    7a8a:	21eb      	movs	r1, #235	; 0xeb
    7a8c:	4b7d      	ldr	r3, [pc, #500]	; (7c84 <mac_process_beacon_frame+0x2f4>)
    7a8e:	4798      	blx	r3
    7a90:	3501      	adds	r5, #1
    7a92:	3408      	adds	r4, #8
    7a94:	2301      	movs	r3, #1
    7a96:	405f      	eors	r7, r3
			}

			{
				uint8_t table_index;
				gts_char_t gts_char;
				for (table_index = 0;
    7a98:	2d04      	cmp	r5, #4
    7a9a:	d1bf      	bne.n	7a1c <mac_process_beacon_frame+0x8c>
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    7a9c:	4b71      	ldr	r3, [pc, #452]	; (7c64 <mac_process_beacon_frame+0x2d4>)
    7a9e:	781b      	ldrb	r3, [r3, #0]
		 * attribute macAutoRequest is true. Otherwise the PAN
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
    7aa0:	2b02      	cmp	r3, #2
    7aa2:	d001      	beq.n	7aa8 <mac_process_beacon_frame+0x118>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    7aa4:	2b04      	cmp	r3, #4
    7aa6:	d117      	bne.n	7ad8 <mac_process_beacon_frame+0x148>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    7aa8:	4b73      	ldr	r3, [pc, #460]	; (7c78 <mac_process_beacon_frame+0x2e8>)
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    7aaa:	7d5b      	ldrb	r3, [r3, #21]
    7aac:	2b00      	cmp	r3, #0
    7aae:	d017      	beq.n	7ae0 <mac_process_beacon_frame+0x150>
			/*
			 * mac_conf_buf_ptr points to the buffer allocated for
			 * scan
			 * confirmation.
			 */
			msc =  (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    7ab0:	4b75      	ldr	r3, [pc, #468]	; (7c88 <mac_process_beacon_frame+0x2f8>)
    7ab2:	681b      	ldr	r3, [r3, #0]
    7ab4:	781a      	ldrb	r2, [r3, #0]
    7ab6:	785d      	ldrb	r5, [r3, #1]
    7ab8:	022d      	lsls	r5, r5, #8
    7aba:	4315      	orrs	r5, r2
    7abc:	789a      	ldrb	r2, [r3, #2]
    7abe:	0412      	lsls	r2, r2, #16
    7ac0:	4315      	orrs	r5, r2
    7ac2:	78db      	ldrb	r3, [r3, #3]
    7ac4:	061b      	lsls	r3, r3, #24
    7ac6:	431d      	orrs	r5, r3
			 * The PAN descriptor list is updated with the
			 * PANDescriptor of the
			 * received beacon
			 */
			pand_long_start_p
				= (wpan_pandescriptor_t *)&msc->scan_result_list;
    7ac8:	1c28      	adds	r0, r5, #0
    7aca:	3009      	adds	r0, #9
    7acc:	9003      	str	r0, [sp, #12]
    7ace:	e00a      	b.n	7ae6 <mac_process_beacon_frame+0x156>
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
	wpan_pandescriptor_t pand_long;
	mlme_scan_conf_t *msc = NULL;
    7ad0:	2500      	movs	r5, #0
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
    7ad2:	2100      	movs	r1, #0
    7ad4:	9103      	str	r1, [sp, #12]
    7ad6:	e006      	b.n	7ae6 <mac_process_beacon_frame+0x156>
	wpan_pandescriptor_t pand_long;
	mlme_scan_conf_t *msc = NULL;
    7ad8:	2500      	movs	r5, #0
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
    7ada:	2200      	movs	r2, #0
    7adc:	9203      	str	r2, [sp, #12]
    7ade:	e002      	b.n	7ae6 <mac_process_beacon_frame+0x156>
	wpan_pandescriptor_t pand_long;
	mlme_scan_conf_t *msc = NULL;
    7ae0:	2500      	movs	r5, #0
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
    7ae2:	2300      	movs	r3, #0
    7ae4:	9303      	str	r3, [sp, #12]

		/*
		 * The beacon data received from the parse variable is arranged
		 * into a PAN descriptor structure style
		 */
		pand_long.CoordAddrSpec.AddrMode = mac_parse_data.src_addr_mode;
    7ae6:	4b61      	ldr	r3, [pc, #388]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    7ae8:	7c1f      	ldrb	r7, [r3, #16]
		pand_long.CoordAddrSpec.PANId = mac_parse_data.src_panid;
    7aea:	7c5a      	ldrb	r2, [r3, #17]
    7aec:	7c9c      	ldrb	r4, [r3, #18]
    7aee:	0224      	lsls	r4, r4, #8
    7af0:	4314      	orrs	r4, r2

		if (FCF_SHORT_ADDR == pand_long.CoordAddrSpec.AddrMode) {
    7af2:	2f02      	cmp	r7, #2
    7af4:	d10e      	bne.n	7b14 <mac_process_beacon_frame+0x184>
			/* Initially clear the complete address. */
			pand_long.CoordAddrSpec.Addr.long_address = 0;
    7af6:	ab0e      	add	r3, sp, #56	; 0x38
    7af8:	79da      	ldrb	r2, [r3, #7]
    7afa:	0612      	lsls	r2, r2, #24
    7afc:	920f      	str	r2, [sp, #60]	; 0x3c
    7afe:	2200      	movs	r2, #0
    7b00:	71da      	strb	r2, [r3, #7]
    7b02:	7ada      	ldrb	r2, [r3, #11]
    7b04:	0612      	lsls	r2, r2, #24
    7b06:	9210      	str	r2, [sp, #64]	; 0x40

			ADDR_COPY_DST_SRC_16(
    7b08:	4a58      	ldr	r2, [pc, #352]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    7b0a:	7cd1      	ldrb	r1, [r2, #19]
    7b0c:	7d12      	ldrb	r2, [r2, #20]
    7b0e:	70d9      	strb	r1, [r3, #3]
    7b10:	711a      	strb	r2, [r3, #4]
    7b12:	e024      	b.n	7b5e <mac_process_beacon_frame+0x1ce>
					pand_long.CoordAddrSpec.Addr.short_address,
					mac_parse_data.src_addr.short_address);
		} else {
			ADDR_COPY_DST_SRC_64(
    7b14:	aa0e      	add	r2, sp, #56	; 0x38
    7b16:	4b55      	ldr	r3, [pc, #340]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    7b18:	7cd8      	ldrb	r0, [r3, #19]
    7b1a:	7d19      	ldrb	r1, [r3, #20]
    7b1c:	0209      	lsls	r1, r1, #8
    7b1e:	4308      	orrs	r0, r1
    7b20:	7d59      	ldrb	r1, [r3, #21]
    7b22:	0409      	lsls	r1, r1, #16
    7b24:	4308      	orrs	r0, r1
    7b26:	7d99      	ldrb	r1, [r3, #22]
    7b28:	0609      	lsls	r1, r1, #24
    7b2a:	4301      	orrs	r1, r0
    7b2c:	4689      	mov	r9, r1
    7b2e:	7dd8      	ldrb	r0, [r3, #23]
    7b30:	7e19      	ldrb	r1, [r3, #24]
    7b32:	0209      	lsls	r1, r1, #8
    7b34:	4301      	orrs	r1, r0
    7b36:	7e58      	ldrb	r0, [r3, #25]
    7b38:	0400      	lsls	r0, r0, #16
    7b3a:	4308      	orrs	r0, r1
    7b3c:	7e9b      	ldrb	r3, [r3, #26]
    7b3e:	061b      	lsls	r3, r3, #24
    7b40:	4303      	orrs	r3, r0
    7b42:	4649      	mov	r1, r9
    7b44:	70d1      	strb	r1, [r2, #3]
    7b46:	4648      	mov	r0, r9
    7b48:	0a01      	lsrs	r1, r0, #8
    7b4a:	79d0      	ldrb	r0, [r2, #7]
    7b4c:	0600      	lsls	r0, r0, #24
    7b4e:	4301      	orrs	r1, r0
    7b50:	910f      	str	r1, [sp, #60]	; 0x3c
    7b52:	71d3      	strb	r3, [r2, #7]
    7b54:	0a1b      	lsrs	r3, r3, #8
    7b56:	7ad1      	ldrb	r1, [r2, #11]
    7b58:	0609      	lsls	r1, r1, #24
    7b5a:	430b      	orrs	r3, r1
    7b5c:	9310      	str	r3, [sp, #64]	; 0x40
					pand_long.CoordAddrSpec.Addr.long_address,
					mac_parse_data.src_addr.long_address);
		}

		pand_long.LogicalChannel = tal_pib.CurrentChannel;
    7b5e:	4b4b      	ldr	r3, [pc, #300]	; (7c8c <mac_process_beacon_frame+0x2fc>)
    7b60:	7dd9      	ldrb	r1, [r3, #23]
    7b62:	9104      	str	r1, [sp, #16]
		pand_long.ChannelPage    = tal_pib.CurrentPage;
    7b64:	7fdb      	ldrb	r3, [r3, #31]
    7b66:	9306      	str	r3, [sp, #24]
		pand_long.SuperframeSpec
			= mac_parse_data.mac_payload_data.beacon_data.
    7b68:	4b40      	ldr	r3, [pc, #256]	; (7c6c <mac_process_beacon_frame+0x2dc>)
    7b6a:	2222      	movs	r2, #34	; 0x22
    7b6c:	5c9a      	ldrb	r2, [r3, r2]
    7b6e:	2123      	movs	r1, #35	; 0x23
    7b70:	5c59      	ldrb	r1, [r3, r1]
    7b72:	0209      	lsls	r1, r1, #8
    7b74:	4311      	orrs	r1, r2
    7b76:	468b      	mov	fp, r1
				superframe_spec;
		pand_long.GTSPermit
			= mac_parse_data.mac_payload_data.beacon_data.
    7b78:	2224      	movs	r2, #36	; 0x24
				gts_spec >> 7;
    7b7a:	5c9a      	ldrb	r2, [r3, r2]
		pand_long.ChannelPage    = tal_pib.CurrentPage;
		pand_long.SuperframeSpec
			= mac_parse_data.mac_payload_data.beacon_data.
				superframe_spec;
		pand_long.GTSPermit
			= mac_parse_data.mac_payload_data.beacon_data.
    7b7c:	09d2      	lsrs	r2, r2, #7
    7b7e:	9207      	str	r2, [sp, #28]
				gts_spec >> 7;
		pand_long.LinkQuality    = mac_parse_data.ppdu_link_quality;
    7b80:	7f1a      	ldrb	r2, [r3, #28]
    7b82:	9208      	str	r2, [sp, #32]
#ifdef ENABLE_TSTAMP
		pand_long.TimeStamp      = mac_parse_data.time_stamp;
    7b84:	7f59      	ldrb	r1, [r3, #29]
    7b86:	7f9a      	ldrb	r2, [r3, #30]
    7b88:	0212      	lsls	r2, r2, #8
    7b8a:	430a      	orrs	r2, r1
    7b8c:	7fd9      	ldrb	r1, [r3, #31]
    7b8e:	0409      	lsls	r1, r1, #16
    7b90:	430a      	orrs	r2, r1
    7b92:	2120      	movs	r1, #32
    7b94:	5c5b      	ldrb	r3, [r3, r1]
    7b96:	061b      	lsls	r3, r3, #24
    7b98:	4313      	orrs	r3, r2
    7b9a:	4698      	mov	r8, r3
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    7b9c:	4b31      	ldr	r3, [pc, #196]	; (7c64 <mac_process_beacon_frame+0x2d4>)
    7b9e:	781b      	ldrb	r3, [r3, #0]
		 * attribute macAutoRequest is true. Otherwise the PAN
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
    7ba0:	2b02      	cmp	r3, #2
    7ba2:	d002      	beq.n	7baa <mac_process_beacon_frame+0x21a>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    7ba4:	2b04      	cmp	r3, #4
    7ba6:	d000      	beq.n	7baa <mac_process_beacon_frame+0x21a>
    7ba8:	e09c      	b.n	7ce4 <mac_process_beacon_frame+0x354>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    7baa:	4b33      	ldr	r3, [pc, #204]	; (7c78 <mac_process_beacon_frame+0x2e8>)
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    7bac:	7d5b      	ldrb	r3, [r3, #21]
    7bae:	2b00      	cmp	r3, #0
    7bb0:	d100      	bne.n	7bb4 <mac_process_beacon_frame+0x224>
    7bb2:	e097      	b.n	7ce4 <mac_process_beacon_frame+0x354>
			 * the same as an existing one, if all, the PAN Id, the
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
    7bb4:	7a2b      	ldrb	r3, [r5, #8]
    7bb6:	4699      	mov	r9, r3
    7bb8:	2b00      	cmp	r3, #0
    7bba:	d069      	beq.n	7c90 <mac_process_beacon_frame+0x300>
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
							WPAN_ADDRMODE_SHORT) {
						if (pand_long.CoordAddrSpec.Addr
								.short_address
    7bbc:	ab0e      	add	r3, sp, #56	; 0x38
    7bbe:	78da      	ldrb	r2, [r3, #3]
    7bc0:	7919      	ldrb	r1, [r3, #4]
    7bc2:	0209      	lsls	r1, r1, #8
    7bc4:	4311      	orrs	r1, r2
    7bc6:	9109      	str	r1, [sp, #36]	; 0x24
							matchflag = true;
							break;
						}
					} else {
						if (pand_long.CoordAddrSpec.Addr
								.long_address ==
    7bc8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7bca:	0201      	lsls	r1, r0, #8
    7bcc:	4311      	orrs	r1, r2
    7bce:	468a      	mov	sl, r1
    7bd0:	79da      	ldrb	r2, [r3, #7]
    7bd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7bd4:	021b      	lsls	r3, r3, #8
    7bd6:	4313      	orrs	r3, r2
    7bd8:	9305      	str	r3, [sp, #20]
    7bda:	464b      	mov	r3, r9
    7bdc:	3b01      	subs	r3, #1
    7bde:	b2db      	uxtb	r3, r3
    7be0:	3301      	adds	r3, #1
    7be2:	005a      	lsls	r2, r3, #1
    7be4:	18d3      	adds	r3, r2, r3
    7be6:	00da      	lsls	r2, r3, #3
    7be8:	1ad3      	subs	r3, r2, r3
    7bea:	9903      	ldr	r1, [sp, #12]
    7bec:	18cb      	adds	r3, r1, r3
    7bee:	1c08      	adds	r0, r1, #0
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
				if ((pand_long.CoordAddrSpec.PANId ==
						pand_long_start_p->CoordAddrSpec
						.PANId) &&
    7bf0:	7841      	ldrb	r1, [r0, #1]
    7bf2:	7882      	ldrb	r2, [r0, #2]
    7bf4:	0212      	lsls	r2, r2, #8
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
				if ((pand_long.CoordAddrSpec.PANId ==
    7bf6:	430a      	orrs	r2, r1
    7bf8:	4294      	cmp	r4, r2
    7bfa:	d12f      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
						pand_long_start_p->CoordAddrSpec
						.PANId) &&
    7bfc:	7802      	ldrb	r2, [r0, #0]
    7bfe:	42ba      	cmp	r2, r7
    7c00:	d12c      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
						(pand_long.CoordAddrSpec.
						AddrMode ==
						pand_long_start_p->CoordAddrSpec
						.AddrMode) &&
    7c02:	7ac2      	ldrb	r2, [r0, #11]
    7c04:	9904      	ldr	r1, [sp, #16]
    7c06:	428a      	cmp	r2, r1
    7c08:	d128      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
						(pand_long.LogicalChannel ==
						pand_long_start_p->
						LogicalChannel) &&
    7c0a:	7b02      	ldrb	r2, [r0, #12]
    7c0c:	9906      	ldr	r1, [sp, #24]
    7c0e:	428a      	cmp	r2, r1
    7c10:	d124      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
						(pand_long.ChannelPage ==
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
    7c12:	2f02      	cmp	r7, #2
    7c14:	d107      	bne.n	7c26 <mac_process_beacon_frame+0x296>
						if (pand_long.CoordAddrSpec.Addr
								.short_address
								==
								pand_long_start_p
								->CoordAddrSpec.
								Addr.
    7c16:	78c1      	ldrb	r1, [r0, #3]
    7c18:	7902      	ldrb	r2, [r0, #4]
    7c1a:	0212      	lsls	r2, r2, #8
						(pand_long.ChannelPage ==
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
							WPAN_ADDRMODE_SHORT) {
						if (pand_long.CoordAddrSpec.Addr
    7c1c:	430a      	orrs	r2, r1
    7c1e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7c20:	4291      	cmp	r1, r2
    7c22:	d11b      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
    7c24:	e05e      	b.n	7ce4 <mac_process_beacon_frame+0x354>
					} else {
						if (pand_long.CoordAddrSpec.Addr
								.long_address ==
								pand_long_start_p
								->CoordAddrSpec.
								Addr.
    7c26:	78c1      	ldrb	r1, [r0, #3]
    7c28:	7902      	ldrb	r2, [r0, #4]
    7c2a:	0212      	lsls	r2, r2, #8
    7c2c:	430a      	orrs	r2, r1
    7c2e:	7941      	ldrb	r1, [r0, #5]
    7c30:	0409      	lsls	r1, r1, #16
    7c32:	4311      	orrs	r1, r2
    7c34:	7982      	ldrb	r2, [r0, #6]
    7c36:	0612      	lsls	r2, r2, #24
    7c38:	430a      	orrs	r2, r1
    7c3a:	9203      	str	r2, [sp, #12]
    7c3c:	79c1      	ldrb	r1, [r0, #7]
    7c3e:	7a02      	ldrb	r2, [r0, #8]
    7c40:	0212      	lsls	r2, r2, #8
    7c42:	4311      	orrs	r1, r2
    7c44:	7a42      	ldrb	r2, [r0, #9]
    7c46:	0412      	lsls	r2, r2, #16
    7c48:	4311      	orrs	r1, r2
    7c4a:	7a82      	ldrb	r2, [r0, #10]
    7c4c:	0612      	lsls	r2, r2, #24
    7c4e:	4311      	orrs	r1, r2
							 * received */
							matchflag = true;
							break;
						}
					} else {
						if (pand_long.CoordAddrSpec.Addr
    7c50:	9a03      	ldr	r2, [sp, #12]
    7c52:	4592      	cmp	sl, r2
    7c54:	d102      	bne.n	7c5c <mac_process_beacon_frame+0x2cc>
    7c56:	9a05      	ldr	r2, [sp, #20]
    7c58:	428a      	cmp	r2, r1
    7c5a:	d043      	beq.n	7ce4 <mac_process_beacon_frame+0x354>
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
    7c5c:	3015      	adds	r0, #21
			 * the same as an existing one, if all, the PAN Id, the
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
    7c5e:	4298      	cmp	r0, r3
    7c60:	d1c6      	bne.n	7bf0 <mac_process_beacon_frame+0x260>
    7c62:	e18e      	b.n	7f82 <mac_process_beacon_frame+0x5f2>
    7c64:	200012c1 	.word	0x200012c1
    7c68:	20001364 	.word	0x20001364
    7c6c:	20001330 	.word	0x20001330
    7c70:	00007741 	.word	0x00007741
    7c74:	200012c3 	.word	0x200012c3
    7c78:	20001300 	.word	0x20001300
    7c7c:	00005aa9 	.word	0x00005aa9
    7c80:	20001374 	.word	0x20001374
    7c84:	0000556d 	.word	0x0000556d
    7c88:	200012c8 	.word	0x200012c8
    7c8c:	20001518 	.word	0x20001518
			 * left, it is put into the list
			 */
			if ((!matchflag) &&
					(msc->ResultListSize <
					MAX_PANDESCRIPTORS)) {
				memcpy(pand_long_start_p, &pand_long,
    7c90:	a90e      	add	r1, sp, #56	; 0x38
    7c92:	700f      	strb	r7, [r1, #0]
    7c94:	466b      	mov	r3, sp
    7c96:	3339      	adds	r3, #57	; 0x39
    7c98:	701c      	strb	r4, [r3, #0]
    7c9a:	0a22      	lsrs	r2, r4, #8
    7c9c:	705a      	strb	r2, [r3, #1]
    7c9e:	330a      	adds	r3, #10
    7ca0:	9804      	ldr	r0, [sp, #16]
    7ca2:	7018      	strb	r0, [r3, #0]
    7ca4:	ab11      	add	r3, sp, #68	; 0x44
    7ca6:	9a06      	ldr	r2, [sp, #24]
    7ca8:	701a      	strb	r2, [r3, #0]
    7caa:	3301      	adds	r3, #1
    7cac:	4658      	mov	r0, fp
    7cae:	7018      	strb	r0, [r3, #0]
    7cb0:	4658      	mov	r0, fp
    7cb2:	0a02      	lsrs	r2, r0, #8
    7cb4:	705a      	strb	r2, [r3, #1]
    7cb6:	3302      	adds	r3, #2
    7cb8:	9a07      	ldr	r2, [sp, #28]
    7cba:	701a      	strb	r2, [r3, #0]
    7cbc:	ab12      	add	r3, sp, #72	; 0x48
    7cbe:	9808      	ldr	r0, [sp, #32]
    7cc0:	7018      	strb	r0, [r3, #0]
    7cc2:	3301      	adds	r3, #1
    7cc4:	4642      	mov	r2, r8
    7cc6:	701a      	strb	r2, [r3, #0]
    7cc8:	4640      	mov	r0, r8
    7cca:	0a02      	lsrs	r2, r0, #8
    7ccc:	705a      	strb	r2, [r3, #1]
    7cce:	0c02      	lsrs	r2, r0, #16
    7cd0:	709a      	strb	r2, [r3, #2]
    7cd2:	0e02      	lsrs	r2, r0, #24
    7cd4:	70da      	strb	r2, [r3, #3]
    7cd6:	9803      	ldr	r0, [sp, #12]
    7cd8:	2215      	movs	r2, #21
    7cda:	4bb0      	ldr	r3, [pc, #704]	; (7f9c <mac_process_beacon_frame+0x60c>)
    7cdc:	4798      	blx	r3
						sizeof(pand_long));
				msc->ResultListSize++;
    7cde:	7a2b      	ldrb	r3, [r5, #8]
    7ce0:	3301      	adds	r3, #1
    7ce2:	722b      	strb	r3, [r5, #8]
	)

	/* The short and extended pending addresses are extracted from the
	 * beacon */
	numaddrshort
		= NUM_SHORT_PEND_ADDR(
    7ce4:	4bae      	ldr	r3, [pc, #696]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7ce6:	222a      	movs	r2, #42	; 0x2a
    7ce8:	5c9a      	ldrb	r2, [r3, r2]
    7cea:	2107      	movs	r1, #7
    7cec:	4011      	ands	r1, r2
    7cee:	468a      	mov	sl, r1
			mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);

	numaddrlong
		= NUM_LONG_PEND_ADDR(
    7cf0:	0652      	lsls	r2, r2, #25
    7cf2:	0f52      	lsrs	r2, r2, #29
    7cf4:	9205      	str	r2, [sp, #20]
	/*
	 * In all cases (PAN or device) if the payload is not equal to zero
	 * or macAutoRequest is false, MLME_BEACON_NOTIFY.indication is
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
    7cf6:	222f      	movs	r2, #47	; 0x2f
    7cf8:	5c9b      	ldrb	r3, [r3, r2]
    7cfa:	2b00      	cmp	r3, #0
    7cfc:	d103      	bne.n	7d06 <mac_process_beacon_frame+0x376>
			0) ||
			(!mac_pib.mac_AutoRequest)
    7cfe:	4ba9      	ldr	r3, [pc, #676]	; (7fa4 <mac_process_beacon_frame+0x614>)
	 * In all cases (PAN or device) if the payload is not equal to zero
	 * or macAutoRequest is false, MLME_BEACON_NOTIFY.indication is
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
			0) ||
    7d00:	7d5b      	ldrb	r3, [r3, #21]
    7d02:	2b00      	cmp	r3, #0
    7d04:	d173      	bne.n	7dee <mac_process_beacon_frame+0x45e>
			(!mac_pib.mac_AutoRequest)
			) {
		mlme_beacon_notify_ind_t *mbni
    7d06:	7833      	ldrb	r3, [r6, #0]
    7d08:	7875      	ldrb	r5, [r6, #1]
    7d0a:	022d      	lsls	r5, r5, #8
    7d0c:	431d      	orrs	r5, r3
    7d0e:	78b3      	ldrb	r3, [r6, #2]
    7d10:	041b      	lsls	r3, r3, #16
    7d12:	431d      	orrs	r5, r3
    7d14:	78f3      	ldrb	r3, [r6, #3]
    7d16:	061b      	lsls	r3, r3, #24
    7d18:	431d      	orrs	r5, r3
			= (mlme_beacon_notify_ind_t *)BMM_BUFFER_POINTER(((
					buffer_t *)beacon));

		/* The beacon notify indication structure is built */
		mbni->cmdcode       = MLME_BEACON_NOTIFY_INDICATION;
    7d1a:	2317      	movs	r3, #23
    7d1c:	702b      	strb	r3, [r5, #0]
		mbni->BSN           = mac_parse_data.sequence_number;
    7d1e:	49a0      	ldr	r1, [pc, #640]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7d20:	4689      	mov	r9, r1
    7d22:	790b      	ldrb	r3, [r1, #4]
    7d24:	706b      	strb	r3, [r5, #1]
		mbni->PANDescriptor = pand_long;
    7d26:	a90e      	add	r1, sp, #56	; 0x38
    7d28:	700f      	strb	r7, [r1, #0]
    7d2a:	466b      	mov	r3, sp
    7d2c:	3339      	adds	r3, #57	; 0x39
    7d2e:	701c      	strb	r4, [r3, #0]
    7d30:	0a24      	lsrs	r4, r4, #8
    7d32:	705c      	strb	r4, [r3, #1]
    7d34:	330a      	adds	r3, #10
    7d36:	9804      	ldr	r0, [sp, #16]
    7d38:	7018      	strb	r0, [r3, #0]
    7d3a:	ab11      	add	r3, sp, #68	; 0x44
    7d3c:	9a06      	ldr	r2, [sp, #24]
    7d3e:	701a      	strb	r2, [r3, #0]
    7d40:	3301      	adds	r3, #1
    7d42:	4658      	mov	r0, fp
    7d44:	7018      	strb	r0, [r3, #0]
    7d46:	4658      	mov	r0, fp
    7d48:	0a02      	lsrs	r2, r0, #8
    7d4a:	705a      	strb	r2, [r3, #1]
    7d4c:	3302      	adds	r3, #2
    7d4e:	9a07      	ldr	r2, [sp, #28]
    7d50:	701a      	strb	r2, [r3, #0]
    7d52:	ab12      	add	r3, sp, #72	; 0x48
    7d54:	9808      	ldr	r0, [sp, #32]
    7d56:	7018      	strb	r0, [r3, #0]
    7d58:	3301      	adds	r3, #1
    7d5a:	4642      	mov	r2, r8
    7d5c:	701a      	strb	r2, [r3, #0]
    7d5e:	4640      	mov	r0, r8
    7d60:	0a02      	lsrs	r2, r0, #8
    7d62:	705a      	strb	r2, [r3, #1]
    7d64:	0c02      	lsrs	r2, r0, #16
    7d66:	709a      	strb	r2, [r3, #2]
    7d68:	0e02      	lsrs	r2, r0, #24
    7d6a:	70da      	strb	r2, [r3, #3]
    7d6c:	1ca8      	adds	r0, r5, #2
    7d6e:	2215      	movs	r2, #21
    7d70:	4b8a      	ldr	r3, [pc, #552]	; (7f9c <mac_process_beacon_frame+0x60c>)
    7d72:	4798      	blx	r3
		mbni->PendAddrSpec
			= mac_parse_data.mac_payload_data.beacon_data.
    7d74:	232a      	movs	r3, #42	; 0x2a
    7d76:	4649      	mov	r1, r9
    7d78:	5ccb      	ldrb	r3, [r1, r3]
    7d7a:	75eb      	strb	r3, [r5, #23]
				pending_addr_spec;

		if ((numaddrshort > 0) || (numaddrlong > 0)) {
    7d7c:	9b05      	ldr	r3, [sp, #20]
    7d7e:	4652      	mov	r2, sl
    7d80:	4313      	orrs	r3, r2
    7d82:	d015      	beq.n	7db0 <mac_process_beacon_frame+0x420>
			mbni->AddrList
				= mac_parse_data.mac_payload_data.beacon_data
					.pending_addr_list;
    7d84:	4a86      	ldr	r2, [pc, #536]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7d86:	232b      	movs	r3, #43	; 0x2b
    7d88:	5cd1      	ldrb	r1, [r2, r3]
    7d8a:	232c      	movs	r3, #44	; 0x2c
    7d8c:	5cd3      	ldrb	r3, [r2, r3]
    7d8e:	021b      	lsls	r3, r3, #8
    7d90:	430b      	orrs	r3, r1
    7d92:	212d      	movs	r1, #45	; 0x2d
    7d94:	5c51      	ldrb	r1, [r2, r1]
    7d96:	0409      	lsls	r1, r1, #16
    7d98:	430b      	orrs	r3, r1
    7d9a:	212e      	movs	r1, #46	; 0x2e
    7d9c:	5c52      	ldrb	r2, [r2, r1]
    7d9e:	0612      	lsls	r2, r2, #24
    7da0:	4313      	orrs	r3, r2
			= mac_parse_data.mac_payload_data.beacon_data.
				pending_addr_spec;

		if ((numaddrshort > 0) || (numaddrlong > 0)) {
			mbni->AddrList
				= mac_parse_data.mac_payload_data.beacon_data
    7da2:	762b      	strb	r3, [r5, #24]
    7da4:	0a1a      	lsrs	r2, r3, #8
    7da6:	766a      	strb	r2, [r5, #25]
    7da8:	0c1a      	lsrs	r2, r3, #16
    7daa:	76aa      	strb	r2, [r5, #26]
    7dac:	0e1b      	lsrs	r3, r3, #24
    7dae:	76eb      	strb	r3, [r5, #27]
					.pending_addr_list;
		}

		mbni->sduLength
			= mac_parse_data.mac_payload_data.beacon_data.
    7db0:	4b7b      	ldr	r3, [pc, #492]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7db2:	222f      	movs	r2, #47	; 0x2f
    7db4:	5c9a      	ldrb	r2, [r3, r2]
    7db6:	772a      	strb	r2, [r5, #28]
				beacon_payload_len;
		mbni->sdu
			= mac_parse_data.mac_payload_data.beacon_data.
    7db8:	2230      	movs	r2, #48	; 0x30
    7dba:	5c99      	ldrb	r1, [r3, r2]
    7dbc:	2231      	movs	r2, #49	; 0x31
    7dbe:	5c9a      	ldrb	r2, [r3, r2]
    7dc0:	0212      	lsls	r2, r2, #8
    7dc2:	430a      	orrs	r2, r1
    7dc4:	2132      	movs	r1, #50	; 0x32
    7dc6:	5c59      	ldrb	r1, [r3, r1]
    7dc8:	0409      	lsls	r1, r1, #16
    7dca:	430a      	orrs	r2, r1
    7dcc:	2133      	movs	r1, #51	; 0x33
    7dce:	5c5b      	ldrb	r3, [r3, r1]
    7dd0:	061b      	lsls	r3, r3, #24
    7dd2:	4313      	orrs	r3, r2
    7dd4:	776b      	strb	r3, [r5, #29]
    7dd6:	0a1a      	lsrs	r2, r3, #8
    7dd8:	77aa      	strb	r2, [r5, #30]
    7dda:	0c1a      	lsrs	r2, r3, #16
    7ddc:	77ea      	strb	r2, [r5, #31]
    7dde:	0e1b      	lsrs	r3, r3, #24
    7de0:	2220      	movs	r2, #32
    7de2:	54ab      	strb	r3, [r5, r2]
		/*
		 * The beacon notify indication is given to the NHLE and then
		 * the buffer
		 * is freed up.
		 */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)beacon);
    7de4:	4870      	ldr	r0, [pc, #448]	; (7fa8 <mac_process_beacon_frame+0x618>)
    7de6:	1c31      	adds	r1, r6, #0
    7de8:	4b70      	ldr	r3, [pc, #448]	; (7fac <mac_process_beacon_frame+0x61c>)
    7dea:	4798      	blx	r3
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
			0) ||
			(!mac_pib.mac_AutoRequest)
			) {
    7dec:	e002      	b.n	7df4 <mac_process_beacon_frame+0x464>
		qmm_queue_append(&mac_nhle_q, (buffer_t *)beacon);
	} else
#endif /* (MAC_BEACON_NOTIFY_INDICATION == 1) */
	{
		/* Payload is not present, hence the buffer is freed here */
		bmm_buffer_free(beacon);
    7dee:	1c30      	adds	r0, r6, #0
    7df0:	4b6f      	ldr	r3, [pc, #444]	; (7fb0 <mac_process_beacon_frame+0x620>)
    7df2:	4798      	blx	r3
	}

	/* Handling of ancounced broadcast traffic by the parent. */
#ifdef BEACON_SUPPORT
	if (MAC_SCAN_IDLE == mac_scan_state) {
    7df4:	4b6f      	ldr	r3, [pc, #444]	; (7fb4 <mac_process_beacon_frame+0x624>)
    7df6:	781b      	ldrb	r3, [r3, #0]
    7df8:	2b00      	cmp	r3, #0
    7dfa:	d000      	beq.n	7dfe <mac_process_beacon_frame+0x46e>
    7dfc:	e0c7      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
		 * data at
		 * parent, the node needs to be awake until the received
		 * broadcast
		 * data has been received.
		 */
		if (mac_parse_data.fcf & FCF_FRAME_PENDING) {
    7dfe:	4b68      	ldr	r3, [pc, #416]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7e00:	781b      	ldrb	r3, [r3, #0]
    7e02:	06d8      	lsls	r0, r3, #27
    7e04:	d51a      	bpl.n	7e3c <mac_process_beacon_frame+0x4ac>
			mac_bc_data_indicated = true;
    7e06:	2201      	movs	r2, #1
    7e08:	4b6b      	ldr	r3, [pc, #428]	; (7fb8 <mac_process_beacon_frame+0x628>)
    7e0a:	701a      	strb	r2, [r3, #0]
			/*
			 * Start timer since the broadcast frame is expected
			 * within
			 * macMaxFrameTotalWaitTime symbols.
			 */
			if (MAC_POLL_IDLE == mac_poll_state) {
    7e0c:	4b6b      	ldr	r3, [pc, #428]	; (7fbc <mac_process_beacon_frame+0x62c>)
    7e0e:	781b      	ldrb	r3, [r3, #0]
    7e10:	2b00      	cmp	r3, #0
    7e12:	d116      	bne.n	7e42 <mac_process_beacon_frame+0x4b2>
				 * this timer can only be started, if we are not
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
    7e14:	4b63      	ldr	r3, [pc, #396]	; (7fa4 <mac_process_beacon_frame+0x614>)
    7e16:	7b1a      	ldrb	r2, [r3, #12]
    7e18:	7b59      	ldrb	r1, [r3, #13]
    7e1a:	0209      	lsls	r1, r1, #8
				 * re-used,
				 * this timer can only be started, if we are not
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
    7e1c:	4311      	orrs	r1, r2
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				if (MAC_SUCCESS !=
						pal_timer_start(T_Poll_Wait_Time,
    7e1e:	4b68      	ldr	r3, [pc, #416]	; (7fc0 <mac_process_beacon_frame+0x630>)
    7e20:	7818      	ldrb	r0, [r3, #0]
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    7e22:	0109      	lsls	r1, r1, #4
						response_timer);

				if (MAC_SUCCESS !=
						pal_timer_start(T_Poll_Wait_Time,
    7e24:	2300      	movs	r3, #0
    7e26:	9300      	str	r3, [sp, #0]
    7e28:	2200      	movs	r2, #0
    7e2a:	4b66      	ldr	r3, [pc, #408]	; (7fc4 <mac_process_beacon_frame+0x634>)
    7e2c:	4c66      	ldr	r4, [pc, #408]	; (7fc8 <mac_process_beacon_frame+0x638>)
    7e2e:	47a0      	blx	r4
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				if (MAC_SUCCESS !=
    7e30:	2800      	cmp	r0, #0
    7e32:	d006      	beq.n	7e42 <mac_process_beacon_frame+0x4b2>
						response_timer,
						TIMEOUT_RELATIVE,
						(FUNC_PTR)
						mac_t_wait_for_bc_time_cb,
						NULL)) {
					mac_t_wait_for_bc_time_cb(NULL);
    7e34:	2000      	movs	r0, #0
    7e36:	4b63      	ldr	r3, [pc, #396]	; (7fc4 <mac_process_beacon_frame+0x634>)
    7e38:	4798      	blx	r3
    7e3a:	e002      	b.n	7e42 <mac_process_beacon_frame+0x4b2>
				 * finished, this
				 * node will go back to sleep anyway.
				 */
			}
		} else {
			mac_bc_data_indicated = false;
    7e3c:	2200      	movs	r2, #0
    7e3e:	4b5e      	ldr	r3, [pc, #376]	; (7fb8 <mac_process_beacon_frame+0x628>)
    7e40:	701a      	strb	r2, [r3, #0]
#endif /* BEACON_SUPPORT */

	/* Handling of presented indirect traffic by the parent for this node.
	**/
#if ((MAC_INDIRECT_DATA_BASIC == 1) && (MAC_SYNC_REQUEST == 1))
	if (MAC_SCAN_IDLE == mac_scan_state) {
    7e42:	4b5c      	ldr	r3, [pc, #368]	; (7fb4 <mac_process_beacon_frame+0x624>)
    7e44:	781b      	ldrb	r3, [r3, #0]
    7e46:	2b00      	cmp	r3, #0
    7e48:	d000      	beq.n	7e4c <mac_process_beacon_frame+0x4bc>
    7e4a:	e0a0      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
		 * mlme_sync_request,
		 * then the pending address list of the beacon is examined to
		 * see
		 * if the node's parent has data for this node.
		 */
		if (mac_pib.mac_AutoRequest) {
    7e4c:	4b55      	ldr	r3, [pc, #340]	; (7fa4 <mac_process_beacon_frame+0x614>)
    7e4e:	7d5b      	ldrb	r3, [r3, #21]
    7e50:	2b00      	cmp	r3, #0
    7e52:	d100      	bne.n	7e56 <mac_process_beacon_frame+0x4c6>
    7e54:	e09b      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
			if (MAC_SYNC_NEVER != mac_sync_state) {
    7e56:	4b5d      	ldr	r3, [pc, #372]	; (7fcc <mac_process_beacon_frame+0x63c>)
    7e58:	781b      	ldrb	r3, [r3, #0]
    7e5a:	2b00      	cmp	r3, #0
    7e5c:	d100      	bne.n	7e60 <mac_process_beacon_frame+0x4d0>
    7e5e:	e096      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
				 * hence a data request
				 * is sent to the coordinator.
				 */
				uint16_t cur_short_addr;

				for (index = 0; index < numaddrshort; index++) {
    7e60:	4651      	mov	r1, sl
    7e62:	2900      	cmp	r1, #0
    7e64:	d032      	beq.n	7ecc <mac_process_beacon_frame+0x53c>
					cur_short_addr
						= convert_byte_array_to_16_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    7e66:	4a4e      	ldr	r2, [pc, #312]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7e68:	232b      	movs	r3, #43	; 0x2b
    7e6a:	5cd1      	ldrb	r1, [r2, r3]
    7e6c:	232c      	movs	r3, #44	; 0x2c
    7e6e:	5cd3      	ldrb	r3, [r2, r3]
    7e70:	021b      	lsls	r3, r3, #8
    7e72:	430b      	orrs	r3, r1
    7e74:	212d      	movs	r1, #45	; 0x2d
    7e76:	5c51      	ldrb	r1, [r2, r1]
    7e78:	0409      	lsls	r1, r1, #16
    7e7a:	430b      	orrs	r3, r1
    7e7c:	212e      	movs	r1, #46	; 0x2e
    7e7e:	5c52      	ldrb	r2, [r2, r1]
    7e80:	0612      	lsls	r2, r2, #24
    7e82:	4313      	orrs	r3, r2
								pending_addr_list
								+
								index *
								sizeof(uint16_t)));
					if (cur_short_addr ==
							tal_pib.ShortAddress) {
    7e84:	4a52      	ldr	r2, [pc, #328]	; (7fd0 <mac_process_beacon_frame+0x640>)
    7e86:	7c11      	ldrb	r1, [r2, #16]
    7e88:	7c50      	ldrb	r0, [r2, #17]
    7e8a:	0200      	lsls	r0, r0, #8
    7e8c:	4308      	orrs	r0, r1
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    7e8e:	785a      	ldrb	r2, [r3, #1]
    7e90:	0212      	lsls	r2, r2, #8
    7e92:	7819      	ldrb	r1, [r3, #0]
								beacon_data.
								pending_addr_list
								+
								index *
								sizeof(uint16_t)));
					if (cur_short_addr ==
    7e94:	430a      	orrs	r2, r1
    7e96:	4290      	cmp	r0, r2
    7e98:	d110      	bne.n	7ebc <mac_process_beacon_frame+0x52c>
    7e9a:	e007      	b.n	7eac <mac_process_beacon_frame+0x51c>
    7e9c:	1c1a      	adds	r2, r3, #0
    7e9e:	7859      	ldrb	r1, [r3, #1]
    7ea0:	3302      	adds	r3, #2
    7ea2:	0209      	lsls	r1, r1, #8
    7ea4:	7812      	ldrb	r2, [r2, #0]
    7ea6:	430a      	orrs	r2, r1
    7ea8:	4282      	cmp	r2, r0
    7eaa:	d10d      	bne.n	7ec8 <mac_process_beacon_frame+0x538>
						 * to get the pending data
						 */
#if (_DEBUG_ > 0)
						status =
#endif
						mac_build_and_tx_data_req(false,
    7eac:	2300      	movs	r3, #0
    7eae:	9300      	str	r3, [sp, #0]
    7eb0:	2000      	movs	r0, #0
    7eb2:	2100      	movs	r1, #0
    7eb4:	2200      	movs	r2, #0
    7eb6:	4c47      	ldr	r4, [pc, #284]	; (7fd4 <mac_process_beacon_frame+0x644>)
    7eb8:	47a0      	blx	r4
								0);

#if (_DEBUG_ > 0)
						Assert(status == true);
#endif
						return;
    7eba:	e068      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
    7ebc:	3302      	adds	r3, #2
    7ebe:	4654      	mov	r4, sl
    7ec0:	3c01      	subs	r4, #1
    7ec2:	b2e4      	uxtb	r4, r4
    7ec4:	0064      	lsls	r4, r4, #1
    7ec6:	191c      	adds	r4, r3, r4
				 * hence a data request
				 * is sent to the coordinator.
				 */
				uint16_t cur_short_addr;

				for (index = 0; index < numaddrshort; index++) {
    7ec8:	42a3      	cmp	r3, r4
    7eca:	d1e7      	bne.n	7e9c <mac_process_beacon_frame+0x50c>
				 * the pending extended address in the beacon
				 * frame
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
    7ecc:	9a05      	ldr	r2, [sp, #20]
    7ece:	2a00      	cmp	r2, #0
    7ed0:	d05d      	beq.n	7f8e <mac_process_beacon_frame+0x5fe>
    7ed2:	4653      	mov	r3, sl
    7ed4:	005e      	lsls	r6, r3, #1
    7ed6:	4652      	mov	r2, sl
    7ed8:	3204      	adds	r2, #4
    7eda:	9b05      	ldr	r3, [sp, #20]
    7edc:	3b01      	subs	r3, #1
    7ede:	b2db      	uxtb	r3, r3
    7ee0:	009b      	lsls	r3, r3, #2
    7ee2:	18d3      	adds	r3, r2, r3
    7ee4:	005b      	lsls	r3, r3, #1
    7ee6:	469b      	mov	fp, r3
					cur_long_addr
						= convert_byte_array_to_64_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    7ee8:	4d2d      	ldr	r5, [pc, #180]	; (7fa0 <mac_process_beacon_frame+0x610>)
    7eea:	202b      	movs	r0, #43	; 0x2b
    7eec:	4682      	mov	sl, r0
    7eee:	212c      	movs	r1, #44	; 0x2c
    7ef0:	4689      	mov	r9, r1
    7ef2:	222d      	movs	r2, #45	; 0x2d
    7ef4:	4690      	mov	r8, r2
    7ef6:	232e      	movs	r3, #46	; 0x2e
    7ef8:	469c      	mov	ip, r3
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
					cur_long_addr
						= convert_byte_array_to_64_bit((
    7efa:	2700      	movs	r7, #0
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
							tal_pib.IeeeAddress) {
    7efc:	4c34      	ldr	r4, [pc, #208]	; (7fd0 <mac_process_beacon_frame+0x640>)
					cur_long_addr
						= convert_byte_array_to_64_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    7efe:	4650      	mov	r0, sl
    7f00:	5c2b      	ldrb	r3, [r5, r0]
    7f02:	4649      	mov	r1, r9
    7f04:	5c68      	ldrb	r0, [r5, r1]
    7f06:	0200      	lsls	r0, r0, #8
    7f08:	4318      	orrs	r0, r3
    7f0a:	4642      	mov	r2, r8
    7f0c:	5cab      	ldrb	r3, [r5, r2]
    7f0e:	041b      	lsls	r3, r3, #16
    7f10:	4318      	orrs	r0, r3
    7f12:	4661      	mov	r1, ip
    7f14:	5c6b      	ldrb	r3, [r5, r1]
    7f16:	061b      	lsls	r3, r3, #24
    7f18:	4318      	orrs	r0, r3
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
					cur_long_addr
						= convert_byte_array_to_64_bit((
    7f1a:	1980      	adds	r0, r0, r6
    7f1c:	1c3b      	adds	r3, r7, #0

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    7f1e:	5cc1      	ldrb	r1, [r0, r3]
    7f20:	aa0c      	add	r2, sp, #48	; 0x30
    7f22:	5499      	strb	r1, [r3, r2]
    7f24:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    7f26:	2b08      	cmp	r3, #8
    7f28:	d1f9      	bne.n	7f1e <mac_process_beacon_frame+0x58e>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    7f2a:	980d      	ldr	r0, [sp, #52]	; 0x34
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
							tal_pib.IeeeAddress) {
    7f2c:	7822      	ldrb	r2, [r4, #0]
    7f2e:	7863      	ldrb	r3, [r4, #1]
    7f30:	021b      	lsls	r3, r3, #8
    7f32:	4313      	orrs	r3, r2
    7f34:	78a2      	ldrb	r2, [r4, #2]
    7f36:	0412      	lsls	r2, r2, #16
    7f38:	4313      	orrs	r3, r2
    7f3a:	78e2      	ldrb	r2, [r4, #3]
    7f3c:	0612      	lsls	r2, r2, #24
    7f3e:	4313      	orrs	r3, r2
    7f40:	7921      	ldrb	r1, [r4, #4]
    7f42:	7962      	ldrb	r2, [r4, #5]
    7f44:	0212      	lsls	r2, r2, #8
    7f46:	430a      	orrs	r2, r1
    7f48:	79a1      	ldrb	r1, [r4, #6]
    7f4a:	0409      	lsls	r1, r1, #16
    7f4c:	430a      	orrs	r2, r1
    7f4e:	79e1      	ldrb	r1, [r4, #7]
    7f50:	0609      	lsls	r1, r1, #24
    7f52:	430a      	orrs	r2, r1
								sizeof(uint16_t)
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
    7f54:	990c      	ldr	r1, [sp, #48]	; 0x30
    7f56:	428b      	cmp	r3, r1
    7f58:	d109      	bne.n	7f6e <mac_process_beacon_frame+0x5de>
    7f5a:	4282      	cmp	r2, r0
    7f5c:	d107      	bne.n	7f6e <mac_process_beacon_frame+0x5de>
						 * the pending data
						 */
#if (_DEBUG_ > 0)
						status =
#endif
						mac_build_and_tx_data_req(false,
    7f5e:	2300      	movs	r3, #0
    7f60:	9300      	str	r3, [sp, #0]
    7f62:	2000      	movs	r0, #0
    7f64:	2101      	movs	r1, #1
    7f66:	2200      	movs	r2, #0
    7f68:	4c1a      	ldr	r4, [pc, #104]	; (7fd4 <mac_process_beacon_frame+0x644>)
    7f6a:	47a0      	blx	r4
								0);

#if (_DEBUG_ > 0)
						Assert(status == true);
#endif
						return;
    7f6c:	e00f      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
    7f6e:	3608      	adds	r6, #8
				 * the pending extended address in the beacon
				 * frame
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
    7f70:	455e      	cmp	r6, fp
    7f72:	d1c4      	bne.n	7efe <mac_process_beacon_frame+0x56e>
    7f74:	e00b      	b.n	7f8e <mac_process_beacon_frame+0x5fe>
    7f76:	4c18      	ldr	r4, [pc, #96]	; (7fd8 <mac_process_beacon_frame+0x648>)
 *
 * @param beacon Pointer to the buffer in which the beacon was received
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
    7f78:	2700      	movs	r7, #0
    7f7a:	2500      	movs	r5, #0
							0 ==
							--mac_dev_gts_table[
								table_index].
							GtsPersistCount) {
						gts_char.GtsCharType
							= GTS_ALLOCATE;
    7f7c:	2220      	movs	r2, #32
    7f7e:	4691      	mov	r9, r2
    7f80:	e54c      	b.n	7a1c <mac_process_beacon_frame+0x8c>
    7f82:	9003      	str	r0, [sp, #12]
			/*
			 * If the PAN descriptor is not in the current list, and
			 * there is space
			 * left, it is put into the list
			 */
			if ((!matchflag) &&
    7f84:	464b      	mov	r3, r9
    7f86:	2b04      	cmp	r3, #4
    7f88:	d800      	bhi.n	7f8c <mac_process_beacon_frame+0x5fc>
    7f8a:	e681      	b.n	7c90 <mac_process_beacon_frame+0x300>
    7f8c:	e6aa      	b.n	7ce4 <mac_process_beacon_frame+0x354>
			}
		} /* (mac_pib.mac_AutoRequest) */
	} /* (MAC_SCAN_IDLE == mac_scan_state) */

#endif /* (MAC_INDIRECT_DATA_BASIC == 1) && (MAC_SYNC_REQUEST == 1)) */
} /* mac_process_beacon_frame() */
    7f8e:	b015      	add	sp, #84	; 0x54
    7f90:	bc3c      	pop	{r2, r3, r4, r5}
    7f92:	4690      	mov	r8, r2
    7f94:	4699      	mov	r9, r3
    7f96:	46a2      	mov	sl, r4
    7f98:	46ab      	mov	fp, r5
    7f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f9c:	0000cf81 	.word	0x0000cf81
    7fa0:	20001330 	.word	0x20001330
    7fa4:	20001300 	.word	0x20001300
    7fa8:	20001368 	.word	0x20001368
    7fac:	0000a041 	.word	0x0000a041
    7fb0:	00009e85 	.word	0x00009e85
    7fb4:	200012c1 	.word	0x200012c1
    7fb8:	2000131a 	.word	0x2000131a
    7fbc:	200012a9 	.word	0x200012a9
    7fc0:	200013e9 	.word	0x200013e9
    7fc4:	00007959 	.word	0x00007959
    7fc8:	00009db5 	.word	0x00009db5
    7fcc:	200012c2 	.word	0x200012c2
    7fd0:	20001518 	.word	0x20001518
    7fd4:	000045fd 	.word	0x000045fd
    7fd8:	2000137b 	.word	0x2000137b

00007fdc <find_buffer_cb>:
 * @return 1 if address matches, 0 otherwise
 */

static uint8_t find_buffer_cb(void *buf, void *buffer)
{
	uint8_t *buf_body = (uint8_t *)BMM_BUFFER_POINTER((buffer_t *)buffer);
    7fdc:	780a      	ldrb	r2, [r1, #0]
    7fde:	784b      	ldrb	r3, [r1, #1]
    7fe0:	021b      	lsls	r3, r3, #8
    7fe2:	4313      	orrs	r3, r2
    7fe4:	788a      	ldrb	r2, [r1, #2]
    7fe6:	0412      	lsls	r2, r2, #16
    7fe8:	4313      	orrs	r3, r2
    7fea:	78ca      	ldrb	r2, [r1, #3]
    7fec:	0612      	lsls	r2, r2, #24
    7fee:	4313      	orrs	r3, r2
	if (buf == buf_body) {
    7ff0:	1ac0      	subs	r0, r0, r3
    7ff2:	4243      	negs	r3, r0
    7ff4:	4158      	adcs	r0, r3
    7ff6:	b2c0      	uxtb	r0, r0
		return 1;
	}

	return 0;
}
    7ff8:	4770      	bx	lr
    7ffa:	46c0      	nop			; (mov r8, r8)

00007ffc <remove_frame_from_indirect_q>:
 *
 * @param f_ptr Pointer to frame_info_t structure of previously transmitted
 * frame
 */
static void remove_frame_from_indirect_q(frame_info_t *f_ptr)
{
    7ffc:	b500      	push	{lr}
    7ffe:	b083      	sub	sp, #12
	search_t find_buf;

	find_buf.criteria_func = find_buffer_cb;
    8000:	4b09      	ldr	r3, [pc, #36]	; (8028 <remove_frame_from_indirect_q+0x2c>)
    8002:	9300      	str	r3, [sp, #0]

	/* Update the address to be searched */
	find_buf.handle = (void *)f_ptr->buffer_header;
    8004:	7842      	ldrb	r2, [r0, #1]
    8006:	7883      	ldrb	r3, [r0, #2]
    8008:	021b      	lsls	r3, r3, #8
    800a:	4313      	orrs	r3, r2
    800c:	78c2      	ldrb	r2, [r0, #3]
    800e:	0412      	lsls	r2, r2, #16
    8010:	4313      	orrs	r3, r2
    8012:	7902      	ldrb	r2, [r0, #4]
    8014:	0612      	lsls	r2, r2, #24
    8016:	4313      	orrs	r3, r2
    8018:	9301      	str	r3, [sp, #4]

	qmm_queue_remove(&indirect_data_q, &find_buf);
    801a:	4804      	ldr	r0, [pc, #16]	; (802c <remove_frame_from_indirect_q+0x30>)
    801c:	4669      	mov	r1, sp
    801e:	4b04      	ldr	r3, [pc, #16]	; (8030 <remove_frame_from_indirect_q+0x34>)
    8020:	4798      	blx	r3
}
    8022:	b003      	add	sp, #12
    8024:	bd00      	pop	{pc}
    8026:	46c0      	nop			; (mov r8, r8)
    8028:	00007fdd 	.word	0x00007fdd
    802c:	20001294 	.word	0x20001294
    8030:	0000a0c5 	.word	0x0000a0c5

00008034 <tal_tx_frame_done_cb>:
 *
 * @param status Status of transmission
 * @param frame Specifies pointer to the transmitted frame
 */
void tal_tx_frame_done_cb(retval_t status, frame_info_t *frame)
{
    8034:	b530      	push	{r4, r5, lr}
    8036:	b085      	sub	sp, #20
    8038:	1c05      	adds	r5, r0, #0
    803a:	1c0c      	adds	r4, r1, #0
	/* Frame transmission completed, set dispatcher to not busy */
	MAKE_MAC_NOT_BUSY();
    803c:	2200      	movs	r2, #0
    803e:	4bd6      	ldr	r3, [pc, #856]	; (8398 <tal_tx_frame_done_cb+0x364>)
    8040:	701a      	strb	r2, [r3, #0]

#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
	(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1))
	/* If ack requested and ack not received, or ack not requested */
	if (
		((MAC_SCAN_ACTIVE == mac_scan_state) &&
    8042:	4bd6      	ldr	r3, [pc, #856]	; (839c <tal_tx_frame_done_cb+0x368>)
    8044:	781b      	ldrb	r3, [r3, #0]
	MAKE_MAC_NOT_BUSY();

#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
	(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1))
	/* If ack requested and ack not received, or ack not requested */
	if (
    8046:	2b02      	cmp	r3, #2
    8048:	d103      	bne.n	8052 <tal_tx_frame_done_cb+0x1e>
		((MAC_SCAN_ACTIVE == mac_scan_state) &&
    804a:	780b      	ldrb	r3, [r1, #0]
    804c:	2b07      	cmp	r3, #7
    804e:	d109      	bne.n	8064 <tal_tx_frame_done_cb+0x30>
    8050:	e004      	b.n	805c <tal_tx_frame_done_cb+0x28>
		(frame->msg_type == BEACONREQUEST)) ||
    8052:	2b03      	cmp	r3, #3
    8054:	d106      	bne.n	8064 <tal_tx_frame_done_cb+0x30>
		((MAC_SCAN_ORPHAN == mac_scan_state) &&
    8056:	780b      	ldrb	r3, [r1, #0]
    8058:	2b06      	cmp	r3, #6
    805a:	d103      	bne.n	8064 <tal_tx_frame_done_cb+0x30>
		(frame->msg_type == ORPHANNOTIFICATION))
		) {
		mac_scan_send_complete(status);
    805c:	1c28      	adds	r0, r5, #0
    805e:	4bd0      	ldr	r3, [pc, #832]	; (83a0 <tal_tx_frame_done_cb+0x36c>)
    8060:	4798      	blx	r3
    8062:	e1d3      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
 * @param tx_status Status of transmission
 * @param frame Pointer to the transmitted frame
 */
static void mac_process_tal_tx_status(retval_t tx_status, frame_info_t *frame)
{
	switch (frame->msg_type) {
    8064:	7823      	ldrb	r3, [r4, #0]
    8066:	2b0e      	cmp	r3, #14
    8068:	d900      	bls.n	806c <tal_tx_frame_done_cb+0x38>
    806a:	e1cd      	b.n	8408 <tal_tx_frame_done_cb+0x3d4>
    806c:	009b      	lsls	r3, r3, #2
    806e:	4acd      	ldr	r2, [pc, #820]	; (83a4 <tal_tx_frame_done_cb+0x370>)
    8070:	58d3      	ldr	r3, [r2, r3]
    8072:	469f      	mov	pc, r3
	case MCPS_MESSAGE:
#if (MAC_INDIRECT_DATA_FFD == 1)
		if (frame->indirect_in_transit) {
    8074:	7a23      	ldrb	r3, [r4, #8]
    8076:	2b00      	cmp	r3, #0
    8078:	d021      	beq.n	80be <tal_tx_frame_done_cb+0x8a>
			/* Clear indirect in transmit flag */
			frame->indirect_in_transit = false;
    807a:	2300      	movs	r3, #0
    807c:	7223      	strb	r3, [r4, #8]
			if ((tx_status == MAC_SUCCESS) ||
    807e:	2d00      	cmp	r5, #0
    8080:	d001      	beq.n	8086 <tal_tx_frame_done_cb+0x52>
    8082:	2d87      	cmp	r5, #135	; 0x87
    8084:	d177      	bne.n	8176 <tal_tx_frame_done_cb+0x142>
					(tx_status == TAL_FRAME_PENDING)) {
				remove_frame_from_indirect_q(frame);
    8086:	1c20      	adds	r0, r4, #0
    8088:	4bc7      	ldr	r3, [pc, #796]	; (83a8 <tal_tx_frame_done_cb+0x374>)
    808a:	4798      	blx	r3

				buffer_t *mcps_buf = frame->buffer_header;
    808c:	7863      	ldrb	r3, [r4, #1]
    808e:	78a0      	ldrb	r0, [r4, #2]
    8090:	0200      	lsls	r0, r0, #8
    8092:	4318      	orrs	r0, r3
    8094:	78e3      	ldrb	r3, [r4, #3]
    8096:	041b      	lsls	r3, r3, #16
    8098:	4318      	orrs	r0, r3
    809a:	7923      	ldrb	r3, [r4, #4]
    809c:	061b      	lsls	r3, r3, #24
    809e:	4318      	orrs	r0, r3

				/* Create the MCPS DATA confirmation message */
				mac_gen_mcps_data_conf((buffer_t *)mcps_buf,
    80a0:	7962      	ldrb	r2, [r4, #5]
    80a2:	7b61      	ldrb	r1, [r4, #13]
    80a4:	7ba3      	ldrb	r3, [r4, #14]
    80a6:	021b      	lsls	r3, r3, #8
    80a8:	430b      	orrs	r3, r1
    80aa:	7be1      	ldrb	r1, [r4, #15]
    80ac:	0409      	lsls	r1, r1, #16
    80ae:	430b      	orrs	r3, r1
    80b0:	7c21      	ldrb	r1, [r4, #16]
    80b2:	0609      	lsls	r1, r1, #24
    80b4:	430b      	orrs	r3, r1
    80b6:	1c29      	adds	r1, r5, #0
    80b8:	4cbc      	ldr	r4, [pc, #752]	; (83ac <tal_tx_frame_done_cb+0x378>)
    80ba:	47a0      	blx	r4
    80bc:	e05b      	b.n	8176 <tal_tx_frame_done_cb+0x142>
#endif  /* ENABLE_TSTAMP */
			}
		} else /* Not indirect */
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
#ifdef GTS_SUPPORT
		if (frame->gts_queue) {
    80be:	7a62      	ldrb	r2, [r4, #9]
    80c0:	7aa3      	ldrb	r3, [r4, #10]
    80c2:	021b      	lsls	r3, r3, #8
    80c4:	4313      	orrs	r3, r2
    80c6:	7ae2      	ldrb	r2, [r4, #11]
    80c8:	0412      	lsls	r2, r2, #16
    80ca:	4313      	orrs	r3, r2
    80cc:	7b22      	ldrb	r2, [r4, #12]
    80ce:	0612      	lsls	r2, r2, #24
    80d0:	4313      	orrs	r3, r2
    80d2:	d038      	beq.n	8146 <tal_tx_frame_done_cb+0x112>
			if ((tx_status == MAC_SUCCESS) ||
    80d4:	2d00      	cmp	r5, #0
    80d6:	d001      	beq.n	80dc <tal_tx_frame_done_cb+0xa8>
    80d8:	2d87      	cmp	r5, #135	; 0x87
    80da:	d14c      	bne.n	8176 <tal_tx_frame_done_cb+0x142>
					(tx_status == TAL_FRAME_PENDING)) {
				handle_gts_data_tx_end();
    80dc:	4bb4      	ldr	r3, [pc, #720]	; (83b0 <tal_tx_frame_done_cb+0x37c>)
    80de:	4798      	blx	r3
#ifdef GTS_SUPPORT
static void remove_frame_from_gts_q(frame_info_t *f_ptr)
{
	search_t find_buf;

	find_buf.criteria_func = find_buffer_cb;
    80e0:	4bb4      	ldr	r3, [pc, #720]	; (83b4 <tal_tx_frame_done_cb+0x380>)
    80e2:	9302      	str	r3, [sp, #8]

	/* Update the address to be searched */
	find_buf.handle = (void *)f_ptr->buffer_header;
    80e4:	7862      	ldrb	r2, [r4, #1]
    80e6:	78a3      	ldrb	r3, [r4, #2]
    80e8:	021b      	lsls	r3, r3, #8
    80ea:	4313      	orrs	r3, r2
    80ec:	78e2      	ldrb	r2, [r4, #3]
    80ee:	0412      	lsls	r2, r2, #16
    80f0:	4313      	orrs	r3, r2
    80f2:	7922      	ldrb	r2, [r4, #4]
    80f4:	0612      	lsls	r2, r2, #24
    80f6:	4313      	orrs	r3, r2
    80f8:	9303      	str	r3, [sp, #12]

	qmm_queue_remove(f_ptr->gts_queue, &find_buf);
    80fa:	7a63      	ldrb	r3, [r4, #9]
    80fc:	7aa0      	ldrb	r0, [r4, #10]
    80fe:	0200      	lsls	r0, r0, #8
    8100:	4318      	orrs	r0, r3
    8102:	7ae3      	ldrb	r3, [r4, #11]
    8104:	041b      	lsls	r3, r3, #16
    8106:	4318      	orrs	r0, r3
    8108:	7b23      	ldrb	r3, [r4, #12]
    810a:	061b      	lsls	r3, r3, #24
    810c:	4318      	orrs	r0, r3
    810e:	a902      	add	r1, sp, #8
    8110:	4ba9      	ldr	r3, [pc, #676]	; (83b8 <tal_tx_frame_done_cb+0x384>)
    8112:	4798      	blx	r3
			if ((tx_status == MAC_SUCCESS) ||
					(tx_status == TAL_FRAME_PENDING)) {
				handle_gts_data_tx_end();
				remove_frame_from_gts_q(frame);

				buffer_t *mcps_buf = frame->buffer_header;
    8114:	7863      	ldrb	r3, [r4, #1]
    8116:	78a0      	ldrb	r0, [r4, #2]
    8118:	0200      	lsls	r0, r0, #8
    811a:	4318      	orrs	r0, r3
    811c:	78e3      	ldrb	r3, [r4, #3]
    811e:	041b      	lsls	r3, r3, #16
    8120:	4318      	orrs	r0, r3
    8122:	7923      	ldrb	r3, [r4, #4]
    8124:	061b      	lsls	r3, r3, #24
    8126:	4318      	orrs	r0, r3

				/* Create the MCPS DATA confirmation message */
				mac_gen_mcps_data_conf((buffer_t *)mcps_buf,
    8128:	7962      	ldrb	r2, [r4, #5]
    812a:	7b61      	ldrb	r1, [r4, #13]
    812c:	7ba3      	ldrb	r3, [r4, #14]
    812e:	021b      	lsls	r3, r3, #8
    8130:	430b      	orrs	r3, r1
    8132:	7be1      	ldrb	r1, [r4, #15]
    8134:	0409      	lsls	r1, r1, #16
    8136:	430b      	orrs	r3, r1
    8138:	7c21      	ldrb	r1, [r4, #16]
    813a:	0609      	lsls	r1, r1, #24
    813c:	430b      	orrs	r3, r1
    813e:	1c29      	adds	r1, r5, #0
    8140:	4c9a      	ldr	r4, [pc, #616]	; (83ac <tal_tx_frame_done_cb+0x378>)
    8142:	47a0      	blx	r4
    8144:	e017      	b.n	8176 <tal_tx_frame_done_cb+0x142>
#endif  /* ENABLE_TSTAMP */
			}
		} else
#endif
		{
			buffer_t *mcps_buf = frame->buffer_header;
    8146:	7863      	ldrb	r3, [r4, #1]
    8148:	78a2      	ldrb	r2, [r4, #2]
    814a:	0212      	lsls	r2, r2, #8
    814c:	431a      	orrs	r2, r3
    814e:	78e3      	ldrb	r3, [r4, #3]
    8150:	041b      	lsls	r3, r3, #16
    8152:	4313      	orrs	r3, r2
    8154:	7920      	ldrb	r0, [r4, #4]
    8156:	0600      	lsls	r0, r0, #24
    8158:	4318      	orrs	r0, r3

			/* Create the MCPS DATA confirmation message */
			mac_gen_mcps_data_conf((buffer_t *)mcps_buf,
    815a:	7962      	ldrb	r2, [r4, #5]
    815c:	7b61      	ldrb	r1, [r4, #13]
    815e:	7ba3      	ldrb	r3, [r4, #14]
    8160:	021b      	lsls	r3, r3, #8
    8162:	430b      	orrs	r3, r1
    8164:	7be1      	ldrb	r1, [r4, #15]
    8166:	0409      	lsls	r1, r1, #16
    8168:	4319      	orrs	r1, r3
    816a:	7c23      	ldrb	r3, [r4, #16]
    816c:	061b      	lsls	r3, r3, #24
    816e:	430b      	orrs	r3, r1
    8170:	1c29      	adds	r1, r5, #0
    8172:	4c8e      	ldr	r4, [pc, #568]	; (83ac <tal_tx_frame_done_cb+0x378>)
    8174:	47a0      	blx	r4
					frame->msduHandle);
#endif  /* ENABLE_TSTAMP */
		}

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8176:	4b91      	ldr	r3, [pc, #580]	; (83bc <tal_tx_frame_done_cb+0x388>)
    8178:	4798      	blx	r3
    817a:	e147      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		break;

#if (MAC_INDIRECT_DATA_FFD == 1)
	case NULL_FRAME:
		/* Free the buffer allocated for the Null data frame */
		bmm_buffer_free(frame->buffer_header);
    817c:	7863      	ldrb	r3, [r4, #1]
    817e:	78a0      	ldrb	r0, [r4, #2]
    8180:	0200      	lsls	r0, r0, #8
    8182:	4318      	orrs	r0, r3
    8184:	78e3      	ldrb	r3, [r4, #3]
    8186:	041b      	lsls	r3, r3, #16
    8188:	4318      	orrs	r0, r3
    818a:	7923      	ldrb	r3, [r4, #4]
    818c:	061b      	lsls	r3, r3, #24
    818e:	4318      	orrs	r0, r3
    8190:	4b8b      	ldr	r3, [pc, #556]	; (83c0 <tal_tx_frame_done_cb+0x38c>)
    8192:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8194:	4b89      	ldr	r3, [pc, #548]	; (83bc <tal_tx_frame_done_cb+0x388>)
    8196:	4798      	blx	r3
    8198:	e138      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
	case DISASSOCIATIONNOTIFICATION:
#if (MAC_DISASSOCIATION_FFD_SUPPORT == 1)
		if (frame->indirect_in_transit) {
    819a:	7a23      	ldrb	r3, [r4, #8]
    819c:	2b00      	cmp	r3, #0
    819e:	d016      	beq.n	81ce <tal_tx_frame_done_cb+0x19a>
			/* Clear indirect in transmit flag */
			frame->indirect_in_transit = false;
    81a0:	2300      	movs	r3, #0
    81a2:	7223      	strb	r3, [r4, #8]
			if ((tx_status == MAC_SUCCESS) ||
    81a4:	2d00      	cmp	r5, #0
    81a6:	d001      	beq.n	81ac <tal_tx_frame_done_cb+0x178>
    81a8:	2d87      	cmp	r5, #135	; 0x87
    81aa:	d11d      	bne.n	81e8 <tal_tx_frame_done_cb+0x1b4>
					(tx_status == TAL_FRAME_PENDING)) {
				remove_frame_from_indirect_q(frame);
    81ac:	1c20      	adds	r0, r4, #0
    81ae:	4b7e      	ldr	r3, [pc, #504]	; (83a8 <tal_tx_frame_done_cb+0x374>)
    81b0:	4798      	blx	r3
				/*
				 * Prepare disassociation confirm message after
				 * transmission of
				 * the disassociation notification frame.
				 */
				mac_prep_disassoc_conf(frame->buffer_header,
    81b2:	7863      	ldrb	r3, [r4, #1]
    81b4:	78a0      	ldrb	r0, [r4, #2]
    81b6:	0200      	lsls	r0, r0, #8
    81b8:	4318      	orrs	r0, r3
    81ba:	78e3      	ldrb	r3, [r4, #3]
    81bc:	041b      	lsls	r3, r3, #16
    81be:	4318      	orrs	r0, r3
    81c0:	7923      	ldrb	r3, [r4, #4]
    81c2:	061b      	lsls	r3, r3, #24
    81c4:	4318      	orrs	r0, r3
    81c6:	1c29      	adds	r1, r5, #0
    81c8:	4b7e      	ldr	r3, [pc, #504]	; (83c4 <tal_tx_frame_done_cb+0x390>)
    81ca:	4798      	blx	r3
    81cc:	e00c      	b.n	81e8 <tal_tx_frame_done_cb+0x1b4>
			/*
			 * Prepare disassociation confirm message after
			 * transmission of
			 * the disassociation notification frame.
			 */
			mac_prep_disassoc_conf(frame->buffer_header,
    81ce:	7863      	ldrb	r3, [r4, #1]
    81d0:	78a0      	ldrb	r0, [r4, #2]
    81d2:	0200      	lsls	r0, r0, #8
    81d4:	4318      	orrs	r0, r3
    81d6:	78e3      	ldrb	r3, [r4, #3]
    81d8:	041b      	lsls	r3, r3, #16
    81da:	4318      	orrs	r0, r3
    81dc:	7923      	ldrb	r3, [r4, #4]
    81de:	061b      	lsls	r3, r3, #24
    81e0:	4318      	orrs	r0, r3
    81e2:	1c29      	adds	r1, r5, #0
    81e4:	4b77      	ldr	r3, [pc, #476]	; (83c4 <tal_tx_frame_done_cb+0x390>)
    81e6:	4798      	blx	r3
		/*
		 * Only an associated device should go to idle on transmission
		 * of a
		 * disassociation frame.
		 */
		if (MAC_ASSOCIATED == mac_state) {
    81e8:	4b77      	ldr	r3, [pc, #476]	; (83c8 <tal_tx_frame_done_cb+0x394>)
    81ea:	781b      	ldrb	r3, [r3, #0]
    81ec:	2b01      	cmp	r3, #1
    81ee:	d101      	bne.n	81f4 <tal_tx_frame_done_cb+0x1c0>
			/*
			 * Entering sleep mode is already done implicitly in
			 * mac_idle_trans().
			 */
			mac_idle_trans();
    81f0:	4b76      	ldr	r3, [pc, #472]	; (83cc <tal_tx_frame_done_cb+0x398>)
    81f2:	4798      	blx	r3
		}

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    81f4:	4b71      	ldr	r3, [pc, #452]	; (83bc <tal_tx_frame_done_cb+0x388>)
    81f6:	4798      	blx	r3
    81f8:	e108      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		break;
#endif  /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case ASSOCIATIONREQUEST:
		if ((MAC_NO_ACK == tx_status) ||
    81fa:	2308      	movs	r3, #8
    81fc:	1c2a      	adds	r2, r5, #0
    81fe:	439a      	bics	r2, r3
    8200:	2ae1      	cmp	r2, #225	; 0xe1
    8202:	d110      	bne.n	8226 <tal_tx_frame_done_cb+0x1f2>
			 * On a successful association, the
			 * actual value will be filled in based on the response
			 * to the
			 * data request obtained from the coordinator.
			 */
			mac_gen_mlme_associate_conf(frame->buffer_header,
    8204:	7863      	ldrb	r3, [r4, #1]
    8206:	78a0      	ldrb	r0, [r4, #2]
    8208:	0200      	lsls	r0, r0, #8
    820a:	4318      	orrs	r0, r3
    820c:	78e3      	ldrb	r3, [r4, #3]
    820e:	041b      	lsls	r3, r3, #16
    8210:	4318      	orrs	r0, r3
    8212:	7923      	ldrb	r3, [r4, #4]
    8214:	061b      	lsls	r3, r3, #24
    8216:	4318      	orrs	r0, r3
    8218:	1c29      	adds	r1, r5, #0
    821a:	4a6d      	ldr	r2, [pc, #436]	; (83d0 <tal_tx_frame_done_cb+0x39c>)
    821c:	4b6d      	ldr	r3, [pc, #436]	; (83d4 <tal_tx_frame_done_cb+0x3a0>)
    821e:	4798      	blx	r3
					tx_status, BROADCAST);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    8220:	4b66      	ldr	r3, [pc, #408]	; (83bc <tal_tx_frame_done_cb+0x388>)
    8222:	4798      	blx	r3
    8224:	e0f2      	b.n	840c <tal_tx_frame_done_cb+0x3d8>

				break;
			}
#endif /* TEST_HARNESS */

			mac_poll_state = MAC_AWAIT_ASSOC_RESPONSE;
    8226:	2201      	movs	r2, #1
    8228:	4b6b      	ldr	r3, [pc, #428]	; (83d8 <tal_tx_frame_done_cb+0x3a4>)
    822a:	701a      	strb	r2, [r3, #0]
			{
				uint8_t status;
				uint32_t response_timer;

				/* Start the response wait timer */
				response_timer = mac_pib.mac_ResponseWaitTime;
    822c:	4b6b      	ldr	r3, [pc, #428]	; (83dc <tal_tx_frame_done_cb+0x3a8>)
    822e:	7b9a      	ldrb	r2, [r3, #14]
    8230:	7bd9      	ldrb	r1, [r3, #15]
    8232:	0209      	lsls	r1, r1, #8
    8234:	4311      	orrs	r1, r2
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    8236:	4b6a      	ldr	r3, [pc, #424]	; (83e0 <tal_tx_frame_done_cb+0x3ac>)
    8238:	7818      	ldrb	r0, [r3, #0]
				uint8_t status;
				uint32_t response_timer;

				/* Start the response wait timer */
				response_timer = mac_pib.mac_ResponseWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    823a:	0109      	lsls	r1, r1, #4
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    823c:	2300      	movs	r3, #0
    823e:	9300      	str	r3, [sp, #0]
    8240:	2200      	movs	r2, #0
    8242:	4b68      	ldr	r3, [pc, #416]	; (83e4 <tal_tx_frame_done_cb+0x3b0>)
    8244:	4c68      	ldr	r4, [pc, #416]	; (83e8 <tal_tx_frame_done_cb+0x3b4>)
    8246:	47a0      	blx	r4
						NULL);

#if (_DEBUG_ > 0)
				Assert(MAC_SUCCESS == status);
#endif
				if (MAC_SUCCESS != status) {
    8248:	2800      	cmp	r0, #0
    824a:	d100      	bne.n	824e <tal_tx_frame_done_cb+0x21a>
    824c:	e0de      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
					mac_t_response_wait_cb(NULL);
    824e:	2000      	movs	r0, #0
    8250:	4b64      	ldr	r3, [pc, #400]	; (83e4 <tal_tx_frame_done_cb+0x3b0>)
    8252:	4798      	blx	r3
    8254:	e0da      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		                    **/
	case DATAREQUEST_IMPL_POLL: /* Implicit poll without MLME-POLL.request
		                    **/
	{
		/* Free the data_request buffer */
		bmm_buffer_free(frame->buffer_header);
    8256:	7863      	ldrb	r3, [r4, #1]
    8258:	78a0      	ldrb	r0, [r4, #2]
    825a:	0200      	lsls	r0, r0, #8
    825c:	4318      	orrs	r0, r3
    825e:	78e3      	ldrb	r3, [r4, #3]
    8260:	041b      	lsls	r3, r3, #16
    8262:	4318      	orrs	r0, r3
    8264:	7923      	ldrb	r3, [r4, #4]
    8266:	061b      	lsls	r3, r3, #24
    8268:	4318      	orrs	r0, r3
    826a:	4b55      	ldr	r3, [pc, #340]	; (83c0 <tal_tx_frame_done_cb+0x38c>)
    826c:	4798      	blx	r3
		 * In case we are in the middle of an association procedure,
		 * we nothing here, but keep in the same state.
		 * Also the poll timer is NOT canceled here, because it acts
		 * as a timer for the entire association procedure.
		 */
		if (MAC_AWAIT_ASSOC_RESPONSE != mac_poll_state) {
    826e:	4b5a      	ldr	r3, [pc, #360]	; (83d8 <tal_tx_frame_done_cb+0x3a4>)
    8270:	781b      	ldrb	r3, [r3, #0]
    8272:	2b01      	cmp	r3, #1
    8274:	d100      	bne.n	8278 <tal_tx_frame_done_cb+0x244>
    8276:	e0c9      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
			if (DATAREQUEST == frame->msg_type) {
    8278:	7823      	ldrb	r3, [r4, #0]
    827a:	2b04      	cmp	r3, #4
    827c:	d11b      	bne.n	82b6 <tal_tx_frame_done_cb+0x282>
				/* Explicit poll caused by MLME-POLL.request */
				if (TAL_FRAME_PENDING != tx_status) {
    827e:	2d87      	cmp	r5, #135	; 0x87
    8280:	d015      	beq.n	82ae <tal_tx_frame_done_cb+0x27a>
					/* Reuse the poll request buffer for
					 * poll confirmation */
					mlme_poll_conf_t *mpc
    8282:	4a5a      	ldr	r2, [pc, #360]	; (83ec <tal_tx_frame_done_cb+0x3b8>)
    8284:	6813      	ldr	r3, [r2, #0]
    8286:	7818      	ldrb	r0, [r3, #0]
    8288:	7859      	ldrb	r1, [r3, #1]
    828a:	0209      	lsls	r1, r1, #8
    828c:	4301      	orrs	r1, r0
    828e:	7898      	ldrb	r0, [r3, #2]
    8290:	0400      	lsls	r0, r0, #16
    8292:	4301      	orrs	r1, r0
    8294:	78db      	ldrb	r3, [r3, #3]
    8296:	061b      	lsls	r3, r3, #24
    8298:	430b      	orrs	r3, r1
							*)
							BMM_BUFFER_POINTER
							(
							(buffer_t *)mac_conf_buf_ptr);

					mpc->cmdcode = MLME_POLL_CONFIRM;
    829a:	2123      	movs	r1, #35	; 0x23
    829c:	7019      	strb	r1, [r3, #0]
					mpc->status = tx_status;
    829e:	705d      	strb	r5, [r3, #1]
					qmm_queue_append(&mac_nhle_q,
    82a0:	6811      	ldr	r1, [r2, #0]
    82a2:	4853      	ldr	r0, [pc, #332]	; (83f0 <tal_tx_frame_done_cb+0x3bc>)
    82a4:	4b53      	ldr	r3, [pc, #332]	; (83f4 <tal_tx_frame_done_cb+0x3c0>)
    82a6:	4798      	blx	r3
							(buffer_t *)mac_conf_buf_ptr);

					/* Set radio to sleep if allowed */
					mac_sleep_trans();
    82a8:	4b44      	ldr	r3, [pc, #272]	; (83bc <tal_tx_frame_done_cb+0x388>)
    82aa:	4798      	blx	r3
    82ac:	e0ae      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
					return;
				}

				/* Wait for data reception */
				mac_poll_state = MAC_POLL_EXPLICIT;
    82ae:	2202      	movs	r2, #2
    82b0:	4b49      	ldr	r3, [pc, #292]	; (83d8 <tal_tx_frame_done_cb+0x3a4>)
    82b2:	701a      	strb	r2, [r3, #0]
    82b4:	e00a      	b.n	82cc <tal_tx_frame_done_cb+0x298>
			} else {
				if ((MAC_NO_ACK != tx_status) &&
    82b6:	2308      	movs	r3, #8
    82b8:	439d      	bics	r5, r3
    82ba:	2de1      	cmp	r5, #225	; 0xe1
    82bc:	d003      	beq.n	82c6 <tal_tx_frame_done_cb+0x292>
					 * Sucessful transmission of Data
					 * Request frame due to
					 * implicit poll without explicit poll
					 * request.
					 */
					mac_poll_state = MAC_POLL_IMPLICIT;
    82be:	2203      	movs	r2, #3
    82c0:	4b45      	ldr	r3, [pc, #276]	; (83d8 <tal_tx_frame_done_cb+0x3a4>)
    82c2:	701a      	strb	r2, [r3, #0]
    82c4:	e002      	b.n	82cc <tal_tx_frame_done_cb+0x298>
				} else {
					/* Data request for implicit poll could
					 * not be sent. */
					/* Set radio to sleep if allowed */
					mac_sleep_trans();
    82c6:	4b3d      	ldr	r3, [pc, #244]	; (83bc <tal_tx_frame_done_cb+0x388>)
    82c8:	4798      	blx	r3
    82ca:	e09f      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
				 * Start T_Poll_Wait_Time only if we are not in
				 * the
				 * middle of an association.
				 */
				response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
    82cc:	4b43      	ldr	r3, [pc, #268]	; (83dc <tal_tx_frame_done_cb+0x3a8>)
    82ce:	7b1a      	ldrb	r2, [r3, #12]
    82d0:	7b59      	ldrb	r1, [r3, #13]
    82d2:	0209      	lsls	r1, r1, #8
    82d4:	4311      	orrs	r1, r2
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    82d6:	4b42      	ldr	r3, [pc, #264]	; (83e0 <tal_tx_frame_done_cb+0x3ac>)
    82d8:	7818      	ldrb	r0, [r3, #0]
				 * the
				 * middle of an association.
				 */
				response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    82da:	0109      	lsls	r1, r1, #4
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    82dc:	2300      	movs	r3, #0
    82de:	9300      	str	r3, [sp, #0]
    82e0:	2200      	movs	r2, #0
    82e2:	4b45      	ldr	r3, [pc, #276]	; (83f8 <tal_tx_frame_done_cb+0x3c4>)
    82e4:	4c40      	ldr	r4, [pc, #256]	; (83e8 <tal_tx_frame_done_cb+0x3b4>)
    82e6:	47a0      	blx	r4

				/*
				 * If we are waiting for a pending frame,
				 * the MAC needs to remain busy.
				 */
				MAKE_MAC_BUSY();
    82e8:	2201      	movs	r2, #1
    82ea:	4b2b      	ldr	r3, [pc, #172]	; (8398 <tal_tx_frame_done_cb+0x364>)
    82ec:	701a      	strb	r2, [r3, #0]

				if (MAC_SUCCESS != status) {
    82ee:	2800      	cmp	r0, #0
    82f0:	d100      	bne.n	82f4 <tal_tx_frame_done_cb+0x2c0>
    82f2:	e08b      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
					mac_t_poll_wait_time_cb(NULL);
    82f4:	2000      	movs	r0, #0
    82f6:	4b40      	ldr	r3, [pc, #256]	; (83f8 <tal_tx_frame_done_cb+0x3c4>)
    82f8:	4798      	blx	r3
    82fa:	e087      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		/*
		 * Association Response is ALWAYS indirect, so not further check
		 * for
		 * indirect_in_transit required, but clear the flag.
		 */
		frame->indirect_in_transit = false;
    82fc:	2300      	movs	r3, #0
    82fe:	7223      	strb	r3, [r4, #8]
		if ((tx_status == MAC_SUCCESS) ||
    8300:	2d00      	cmp	r5, #0
    8302:	d001      	beq.n	8308 <tal_tx_frame_done_cb+0x2d4>
    8304:	2d87      	cmp	r5, #135	; 0x87
    8306:	d10f      	bne.n	8328 <tal_tx_frame_done_cb+0x2f4>
			 * reused
			 * for the comm status indication buffer and would be
			 * invalid
			 * afterwards.
			 */
			remove_frame_from_indirect_q(frame);
    8308:	1c20      	adds	r0, r4, #0
    830a:	4b27      	ldr	r3, [pc, #156]	; (83a8 <tal_tx_frame_done_cb+0x374>)
    830c:	4798      	blx	r3

			mac_mlme_comm_status(tx_status, frame->buffer_header);
    830e:	7863      	ldrb	r3, [r4, #1]
    8310:	78a1      	ldrb	r1, [r4, #2]
    8312:	0209      	lsls	r1, r1, #8
    8314:	4319      	orrs	r1, r3
    8316:	78e3      	ldrb	r3, [r4, #3]
    8318:	041b      	lsls	r3, r3, #16
    831a:	4319      	orrs	r1, r3
    831c:	7923      	ldrb	r3, [r4, #4]
    831e:	061b      	lsls	r3, r3, #24
    8320:	4319      	orrs	r1, r3
    8322:	1c28      	adds	r0, r5, #0
    8324:	4b35      	ldr	r3, [pc, #212]	; (83fc <tal_tx_frame_done_cb+0x3c8>)
    8326:	4798      	blx	r3
		}

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8328:	4b24      	ldr	r3, [pc, #144]	; (83bc <tal_tx_frame_done_cb+0x388>)
    832a:	4798      	blx	r3
    832c:	e06e      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		break;
#endif  /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_ORPHAN_INDICATION_RESPONSE == 1)
	case ORPHANREALIGNMENT:
		mac_mlme_comm_status(tx_status,
    832e:	7863      	ldrb	r3, [r4, #1]
    8330:	78a1      	ldrb	r1, [r4, #2]
    8332:	0209      	lsls	r1, r1, #8
    8334:	4319      	orrs	r1, r3
    8336:	78e3      	ldrb	r3, [r4, #3]
    8338:	041b      	lsls	r3, r3, #16
    833a:	4319      	orrs	r1, r3
    833c:	7923      	ldrb	r3, [r4, #4]
    833e:	061b      	lsls	r3, r3, #24
    8340:	4319      	orrs	r1, r3
    8342:	1c28      	adds	r0, r5, #0
    8344:	4b2d      	ldr	r3, [pc, #180]	; (83fc <tal_tx_frame_done_cb+0x3c8>)
    8346:	4798      	blx	r3
				frame->buffer_header);

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8348:	4b1c      	ldr	r3, [pc, #112]	; (83bc <tal_tx_frame_done_cb+0x388>)
    834a:	4798      	blx	r3
    834c:	e05e      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
	case PANIDCONFLICTNOTIFICAION:

		/* Free the buffer allocated for the Pan-Id conflict
		 * notification frame */
		bmm_buffer_free(frame->buffer_header);
    834e:	7863      	ldrb	r3, [r4, #1]
    8350:	78a0      	ldrb	r0, [r4, #2]
    8352:	0200      	lsls	r0, r0, #8
    8354:	4318      	orrs	r0, r3
    8356:	78e3      	ldrb	r3, [r4, #3]
    8358:	041b      	lsls	r3, r3, #16
    835a:	4318      	orrs	r0, r3
    835c:	7923      	ldrb	r3, [r4, #4]
    835e:	061b      	lsls	r3, r3, #24
    8360:	4318      	orrs	r0, r3
    8362:	4b17      	ldr	r3, [pc, #92]	; (83c0 <tal_tx_frame_done_cb+0x38c>)
    8364:	4798      	blx	r3

		/* Generate a sync loss to the higher layer. */
		mac_sync_loss(MAC_PAN_ID_CONFLICT);
    8366:	20ee      	movs	r0, #238	; 0xee
    8368:	4b25      	ldr	r3, [pc, #148]	; (8400 <tal_tx_frame_done_cb+0x3cc>)
    836a:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    836c:	4b13      	ldr	r3, [pc, #76]	; (83bc <tal_tx_frame_done_cb+0x388>)
    836e:	4798      	blx	r3
    8370:	e04c      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		 * The coordinator realignment command has been sent out
		 * successfully. Hence the MAC should be updated with the new
		 * parameters given in the MLME.START_request with
		 * coordinator realignment command
		 */
		mac_coord_realignment_command_tx_success(tx_status,
    8372:	7863      	ldrb	r3, [r4, #1]
    8374:	78a1      	ldrb	r1, [r4, #2]
    8376:	0209      	lsls	r1, r1, #8
    8378:	4319      	orrs	r1, r3
    837a:	78e3      	ldrb	r3, [r4, #3]
    837c:	041b      	lsls	r3, r3, #16
    837e:	4319      	orrs	r1, r3
    8380:	7923      	ldrb	r3, [r4, #4]
    8382:	061b      	lsls	r3, r3, #24
    8384:	4319      	orrs	r1, r3
    8386:	1c28      	adds	r0, r5, #0
    8388:	4b1e      	ldr	r3, [pc, #120]	; (8404 <tal_tx_frame_done_cb+0x3d0>)
    838a:	4798      	blx	r3
				frame->buffer_header);

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    838c:	4b0b      	ldr	r3, [pc, #44]	; (83bc <tal_tx_frame_done_cb+0x388>)
    838e:	4798      	blx	r3
    8390:	e03c      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
		 * instead, which needs to be freed up.
		 */
		bmm_buffer_free(frame->buffer_header);
#endif  /* No BEACON_SUPPORT */
		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8392:	4b0a      	ldr	r3, [pc, #40]	; (83bc <tal_tx_frame_done_cb+0x388>)
    8394:	4798      	blx	r3
    8396:	e039      	b.n	840c <tal_tx_frame_done_cb+0x3d8>
    8398:	20001365 	.word	0x20001365
    839c:	200012c1 	.word	0x200012c1
    83a0:	00008bf9 	.word	0x00008bf9
    83a4:	0000f4b8 	.word	0x0000f4b8
    83a8:	00007ffd 	.word	0x00007ffd
    83ac:	000063cd 	.word	0x000063cd
    83b0:	00005fb9 	.word	0x00005fb9
    83b4:	00007fdd 	.word	0x00007fdd
    83b8:	0000a0c5 	.word	0x0000a0c5
    83bc:	00006e09 	.word	0x00006e09
    83c0:	00009e85 	.word	0x00009e85
    83c4:	00004f99 	.word	0x00004f99
    83c8:	20001364 	.word	0x20001364
    83cc:	0000712d 	.word	0x0000712d
    83d0:	0000ffff 	.word	0x0000ffff
    83d4:	00002601 	.word	0x00002601
    83d8:	200012a9 	.word	0x200012a9
    83dc:	20001300 	.word	0x20001300
    83e0:	200013e9 	.word	0x200013e9
    83e4:	00002bdd 	.word	0x00002bdd
    83e8:	00009db5 	.word	0x00009db5
    83ec:	200012c8 	.word	0x200012c8
    83f0:	20001368 	.word	0x20001368
    83f4:	0000a041 	.word	0x0000a041
    83f8:	000078c5 	.word	0x000078c5
    83fc:	00006cdd 	.word	0x00006cdd
    8400:	000092a5 	.word	0x000092a5
    8404:	000091bd 	.word	0x000091bd
	default:
#if (_DEBUG_ > 0)
		Assert("Unknown message type" == 0);
#endif
		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8408:	4b01      	ldr	r3, [pc, #4]	; (8410 <tal_tx_frame_done_cb+0x3dc>)
    840a:	4798      	blx	r3
#endif /* ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) ||
	 *(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)) */
	{
		mac_process_tal_tx_status(status, frame);
	}
}
    840c:	b005      	add	sp, #20
    840e:	bd30      	pop	{r4, r5, pc}
    8410:	00006e09 	.word	0x00006e09

00008414 <mac_t_rx_off_cb>:
 * of the PHY_RX_ON period.
 *
 * @param callback_parameter Callback parameter
 */
static void mac_t_rx_off_cb(void *callback_parameter)
{
    8414:	b510      	push	{r4, lr}
    8416:	b082      	sub	sp, #8
	/*
	 * Rx is disabled.
	 * This will make sure that the radio will be put to sleep in function
	 * mac_sleep_trans().
	 */
	mac_rx_enabled = false;
    8418:	2200      	movs	r2, #0
    841a:	4b0e      	ldr	r3, [pc, #56]	; (8454 <mac_t_rx_off_cb+0x40>)
    841c:	701a      	strb	r2, [r3, #0]
	 * In case macRxOnWhenIdle is not set, the radio is put to PHY_TRX_OFF
	 * state, until the return status does not match the desired radio
	 * state,
	 * i.e. PHY_TRX_OFF
	 */
	if (!mac_pib.mac_RxOnWhenIdle) {
    841e:	4b0e      	ldr	r3, [pc, #56]	; (8458 <mac_t_rx_off_cb+0x44>)
    8420:	7e1b      	ldrb	r3, [r3, #24]
    8422:	2b00      	cmp	r3, #0
    8424:	d114      	bne.n	8450 <mac_t_rx_off_cb+0x3c>
		/*
		 * In case the radio is awake, we need to switch RX off.
		 */
		if (RADIO_AWAKE == mac_radio_sleep_state) {
    8426:	4b0d      	ldr	r3, [pc, #52]	; (845c <mac_t_rx_off_cb+0x48>)
    8428:	781b      	ldrb	r3, [r3, #0]
    842a:	2b00      	cmp	r3, #0
    842c:	d110      	bne.n	8450 <mac_t_rx_off_cb+0x3c>
			status = tal_rx_enable(PHY_TRX_OFF);
    842e:	2008      	movs	r0, #8
    8430:	4b0b      	ldr	r3, [pc, #44]	; (8460 <mac_t_rx_off_cb+0x4c>)
    8432:	4798      	blx	r3

			if (status != PHY_TRX_OFF) {
    8434:	2808      	cmp	r0, #8
    8436:	d009      	beq.n	844c <mac_t_rx_off_cb+0x38>
				 * timer again
				 * for a very short time with the same callback
				 * returning
				 * here very soon.
				 */
				pal_timer_start(T_Rx_Enable,
    8438:	4b0a      	ldr	r3, [pc, #40]	; (8464 <mac_t_rx_off_cb+0x50>)
    843a:	7818      	ldrb	r0, [r3, #0]
    843c:	2300      	movs	r3, #0
    843e:	9300      	str	r3, [sp, #0]
    8440:	2180      	movs	r1, #128	; 0x80
    8442:	2200      	movs	r2, #0
    8444:	4b08      	ldr	r3, [pc, #32]	; (8468 <mac_t_rx_off_cb+0x54>)
    8446:	4c09      	ldr	r4, [pc, #36]	; (846c <mac_t_rx_off_cb+0x58>)
    8448:	47a0      	blx	r4
				/*
				 * Return now, since the TAL is still busy, so
				 * radio cannot go
				 * to sleep for now.
				 */
				return;
    844a:	e001      	b.n	8450 <mac_t_rx_off_cb+0x3c>
			} else {
				/* Set radio to sleep if allowed */
				mac_sleep_trans();
    844c:	4b08      	ldr	r3, [pc, #32]	; (8470 <mac_t_rx_off_cb+0x5c>)
    844e:	4798      	blx	r3
			}
		}
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    8450:	b002      	add	sp, #8
    8452:	bd10      	pop	{r4, pc}
    8454:	2000131b 	.word	0x2000131b
    8458:	20001300 	.word	0x20001300
    845c:	20001366 	.word	0x20001366
    8460:	0000b201 	.word	0x0000b201
    8464:	200013ea 	.word	0x200013ea
    8468:	00008415 	.word	0x00008415
    846c:	00009db5 	.word	0x00009db5
    8470:	00006e09 	.word	0x00006e09

00008474 <gen_rx_enable_conf>:
 *
 * @param buf Buffer for rx enable confirmation.
 * @param status Status of attempt to switch receiver on.
 */
static void gen_rx_enable_conf(buffer_t *buf, uint8_t status)
{
    8474:	b508      	push	{r3, lr}
    8476:	1c03      	adds	r3, r0, #0
	mlme_rx_enable_conf_t *rec
    8478:	7800      	ldrb	r0, [r0, #0]
    847a:	785a      	ldrb	r2, [r3, #1]
    847c:	0212      	lsls	r2, r2, #8
    847e:	4302      	orrs	r2, r0
    8480:	7898      	ldrb	r0, [r3, #2]
    8482:	0400      	lsls	r0, r0, #16
    8484:	4302      	orrs	r2, r0
    8486:	78d8      	ldrb	r0, [r3, #3]
    8488:	0600      	lsls	r0, r0, #24
    848a:	4302      	orrs	r2, r0
		= (mlme_rx_enable_conf_t *)BMM_BUFFER_POINTER(buf);

	rec->cmdcode = MLME_RX_ENABLE_CONFIRM;
    848c:	2021      	movs	r0, #33	; 0x21
    848e:	7010      	strb	r0, [r2, #0]
	rec->status = status;
    8490:	7051      	strb	r1, [r2, #1]
	qmm_queue_append(&mac_nhle_q, buf);
    8492:	4802      	ldr	r0, [pc, #8]	; (849c <gen_rx_enable_conf+0x28>)
    8494:	1c19      	adds	r1, r3, #0
    8496:	4b02      	ldr	r3, [pc, #8]	; (84a0 <gen_rx_enable_conf+0x2c>)
    8498:	4798      	blx	r3
}
    849a:	bd08      	pop	{r3, pc}
    849c:	20001368 	.word	0x20001368
    84a0:	0000a041 	.word	0x0000a041

000084a4 <handle_rx_on>:
 *
 * @param rx_on_duration_symbols Duration in symbols that the reciever is
 *                               switched on.
 */
static void handle_rx_on(uint32_t rx_on_duration_symbols, uint8_t *m)
{
    84a4:	b570      	push	{r4, r5, r6, lr}
    84a6:	b082      	sub	sp, #8
    84a8:	1c04      	adds	r4, r0, #0
    84aa:	1c0d      	adds	r5, r1, #0
static uint8_t mac_rx_enable()
{
	uint8_t status;

	/* Wake up the radio first */
	mac_trx_wakeup();
    84ac:	4b18      	ldr	r3, [pc, #96]	; (8510 <handle_rx_on+0x6c>)
    84ae:	4798      	blx	r3

	/* Turn the receiver on immediately. */
	status = tal_rx_enable(PHY_RX_ON);
    84b0:	2006      	movs	r0, #6
    84b2:	4b18      	ldr	r3, [pc, #96]	; (8514 <handle_rx_on+0x70>)
    84b4:	4798      	blx	r3
    84b6:	1c06      	adds	r6, r0, #0

	/* Rx is enabled */
	mac_rx_enabled = true;
    84b8:	2201      	movs	r2, #1
    84ba:	4b17      	ldr	r3, [pc, #92]	; (8518 <handle_rx_on+0x74>)
    84bc:	701a      	strb	r2, [r3, #0]
	 * TODO: Once it is possible to restart a timer even if it is
	 * already running, this could be improved by simply calling
	 * function pal_timer_start() without this previous check using
	 * function pal_is_timer_running().
	 */
	if (pal_is_timer_running(T_Rx_Enable)) {
    84be:	4b17      	ldr	r3, [pc, #92]	; (851c <handle_rx_on+0x78>)
    84c0:	7818      	ldrb	r0, [r3, #0]
    84c2:	4b17      	ldr	r3, [pc, #92]	; (8520 <handle_rx_on+0x7c>)
    84c4:	4798      	blx	r3
    84c6:	2800      	cmp	r0, #0
    84c8:	d003      	beq.n	84d2 <handle_rx_on+0x2e>
		/*
		 * Rx-Enable timer is already running, so we need to stopp it
		 * first
		 * before it will be started.
		 */
		pal_timer_stop(T_Rx_Enable);
    84ca:	4b14      	ldr	r3, [pc, #80]	; (851c <handle_rx_on+0x78>)
    84cc:	7818      	ldrb	r0, [r3, #0]
    84ce:	4b15      	ldr	r3, [pc, #84]	; (8524 <handle_rx_on+0x80>)
    84d0:	4798      	blx	r3
	/*
	 * Start timer for the Rx On duration of the radio being on
	 * in order to switch it off later again.
	 */
	timer_status
		= pal_timer_start(T_Rx_Enable,
    84d2:	4b12      	ldr	r3, [pc, #72]	; (851c <handle_rx_on+0x78>)
    84d4:	7818      	ldrb	r0, [r3, #0]
    84d6:	0121      	lsls	r1, r4, #4
    84d8:	2200      	movs	r2, #0
    84da:	9200      	str	r2, [sp, #0]
    84dc:	4b12      	ldr	r3, [pc, #72]	; (8528 <handle_rx_on+0x84>)
    84de:	4c13      	ldr	r4, [pc, #76]	; (852c <handle_rx_on+0x88>)
    84e0:	47a0      	blx	r4

	/*
	 * Send the confirm immediately depending on the status of
	 * the timer start and the Rx Status
	 */
	if (MAC_SUCCESS != timer_status) {
    84e2:	2800      	cmp	r0, #0
    84e4:	d007      	beq.n	84f6 <handle_rx_on+0x52>
		gen_rx_enable_conf((buffer_t *)m,
    84e6:	1c28      	adds	r0, r5, #0
    84e8:	21e8      	movs	r1, #232	; 0xe8
    84ea:	4b11      	ldr	r3, [pc, #68]	; (8530 <handle_rx_on+0x8c>)
    84ec:	4798      	blx	r3
				(uint8_t)MAC_INVALID_PARAMETER);
		/* Do house-keeeping and turn radio off. */
		mac_t_rx_off_cb(NULL);
    84ee:	2000      	movs	r0, #0
    84f0:	4b0d      	ldr	r3, [pc, #52]	; (8528 <handle_rx_on+0x84>)
    84f2:	4798      	blx	r3
    84f4:	e00a      	b.n	850c <handle_rx_on+0x68>
	} else if (PHY_RX_ON != rx_enable_status) {
    84f6:	2e06      	cmp	r6, #6
    84f8:	d004      	beq.n	8504 <handle_rx_on+0x60>
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_TX_ACTIVE);
    84fa:	1c28      	adds	r0, r5, #0
    84fc:	21f2      	movs	r1, #242	; 0xf2
    84fe:	4b0c      	ldr	r3, [pc, #48]	; (8530 <handle_rx_on+0x8c>)
    8500:	4798      	blx	r3
    8502:	e003      	b.n	850c <handle_rx_on+0x68>
	} else {
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_SUCCESS);
    8504:	1c28      	adds	r0, r5, #0
    8506:	2100      	movs	r1, #0
    8508:	4b09      	ldr	r3, [pc, #36]	; (8530 <handle_rx_on+0x8c>)
    850a:	4798      	blx	r3
	}

	return;
}
    850c:	b002      	add	sp, #8
    850e:	bd70      	pop	{r4, r5, r6, pc}
    8510:	00006e69 	.word	0x00006e69
    8514:	0000b201 	.word	0x0000b201
    8518:	2000131b 	.word	0x2000131b
    851c:	200013ea 	.word	0x200013ea
    8520:	00009ddd 	.word	0x00009ddd
    8524:	00009d79 	.word	0x00009d79
    8528:	00008415 	.word	0x00008415
    852c:	00009db5 	.word	0x00009db5
    8530:	00008475 	.word	0x00008475

00008534 <mac_t_rx_on_cb>:
 *
 * @param req_buffer Pointer to the MLME-RX-ENABLE.Request buffer
 * allocated by the NHLE.
 */
static void mac_t_rx_on_cb(void *req_buffer)
{
    8534:	b508      	push	{r3, lr}
    8536:	1c01      	adds	r1, r0, #0
	handle_rx_on(rx_off_time_symbols, req_buffer);
    8538:	4b02      	ldr	r3, [pc, #8]	; (8544 <mac_t_rx_on_cb+0x10>)
    853a:	6818      	ldr	r0, [r3, #0]
    853c:	4b02      	ldr	r3, [pc, #8]	; (8548 <mac_t_rx_on_cb+0x14>)
    853e:	4798      	blx	r3
}
    8540:	bd08      	pop	{r3, pc}
    8542:	46c0      	nop			; (mov r8, r8)
    8544:	200002cc 	.word	0x200002cc
    8548:	000084a5 	.word	0x000084a5

0000854c <mlme_rx_enable_request>:
 * primitive request.
 *
 * @param m Pointer to the MLME-RX-ENABLE.request message
 */
void mlme_rx_enable_request(uint8_t *m)
{
    854c:	b5f0      	push	{r4, r5, r6, r7, lr}
    854e:	4657      	mov	r7, sl
    8550:	464e      	mov	r6, r9
    8552:	4645      	mov	r5, r8
    8554:	b4e0      	push	{r5, r6, r7}
    8556:	b084      	sub	sp, #16
    8558:	1c05      	adds	r5, r0, #0
	mlme_rx_enable_req_t *rxe;

	rxe = (mlme_rx_enable_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);
    855a:	7803      	ldrb	r3, [r0, #0]
    855c:	7844      	ldrb	r4, [r0, #1]
    855e:	0224      	lsls	r4, r4, #8
    8560:	431c      	orrs	r4, r3
    8562:	7883      	ldrb	r3, [r0, #2]
    8564:	041b      	lsls	r3, r3, #16
    8566:	431c      	orrs	r4, r3
    8568:	78c3      	ldrb	r3, [r0, #3]
    856a:	061b      	lsls	r3, r3, #24
    856c:	431c      	orrs	r4, r3

	/* If RxOnDuration is zero, the receiver shall be disabled */
	if (0 == rxe->RxOnDuration) {
    856e:	79a3      	ldrb	r3, [r4, #6]
    8570:	79e0      	ldrb	r0, [r4, #7]
    8572:	0200      	lsls	r0, r0, #8
    8574:	4318      	orrs	r0, r3
    8576:	7a23      	ldrb	r3, [r4, #8]
    8578:	041b      	lsls	r3, r3, #16
    857a:	4318      	orrs	r0, r3
    857c:	7a63      	ldrb	r3, [r4, #9]
    857e:	061b      	lsls	r3, r3, #24
    8580:	4318      	orrs	r0, r3
    8582:	d106      	bne.n	8592 <mlme_rx_enable_request+0x46>
		/*
		 * Turn the radio off. This is doney by calling the
		 * same function as for the expiration of the Rx on timer.
		 */
		mac_t_rx_off_cb(NULL);
    8584:	4b52      	ldr	r3, [pc, #328]	; (86d0 <mlme_rx_enable_request+0x184>)
    8586:	4798      	blx	r3

		/* Send the confirm immediately. */
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_SUCCESS);
    8588:	1c28      	adds	r0, r5, #0
    858a:	2100      	movs	r1, #0
    858c:	4b51      	ldr	r3, [pc, #324]	; (86d4 <mlme_rx_enable_request+0x188>)
    858e:	4798      	blx	r3
		return;
    8590:	e098      	b.n	86c4 <mlme_rx_enable_request+0x178>

	/*
	 * Reject the request when the MAC is currently in any of the
	 * polling states or scanning.
	 */
	if ((MAC_POLL_IDLE != mac_poll_state) ||
    8592:	4b51      	ldr	r3, [pc, #324]	; (86d8 <mlme_rx_enable_request+0x18c>)
    8594:	781b      	ldrb	r3, [r3, #0]
    8596:	2b00      	cmp	r3, #0
    8598:	d103      	bne.n	85a2 <mlme_rx_enable_request+0x56>
			(MAC_SCAN_IDLE != mac_scan_state)
    859a:	4b50      	ldr	r3, [pc, #320]	; (86dc <mlme_rx_enable_request+0x190>)

	/*
	 * Reject the request when the MAC is currently in any of the
	 * polling states or scanning.
	 */
	if ((MAC_POLL_IDLE != mac_poll_state) ||
    859c:	781b      	ldrb	r3, [r3, #0]
    859e:	2b00      	cmp	r3, #0
    85a0:	d004      	beq.n	85ac <mlme_rx_enable_request+0x60>
			(MAC_SCAN_IDLE != mac_scan_state)
			) {
		/* Send the confirm immediately. */
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_TX_ACTIVE);
    85a2:	1c28      	adds	r0, r5, #0
    85a4:	21f2      	movs	r1, #242	; 0xf2
    85a6:	4b4b      	ldr	r3, [pc, #300]	; (86d4 <mlme_rx_enable_request+0x188>)
    85a8:	4798      	blx	r3
		return;
    85aa:	e08b      	b.n	86c4 <mlme_rx_enable_request+0x178>
	}

#ifdef BEACON_SUPPORT
	if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    85ac:	4b4c      	ldr	r3, [pc, #304]	; (86e0 <mlme_rx_enable_request+0x194>)
    85ae:	7f5b      	ldrb	r3, [r3, #29]
    85b0:	2b0f      	cmp	r3, #15
    85b2:	d103      	bne.n	85bc <mlme_rx_enable_request+0x70>
		handle_rx_on(rxe->RxOnDuration, m);
    85b4:	1c29      	adds	r1, r5, #0
    85b6:	4b4b      	ldr	r3, [pc, #300]	; (86e4 <mlme_rx_enable_request+0x198>)
    85b8:	4798      	blx	r3
    85ba:	e083      	b.n	86c4 <mlme_rx_enable_request+0x178>
	} else {
		/* We have a beacon-enabled network. */
		uint32_t curr_beacon_int_time_symbols
    85bc:	27f0      	movs	r7, #240	; 0xf0
    85be:	00bf      	lsls	r7, r7, #2
    85c0:	409f      	lsls	r7, r3
		 * by macBeaconOrder. If it is not less, the MLME issues the
		 * MLME-RX-ENABLE.confirm primitive with a status of
		 * MAC_INVALID_PARAMETER.
		 */

		rx_off_time_symbols = rxe->RxOnTime + rxe->RxOnDuration;
    85c2:	78a2      	ldrb	r2, [r4, #2]
    85c4:	78e3      	ldrb	r3, [r4, #3]
    85c6:	021b      	lsls	r3, r3, #8
    85c8:	4313      	orrs	r3, r2
    85ca:	7922      	ldrb	r2, [r4, #4]
    85cc:	0412      	lsls	r2, r2, #16
    85ce:	4313      	orrs	r3, r2
    85d0:	7962      	ldrb	r2, [r4, #5]
    85d2:	0612      	lsls	r2, r2, #24
    85d4:	4313      	orrs	r3, r2
    85d6:	1818      	adds	r0, r3, r0
    85d8:	4b43      	ldr	r3, [pc, #268]	; (86e8 <mlme_rx_enable_request+0x19c>)
    85da:	6018      	str	r0, [r3, #0]

		if (rx_off_time_symbols >= curr_beacon_int_time_symbols) {
    85dc:	4287      	cmp	r7, r0
    85de:	d804      	bhi.n	85ea <mlme_rx_enable_request+0x9e>
			/* Send the confirm immediately. */
			gen_rx_enable_conf((buffer_t *)m,
    85e0:	1c28      	adds	r0, r5, #0
    85e2:	21e8      	movs	r1, #232	; 0xe8
    85e4:	4b3b      	ldr	r3, [pc, #236]	; (86d4 <mlme_rx_enable_request+0x188>)
    85e6:	4798      	blx	r3
					(uint8_t)MAC_INVALID_PARAMETER);
			return;
    85e8:	e06c      	b.n	86c4 <mlme_rx_enable_request+0x178>
		}

		pal_get_current_time(&now_time_symbols);
    85ea:	a803      	add	r0, sp, #12
    85ec:	4b3f      	ldr	r3, [pc, #252]	; (86ec <mlme_rx_enable_request+0x1a0>)
    85ee:	4798      	blx	r3
		now_time_symbols = TAL_CONVERT_US_TO_SYMBOLS(now_time_symbols);
    85f0:	9903      	ldr	r1, [sp, #12]
    85f2:	090a      	lsrs	r2, r1, #4
    85f4:	9203      	str	r2, [sp, #12]

		symbols_since_beacon  = tal_sub_time_symbols(now_time_symbols,
    85f6:	4b3a      	ldr	r3, [pc, #232]	; (86e0 <mlme_rx_enable_request+0x194>)
    85f8:	7b18      	ldrb	r0, [r3, #12]
    85fa:	7b59      	ldrb	r1, [r3, #13]
    85fc:	0209      	lsls	r1, r1, #8
    85fe:	4301      	orrs	r1, r0
    8600:	7b9e      	ldrb	r6, [r3, #14]
    8602:	0436      	lsls	r6, r6, #16
    8604:	4331      	orrs	r1, r6
    8606:	7bdb      	ldrb	r3, [r3, #15]
    8608:	061b      	lsls	r3, r3, #24
    860a:	430b      	orrs	r3, r1
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    860c:	429a      	cmp	r2, r3
    860e:	d903      	bls.n	8618 <mlme_rx_enable_request+0xcc>
		return ((a - b) & SYMBOL_MASK);
    8610:	1ad2      	subs	r2, r2, r3
    8612:	0112      	lsls	r2, r2, #4
    8614:	0912      	lsrs	r2, r2, #4
    8616:	e004      	b.n	8622 <mlme_rx_enable_request+0xd6>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    8618:	1ad2      	subs	r2, r2, r3
    861a:	4935      	ldr	r1, [pc, #212]	; (86f0 <mlme_rx_enable_request+0x1a4>)
    861c:	1852      	adds	r2, r2, r1
    861e:	0112      	lsls	r2, r2, #4
    8620:	0912      	lsrs	r2, r2, #4
		 * only make sense if the MAC is currently tracking beacons, so
		 * that macBeaconTxTime is up to date. If it appears that
		 * the last known macBeaconTxTime does not relate to the
		 * current superframe, reject the request.
		 */
		if (symbols_since_beacon > curr_beacon_int_time_symbols) {
    8622:	4297      	cmp	r7, r2
    8624:	d204      	bcs.n	8630 <mlme_rx_enable_request+0xe4>
			/* Send the confirm immediately. */
			gen_rx_enable_conf((buffer_t *)m,
    8626:	1c28      	adds	r0, r5, #0
    8628:	21e8      	movs	r1, #232	; 0xe8
    862a:	4b2a      	ldr	r3, [pc, #168]	; (86d4 <mlme_rx_enable_request+0x188>)
    862c:	4798      	blx	r3
					(uint8_t)MAC_INVALID_PARAMETER);
			return;
    862e:	e049      	b.n	86c4 <mlme_rx_enable_request+0x178>
		}

		rx_on_time_symbols = tal_add_time_symbols(tal_pib.BeaconTxTime,
    8630:	78a2      	ldrb	r2, [r4, #2]
    8632:	78e6      	ldrb	r6, [r4, #3]
    8634:	0236      	lsls	r6, r6, #8
    8636:	4316      	orrs	r6, r2
    8638:	7922      	ldrb	r2, [r4, #4]
    863a:	0412      	lsls	r2, r2, #16
    863c:	4316      	orrs	r6, r2
    863e:	7962      	ldrb	r2, [r4, #5]
    8640:	0612      	lsls	r2, r2, #24
    8642:	4316      	orrs	r6, r2
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    8644:	18f6      	adds	r6, r6, r3
    8646:	0136      	lsls	r6, r6, #4
    8648:	0936      	lsrs	r6, r6, #4
				rxe->RxOnTime);

		/* Check whether RxOnTime can still be handled in current CAP.
		**/
		pal_get_current_time(&now_time_symbols);
    864a:	a803      	add	r0, sp, #12
    864c:	4b27      	ldr	r3, [pc, #156]	; (86ec <mlme_rx_enable_request+0x1a0>)
    864e:	4798      	blx	r3
		now_time_symbols = TAL_CONVERT_US_TO_SYMBOLS(now_time_symbols);
    8650:	9a03      	ldr	r2, [sp, #12]
    8652:	0913      	lsrs	r3, r2, #4
    8654:	9303      	str	r3, [sp, #12]
    8656:	1c32      	adds	r2, r6, #0
    8658:	3208      	adds	r2, #8
    865a:	0112      	lsls	r2, r2, #4
    865c:	0912      	lsrs	r2, r2, #4

		if (tal_add_time_symbols(rx_on_time_symbols,
    865e:	4293      	cmp	r3, r2
    8660:	d90a      	bls.n	8678 <mlme_rx_enable_request+0x12c>
				TAL_CONVERT_US_TO_SYMBOLS(MIN_TIMEOUT))
				< now_time_symbols) {
			/* RxOnTime not possible within this CAP, see whether
			 * deferred
			 * handling is allowed or not.. */
			if (!(rxe->DeferPermit)) {
    8662:	7863      	ldrb	r3, [r4, #1]
    8664:	2b00      	cmp	r3, #0
    8666:	d104      	bne.n	8672 <mlme_rx_enable_request+0x126>
				gen_rx_enable_conf((buffer_t *)m,
    8668:	1c28      	adds	r0, r5, #0
    866a:	21f7      	movs	r1, #247	; 0xf7
    866c:	4b19      	ldr	r3, [pc, #100]	; (86d4 <mlme_rx_enable_request+0x188>)
    866e:	4798      	blx	r3
						(uint8_t)MAC_PAST_TIME);
				return;
    8670:	e028      	b.n	86c4 <mlme_rx_enable_request+0x178>
    8672:	19f6      	adds	r6, r6, r7
    8674:	0136      	lsls	r6, r6, #4
    8676:	0936      	lsrs	r6, r6, #4

		/*
		 * Since the Rx-Enable timer could already be running,
		 * it is stopped first, before it will be started (again).
		 */
		pal_timer_stop(T_Rx_Enable);
    8678:	4b1e      	ldr	r3, [pc, #120]	; (86f4 <mlme_rx_enable_request+0x1a8>)
    867a:	7818      	ldrb	r0, [r3, #0]
    867c:	4b1e      	ldr	r3, [pc, #120]	; (86f8 <mlme_rx_enable_request+0x1ac>)
    867e:	4798      	blx	r3
			 * Return value to be checked, because Rx on time could
			 * be too short
			 * or in the past already.
			 */
			timer_status
				= pal_timer_start(T_Rx_Enable,
    8680:	4b1c      	ldr	r3, [pc, #112]	; (86f4 <mlme_rx_enable_request+0x1a8>)
    8682:	469a      	mov	sl, r3
    8684:	491d      	ldr	r1, [pc, #116]	; (86fc <mlme_rx_enable_request+0x1b0>)
    8686:	4689      	mov	r9, r1
    8688:	4a1d      	ldr	r2, [pc, #116]	; (8700 <mlme_rx_enable_request+0x1b4>)
    868a:	4690      	mov	r8, r2
    868c:	4653      	mov	r3, sl
    868e:	7818      	ldrb	r0, [r3, #0]
    8690:	0131      	lsls	r1, r6, #4
    8692:	9500      	str	r5, [sp, #0]
    8694:	2201      	movs	r2, #1
    8696:	464b      	mov	r3, r9
    8698:	47c0      	blx	r8
					rx_on_time_symbols),
					TIMEOUT_ABSOLUTE,
					(FUNC_PTR)mac_t_rx_on_cb,
					(void *)m);

			if (MAC_SUCCESS != timer_status) {
    869a:	2800      	cmp	r0, #0
    869c:	d003      	beq.n	86a6 <mlme_rx_enable_request+0x15a>
    869e:	19f6      	adds	r6, r6, r7
    86a0:	0136      	lsls	r6, r6, #4
    86a2:	0936      	lsrs	r6, r6, #4
    86a4:	e7f2      	b.n	868c <mlme_rx_enable_request+0x140>
						curr_beacon_int_time_symbols);
			}
		} while (MAC_SUCCESS != timer_status);

		/* Remember the time to turn off the receiver. */
		rx_off_time_symbols = tal_add_time_symbols(rx_on_time_symbols,
    86a6:	79a2      	ldrb	r2, [r4, #6]
    86a8:	79e3      	ldrb	r3, [r4, #7]
    86aa:	021b      	lsls	r3, r3, #8
    86ac:	4313      	orrs	r3, r2
    86ae:	7a22      	ldrb	r2, [r4, #8]
    86b0:	0412      	lsls	r2, r2, #16
    86b2:	4313      	orrs	r3, r2
    86b4:	7a62      	ldrb	r2, [r4, #9]
    86b6:	0612      	lsls	r2, r2, #24
    86b8:	4313      	orrs	r3, r2
    86ba:	18f6      	adds	r6, r6, r3
    86bc:	0136      	lsls	r6, r6, #4
    86be:	0936      	lsrs	r6, r6, #4
    86c0:	4b09      	ldr	r3, [pc, #36]	; (86e8 <mlme_rx_enable_request+0x19c>)
    86c2:	601e      	str	r6, [r3, #0]
	}

#else   /* No BEACON_SUPPORT */
	handle_rx_on(rxe->RxOnDuration, m);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */
} /* mlme_rx_enable_request() */
    86c4:	b004      	add	sp, #16
    86c6:	bc1c      	pop	{r2, r3, r4}
    86c8:	4690      	mov	r8, r2
    86ca:	4699      	mov	r9, r3
    86cc:	46a2      	mov	sl, r4
    86ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86d0:	00008415 	.word	0x00008415
    86d4:	00008475 	.word	0x00008475
    86d8:	200012a9 	.word	0x200012a9
    86dc:	200012c1 	.word	0x200012c1
    86e0:	20001518 	.word	0x20001518
    86e4:	000084a5 	.word	0x000084a5
    86e8:	200002cc 	.word	0x200002cc
    86ec:	00009e05 	.word	0x00009e05
    86f0:	0fffffff 	.word	0x0fffffff
    86f4:	200013ea 	.word	0x200013ea
    86f8:	00009d79 	.word	0x00009d79
    86fc:	00008535 	.word	0x00008535
    8700:	00009db5 	.word	0x00009db5

00008704 <scan_clean_up>:
 * scanning.
 *
 * @param buffer Pointer to mlme_scan_conf_t structure
 */
static void scan_clean_up(buffer_t *buffer)
{
    8704:	b510      	push	{r4, lr}
    8706:	1c01      	adds	r1, r0, #0
#if (_DEBUG_ > 0)
	retval_t set_status;
#endif

	/* Append the scan confirm message into the internal event queue */
	qmm_queue_append(&mac_nhle_q, buffer);
    8708:	480a      	ldr	r0, [pc, #40]	; (8734 <scan_clean_up+0x30>)
    870a:	4b0b      	ldr	r3, [pc, #44]	; (8738 <scan_clean_up+0x34>)
    870c:	4798      	blx	r3

	/* Set original channel page and channel. */
	scan_curr_page = mac_scan_orig_page;
    870e:	490b      	ldr	r1, [pc, #44]	; (873c <scan_clean_up+0x38>)
    8710:	4b0b      	ldr	r3, [pc, #44]	; (8740 <scan_clean_up+0x3c>)
    8712:	781b      	ldrb	r3, [r3, #0]
    8714:	700b      	strb	r3, [r1, #0]

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentPage, (void *)&scan_curr_page);
    8716:	2004      	movs	r0, #4
    8718:	4c0a      	ldr	r4, [pc, #40]	; (8744 <scan_clean_up+0x40>)
    871a:	47a0      	blx	r4
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
	set_status = set_status;
#endif

	scan_curr_channel = mac_scan_orig_channel;
    871c:	490a      	ldr	r1, [pc, #40]	; (8748 <scan_clean_up+0x44>)
    871e:	4b0b      	ldr	r3, [pc, #44]	; (874c <scan_clean_up+0x48>)
    8720:	781b      	ldrb	r3, [r3, #0]
    8722:	700b      	strb	r3, [r1, #0]

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentChannel, (void *)&scan_curr_channel);
    8724:	2000      	movs	r0, #0
    8726:	47a0      	blx	r4
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	mac_scan_state = MAC_SCAN_IDLE;
    8728:	2200      	movs	r2, #0
    872a:	4b09      	ldr	r3, [pc, #36]	; (8750 <scan_clean_up+0x4c>)
    872c:	701a      	strb	r2, [r3, #0]

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    872e:	4b09      	ldr	r3, [pc, #36]	; (8754 <scan_clean_up+0x50>)
    8730:	4798      	blx	r3
}
    8732:	bd10      	pop	{r4, pc}
    8734:	20001368 	.word	0x20001368
    8738:	0000a041 	.word	0x0000a041
    873c:	200002da 	.word	0x200002da
    8740:	200012a8 	.word	0x200012a8
    8744:	00007741 	.word	0x00007741
    8748:	200002d9 	.word	0x200002d9
    874c:	200012c4 	.word	0x200012c4
    8750:	200012c1 	.word	0x200012c1
    8754:	00006e09 	.word	0x00006e09

00008758 <send_scan_cmd>:
 *                   will be sent.
 *
 * @return True if the frame transmission has been initiated, false otherwise.
 */
static bool send_scan_cmd(bool beacon_req)
{
    8758:	b570      	push	{r4, r5, r6, lr}
    875a:	1c02      	adds	r2, r0, #0
	 * buffer is used to send a beacon request and in orphan scan new buffer
	 * is
	 * allocated to send an orphan notification.
	 */
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER(
    875c:	4b37      	ldr	r3, [pc, #220]	; (883c <send_scan_cmd+0xe4>)
    875e:	681b      	ldr	r3, [r3, #0]
	 * request
	 * buffer is used to send a beacon request and in orphan scan new buffer
	 * is
	 * allocated to send an orphan notification.
	 */
	frame_info_t *transmit_frame
    8760:	7819      	ldrb	r1, [r3, #0]
    8762:	7858      	ldrb	r0, [r3, #1]
    8764:	0200      	lsls	r0, r0, #8
    8766:	4308      	orrs	r0, r1
    8768:	7899      	ldrb	r1, [r3, #2]
    876a:	0409      	lsls	r1, r1, #16
    876c:	4308      	orrs	r0, r1
    876e:	78d9      	ldrb	r1, [r3, #3]
    8770:	0609      	lsls	r1, r1, #24
    8772:	4308      	orrs	r0, r1
	frame_ptr = (uint8_t *)transmit_frame +
			LARGE_BUFFER_SIZE -
			BEAC_REQ_ORPH_NOT_PAYLOAD_LEN - 2; /* Add 2 octets for
	                                                    * FCS. */

	transmit_frame->buffer_header = (buffer_t *)mac_scan_cmd_buf_ptr;
    8774:	7043      	strb	r3, [r0, #1]
    8776:	0a19      	lsrs	r1, r3, #8
    8778:	7081      	strb	r1, [r0, #2]
    877a:	0c19      	lsrs	r1, r3, #16
    877c:	70c1      	strb	r1, [r0, #3]
    877e:	0e1b      	lsrs	r3, r3, #24
    8780:	7103      	strb	r3, [r0, #4]

	if (beacon_req) {
    8782:	2a00      	cmp	r2, #0
    8784:	d008      	beq.n	8798 <send_scan_cmd+0x40>
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_scan_cmd_buf_ptr);

	/* Get the payload pointer. */
	frame_ptr = (uint8_t *)transmit_frame +
    8786:	1c04      	adds	r4, r0, #0
    8788:	3499      	adds	r4, #153	; 0x99
				2 + /* 2 octets for short Destination Address */
				2 + /* 2 octets for Destination PAN-Id */
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = BEACONREQUEST;
    878a:	2307      	movs	r3, #7
    878c:	7003      	strb	r3, [r0, #0]
    878e:	2299      	movs	r2, #153	; 0x99
    8790:	5483      	strb	r3, [r0, r2]
	                                                    * FCS. */

	transmit_frame->buffer_header = (buffer_t *)mac_scan_cmd_buf_ptr;

	if (beacon_req) {
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    8792:	492b      	ldr	r1, [pc, #172]	; (8840 <send_scan_cmd+0xe8>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_NO_ADDR);

		/* Update the length. */
		frame_len = BEAC_REQ_ORPH_NOT_PAYLOAD_LEN +
    8794:	260a      	movs	r6, #10
    8796:	e027      	b.n	87e8 <send_scan_cmd+0x90>
				2 + /* 2 octets for Destination PAN-Id */
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = ORPHANNOTIFICATION;
    8798:	2306      	movs	r3, #6
    879a:	7003      	strb	r3, [r0, #0]
    879c:	2299      	movs	r2, #153	; 0x99
    879e:	5483      	strb	r3, [r0, r2]

		/* Orphan notification contains long source address. */
		frame_ptr -= 8;
    87a0:	1c04      	adds	r4, r0, #0
    87a2:	3491      	adds	r4, #145	; 0x91
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    87a4:	4b27      	ldr	r3, [pc, #156]	; (8844 <send_scan_cmd+0xec>)
    87a6:	781a      	ldrb	r2, [r3, #0]
    87a8:	7859      	ldrb	r1, [r3, #1]
    87aa:	0209      	lsls	r1, r1, #8
    87ac:	4311      	orrs	r1, r2
    87ae:	789a      	ldrb	r2, [r3, #2]
    87b0:	0412      	lsls	r2, r2, #16
    87b2:	4311      	orrs	r1, r2
    87b4:	78da      	ldrb	r2, [r3, #3]
    87b6:	0612      	lsls	r2, r2, #24
    87b8:	4311      	orrs	r1, r2
    87ba:	791d      	ldrb	r5, [r3, #4]
    87bc:	795a      	ldrb	r2, [r3, #5]
    87be:	0212      	lsls	r2, r2, #8
    87c0:	432a      	orrs	r2, r5
    87c2:	799d      	ldrb	r5, [r3, #6]
    87c4:	042d      	lsls	r5, r5, #16
    87c6:	432a      	orrs	r2, r5
    87c8:	79db      	ldrb	r3, [r3, #7]
    87ca:	061b      	lsls	r3, r3, #24
    87cc:	431a      	orrs	r2, r3
    87ce:	1c23      	adds	r3, r4, #0
    87d0:	1c06      	adds	r6, r0, #0
    87d2:	3699      	adds	r6, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    87d4:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    87d6:	0615      	lsls	r5, r2, #24
    87d8:	0a09      	lsrs	r1, r1, #8
    87da:	4329      	orrs	r1, r5
    87dc:	0a12      	lsrs	r2, r2, #8
    87de:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    87e0:	42b3      	cmp	r3, r6
    87e2:	d1f7      	bne.n	87d4 <send_scan_cmd+0x7c>
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = BEACONREQUEST;
	} else { /* Orphan Notification command */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    87e4:	4918      	ldr	r1, [pc, #96]	; (8848 <send_scan_cmd+0xf0>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_PAN_ID_COMPRESSION;

		/* Update the length. */
		frame_len = BEAC_REQ_ORPH_NOT_PAYLOAD_LEN +
    87e6:	2612      	movs	r6, #18
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    87e8:	1ea2      	subs	r2, r4, #2
    87ea:	23ff      	movs	r3, #255	; 0xff
    87ec:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    87ee:	1e62      	subs	r2, r4, #1
    87f0:	7013      	strb	r3, [r2, #0]
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    87f2:	1f22      	subs	r2, r4, #4
    87f4:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    87f6:	1ee2      	subs	r2, r4, #3
    87f8:	7013      	strb	r3, [r2, #0]
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(bc_addr, frame_ptr);

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    87fa:	4a14      	ldr	r2, [pc, #80]	; (884c <send_scan_cmd+0xf4>)
    87fc:	7dd3      	ldrb	r3, [r2, #23]
    87fe:	1c5d      	adds	r5, r3, #1
    8800:	75d5      	strb	r5, [r2, #23]
    8802:	1f62      	subs	r2, r4, #5
    8804:	7013      	strb	r3, [r2, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    8806:	1fe3      	subs	r3, r4, #7
    8808:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    880a:	1fa3      	subs	r3, r4, #6
    880c:	0a09      	lsrs	r1, r1, #8
    880e:	7019      	strb	r1, [r3, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    8810:	3c08      	subs	r4, #8
    8812:	7026      	strb	r6, [r4, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    8814:	7444      	strb	r4, [r0, #17]
    8816:	0a23      	lsrs	r3, r4, #8
    8818:	7483      	strb	r3, [r0, #18]
    881a:	0c23      	lsrs	r3, r4, #16
    881c:	74c3      	strb	r3, [r0, #19]
    881e:	0e24      	lsrs	r4, r4, #24
    8820:	7504      	strb	r4, [r0, #20]
#if (TAL_TYPE == AT86RF230B)
	/* Transmit data without CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_NO_IFS, false);
#else
	/* Transmit data with unslotted CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, false);
    8822:	2102      	movs	r1, #2
    8824:	2200      	movs	r2, #0
    8826:	4b0a      	ldr	r3, [pc, #40]	; (8850 <send_scan_cmd+0xf8>)
    8828:	4798      	blx	r3

	if (MAC_SUCCESS == tal_tx_status) {
		MAKE_MAC_BUSY();
		return true;
	} else {
		return false;
    882a:	2300      	movs	r3, #0
#else
	/* Transmit data with unslotted CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, false);
#endif

	if (MAC_SUCCESS == tal_tx_status) {
    882c:	2800      	cmp	r0, #0
    882e:	d103      	bne.n	8838 <send_scan_cmd+0xe0>
		MAKE_MAC_BUSY();
    8830:	2201      	movs	r2, #1
    8832:	4b08      	ldr	r3, [pc, #32]	; (8854 <send_scan_cmd+0xfc>)
    8834:	701a      	strb	r2, [r3, #0]
		return true;
    8836:	2301      	movs	r3, #1
	} else {
		return false;
	}
} /* send_scan_cmd() */
    8838:	1c18      	adds	r0, r3, #0
    883a:	bd70      	pop	{r4, r5, r6, pc}
    883c:	2000132c 	.word	0x2000132c
    8840:	00000803 	.word	0x00000803
    8844:	20001518 	.word	0x20001518
    8848:	0000c843 	.word	0x0000c843
    884c:	20001300 	.word	0x20001300
    8850:	0000ba3d 	.word	0x0000ba3d
    8854:	20001365 	.word	0x20001365

00008858 <scan_set_complete>:
 * attribute change has been completed depending on the status.
 *
 * @param set_status Status of the Request to change the PIB attribute
 */
void scan_set_complete(retval_t set_status)
{
    8858:	b510      	push	{r4, lr}
    885a:	b084      	sub	sp, #16
	switch (mac_scan_state) {
    885c:	4b3b      	ldr	r3, [pc, #236]	; (894c <scan_set_complete+0xf4>)
    885e:	781b      	ldrb	r3, [r3, #0]
    8860:	2b02      	cmp	r3, #2
    8862:	d019      	beq.n	8898 <scan_set_complete+0x40>
    8864:	b2da      	uxtb	r2, r3
    8866:	2a02      	cmp	r2, #2
    8868:	d802      	bhi.n	8870 <scan_set_complete+0x18>
    886a:	2b01      	cmp	r3, #1
    886c:	d005      	beq.n	887a <scan_set_complete+0x22>
    886e:	e06a      	b.n	8946 <scan_set_complete+0xee>
    8870:	2b03      	cmp	r3, #3
    8872:	d056      	beq.n	8922 <scan_set_complete+0xca>
    8874:	2b04      	cmp	r3, #4
    8876:	d023      	beq.n	88c0 <scan_set_complete+0x68>
    8878:	e065      	b.n	8946 <scan_set_complete+0xee>
#if (MAC_SCAN_ED_REQUEST_CONFIRM == 1)
	case MAC_SCAN_ED:
	{
		if (MAC_SUCCESS == set_status) {
    887a:	2800      	cmp	r0, #0
    887c:	d107      	bne.n	888e <scan_set_complete+0x36>
			MAKE_MAC_BUSY();
    887e:	2201      	movs	r2, #1
    8880:	4b33      	ldr	r3, [pc, #204]	; (8950 <scan_set_complete+0xf8>)
    8882:	701a      	strb	r2, [r3, #0]
			tal_ed_start(scan_duration);
    8884:	4b33      	ldr	r3, [pc, #204]	; (8954 <scan_set_complete+0xfc>)
    8886:	7818      	ldrb	r0, [r3, #0]
    8888:	4b33      	ldr	r3, [pc, #204]	; (8958 <scan_set_complete+0x100>)
    888a:	4798      	blx	r3
    888c:	e05b      	b.n	8946 <scan_set_complete+0xee>
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    888e:	4b33      	ldr	r3, [pc, #204]	; (895c <scan_set_complete+0x104>)
    8890:	781a      	ldrb	r2, [r3, #0]
    8892:	3201      	adds	r2, #1
    8894:	701a      	strb	r2, [r3, #0]
    8896:	e056      	b.n	8946 <scan_set_complete+0xee>
	break;
#endif /* (MAC_SCAN_ED_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)
	case MAC_SCAN_ACTIVE:
		if (MAC_SUCCESS == set_status) {
    8898:	2800      	cmp	r0, #0
    889a:	d10c      	bne.n	88b6 <scan_set_complete+0x5e>
			 * send_scan_cmd() to send
			 * the beacon directly
			 */

			/* Send an beacon request command */
			if (!send_scan_cmd(true)) {
    889c:	2001      	movs	r0, #1
    889e:	4b30      	ldr	r3, [pc, #192]	; (8960 <scan_set_complete+0x108>)
    88a0:	4798      	blx	r3
    88a2:	2800      	cmp	r0, #0
    88a4:	d14f      	bne.n	8946 <scan_set_complete+0xee>
				uint8_t timer_id = T_Scan_Duration;
    88a6:	4668      	mov	r0, sp
    88a8:	300f      	adds	r0, #15
    88aa:	4b2e      	ldr	r3, [pc, #184]	; (8964 <scan_set_complete+0x10c>)
    88ac:	781b      	ldrb	r3, [r3, #0]
    88ae:	7003      	strb	r3, [r0, #0]
				 * we call the function usually called by the
				 * scan
				 * duration timer to pretend scanning has
				 * finished
				 */
				mac_t_scan_duration_cb((uint8_t *)&timer_id);
    88b0:	4b2d      	ldr	r3, [pc, #180]	; (8968 <scan_set_complete+0x110>)
    88b2:	4798      	blx	r3
    88b4:	e047      	b.n	8946 <scan_set_complete+0xee>
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    88b6:	4b29      	ldr	r3, [pc, #164]	; (895c <scan_set_complete+0x104>)
    88b8:	781a      	ldrb	r2, [r3, #0]
    88ba:	3201      	adds	r2, #1
    88bc:	701a      	strb	r2, [r3, #0]
    88be:	e042      	b.n	8946 <scan_set_complete+0xee>
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
	case MAC_SCAN_PASSIVE:
	{
		if (MAC_SUCCESS == set_status) {
    88c0:	2800      	cmp	r0, #0
    88c2:	d129      	bne.n	8918 <scan_set_complete+0xc0>
			uint8_t status = tal_rx_enable(PHY_RX_ON);
    88c4:	2006      	movs	r0, #6
    88c6:	4b29      	ldr	r3, [pc, #164]	; (896c <scan_set_complete+0x114>)
    88c8:	4798      	blx	r3

			if (PHY_RX_ON == status) {
    88ca:	2806      	cmp	r0, #6
    88cc:	d11a      	bne.n	8904 <scan_set_complete+0xac>
				retval_t timer_status;
				uint32_t tmr
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
						scan_duration);

				timer_status = pal_timer_start(T_Scan_Duration,
    88ce:	4b25      	ldr	r3, [pc, #148]	; (8964 <scan_set_complete+0x10c>)
    88d0:	7818      	ldrb	r0, [r3, #0]
			uint8_t status = tal_rx_enable(PHY_RX_ON);

			if (PHY_RX_ON == status) {
				retval_t timer_status;
				uint32_t tmr
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
    88d2:	4b20      	ldr	r3, [pc, #128]	; (8954 <scan_set_complete+0xfc>)
    88d4:	781b      	ldrb	r3, [r3, #0]
    88d6:	21f0      	movs	r1, #240	; 0xf0
    88d8:	0089      	lsls	r1, r1, #2
    88da:	4099      	lsls	r1, r3
		if (MAC_SUCCESS == set_status) {
			uint8_t status = tal_rx_enable(PHY_RX_ON);

			if (PHY_RX_ON == status) {
				retval_t timer_status;
				uint32_t tmr
    88dc:	23f0      	movs	r3, #240	; 0xf0
    88de:	009b      	lsls	r3, r3, #2
    88e0:	18c9      	adds	r1, r1, r3
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
						scan_duration);

				timer_status = pal_timer_start(T_Scan_Duration,
    88e2:	0109      	lsls	r1, r1, #4
    88e4:	2300      	movs	r3, #0
    88e6:	9300      	str	r3, [sp, #0]
    88e8:	2200      	movs	r2, #0
    88ea:	4b1f      	ldr	r3, [pc, #124]	; (8968 <scan_set_complete+0x110>)
    88ec:	4c20      	ldr	r4, [pc, #128]	; (8970 <scan_set_complete+0x118>)
    88ee:	47a0      	blx	r4
						(FUNC_PTR)mac_t_scan_duration_cb,
						NULL);
#if (_DEBUG_ > 0)
				Assert(MAC_SUCCESS == timer_status);
#endif
				if (MAC_SUCCESS != timer_status) {
    88f0:	2800      	cmp	r0, #0
    88f2:	d028      	beq.n	8946 <scan_set_complete+0xee>
					uint8_t timer_id = T_Scan_Duration;
    88f4:	4668      	mov	r0, sp
    88f6:	300f      	adds	r0, #15
    88f8:	4b1a      	ldr	r3, [pc, #104]	; (8964 <scan_set_complete+0x10c>)
    88fa:	781b      	ldrb	r3, [r3, #0]
    88fc:	7003      	strb	r3, [r0, #0]
					 * directly this
					 * will basically shorten scanning
					 * without having
					 * really scanned.
					 */
					mac_t_scan_duration_cb((void *)&timer_id);
    88fe:	4b1a      	ldr	r3, [pc, #104]	; (8968 <scan_set_complete+0x110>)
    8900:	4798      	blx	r3
    8902:	e020      	b.n	8946 <scan_set_complete+0xee>
				}
			} else {
				/* Did not work, continue. */
				scan_curr_channel++;
    8904:	4b15      	ldr	r3, [pc, #84]	; (895c <scan_set_complete+0x104>)
    8906:	781a      	ldrb	r2, [r3, #0]
    8908:	3201      	adds	r2, #1
    890a:	701a      	strb	r2, [r3, #0]
				scan_proceed(MLME_SCAN_TYPE_PASSIVE,
    890c:	4b19      	ldr	r3, [pc, #100]	; (8974 <scan_set_complete+0x11c>)
    890e:	6819      	ldr	r1, [r3, #0]
    8910:	2002      	movs	r0, #2
    8912:	4b19      	ldr	r3, [pc, #100]	; (8978 <scan_set_complete+0x120>)
    8914:	4798      	blx	r3
    8916:	e016      	b.n	8946 <scan_set_complete+0xee>
						(buffer_t *)mac_conf_buf_ptr);
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    8918:	4b10      	ldr	r3, [pc, #64]	; (895c <scan_set_complete+0x104>)
    891a:	781a      	ldrb	r2, [r3, #0]
    891c:	3201      	adds	r2, #1
    891e:	701a      	strb	r2, [r3, #0]
    8920:	e011      	b.n	8946 <scan_set_complete+0xee>
	break;
#endif /* (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MAC_SCAN_ORPHAN:
		if (MAC_SUCCESS == set_status) {
    8922:	2800      	cmp	r0, #0
    8924:	d10b      	bne.n	893e <scan_set_complete+0xe6>
			/* Send an orphan notification command */
			if (!send_scan_cmd(false)) {
    8926:	4b0e      	ldr	r3, [pc, #56]	; (8960 <scan_set_complete+0x108>)
    8928:	4798      	blx	r3
    892a:	2800      	cmp	r0, #0
    892c:	d10b      	bne.n	8946 <scan_set_complete+0xee>
				uint8_t timer_id = T_Scan_Duration;
    892e:	4668      	mov	r0, sp
    8930:	300f      	adds	r0, #15
    8932:	4b0c      	ldr	r3, [pc, #48]	; (8964 <scan_set_complete+0x10c>)
    8934:	781b      	ldrb	r3, [r3, #0]
    8936:	7003      	strb	r3, [r0, #0]
				 * is no buffer available stop scanning
				 * we call the function usually called by the
				 * scan duration
				 * timer to pretend scanning has finished
				 */
				mac_t_scan_duration_cb((uint8_t *)&timer_id);
    8938:	4b0b      	ldr	r3, [pc, #44]	; (8968 <scan_set_complete+0x110>)
    893a:	4798      	blx	r3
    893c:	e003      	b.n	8946 <scan_set_complete+0xee>
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    893e:	4b07      	ldr	r3, [pc, #28]	; (895c <scan_set_complete+0x104>)
    8940:	781a      	ldrb	r2, [r3, #0]
    8942:	3201      	adds	r2, #1
    8944:	701a      	strb	r2, [r3, #0]
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		break;
	}
} /* scan_set_complete() */
    8946:	b004      	add	sp, #16
    8948:	bd10      	pop	{r4, pc}
    894a:	46c0      	nop			; (mov r8, r8)
    894c:	200012c1 	.word	0x200012c1
    8950:	20001365 	.word	0x20001365
    8954:	200002d0 	.word	0x200002d0
    8958:	0000a5c5 	.word	0x0000a5c5
    895c:	200002d9 	.word	0x200002d9
    8960:	00008759 	.word	0x00008759
    8964:	200013ee 	.word	0x200013ee
    8968:	00008b89 	.word	0x00008b89
    896c:	0000b201 	.word	0x0000b201
    8970:	00009db5 	.word	0x00009db5
    8974:	200012c8 	.word	0x200012c8
    8978:	0000897d 	.word	0x0000897d

0000897c <scan_proceed>:
 *
 * @param scanning_type The type of the scan operation to proceed with.
 * @param buf Buffer to send mlme scan confirm to NHLE.
 */
static void scan_proceed(uint8_t scanning_type, buffer_t *buf)
{
    897c:	b5f0      	push	{r4, r5, r6, r7, lr}
    897e:	4647      	mov	r7, r8
    8980:	b480      	push	{r7}
    8982:	1c05      	adds	r5, r0, #0
    8984:	1c0e      	adds	r6, r1, #0
	retval_t set_status;
	mlme_scan_conf_t *msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(buf);
    8986:	780b      	ldrb	r3, [r1, #0]
    8988:	784c      	ldrb	r4, [r1, #1]
    898a:	0224      	lsls	r4, r4, #8
    898c:	431c      	orrs	r4, r3
    898e:	788b      	ldrb	r3, [r1, #2]
    8990:	041b      	lsls	r3, r3, #16
    8992:	431c      	orrs	r4, r3
    8994:	78cb      	ldrb	r3, [r1, #3]
    8996:	061b      	lsls	r3, r3, #24
    8998:	431c      	orrs	r4, r3

	/* Set the channel page to perform scan */
	set_status = set_tal_pib_internal(phyCurrentPage,
    899a:	2004      	movs	r0, #4
    899c:	496c      	ldr	r1, [pc, #432]	; (8b50 <scan_proceed+0x1d4>)
    899e:	4b6d      	ldr	r3, [pc, #436]	; (8b54 <scan_proceed+0x1d8>)
    89a0:	4798      	blx	r3
			(void *)&scan_curr_page);

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
    89a2:	4b6d      	ldr	r3, [pc, #436]	; (8b58 <scan_proceed+0x1dc>)
    89a4:	781b      	ldrb	r3, [r3, #0]
    89a6:	2b1a      	cmp	r3, #26
    89a8:	d85c      	bhi.n	8a64 <scan_proceed+0xe8>
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    89aa:	4a6c      	ldr	r2, [pc, #432]	; (8b5c <scan_proceed+0x1e0>)
    89ac:	7810      	ldrb	r0, [r2, #0]
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    89ae:	4a6c      	ldr	r2, [pc, #432]	; (8b60 <scan_proceed+0x1e4>)
    89b0:	7d52      	ldrb	r2, [r2, #21]
    89b2:	4694      	mov	ip, r2
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    89b4:	2701      	movs	r7, #1

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
		if (
    89b6:	2802      	cmp	r0, #2
    89b8:	d001      	beq.n	89be <scan_proceed+0x42>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    89ba:	2804      	cmp	r0, #4
    89bc:	d108      	bne.n	89d0 <scan_proceed+0x54>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    89be:	4662      	mov	r2, ip
    89c0:	2a00      	cmp	r2, #0
    89c2:	d005      	beq.n	89d0 <scan_proceed+0x54>
			 * According to 802.15.4-2006 PAN descriptor are only
			 * present
			 * in the scan confirm message in case the PIB attribute
			 * macAutoRequest is true.
			 */
			if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    89c4:	7a22      	ldrb	r2, [r4, #8]
    89c6:	2a04      	cmp	r2, #4
    89c8:	d902      	bls.n	89d0 <scan_proceed+0x54>
    89ca:	4a63      	ldr	r2, [pc, #396]	; (8b58 <scan_proceed+0x1dc>)
    89cc:	7013      	strb	r3, [r2, #0]
    89ce:	e049      	b.n	8a64 <scan_proceed+0xe8>
			}
		}
#endif /* ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */
#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
		if (MLME_SCAN_TYPE_ORPHAN == scanning_type) {
    89d0:	2d03      	cmp	r5, #3
    89d2:	d104      	bne.n	89de <scan_proceed+0x62>
			/*
			 * In an orphan scan, terminate if any coordinator
			 * realignment packet has been received.
			 */
			if (msc->ResultListSize) {
    89d4:	7a22      	ldrb	r2, [r4, #8]
    89d6:	2a00      	cmp	r2, #0
    89d8:	d100      	bne.n	89dc <scan_proceed+0x60>
    89da:	e0a5      	b.n	8b28 <scan_proceed+0x1ac>
    89dc:	e08e      	b.n	8afc <scan_proceed+0x180>
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    89de:	7921      	ldrb	r1, [r4, #4]
    89e0:	7962      	ldrb	r2, [r4, #5]
    89e2:	0212      	lsls	r2, r2, #8
    89e4:	430a      	orrs	r2, r1
    89e6:	79a1      	ldrb	r1, [r4, #6]
    89e8:	0409      	lsls	r1, r1, #16
    89ea:	430a      	orrs	r2, r1
    89ec:	79e1      	ldrb	r1, [r4, #7]
    89ee:	0609      	lsls	r1, r1, #24
    89f0:	430a      	orrs	r2, r1
    89f2:	40da      	lsrs	r2, r3
    89f4:	4217      	tst	r7, r2
    89f6:	d02f      	beq.n	8a58 <scan_proceed+0xdc>
    89f8:	4a57      	ldr	r2, [pc, #348]	; (8b58 <scan_proceed+0x1dc>)
    89fa:	7013      	strb	r3, [r2, #0]
				0) {
#if (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)
			if (MLME_SCAN_TYPE_ACTIVE == scanning_type) {
    89fc:	2d01      	cmp	r5, #1
    89fe:	d103      	bne.n	8a08 <scan_proceed+0x8c>
				mac_scan_state = MAC_SCAN_ACTIVE;
    8a00:	2202      	movs	r2, #2
    8a02:	4b56      	ldr	r3, [pc, #344]	; (8b5c <scan_proceed+0x1e0>)
    8a04:	701a      	strb	r2, [r3, #0]
    8a06:	e00a      	b.n	8a1e <scan_proceed+0xa2>
			}
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */
#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
			if (MLME_SCAN_TYPE_PASSIVE == scanning_type) {
    8a08:	2d02      	cmp	r5, #2
    8a0a:	d103      	bne.n	8a14 <scan_proceed+0x98>
				mac_scan_state = MAC_SCAN_PASSIVE;
    8a0c:	2204      	movs	r2, #4
    8a0e:	4b53      	ldr	r3, [pc, #332]	; (8b5c <scan_proceed+0x1e0>)
    8a10:	701a      	strb	r2, [r3, #0]
    8a12:	e004      	b.n	8a1e <scan_proceed+0xa2>
			}
#endif /* (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) */
			if (MLME_SCAN_TYPE_ORPHAN == scanning_type) {
    8a14:	2d03      	cmp	r5, #3
    8a16:	d102      	bne.n	8a1e <scan_proceed+0xa2>
				mac_scan_state = MAC_SCAN_ORPHAN;
    8a18:	2203      	movs	r2, #3
    8a1a:	4b50      	ldr	r3, [pc, #320]	; (8b5c <scan_proceed+0x1e0>)
    8a1c:	701a      	strb	r2, [r3, #0]
			}

			/* Set the channel to perform scan */
			set_status = set_tal_pib_internal(phyCurrentChannel,
    8a1e:	2000      	movs	r0, #0
    8a20:	494d      	ldr	r1, [pc, #308]	; (8b58 <scan_proceed+0x1dc>)
    8a22:	4b4c      	ldr	r3, [pc, #304]	; (8b54 <scan_proceed+0x1d8>)
    8a24:	4798      	blx	r3
    8a26:	1e05      	subs	r5, r0, #0
					(void *)&scan_curr_channel);

			if (MAC_SUCCESS != set_status) {
    8a28:	d012      	beq.n	8a50 <scan_proceed+0xd4>
				/*
				 * Free the buffer used for sending orphan
				 * notification command
				 */
				bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    8a2a:	4b4e      	ldr	r3, [pc, #312]	; (8b64 <scan_proceed+0x1e8>)
    8a2c:	4698      	mov	r8, r3
    8a2e:	6818      	ldr	r0, [r3, #0]
    8a30:	4b4d      	ldr	r3, [pc, #308]	; (8b68 <scan_proceed+0x1ec>)
    8a32:	4798      	blx	r3

				mac_scan_cmd_buf_ptr = NULL;
    8a34:	2700      	movs	r7, #0
    8a36:	4643      	mov	r3, r8
    8a38:	601f      	str	r7, [r3, #0]

				/* Set radio to sleep if allowed */
				mac_sleep_trans();
    8a3a:	4b4c      	ldr	r3, [pc, #304]	; (8b6c <scan_proceed+0x1f0>)
    8a3c:	4798      	blx	r3

				msc->status = MAC_NO_BEACON;
    8a3e:	23ea      	movs	r3, #234	; 0xea
    8a40:	7063      	strb	r3, [r4, #1]

				/* Orphan scan does not return any list. */
				msc->ResultListSize = 0;
    8a42:	7227      	strb	r7, [r4, #8]

				/* Append the scan confirm message to the
				 * MAC-NHLE queue */
				qmm_queue_append(&mac_nhle_q, buf);
    8a44:	484a      	ldr	r0, [pc, #296]	; (8b70 <scan_proceed+0x1f4>)
    8a46:	1c31      	adds	r1, r6, #0
    8a48:	4b4a      	ldr	r3, [pc, #296]	; (8b74 <scan_proceed+0x1f8>)
    8a4a:	4798      	blx	r3

				mac_scan_state = MAC_SCAN_IDLE;
    8a4c:	4b43      	ldr	r3, [pc, #268]	; (8b5c <scan_proceed+0x1e0>)
    8a4e:	701f      	strb	r7, [r3, #0]

#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif
			/* Continue scanning, after setting channel */
			scan_set_complete(set_status);
    8a50:	1c28      	adds	r0, r5, #0
    8a52:	4b49      	ldr	r3, [pc, #292]	; (8b78 <scan_proceed+0x1fc>)
    8a54:	4798      	blx	r3
			return;
    8a56:	e077      	b.n	8b48 <scan_proceed+0x1cc>
	/* Set the channel page to perform scan */
	set_status = set_tal_pib_internal(phyCurrentPage,
			(void *)&scan_curr_page);

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
    8a58:	3301      	adds	r3, #1
    8a5a:	b2db      	uxtb	r3, r3
    8a5c:	2b1b      	cmp	r3, #27
    8a5e:	d1aa      	bne.n	89b6 <scan_proceed+0x3a>
    8a60:	4a3d      	ldr	r2, [pc, #244]	; (8b58 <scan_proceed+0x1dc>)
    8a62:	7013      	strb	r3, [r2, #0]
			return;
		}
	}

	/* All channels were scanned. The confirm needs to be prepared */
	switch (scanning_type) {
    8a64:	2d01      	cmp	r5, #1
    8a66:	d00c      	beq.n	8a82 <scan_proceed+0x106>
    8a68:	2d00      	cmp	r5, #0
    8a6a:	d004      	beq.n	8a76 <scan_proceed+0xfa>
    8a6c:	2d02      	cmp	r5, #2
    8a6e:	d02a      	beq.n	8ac6 <scan_proceed+0x14a>
    8a70:	2d03      	cmp	r5, #3
    8a72:	d169      	bne.n	8b48 <scan_proceed+0x1cc>
    8a74:	e044      	b.n	8b00 <scan_proceed+0x184>
#if (MAC_SCAN_ED_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ED:
		msc->status = MAC_SUCCESS;
    8a76:	2300      	movs	r3, #0
    8a78:	7063      	strb	r3, [r4, #1]
		scan_clean_up(buf);
    8a7a:	1c30      	adds	r0, r6, #0
    8a7c:	4b3f      	ldr	r3, [pc, #252]	; (8b7c <scan_proceed+0x200>)
    8a7e:	4798      	blx	r3
		break;
    8a80:	e062      	b.n	8b48 <scan_proceed+0x1cc>
		/*
		 * Free the buffer which was received from scan request and
		 * reused
		 * for beacon request frame transmission.
		 */
		bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    8a82:	4d38      	ldr	r5, [pc, #224]	; (8b64 <scan_proceed+0x1e8>)
    8a84:	6828      	ldr	r0, [r5, #0]
    8a86:	4b38      	ldr	r3, [pc, #224]	; (8b68 <scan_proceed+0x1ec>)
    8a88:	4798      	blx	r3

		mac_scan_cmd_buf_ptr = NULL;
    8a8a:	2300      	movs	r3, #0
    8a8c:	602b      	str	r3, [r5, #0]

		if (!mac_pib.mac_AutoRequest) {
    8a8e:	4b34      	ldr	r3, [pc, #208]	; (8b60 <scan_proceed+0x1e4>)
    8a90:	7d5b      	ldrb	r3, [r3, #21]
    8a92:	2b00      	cmp	r3, #0
    8a94:	d101      	bne.n	8a9a <scan_proceed+0x11e>
			msc->status = MAC_SUCCESS;
    8a96:	7063      	strb	r3, [r4, #1]
    8a98:	e00c      	b.n	8ab4 <scan_proceed+0x138>
		} else if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    8a9a:	7a23      	ldrb	r3, [r4, #8]
    8a9c:	2b04      	cmp	r3, #4
    8a9e:	d902      	bls.n	8aa6 <scan_proceed+0x12a>
			msc->status = MAC_LIMIT_REACHED;
    8aa0:	23fa      	movs	r3, #250	; 0xfa
    8aa2:	7063      	strb	r3, [r4, #1]
    8aa4:	e006      	b.n	8ab4 <scan_proceed+0x138>
		} else if (msc->ResultListSize) {
    8aa6:	2b00      	cmp	r3, #0
    8aa8:	d002      	beq.n	8ab0 <scan_proceed+0x134>
			msc->status = MAC_SUCCESS;
    8aaa:	2300      	movs	r3, #0
    8aac:	7063      	strb	r3, [r4, #1]
    8aae:	e001      	b.n	8ab4 <scan_proceed+0x138>
		} else {
			msc->status = MAC_NO_BEACON;
    8ab0:	23ea      	movs	r3, #234	; 0xea
    8ab2:	7063      	strb	r3, [r4, #1]

		/* Restore macPANId after active scan completed. */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&mac_scan_orig_panid);
    8ab4:	2050      	movs	r0, #80	; 0x50
    8ab6:	4932      	ldr	r1, [pc, #200]	; (8b80 <scan_proceed+0x204>)
    8ab8:	4b26      	ldr	r3, [pc, #152]	; (8b54 <scan_proceed+0x1d8>)
    8aba:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		/* Done with scanning */
		scan_clean_up((buffer_t *)mac_conf_buf_ptr);
    8abc:	4b31      	ldr	r3, [pc, #196]	; (8b84 <scan_proceed+0x208>)
    8abe:	6818      	ldr	r0, [r3, #0]
    8ac0:	4b2e      	ldr	r3, [pc, #184]	; (8b7c <scan_proceed+0x200>)
    8ac2:	4798      	blx	r3
	}
	break;
    8ac4:	e040      	b.n	8b48 <scan_proceed+0x1cc>
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_PASSIVE:
		if (!mac_pib.mac_AutoRequest) {
    8ac6:	4b26      	ldr	r3, [pc, #152]	; (8b60 <scan_proceed+0x1e4>)
    8ac8:	7d5b      	ldrb	r3, [r3, #21]
    8aca:	2b00      	cmp	r3, #0
    8acc:	d101      	bne.n	8ad2 <scan_proceed+0x156>
			msc->status = MAC_SUCCESS;
    8ace:	7063      	strb	r3, [r4, #1]
    8ad0:	e00c      	b.n	8aec <scan_proceed+0x170>
		} else if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    8ad2:	7a23      	ldrb	r3, [r4, #8]
    8ad4:	2b04      	cmp	r3, #4
    8ad6:	d902      	bls.n	8ade <scan_proceed+0x162>
			msc->status = MAC_LIMIT_REACHED;
    8ad8:	23fa      	movs	r3, #250	; 0xfa
    8ada:	7063      	strb	r3, [r4, #1]
    8adc:	e006      	b.n	8aec <scan_proceed+0x170>
		} else if (msc->ResultListSize) {
    8ade:	2b00      	cmp	r3, #0
    8ae0:	d002      	beq.n	8ae8 <scan_proceed+0x16c>
			msc->status = MAC_SUCCESS;
    8ae2:	2300      	movs	r3, #0
    8ae4:	7063      	strb	r3, [r4, #1]
    8ae6:	e001      	b.n	8aec <scan_proceed+0x170>
		} else {
			msc->status = MAC_NO_BEACON;
    8ae8:	23ea      	movs	r3, #234	; 0xea
    8aea:	7063      	strb	r3, [r4, #1]

		/* Restore macPANId after passive scan completed. */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&mac_scan_orig_panid);
    8aec:	2050      	movs	r0, #80	; 0x50
    8aee:	4924      	ldr	r1, [pc, #144]	; (8b80 <scan_proceed+0x204>)
    8af0:	4b18      	ldr	r3, [pc, #96]	; (8b54 <scan_proceed+0x1d8>)
    8af2:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		scan_clean_up(buf);
    8af4:	1c30      	adds	r0, r6, #0
    8af6:	4b21      	ldr	r3, [pc, #132]	; (8b7c <scan_proceed+0x200>)
    8af8:	4798      	blx	r3
		break;
    8afa:	e025      	b.n	8b48 <scan_proceed+0x1cc>
    8afc:	4a16      	ldr	r2, [pc, #88]	; (8b58 <scan_proceed+0x1dc>)
    8afe:	7013      	strb	r3, [r2, #0]
#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ORPHAN:

		/* Free the buffer used for sending orphan notification command
		**/
		bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    8b00:	4d18      	ldr	r5, [pc, #96]	; (8b64 <scan_proceed+0x1e8>)
    8b02:	6828      	ldr	r0, [r5, #0]
    8b04:	4b18      	ldr	r3, [pc, #96]	; (8b68 <scan_proceed+0x1ec>)
    8b06:	4798      	blx	r3

		mac_scan_cmd_buf_ptr = NULL;
    8b08:	2300      	movs	r3, #0
    8b0a:	602b      	str	r3, [r5, #0]

		if (msc->ResultListSize > 0) {
    8b0c:	7a23      	ldrb	r3, [r4, #8]
    8b0e:	2b00      	cmp	r3, #0
    8b10:	d002      	beq.n	8b18 <scan_proceed+0x19c>
			msc->status = MAC_SUCCESS;
    8b12:	2300      	movs	r3, #0
    8b14:	7063      	strb	r3, [r4, #1]
    8b16:	e001      	b.n	8b1c <scan_proceed+0x1a0>
		} else {
			msc->status = MAC_NO_BEACON;
    8b18:	23ea      	movs	r3, #234	; 0xea
    8b1a:	7063      	strb	r3, [r4, #1]
		}

		/* Orphan scan does not return any list. */
		msc->ResultListSize = 0;
    8b1c:	2300      	movs	r3, #0
    8b1e:	7223      	strb	r3, [r4, #8]

		scan_clean_up(buf);
    8b20:	1c30      	adds	r0, r6, #0
    8b22:	4b16      	ldr	r3, [pc, #88]	; (8b7c <scan_proceed+0x200>)
    8b24:	4798      	blx	r3
		break;
    8b26:	e00f      	b.n	8b48 <scan_proceed+0x1cc>
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    8b28:	7921      	ldrb	r1, [r4, #4]
    8b2a:	7962      	ldrb	r2, [r4, #5]
    8b2c:	0212      	lsls	r2, r2, #8
    8b2e:	430a      	orrs	r2, r1
    8b30:	79a1      	ldrb	r1, [r4, #6]
    8b32:	0409      	lsls	r1, r1, #16
    8b34:	4311      	orrs	r1, r2
    8b36:	79e2      	ldrb	r2, [r4, #7]
    8b38:	0612      	lsls	r2, r2, #24
    8b3a:	430a      	orrs	r2, r1
    8b3c:	40da      	lsrs	r2, r3
    8b3e:	4217      	tst	r7, r2
    8b40:	d08a      	beq.n	8a58 <scan_proceed+0xdc>
    8b42:	4a05      	ldr	r2, [pc, #20]	; (8b58 <scan_proceed+0x1dc>)
    8b44:	7013      	strb	r3, [r2, #0]
    8b46:	e765      	b.n	8a14 <scan_proceed+0x98>
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		break;
	}
} /* scan_proceed() */
    8b48:	bc04      	pop	{r2}
    8b4a:	4690      	mov	r8, r2
    8b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b4e:	46c0      	nop			; (mov r8, r8)
    8b50:	200002da 	.word	0x200002da
    8b54:	00007741 	.word	0x00007741
    8b58:	200002d9 	.word	0x200002d9
    8b5c:	200012c1 	.word	0x200012c1
    8b60:	20001300 	.word	0x20001300
    8b64:	2000132c 	.word	0x2000132c
    8b68:	00009e85 	.word	0x00009e85
    8b6c:	00006e09 	.word	0x00006e09
    8b70:	20001368 	.word	0x20001368
    8b74:	0000a041 	.word	0x0000a041
    8b78:	00008859 	.word	0x00008859
    8b7c:	00008705 	.word	0x00008705
    8b80:	2000131c 	.word	0x2000131c
    8b84:	200012c8 	.word	0x200012c8

00008b88 <mac_t_scan_duration_cb>:
 * @brief MAC scan timer callback
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_scan_duration_cb(void *callback_parameter)
{
    8b88:	b510      	push	{r4, lr}
	/* mac_conf_buf_ptr holds the buffer for scan confirm */
	mlme_scan_conf_t *msc
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    8b8a:	4b16      	ldr	r3, [pc, #88]	; (8be4 <mac_t_scan_duration_cb+0x5c>)
    8b8c:	6819      	ldr	r1, [r3, #0]
 * @param callback_parameter Callback parameter.
 */
static void mac_t_scan_duration_cb(void *callback_parameter)
{
	/* mac_conf_buf_ptr holds the buffer for scan confirm */
	mlme_scan_conf_t *msc
    8b8e:	780a      	ldrb	r2, [r1, #0]
    8b90:	784b      	ldrb	r3, [r1, #1]
    8b92:	021b      	lsls	r3, r3, #8
    8b94:	4313      	orrs	r3, r2
    8b96:	788a      	ldrb	r2, [r1, #2]
    8b98:	0412      	lsls	r2, r2, #16
    8b9a:	4313      	orrs	r3, r2
    8b9c:	78ca      	ldrb	r2, [r1, #3]
    8b9e:	0612      	lsls	r2, r2, #24
    8ba0:	4313      	orrs	r3, r2
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_conf_buf_ptr);

	switch (mac_scan_state) {
    8ba2:	4a11      	ldr	r2, [pc, #68]	; (8be8 <mac_t_scan_duration_cb+0x60>)
    8ba4:	7812      	ldrb	r2, [r2, #0]
    8ba6:	3a02      	subs	r2, #2
    8ba8:	b2d2      	uxtb	r2, r2
    8baa:	2a02      	cmp	r2, #2
    8bac:	d819      	bhi.n	8be2 <mac_t_scan_duration_cb+0x5a>
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
	case MAC_SCAN_ORPHAN:
		msc->UnscannedChannels &= ~(1UL << scan_curr_channel);
    8bae:	4a0f      	ldr	r2, [pc, #60]	; (8bec <mac_t_scan_duration_cb+0x64>)
    8bb0:	7812      	ldrb	r2, [r2, #0]
    8bb2:	2001      	movs	r0, #1
    8bb4:	4090      	lsls	r0, r2
    8bb6:	791c      	ldrb	r4, [r3, #4]
    8bb8:	795a      	ldrb	r2, [r3, #5]
    8bba:	0212      	lsls	r2, r2, #8
    8bbc:	4322      	orrs	r2, r4
    8bbe:	799c      	ldrb	r4, [r3, #6]
    8bc0:	0424      	lsls	r4, r4, #16
    8bc2:	4322      	orrs	r2, r4
    8bc4:	79dc      	ldrb	r4, [r3, #7]
    8bc6:	0624      	lsls	r4, r4, #24
    8bc8:	4322      	orrs	r2, r4
    8bca:	4382      	bics	r2, r0
    8bcc:	711a      	strb	r2, [r3, #4]
    8bce:	0a10      	lsrs	r0, r2, #8
    8bd0:	7158      	strb	r0, [r3, #5]
    8bd2:	0c10      	lsrs	r0, r2, #16
    8bd4:	7198      	strb	r0, [r3, #6]
    8bd6:	0e12      	lsrs	r2, r2, #24
    8bd8:	71da      	strb	r2, [r3, #7]
		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    8bda:	4b05      	ldr	r3, [pc, #20]	; (8bf0 <mac_t_scan_duration_cb+0x68>)
    8bdc:	7818      	ldrb	r0, [r3, #0]
    8bde:	4b05      	ldr	r3, [pc, #20]	; (8bf4 <mac_t_scan_duration_cb+0x6c>)
    8be0:	4798      	blx	r3
	default:
		break;
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    8be2:	bd10      	pop	{r4, pc}
    8be4:	200012c8 	.word	0x200012c8
    8be8:	200012c1 	.word	0x200012c1
    8bec:	200002d9 	.word	0x200002d9
    8bf0:	200002d8 	.word	0x200002d8
    8bf4:	0000897d 	.word	0x0000897d

00008bf8 <mac_scan_send_complete>:
 * from the transmission of a beacon request or orphan notification frame.
 *
 * @param status Status of transmission
 */
void mac_scan_send_complete(retval_t status)
{
    8bf8:	b510      	push	{r4, lr}
    8bfa:	b084      	sub	sp, #16
	retval_t timer_status;

	mac_pib.mac_DSN++;
    8bfc:	4b1b      	ldr	r3, [pc, #108]	; (8c6c <mac_scan_send_complete+0x74>)
    8bfe:	7dda      	ldrb	r2, [r3, #23]
    8c00:	3201      	adds	r2, #1
    8c02:	75da      	strb	r2, [r3, #23]

	if (MAC_SUCCESS == status) {
    8c04:	2800      	cmp	r0, #0
    8c06:	d124      	bne.n	8c52 <mac_scan_send_complete+0x5a>
		uint32_t tmr = 0;

		if (MAC_SCAN_ACTIVE == mac_scan_state) {
    8c08:	4b19      	ldr	r3, [pc, #100]	; (8c70 <mac_scan_send_complete+0x78>)
    8c0a:	781b      	ldrb	r3, [r3, #0]
    8c0c:	2b02      	cmp	r3, #2
    8c0e:	d108      	bne.n	8c22 <mac_scan_send_complete+0x2a>
			tmr = MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
    8c10:	4b18      	ldr	r3, [pc, #96]	; (8c74 <mac_scan_send_complete+0x7c>)
    8c12:	781b      	ldrb	r3, [r3, #0]
    8c14:	21f0      	movs	r1, #240	; 0xf0
    8c16:	0089      	lsls	r1, r1, #2
    8c18:	4099      	lsls	r1, r3
    8c1a:	23f0      	movs	r3, #240	; 0xf0
    8c1c:	009b      	lsls	r3, r3, #2
    8c1e:	18c9      	adds	r1, r1, r3
    8c20:	e004      	b.n	8c2c <mac_scan_send_complete+0x34>
			/*
			 * Since this function is only called in active or
			 * orphan scan state,
			 * this case is handling the orphan scan state.
			 */
			tmr = mac_pib.mac_ResponseWaitTime;
    8c22:	4b12      	ldr	r3, [pc, #72]	; (8c6c <mac_scan_send_complete+0x74>)
    8c24:	7b9a      	ldrb	r2, [r3, #14]
    8c26:	7bd9      	ldrb	r1, [r3, #15]
    8c28:	0209      	lsls	r1, r1, #8
    8c2a:	4311      	orrs	r1, r2
		}

		timer_status = pal_timer_start(T_Scan_Duration,
    8c2c:	4b12      	ldr	r3, [pc, #72]	; (8c78 <mac_scan_send_complete+0x80>)
    8c2e:	7818      	ldrb	r0, [r3, #0]
    8c30:	0109      	lsls	r1, r1, #4
    8c32:	2300      	movs	r3, #0
    8c34:	9300      	str	r3, [sp, #0]
    8c36:	2200      	movs	r2, #0
    8c38:	4b10      	ldr	r3, [pc, #64]	; (8c7c <mac_scan_send_complete+0x84>)
    8c3a:	4c11      	ldr	r4, [pc, #68]	; (8c80 <mac_scan_send_complete+0x88>)
    8c3c:	47a0      	blx	r4
				(FUNC_PTR)mac_t_scan_duration_cb,
				NULL);
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == timer_status);
#endif
		if (MAC_SUCCESS != timer_status) {
    8c3e:	2800      	cmp	r0, #0
    8c40:	d011      	beq.n	8c66 <mac_scan_send_complete+0x6e>
			uint8_t timer_id = T_Scan_Duration;
    8c42:	4668      	mov	r0, sp
    8c44:	300f      	adds	r0, #15
    8c46:	4b0c      	ldr	r3, [pc, #48]	; (8c78 <mac_scan_send_complete+0x80>)
    8c48:	781b      	ldrb	r3, [r3, #0]
    8c4a:	7003      	strb	r3, [r0, #0]
			 * Scan duration timer could not be started, so we call
			 * the timer callback function directly. This will
			 * basically
			 * shorten scanning without having really scanned.
			 */
			mac_t_scan_duration_cb((void *)&timer_id);
    8c4c:	4b0b      	ldr	r3, [pc, #44]	; (8c7c <mac_scan_send_complete+0x84>)
    8c4e:	4798      	blx	r3
    8c50:	e009      	b.n	8c66 <mac_scan_send_complete+0x6e>
		}
	} else {
		/* Did not work, continue. */
		scan_curr_channel++;
    8c52:	4b0c      	ldr	r3, [pc, #48]	; (8c84 <mac_scan_send_complete+0x8c>)
    8c54:	781a      	ldrb	r2, [r3, #0]
    8c56:	3201      	adds	r2, #1
    8c58:	701a      	strb	r2, [r3, #0]
		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    8c5a:	4b0b      	ldr	r3, [pc, #44]	; (8c88 <mac_scan_send_complete+0x90>)
    8c5c:	7818      	ldrb	r0, [r3, #0]
    8c5e:	4b0b      	ldr	r3, [pc, #44]	; (8c8c <mac_scan_send_complete+0x94>)
    8c60:	6819      	ldr	r1, [r3, #0]
    8c62:	4b0b      	ldr	r3, [pc, #44]	; (8c90 <mac_scan_send_complete+0x98>)
    8c64:	4798      	blx	r3
	}
}
    8c66:	b004      	add	sp, #16
    8c68:	bd10      	pop	{r4, pc}
    8c6a:	46c0      	nop			; (mov r8, r8)
    8c6c:	20001300 	.word	0x20001300
    8c70:	200012c1 	.word	0x200012c1
    8c74:	200002d0 	.word	0x200002d0
    8c78:	200013ee 	.word	0x200013ee
    8c7c:	00008b89 	.word	0x00008b89
    8c80:	00009db5 	.word	0x00009db5
    8c84:	200002d9 	.word	0x200002d9
    8c88:	200002d8 	.word	0x200002d8
    8c8c:	200012c8 	.word	0x200012c8
    8c90:	0000897d 	.word	0x0000897d

00008c94 <mlme_scan_request>:
 * with a status of MAC_INVALID_PARAMETER.
 *
 * @param m The MLME_SCAN.request message
 */
void mlme_scan_request(uint8_t *m)
{
    8c94:	b570      	push	{r4, r5, r6, lr}
    8c96:	b082      	sub	sp, #8
    8c98:	1c04      	adds	r4, r0, #0
	mlme_scan_req_t *msr = (mlme_scan_req_t *)BMM_BUFFER_POINTER(
    8c9a:	7802      	ldrb	r2, [r0, #0]
    8c9c:	7843      	ldrb	r3, [r0, #1]
    8c9e:	021b      	lsls	r3, r3, #8
    8ca0:	4313      	orrs	r3, r2
    8ca2:	7882      	ldrb	r2, [r0, #2]
    8ca4:	0412      	lsls	r2, r2, #16
    8ca6:	4313      	orrs	r3, r2
    8ca8:	78c2      	ldrb	r2, [r0, #3]
    8caa:	0612      	lsls	r2, r2, #24
    8cac:	4313      	orrs	r3, r2
			(buffer_t *)m);
	mlme_scan_conf_t *msc;
	/* Save the original channel. */
	mac_scan_orig_channel = tal_pib.CurrentChannel;
    8cae:	4a6f      	ldr	r2, [pc, #444]	; (8e6c <mlme_scan_request+0x1d8>)
    8cb0:	7dd0      	ldrb	r0, [r2, #23]
    8cb2:	496f      	ldr	r1, [pc, #444]	; (8e70 <mlme_scan_request+0x1dc>)
    8cb4:	7008      	strb	r0, [r1, #0]

	/* Save the original channel page. */
	mac_scan_orig_page = tal_pib.CurrentPage;
    8cb6:	7fd1      	ldrb	r1, [r2, #31]
    8cb8:	4a6e      	ldr	r2, [pc, #440]	; (8e74 <mlme_scan_request+0x1e0>)
    8cba:	7011      	strb	r1, [r2, #0]

	/* Save the scan request parameters */
	scan_duration = msr->ScanDuration;
    8cbc:	799d      	ldrb	r5, [r3, #6]
    8cbe:	4a6e      	ldr	r2, [pc, #440]	; (8e78 <mlme_scan_request+0x1e4>)
    8cc0:	7015      	strb	r5, [r2, #0]
	scan_type = msr->ScanType;
    8cc2:	7859      	ldrb	r1, [r3, #1]
    8cc4:	4a6d      	ldr	r2, [pc, #436]	; (8e7c <mlme_scan_request+0x1e8>)
    8cc6:	7011      	strb	r1, [r2, #0]
	scan_channels = msr->ScanChannels;
    8cc8:	7898      	ldrb	r0, [r3, #2]
    8cca:	78da      	ldrb	r2, [r3, #3]
    8ccc:	0212      	lsls	r2, r2, #8
    8cce:	4302      	orrs	r2, r0
    8cd0:	7918      	ldrb	r0, [r3, #4]
    8cd2:	0400      	lsls	r0, r0, #16
    8cd4:	4302      	orrs	r2, r0
    8cd6:	7958      	ldrb	r0, [r3, #5]
    8cd8:	0600      	lsls	r0, r0, #24
    8cda:	4302      	orrs	r2, r0
    8cdc:	4868      	ldr	r0, [pc, #416]	; (8e80 <mlme_scan_request+0x1ec>)
    8cde:	6002      	str	r2, [r0, #0]
	scan_curr_page = msr->ChannelPage;
    8ce0:	4868      	ldr	r0, [pc, #416]	; (8e84 <mlme_scan_request+0x1f0>)
    8ce2:	79de      	ldrb	r6, [r3, #7]
    8ce4:	7006      	strb	r6, [r0, #0]

	/*
	 * Store the scan request buffer reused to create the corresponding
	 * scan confirmation
	 */
	mac_conf_buf_ptr = m;
    8ce6:	4e68      	ldr	r6, [pc, #416]	; (8e88 <mlme_scan_request+0x1f4>)
    8ce8:	6034      	str	r4, [r6, #0]

	msc->cmdcode = MLME_SCAN_CONFIRM;
    8cea:	261b      	movs	r6, #27
    8cec:	701e      	strb	r6, [r3, #0]
	msc->ScanType = scan_type;
    8cee:	7099      	strb	r1, [r3, #2]
	msc->UnscannedChannels = scan_channels;
    8cf0:	2100      	movs	r1, #0
    8cf2:	711a      	strb	r2, [r3, #4]
    8cf4:	0a16      	lsrs	r6, r2, #8
    8cf6:	715e      	strb	r6, [r3, #5]
    8cf8:	0c16      	lsrs	r6, r2, #16
    8cfa:	719e      	strb	r6, [r3, #6]
    8cfc:	0e16      	lsrs	r6, r2, #24
    8cfe:	71de      	strb	r6, [r3, #7]
	msc->ChannelPage = scan_curr_page;
    8d00:	7800      	ldrb	r0, [r0, #0]
    8d02:	70d8      	strb	r0, [r3, #3]
	msc->ResultListSize = 0;
    8d04:	7219      	strb	r1, [r3, #8]
	msc->scan_result_list[0].ed_value[0] = 0;
    8d06:	7259      	strb	r1, [r3, #9]

	if ((MAC_POLL_IDLE != mac_poll_state) ||
    8d08:	4960      	ldr	r1, [pc, #384]	; (8e8c <mlme_scan_request+0x1f8>)
    8d0a:	7809      	ldrb	r1, [r1, #0]
    8d0c:	2900      	cmp	r1, #0
    8d0e:	d103      	bne.n	8d18 <mlme_scan_request+0x84>
			(MAC_SCAN_IDLE != mac_scan_state)
    8d10:	495f      	ldr	r1, [pc, #380]	; (8e90 <mlme_scan_request+0x1fc>)
	msc->UnscannedChannels = scan_channels;
	msc->ChannelPage = scan_curr_page;
	msc->ResultListSize = 0;
	msc->scan_result_list[0].ed_value[0] = 0;

	if ((MAC_POLL_IDLE != mac_poll_state) ||
    8d12:	7809      	ldrb	r1, [r1, #0]
    8d14:	2900      	cmp	r1, #0
    8d16:	d006      	beq.n	8d26 <mlme_scan_request+0x92>
			(MAC_SCAN_IDLE != mac_scan_state)
			) {
		/* Ignore scan request while being in a polling state or
		 * scanning. */
		msc->status = MAC_INVALID_PARAMETER;
    8d18:	22e8      	movs	r2, #232	; 0xe8
    8d1a:	705a      	strb	r2, [r3, #1]

		/* Append the scan confirmation message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    8d1c:	485d      	ldr	r0, [pc, #372]	; (8e94 <mlme_scan_request+0x200>)
    8d1e:	1c21      	adds	r1, r4, #0
    8d20:	4b5d      	ldr	r3, [pc, #372]	; (8e98 <mlme_scan_request+0x204>)
    8d22:	4798      	blx	r3

		return;
    8d24:	e0a0      	b.n	8e68 <mlme_scan_request+0x1d4>

	/*
	 * Checck also for a scan duration that is lower than
	 * the max. beacon order.
	 */
	if ((0 == scan_channels) ||
    8d26:	2a00      	cmp	r2, #0
    8d28:	d004      	beq.n	8d34 <mlme_scan_request+0xa0>
    8d2a:	495c      	ldr	r1, [pc, #368]	; (8e9c <mlme_scan_request+0x208>)
    8d2c:	420a      	tst	r2, r1
    8d2e:	d101      	bne.n	8d34 <mlme_scan_request+0xa0>
			((scan_channels & INVERSE_CHANNEL_MASK) != 0) ||
    8d30:	2d0e      	cmp	r5, #14
    8d32:	d906      	bls.n	8d42 <mlme_scan_request+0xae>
			(scan_duration > BEACON_NETWORK_MAX_BO)
			) {
		msc->status = MAC_INVALID_PARAMETER;
    8d34:	22e8      	movs	r2, #232	; 0xe8
    8d36:	705a      	strb	r2, [r3, #1]

		/* Append the scan confirm message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    8d38:	4856      	ldr	r0, [pc, #344]	; (8e94 <mlme_scan_request+0x200>)
    8d3a:	1c21      	adds	r1, r4, #0
    8d3c:	4b56      	ldr	r3, [pc, #344]	; (8e98 <mlme_scan_request+0x204>)
    8d3e:	4798      	blx	r3

		return;
    8d40:	e092      	b.n	8e68 <mlme_scan_request+0x1d4>
		return;
	}
#endif /*  (MAC_SCAN_ED_REQUEST_CONFIRM == 0) */

	/* wake up radio first */
	mac_trx_wakeup();
    8d42:	4b57      	ldr	r3, [pc, #348]	; (8ea0 <mlme_scan_request+0x20c>)
    8d44:	4798      	blx	r3
 * @param scan_buf Pointer to Scan request buffer.
 */
static void mac_awake_scan(buffer_t *scan_buf)
{
	mlme_scan_conf_t *msc;
	msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(scan_buf);
    8d46:	7822      	ldrb	r2, [r4, #0]
    8d48:	7863      	ldrb	r3, [r4, #1]
    8d4a:	021b      	lsls	r3, r3, #8
    8d4c:	4313      	orrs	r3, r2
    8d4e:	78a2      	ldrb	r2, [r4, #2]
    8d50:	0412      	lsls	r2, r2, #16
    8d52:	4313      	orrs	r3, r2
    8d54:	78e2      	ldrb	r2, [r4, #3]
    8d56:	0612      	lsls	r2, r2, #24
    8d58:	1c15      	adds	r5, r2, #0
    8d5a:	431d      	orrs	r5, r3

	/* Set the first channel at which the scan is started */
	scan_curr_channel = MIN_CHANNEL;
    8d5c:	220b      	movs	r2, #11
    8d5e:	4b51      	ldr	r3, [pc, #324]	; (8ea4 <mlme_scan_request+0x210>)
    8d60:	701a      	strb	r2, [r3, #0]

	switch (scan_type) {
    8d62:	4b46      	ldr	r3, [pc, #280]	; (8e7c <mlme_scan_request+0x1e8>)
    8d64:	781b      	ldrb	r3, [r3, #0]
    8d66:	b2da      	uxtb	r2, r3
    8d68:	2a02      	cmp	r2, #2
    8d6a:	d802      	bhi.n	8d72 <mlme_scan_request+0xde>
    8d6c:	2b00      	cmp	r3, #0
    8d6e:	d003      	beq.n	8d78 <mlme_scan_request+0xe4>
    8d70:	e00c      	b.n	8d8c <mlme_scan_request+0xf8>
    8d72:	2b03      	cmp	r3, #3
    8d74:	d05a      	beq.n	8e2c <mlme_scan_request+0x198>
    8d76:	e06f      	b.n	8e58 <mlme_scan_request+0x1c4>
#if (MAC_SCAN_ED_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ED:
		msc->scan_result_list[0].ed_value[1] = 0; /* First channel's
    8d78:	2300      	movs	r3, #0
    8d7a:	72ab      	strb	r3, [r5, #10]
		                                           * accumulated energy
		                                           * level */
		mac_scan_state = MAC_SCAN_ED;
    8d7c:	2201      	movs	r2, #1
    8d7e:	4b44      	ldr	r3, [pc, #272]	; (8e90 <mlme_scan_request+0x1fc>)
    8d80:	701a      	strb	r2, [r3, #0]
		scan_proceed(MLME_SCAN_TYPE_ED, (buffer_t *)scan_buf);
    8d82:	2000      	movs	r0, #0
    8d84:	1c21      	adds	r1, r4, #0
    8d86:	4b48      	ldr	r3, [pc, #288]	; (8ea8 <mlme_scan_request+0x214>)
    8d88:	4798      	blx	r3
    8d8a:	e06d      	b.n	8e68 <mlme_scan_request+0x1d4>
		 * accept all beacons rather than just the beacons from its
		 * current PAN (see 7.5.6.2). On completion of the scan, the
		 * MAC sublayer shall restore the value of macPANId to the
		 * value stored before the scan began.
		 */
		uint16_t broadcast_panid = BROADCAST;
    8d8c:	4669      	mov	r1, sp
    8d8e:	3106      	adds	r1, #6
    8d90:	2301      	movs	r3, #1
    8d92:	425b      	negs	r3, r3
    8d94:	800b      	strh	r3, [r1, #0]

		mac_scan_orig_panid = tal_pib.PANId;
    8d96:	4b35      	ldr	r3, [pc, #212]	; (8e6c <mlme_scan_request+0x1d8>)
    8d98:	7c98      	ldrb	r0, [r3, #18]
    8d9a:	7cda      	ldrb	r2, [r3, #19]
    8d9c:	0212      	lsls	r2, r2, #8
    8d9e:	4302      	orrs	r2, r0
    8da0:	4b42      	ldr	r3, [pc, #264]	; (8eac <mlme_scan_request+0x218>)
    8da2:	801a      	strh	r2, [r3, #0]

#if (_DEBUG_ > 0)
		retval_t set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&broadcast_panid);
    8da4:	2050      	movs	r0, #80	; 0x50
    8da6:	4b42      	ldr	r3, [pc, #264]	; (8eb0 <mlme_scan_request+0x21c>)
    8da8:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
		set_status = set_status;
#endif
		if (MLME_SCAN_TYPE_ACTIVE == scan_type) {
    8daa:	4b34      	ldr	r3, [pc, #208]	; (8e7c <mlme_scan_request+0x1e8>)
    8dac:	781b      	ldrb	r3, [r3, #0]
    8dae:	2b01      	cmp	r3, #1
    8db0:	d101      	bne.n	8db6 <mlme_scan_request+0x122>
			/*
			 * In active scan reuse the scan request buffer for
			 * sending beacon request.
			 */
			mac_scan_cmd_buf_ptr = (uint8_t *)scan_buf;
    8db2:	4b40      	ldr	r3, [pc, #256]	; (8eb4 <mlme_scan_request+0x220>)
    8db4:	601c      	str	r4, [r3, #0]
		}

		/* Allocate a large size buffer for scan confirm. */
		mac_conf_buf_ptr
			= (uint8_t *)bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    8db6:	209c      	movs	r0, #156	; 0x9c
    8db8:	4b3f      	ldr	r3, [pc, #252]	; (8eb8 <mlme_scan_request+0x224>)
    8dba:	4798      	blx	r3
    8dbc:	4b32      	ldr	r3, [pc, #200]	; (8e88 <mlme_scan_request+0x1f4>)
    8dbe:	6018      	str	r0, [r3, #0]

		if (NULL == mac_conf_buf_ptr) {
    8dc0:	2800      	cmp	r0, #0
    8dc2:	d108      	bne.n	8dd6 <mlme_scan_request+0x142>
			 * confirmation,
			 * hence the scan request buffer (small buffer) is used
			 * to send
			 * the scan confirmation.
			 */
			msc->status = MAC_INVALID_PARAMETER;
    8dc4:	23e8      	movs	r3, #232	; 0xe8
    8dc6:	706b      	strb	r3, [r5, #1]

			/* Append scan confirm message to the MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, scan_buf);
    8dc8:	4832      	ldr	r0, [pc, #200]	; (8e94 <mlme_scan_request+0x200>)
    8dca:	1c21      	adds	r1, r4, #0
    8dcc:	4b32      	ldr	r3, [pc, #200]	; (8e98 <mlme_scan_request+0x204>)
    8dce:	4798      	blx	r3

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    8dd0:	4b3a      	ldr	r3, [pc, #232]	; (8ebc <mlme_scan_request+0x228>)
    8dd2:	4798      	blx	r3
    8dd4:	e048      	b.n	8e68 <mlme_scan_request+0x1d4>
			return;
		}

		if (MLME_SCAN_TYPE_PASSIVE == scan_type) {
    8dd6:	4b29      	ldr	r3, [pc, #164]	; (8e7c <mlme_scan_request+0x1e8>)
    8dd8:	781b      	ldrb	r3, [r3, #0]
    8dda:	2b02      	cmp	r3, #2
    8ddc:	d102      	bne.n	8de4 <mlme_scan_request+0x150>
			/* Free the scan request buffer when in passive scan. */
			bmm_buffer_free(scan_buf);
    8dde:	1c20      	adds	r0, r4, #0
    8de0:	4b37      	ldr	r3, [pc, #220]	; (8ec0 <mlme_scan_request+0x22c>)
    8de2:	4798      	blx	r3
		}

		msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    8de4:	4928      	ldr	r1, [pc, #160]	; (8e88 <mlme_scan_request+0x1f4>)
    8de6:	680a      	ldr	r2, [r1, #0]
    8de8:	7810      	ldrb	r0, [r2, #0]
    8dea:	7853      	ldrb	r3, [r2, #1]
    8dec:	021b      	lsls	r3, r3, #8
    8dee:	4303      	orrs	r3, r0
    8df0:	7890      	ldrb	r0, [r2, #2]
    8df2:	0400      	lsls	r0, r0, #16
    8df4:	4303      	orrs	r3, r0
    8df6:	78d2      	ldrb	r2, [r2, #3]
    8df8:	0612      	lsls	r2, r2, #24
    8dfa:	4313      	orrs	r3, r2
				(buffer_t *)mac_conf_buf_ptr);

		msc->cmdcode = MLME_SCAN_CONFIRM;
    8dfc:	221b      	movs	r2, #27
    8dfe:	701a      	strb	r2, [r3, #0]
		msc->ScanType = scan_type;
    8e00:	4a1e      	ldr	r2, [pc, #120]	; (8e7c <mlme_scan_request+0x1e8>)
    8e02:	7810      	ldrb	r0, [r2, #0]
    8e04:	7098      	strb	r0, [r3, #2]
		msc->ChannelPage = scan_curr_page;
    8e06:	4a1f      	ldr	r2, [pc, #124]	; (8e84 <mlme_scan_request+0x1f0>)
    8e08:	7812      	ldrb	r2, [r2, #0]
    8e0a:	70da      	strb	r2, [r3, #3]
		msc->UnscannedChannels = scan_channels;
    8e0c:	4a1c      	ldr	r2, [pc, #112]	; (8e80 <mlme_scan_request+0x1ec>)
    8e0e:	7815      	ldrb	r5, [r2, #0]
    8e10:	2400      	movs	r4, #0
    8e12:	711d      	strb	r5, [r3, #4]
    8e14:	7855      	ldrb	r5, [r2, #1]
    8e16:	715d      	strb	r5, [r3, #5]
    8e18:	7895      	ldrb	r5, [r2, #2]
    8e1a:	719d      	strb	r5, [r3, #6]
    8e1c:	78d2      	ldrb	r2, [r2, #3]
    8e1e:	71da      	strb	r2, [r3, #7]
		msc->ResultListSize = 0;
    8e20:	721c      	strb	r4, [r3, #8]
		msc->scan_result_list[0].ed_value[0] = 0;
    8e22:	725c      	strb	r4, [r3, #9]

		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    8e24:	6809      	ldr	r1, [r1, #0]
    8e26:	4b20      	ldr	r3, [pc, #128]	; (8ea8 <mlme_scan_request+0x214>)
    8e28:	4798      	blx	r3
    8e2a:	e01d      	b.n	8e68 <mlme_scan_request+0x1d4>

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ORPHAN:
		/* Buffer allocated for orphan notification command */
		mac_scan_cmd_buf_ptr
			= (uint8_t *)bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    8e2c:	209c      	movs	r0, #156	; 0x9c
    8e2e:	4b22      	ldr	r3, [pc, #136]	; (8eb8 <mlme_scan_request+0x224>)
    8e30:	4798      	blx	r3
    8e32:	4b20      	ldr	r3, [pc, #128]	; (8eb4 <mlme_scan_request+0x220>)
    8e34:	6018      	str	r0, [r3, #0]

		if (NULL == mac_scan_cmd_buf_ptr) {
    8e36:	2800      	cmp	r0, #0
    8e38:	d108      	bne.n	8e4c <mlme_scan_request+0x1b8>
			msc->status = MAC_INVALID_PARAMETER;
    8e3a:	23e8      	movs	r3, #232	; 0xe8
    8e3c:	706b      	strb	r3, [r5, #1]

			/* Append scan confirm message to the MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, scan_buf);
    8e3e:	4815      	ldr	r0, [pc, #84]	; (8e94 <mlme_scan_request+0x200>)
    8e40:	1c21      	adds	r1, r4, #0
    8e42:	4b15      	ldr	r3, [pc, #84]	; (8e98 <mlme_scan_request+0x204>)
    8e44:	4798      	blx	r3

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    8e46:	4b1d      	ldr	r3, [pc, #116]	; (8ebc <mlme_scan_request+0x228>)
    8e48:	4798      	blx	r3
    8e4a:	e00d      	b.n	8e68 <mlme_scan_request+0x1d4>
			return;
		}

		scan_proceed(MLME_SCAN_TYPE_ORPHAN,
    8e4c:	4b0e      	ldr	r3, [pc, #56]	; (8e88 <mlme_scan_request+0x1f4>)
    8e4e:	6819      	ldr	r1, [r3, #0]
    8e50:	2003      	movs	r0, #3
    8e52:	4b15      	ldr	r3, [pc, #84]	; (8ea8 <mlme_scan_request+0x214>)
    8e54:	4798      	blx	r3
    8e56:	e007      	b.n	8e68 <mlme_scan_request+0x1d4>
				(buffer_t *)mac_conf_buf_ptr);
		break;
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		msc->status = MAC_INVALID_PARAMETER;
    8e58:	23e8      	movs	r3, #232	; 0xe8
    8e5a:	706b      	strb	r3, [r5, #1]
		/* Append scan confirm message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, scan_buf);
    8e5c:	480d      	ldr	r0, [pc, #52]	; (8e94 <mlme_scan_request+0x200>)
    8e5e:	1c21      	adds	r1, r4, #0
    8e60:	4b0d      	ldr	r3, [pc, #52]	; (8e98 <mlme_scan_request+0x204>)
    8e62:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    8e64:	4b15      	ldr	r3, [pc, #84]	; (8ebc <mlme_scan_request+0x228>)
    8e66:	4798      	blx	r3

	/* wake up radio first */
	mac_trx_wakeup();

	mac_awake_scan((buffer_t *)m);
} /* mlme_scan_request() */
    8e68:	b002      	add	sp, #8
    8e6a:	bd70      	pop	{r4, r5, r6, pc}
    8e6c:	20001518 	.word	0x20001518
    8e70:	200012c4 	.word	0x200012c4
    8e74:	200012a8 	.word	0x200012a8
    8e78:	200002d0 	.word	0x200002d0
    8e7c:	200002d8 	.word	0x200002d8
    8e80:	200002d4 	.word	0x200002d4
    8e84:	200002da 	.word	0x200002da
    8e88:	200012c8 	.word	0x200012c8
    8e8c:	200012a9 	.word	0x200012a9
    8e90:	200012c1 	.word	0x200012c1
    8e94:	20001368 	.word	0x20001368
    8e98:	0000a041 	.word	0x0000a041
    8e9c:	f80007ff 	.word	0xf80007ff
    8ea0:	00006e69 	.word	0x00006e69
    8ea4:	200002d9 	.word	0x200002d9
    8ea8:	0000897d 	.word	0x0000897d
    8eac:	2000131c 	.word	0x2000131c
    8eb0:	00007741 	.word	0x00007741
    8eb4:	2000132c 	.word	0x2000132c
    8eb8:	00009e71 	.word	0x00009e71
    8ebc:	00006e09 	.word	0x00006e09
    8ec0:	00009e85 	.word	0x00009e85

00008ec4 <tal_ed_end_cb>:
 * is performed on a specified channel.
 *
 * @param energy_level Maximum energy on the channel
 */
void tal_ed_end_cb(uint8_t energy_level)
{
    8ec4:	b538      	push	{r3, r4, r5, lr}
	MAKE_MAC_NOT_BUSY();
    8ec6:	2400      	movs	r4, #0
    8ec8:	4b16      	ldr	r3, [pc, #88]	; (8f24 <tal_ed_end_cb+0x60>)
    8eca:	701c      	strb	r4, [r3, #0]
	/*
	 * Scan request buffer is used to generate a scan confirm for the ED
	 * scan
	 * which is stored in mac_conf_buf_ptr.
	 */
	msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    8ecc:	4b16      	ldr	r3, [pc, #88]	; (8f28 <tal_ed_end_cb+0x64>)
    8ece:	6819      	ldr	r1, [r3, #0]
    8ed0:	780a      	ldrb	r2, [r1, #0]
    8ed2:	784b      	ldrb	r3, [r1, #1]
    8ed4:	021b      	lsls	r3, r3, #8
    8ed6:	4313      	orrs	r3, r2
    8ed8:	788a      	ldrb	r2, [r1, #2]
    8eda:	0412      	lsls	r2, r2, #16
    8edc:	4313      	orrs	r3, r2
    8ede:	78ca      	ldrb	r2, [r1, #3]
    8ee0:	0612      	lsls	r2, r2, #24
    8ee2:	4313      	orrs	r3, r2
			(buffer_t *)mac_conf_buf_ptr);

	uint8_t n_eds;

	n_eds = msc->ResultListSize;
    8ee4:	7a1d      	ldrb	r5, [r3, #8]
	msc->scan_result_list[0].ed_value[n_eds] = energy_level;
    8ee6:	195a      	adds	r2, r3, r5
    8ee8:	7250      	strb	r0, [r2, #9]
	msc->ResultListSize++;
    8eea:	3501      	adds	r5, #1
    8eec:	721d      	strb	r5, [r3, #8]
	msc->scan_result_list[0].ed_value[n_eds + 1] = 0;
    8eee:	7294      	strb	r4, [r2, #10]

	msc->UnscannedChannels &= ~(1UL << scan_curr_channel);
    8ef0:	4a0e      	ldr	r2, [pc, #56]	; (8f2c <tal_ed_end_cb+0x68>)
    8ef2:	7812      	ldrb	r2, [r2, #0]
    8ef4:	2001      	movs	r0, #1
    8ef6:	4090      	lsls	r0, r2
    8ef8:	791c      	ldrb	r4, [r3, #4]
    8efa:	795a      	ldrb	r2, [r3, #5]
    8efc:	0212      	lsls	r2, r2, #8
    8efe:	4322      	orrs	r2, r4
    8f00:	799c      	ldrb	r4, [r3, #6]
    8f02:	0424      	lsls	r4, r4, #16
    8f04:	4322      	orrs	r2, r4
    8f06:	79dc      	ldrb	r4, [r3, #7]
    8f08:	0624      	lsls	r4, r4, #24
    8f0a:	4322      	orrs	r2, r4
    8f0c:	4382      	bics	r2, r0
    8f0e:	711a      	strb	r2, [r3, #4]
    8f10:	0a10      	lsrs	r0, r2, #8
    8f12:	7158      	strb	r0, [r3, #5]
    8f14:	0c10      	lsrs	r0, r2, #16
    8f16:	7198      	strb	r0, [r3, #6]
    8f18:	0e12      	lsrs	r2, r2, #24
    8f1a:	71da      	strb	r2, [r3, #7]

	/* Continue with next channel */
	scan_proceed(MLME_SCAN_TYPE_ED, (buffer_t *)mac_conf_buf_ptr);
    8f1c:	2000      	movs	r0, #0
    8f1e:	4b04      	ldr	r3, [pc, #16]	; (8f30 <tal_ed_end_cb+0x6c>)
    8f20:	4798      	blx	r3
}
    8f22:	bd38      	pop	{r3, r4, r5, pc}
    8f24:	20001365 	.word	0x20001365
    8f28:	200012c8 	.word	0x200012c8
    8f2c:	200002d9 	.word	0x200002d9
    8f30:	0000897d 	.word	0x0000897d

00008f34 <mac_process_orphan_realign>:
 * short address will be written to the PIB.
 *
 * @param ind Frame reception buffer
 */
void mac_process_orphan_realign(buffer_t *buf_ptr)
{
    8f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f36:	1c07      	adds	r7, r0, #0
	retval_t set_status;

	/* Device received a coordinator realignment during an orphan scan */

	/* Free the buffer used for sending orphan notification command */
	bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    8f38:	4e26      	ldr	r6, [pc, #152]	; (8fd4 <mac_process_orphan_realign+0xa0>)
    8f3a:	6830      	ldr	r0, [r6, #0]
    8f3c:	4d26      	ldr	r5, [pc, #152]	; (8fd8 <mac_process_orphan_realign+0xa4>)
    8f3e:	47a8      	blx	r5
	mac_scan_cmd_buf_ptr = NULL;
    8f40:	2400      	movs	r4, #0
    8f42:	6034      	str	r4, [r6, #0]

	/*
	 * Scan confirm with scan type orphan is given to the NHLE using the
	 * scan request buffer, which was stored in mac_conf_buf_ptr.
	 */
	mlme_scan_conf_t *msc
    8f44:	4925      	ldr	r1, [pc, #148]	; (8fdc <mac_process_orphan_realign+0xa8>)
    8f46:	680a      	ldr	r2, [r1, #0]
    8f48:	7810      	ldrb	r0, [r2, #0]
    8f4a:	7853      	ldrb	r3, [r2, #1]
    8f4c:	021b      	lsls	r3, r3, #8
    8f4e:	4303      	orrs	r3, r0
    8f50:	7890      	ldrb	r0, [r2, #2]
    8f52:	0400      	lsls	r0, r0, #16
    8f54:	4303      	orrs	r3, r0
    8f56:	78d2      	ldrb	r2, [r2, #3]
    8f58:	0612      	lsls	r2, r2, #24
    8f5a:	4313      	orrs	r3, r2
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_conf_buf_ptr);

	msc->cmdcode = MLME_SCAN_CONFIRM;
    8f5c:	221b      	movs	r2, #27
    8f5e:	701a      	strb	r2, [r3, #0]
	msc->status = MAC_SUCCESS;
    8f60:	705c      	strb	r4, [r3, #1]
	msc->ScanType = MLME_SCAN_TYPE_ORPHAN;
    8f62:	2203      	movs	r2, #3
    8f64:	709a      	strb	r2, [r3, #2]
	msc->UnscannedChannels = 0;
    8f66:	2200      	movs	r2, #0
    8f68:	711a      	strb	r2, [r3, #4]
    8f6a:	715a      	strb	r2, [r3, #5]
    8f6c:	719a      	strb	r2, [r3, #6]
    8f6e:	71da      	strb	r2, [r3, #7]
	msc->ResultListSize = 0;
    8f70:	721c      	strb	r4, [r3, #8]

	/* Append the scan confirmation message to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)mac_conf_buf_ptr);
    8f72:	6809      	ldr	r1, [r1, #0]
    8f74:	481a      	ldr	r0, [pc, #104]	; (8fe0 <mac_process_orphan_realign+0xac>)
    8f76:	4b1b      	ldr	r3, [pc, #108]	; (8fe4 <mac_process_orphan_realign+0xb0>)
    8f78:	4798      	blx	r3

	mac_scan_state = MAC_SCAN_IDLE;
    8f7a:	4b1b      	ldr	r3, [pc, #108]	; (8fe8 <mac_process_orphan_realign+0xb4>)
    8f7c:	701c      	strb	r4, [r3, #0]

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    8f7e:	4b1b      	ldr	r3, [pc, #108]	; (8fec <mac_process_orphan_realign+0xb8>)
    8f80:	4798      	blx	r3

	/*
	 * The buffer in which the coordinator realignment is received is
	 * freed up
	 */
	bmm_buffer_free(buf_ptr);
    8f82:	1c38      	adds	r0, r7, #0
    8f84:	47a8      	blx	r5

	/* Set the appropriate PIB entries */
	set_status = set_tal_pib_internal(macPANId,
    8f86:	4c1a      	ldr	r4, [pc, #104]	; (8ff0 <mac_process_orphan_realign+0xbc>)
    8f88:	2050      	movs	r0, #80	; 0x50
    8f8a:	1c21      	adds	r1, r4, #0
    8f8c:	4b19      	ldr	r3, [pc, #100]	; (8ff4 <mac_process_orphan_realign+0xc0>)
    8f8e:	4798      	blx	r3
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
			mac_parse_data.mac_payload_data.coord_realign_data.
    8f90:	7963      	ldrb	r3, [r4, #5]
    8f92:	79a2      	ldrb	r2, [r4, #6]
    8f94:	0212      	lsls	r2, r2, #8

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
    8f96:	431a      	orrs	r2, r3
    8f98:	4b17      	ldr	r3, [pc, #92]	; (8ff8 <mac_process_orphan_realign+0xc4>)
    8f9a:	429a      	cmp	r2, r3
    8f9c:	d003      	beq.n	8fa6 <mac_process_orphan_realign+0x72>
			mac_parse_data.mac_payload_data.coord_realign_data.
			short_addr) {
		/* Short address only to be set if not broadcast address */
		set_status = set_tal_pib_internal(macShortAddress,
    8f9e:	2053      	movs	r0, #83	; 0x53
    8fa0:	4916      	ldr	r1, [pc, #88]	; (8ffc <mac_process_orphan_realign+0xc8>)
    8fa2:	4b14      	ldr	r3, [pc, #80]	; (8ff4 <mac_process_orphan_realign+0xc0>)
    8fa4:	4798      	blx	r3
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	mac_pib.mac_CoordShortAddress
		= mac_parse_data.mac_payload_data.coord_realign_data.
    8fa6:	4a16      	ldr	r2, [pc, #88]	; (9000 <mac_process_orphan_realign+0xcc>)
    8fa8:	4b16      	ldr	r3, [pc, #88]	; (9004 <mac_process_orphan_realign+0xd0>)
    8faa:	2124      	movs	r1, #36	; 0x24
    8fac:	5c58      	ldrb	r0, [r3, r1]
    8fae:	2125      	movs	r1, #37	; 0x25
    8fb0:	5c59      	ldrb	r1, [r3, r1]
    8fb2:	7290      	strb	r0, [r2, #10]
    8fb4:	72d1      	strb	r1, [r2, #11]

	/*
	 * If frame version subfield indicates a 802.15.4-2006 compatible frame,
	 * the channel page is appended as additional information element.
	 */
	if (mac_parse_data.fcf & FCF_FRAME_VERSION_2006) {
    8fb6:	785b      	ldrb	r3, [r3, #1]
    8fb8:	06da      	lsls	r2, r3, #27
    8fba:	d503      	bpl.n	8fc4 <mac_process_orphan_realign+0x90>
		set_status
			= set_tal_pib_internal(phyCurrentPage,
    8fbc:	2004      	movs	r0, #4
    8fbe:	4912      	ldr	r1, [pc, #72]	; (9008 <mac_process_orphan_realign+0xd4>)
    8fc0:	4b0c      	ldr	r3, [pc, #48]	; (8ff4 <mac_process_orphan_realign+0xc0>)
    8fc2:	4798      	blx	r3
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	set_status = set_tal_pib_internal(phyCurrentChannel,
    8fc4:	2000      	movs	r0, #0
    8fc6:	4911      	ldr	r1, [pc, #68]	; (900c <mac_process_orphan_realign+0xd8>)
    8fc8:	4b0a      	ldr	r3, [pc, #40]	; (8ff4 <mac_process_orphan_realign+0xc0>)
    8fca:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	scan_set_complete(set_status);
    8fcc:	4b10      	ldr	r3, [pc, #64]	; (9010 <mac_process_orphan_realign+0xdc>)
    8fce:	4798      	blx	r3
} /* mac_process_orphan_realign() */
    8fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8fd2:	46c0      	nop			; (mov r8, r8)
    8fd4:	2000132c 	.word	0x2000132c
    8fd8:	00009e85 	.word	0x00009e85
    8fdc:	200012c8 	.word	0x200012c8
    8fe0:	20001368 	.word	0x20001368
    8fe4:	0000a041 	.word	0x0000a041
    8fe8:	200012c1 	.word	0x200012c1
    8fec:	00006e09 	.word	0x00006e09
    8ff0:	20001352 	.word	0x20001352
    8ff4:	00007741 	.word	0x00007741
    8ff8:	0000ffff 	.word	0x0000ffff
    8ffc:	20001357 	.word	0x20001357
    9000:	20001300 	.word	0x20001300
    9004:	20001330 	.word	0x20001330
    9008:	20001359 	.word	0x20001359
    900c:	20001356 	.word	0x20001356
    9010:	00008859 	.word	0x00008859

00009014 <gen_mlme_start_conf>:
 * @param start_buf_ptr Pointer to MLME_START.request
 * @param start_req_status Status of the MLME_START.request
 */
static void gen_mlme_start_conf(buffer_t *start_buf_ptr,
		uint8_t start_req_status)
{
    9014:	b508      	push	{r3, lr}
    9016:	1c03      	adds	r3, r0, #0
	/* Use the same start request buffer for start confirm */
	mlme_start_conf_t *msc = (mlme_start_conf_t *)BMM_BUFFER_POINTER(
    9018:	7800      	ldrb	r0, [r0, #0]
    901a:	785a      	ldrb	r2, [r3, #1]
    901c:	0212      	lsls	r2, r2, #8
    901e:	4302      	orrs	r2, r0
    9020:	7898      	ldrb	r0, [r3, #2]
    9022:	0400      	lsls	r0, r0, #16
    9024:	4302      	orrs	r2, r0
    9026:	78d8      	ldrb	r0, [r3, #3]
    9028:	0600      	lsls	r0, r0, #24
    902a:	4302      	orrs	r2, r0
			start_buf_ptr);

	msc->cmdcode = MLME_START_CONFIRM;
    902c:	2022      	movs	r0, #34	; 0x22
    902e:	7010      	strb	r0, [r2, #0]
	msc->status = start_req_status;
    9030:	7051      	strb	r1, [r2, #1]

	/* The confirmation message is appended to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, start_buf_ptr);
    9032:	4802      	ldr	r0, [pc, #8]	; (903c <gen_mlme_start_conf+0x28>)
    9034:	1c19      	adds	r1, r3, #0
    9036:	4b02      	ldr	r3, [pc, #8]	; (9040 <gen_mlme_start_conf+0x2c>)
    9038:	4798      	blx	r3
}
    903a:	bd08      	pop	{r3, pc}
    903c:	20001368 	.word	0x20001368
    9040:	0000a041 	.word	0x0000a041

00009044 <mlme_start_request>:
 * start using a new superframe configuration
 *
 * @param m Pointer to MLME_START.request message issued by the NHLE
 */
void mlme_start_request(uint8_t *m)
{
    9044:	b5f0      	push	{r4, r5, r6, r7, lr}
    9046:	4647      	mov	r7, r8
    9048:	b480      	push	{r7}
    904a:	b082      	sub	sp, #8
    904c:	1c04      	adds	r4, r0, #0
	mlme_start_req_t *msg
    904e:	7803      	ldrb	r3, [r0, #0]
    9050:	7845      	ldrb	r5, [r0, #1]
    9052:	022d      	lsls	r5, r5, #8
    9054:	431d      	orrs	r5, r3
    9056:	7883      	ldrb	r3, [r0, #2]
    9058:	041b      	lsls	r3, r3, #16
    905a:	431d      	orrs	r5, r3
    905c:	78c3      	ldrb	r3, [r0, #3]
    905e:	061b      	lsls	r3, r3, #24
    9060:	431d      	orrs	r5, r3

	/*
	 * The MLME_START.request parameters are copied into a global variable
	 * structure, which is used by check_start_parameter() function.
	 */
	memcpy(&msr_params, msg, sizeof(msr_params));
    9062:	484a      	ldr	r0, [pc, #296]	; (918c <mlme_start_request+0x148>)
    9064:	1c29      	adds	r1, r5, #0
    9066:	220a      	movs	r2, #10
    9068:	4b49      	ldr	r3, [pc, #292]	; (9190 <mlme_start_request+0x14c>)
    906a:	4798      	blx	r3

	if (BROADCAST == tal_pib.ShortAddress) {
    906c:	4b49      	ldr	r3, [pc, #292]	; (9194 <mlme_start_request+0x150>)
    906e:	7c19      	ldrb	r1, [r3, #16]
    9070:	7c5a      	ldrb	r2, [r3, #17]
    9072:	0212      	lsls	r2, r2, #8
    9074:	430a      	orrs	r2, r1
    9076:	4b48      	ldr	r3, [pc, #288]	; (9198 <mlme_start_request+0x154>)
    9078:	429a      	cmp	r2, r3
    907a:	d104      	bne.n	9086 <mlme_start_request+0x42>
		/*
		 * The device is void of short address. This device cannot start
		 * a
		 * network, hence a confirmation is given back.
		 */
		gen_mlme_start_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS);
    907c:	1c20      	adds	r0, r4, #0
    907e:	21ec      	movs	r1, #236	; 0xec
    9080:	4b46      	ldr	r3, [pc, #280]	; (919c <mlme_start_request+0x158>)
    9082:	4798      	blx	r3
		return;
    9084:	e07d      	b.n	9182 <mlme_start_request+0x13e>
	/*
	 * Value of beacon order has to be less than or equal to 15 (Non beacon
	 * Network). The value of superframe has to be either less than equal to
	 * beacon order.
	 */
	if ((msg->BeaconOrder <= NON_BEACON_NWK) &&
    9086:	796b      	ldrb	r3, [r5, #5]
    9088:	2b0f      	cmp	r3, #15
    908a:	d86c      	bhi.n	9166 <mlme_start_request+0x122>
			((msg->SuperframeOrder <= msg->BeaconOrder) ||
    908c:	79aa      	ldrb	r2, [r5, #6]
	/*
	 * Value of beacon order has to be less than or equal to 15 (Non beacon
	 * Network). The value of superframe has to be either less than equal to
	 * beacon order.
	 */
	if ((msg->BeaconOrder <= NON_BEACON_NWK) &&
    908e:	4293      	cmp	r3, r2
    9090:	d201      	bcs.n	9096 <mlme_start_request+0x52>
			((msg->SuperframeOrder <= msg->BeaconOrder) ||
    9092:	2a0f      	cmp	r2, #15
    9094:	d167      	bne.n	9166 <mlme_start_request+0x122>
		/*
		 * Coordinator realignment command can only be given by a
		 * PAN coordinator or cordinator (which is associated to a
		 * PAN coordinator).
		 */
		if ((msg->CoordRealignment) &&
    9096:	7a6b      	ldrb	r3, [r5, #9]
    9098:	2b00      	cmp	r3, #0
    909a:	d069      	beq.n	9170 <mlme_start_request+0x12c>
				((MAC_ASSOCIATED == mac_state) ||
    909c:	4b40      	ldr	r3, [pc, #256]	; (91a0 <mlme_start_request+0x15c>)
		/*
		 * Coordinator realignment command can only be given by a
		 * PAN coordinator or cordinator (which is associated to a
		 * PAN coordinator).
		 */
		if ((msg->CoordRealignment) &&
    909e:	781b      	ldrb	r3, [r3, #0]
    90a0:	2b01      	cmp	r3, #1
    90a2:	d865      	bhi.n	9170 <mlme_start_request+0x12c>
    90a4:	e05f      	b.n	9166 <mlme_start_request+0x122>
				(void *)&(msg->PANCoordinator));

		if (msr_params.CoordRealignment) {
			/* First inform our devices of the configuration change
			**/
			if (!mac_tx_coord_realignment_command(
    90a6:	4939      	ldr	r1, [pc, #228]	; (918c <mlme_start_request+0x148>)
    90a8:	680b      	ldr	r3, [r1, #0]
    90aa:	021a      	lsls	r2, r3, #8
    90ac:	0c12      	lsrs	r2, r2, #16
    90ae:	78cb      	ldrb	r3, [r1, #3]
    90b0:	7909      	ldrb	r1, [r1, #4]
    90b2:	9100      	str	r1, [sp, #0]
    90b4:	2008      	movs	r0, #8
    90b6:	1c21      	adds	r1, r4, #0
    90b8:	4d3a      	ldr	r5, [pc, #232]	; (91a4 <mlme_start_request+0x160>)
    90ba:	47a8      	blx	r5
    90bc:	2800      	cmp	r0, #0
    90be:	d160      	bne.n	9182 <mlme_start_request+0x13e>
				/*
				 * The coordinator realignment command was
				 * unsuccessful,
				 * hence the confiramtion is given to NHLE.
				 */
				gen_mlme_start_conf((buffer_t *)m,
    90c0:	1c20      	adds	r0, r4, #0
    90c2:	21e8      	movs	r1, #232	; 0xe8
    90c4:	4b35      	ldr	r3, [pc, #212]	; (919c <mlme_start_request+0x158>)
    90c6:	4798      	blx	r3
    90c8:	e05b      	b.n	9182 <mlme_start_request+0x13e>
			/* This is a normal MLME_START.request. */
			retval_t channel_set_status, channel_page_set_status;

			/* The new PIBs are set at the TAL. */
			set_tal_pib_internal(macBeaconOrder,
					(void *)&(msg->BeaconOrder));
    90ca:	1d69      	adds	r1, r5, #5
		} else {
			/* This is a normal MLME_START.request. */
			retval_t channel_set_status, channel_page_set_status;

			/* The new PIBs are set at the TAL. */
			set_tal_pib_internal(macBeaconOrder,
    90cc:	2047      	movs	r0, #71	; 0x47
    90ce:	4b36      	ldr	r3, [pc, #216]	; (91a8 <mlme_start_request+0x164>)
    90d0:	4798      	blx	r3
					(void *)&(msg->BeaconOrder));

			/* If macBeaconOrder is equal to 15, set also
			 * macSuperframeOrder to 15. */
			if (msg->BeaconOrder == NON_BEACON_NWK) {
    90d2:	796b      	ldrb	r3, [r5, #5]
    90d4:	2b0f      	cmp	r3, #15
    90d6:	d100      	bne.n	90da <mlme_start_request+0x96>
				msg->SuperframeOrder = NON_BEACON_NWK;
    90d8:	71ab      	strb	r3, [r5, #6]
			}

			set_tal_pib_internal(macSuperframeOrder,
					(void *)&(msg->SuperframeOrder));
    90da:	1da9      	adds	r1, r5, #6
			 * macSuperframeOrder to 15. */
			if (msg->BeaconOrder == NON_BEACON_NWK) {
				msg->SuperframeOrder = NON_BEACON_NWK;
			}

			set_tal_pib_internal(macSuperframeOrder,
    90dc:	2054      	movs	r0, #84	; 0x54
    90de:	4b32      	ldr	r3, [pc, #200]	; (91a8 <mlme_start_request+0x164>)
    90e0:	4798      	blx	r3
			/*
			 * Symbol times are calculated according to the new BO
			 * and SO
			 * values.
			 */
			if (tal_pib.BeaconOrder < NON_BEACON_NWK) {
    90e2:	4b2c      	ldr	r3, [pc, #176]	; (9194 <mlme_start_request+0x150>)
    90e4:	7f5b      	ldrb	r3, [r3, #29]
    90e6:	2b0e      	cmp	r3, #14
    90e8:	d804      	bhi.n	90f4 <mlme_start_request+0xb0>
				set_tal_pib_internal(macBattLifeExt,
    90ea:	2043      	movs	r0, #67	; 0x43
    90ec:	4927      	ldr	r1, [pc, #156]	; (918c <mlme_start_request+0x148>)
    90ee:	3108      	adds	r1, #8
    90f0:	4b2d      	ldr	r3, [pc, #180]	; (91a8 <mlme_start_request+0x164>)
    90f2:	4798      	blx	r3
						BatteryLifeExtension));
			}
#endif /* BEACON_SUPPORT */

			/* Wake up radio first */
			mac_trx_wakeup();
    90f4:	4b2d      	ldr	r3, [pc, #180]	; (91ac <mlme_start_request+0x168>)
    90f6:	4798      	blx	r3

			/* MLME_START.request parameters other than BO and SO
			 * are set at TAL */
			set_tal_pib_internal(macPANId,
    90f8:	4e24      	ldr	r6, [pc, #144]	; (918c <mlme_start_request+0x148>)
    90fa:	1c71      	adds	r1, r6, #1
    90fc:	2050      	movs	r0, #80	; 0x50
    90fe:	4d2a      	ldr	r5, [pc, #168]	; (91a8 <mlme_start_request+0x164>)
    9100:	47a8      	blx	r5
					(void *)&(msr_params.PANId));

			channel_page_set_status
				= set_tal_pib_internal(phyCurrentPage,
    9102:	1d31      	adds	r1, r6, #4
    9104:	2004      	movs	r0, #4
    9106:	47a8      	blx	r5
    9108:	1c07      	adds	r7, r0, #0
					(void *)&(msr_params.ChannelPage));

			channel_set_status
				= set_tal_pib_internal(phyCurrentChannel,
    910a:	1cf1      	adds	r1, r6, #3
    910c:	2000      	movs	r0, #0
    910e:	47a8      	blx	r5
    9110:	4680      	mov	r8, r0
					(void *)&(msr_params.LogicalChannel));

			set_tal_pib_internal(mac_i_pan_coordinator,
    9112:	1df1      	adds	r1, r6, #7
    9114:	200b      	movs	r0, #11
    9116:	47a8      	blx	r5
					(void *)&(msr_params.PANCoordinator));

			if ((MAC_SUCCESS == channel_page_set_status) &&
    9118:	4643      	mov	r3, r8
    911a:	431f      	orrs	r7, r3
    911c:	b2ff      	uxtb	r7, r7
    911e:	2f00      	cmp	r7, #0
    9120:	d11a      	bne.n	9158 <mlme_start_request+0x114>
					(MAC_SUCCESS == channel_set_status) &&
					(PHY_RX_ON == tal_rx_enable(PHY_RX_ON))
    9122:	2006      	movs	r0, #6
    9124:	4b22      	ldr	r3, [pc, #136]	; (91b0 <mlme_start_request+0x16c>)
    9126:	4798      	blx	r3

			set_tal_pib_internal(mac_i_pan_coordinator,
					(void *)&(msr_params.PANCoordinator));

			if ((MAC_SUCCESS == channel_page_set_status) &&
					(MAC_SUCCESS == channel_set_status) &&
    9128:	2806      	cmp	r0, #6
    912a:	d115      	bne.n	9158 <mlme_start_request+0x114>
					(PHY_RX_ON == tal_rx_enable(PHY_RX_ON))
					) {
				if (msr_params.PANCoordinator) {
    912c:	4b17      	ldr	r3, [pc, #92]	; (918c <mlme_start_request+0x148>)
    912e:	79db      	ldrb	r3, [r3, #7]
    9130:	2b00      	cmp	r3, #0
    9132:	d003      	beq.n	913c <mlme_start_request+0xf8>
					mac_state = MAC_PAN_COORD_STARTED;
    9134:	2203      	movs	r2, #3
    9136:	4b1a      	ldr	r3, [pc, #104]	; (91a0 <mlme_start_request+0x15c>)
    9138:	701a      	strb	r2, [r3, #0]
    913a:	e002      	b.n	9142 <mlme_start_request+0xfe>
				} else {
					mac_state = MAC_COORDINATOR;
    913c:	2202      	movs	r2, #2
    913e:	4b18      	ldr	r3, [pc, #96]	; (91a0 <mlme_start_request+0x15c>)
    9140:	701a      	strb	r2, [r3, #0]
				}

				gen_mlme_start_conf((buffer_t *)m, MAC_SUCCESS);
    9142:	1c20      	adds	r0, r4, #0
    9144:	2100      	movs	r1, #0
    9146:	4b15      	ldr	r3, [pc, #84]	; (919c <mlme_start_request+0x158>)
    9148:	4798      	blx	r3
				/*
				 * In case we have a beaconing network, the
				 * beacon timer needs
				 * to be started now.
				 */
				if (tal_pib.BeaconOrder != NON_BEACON_NWK) {
    914a:	4b12      	ldr	r3, [pc, #72]	; (9194 <mlme_start_request+0x150>)
    914c:	7f5b      	ldrb	r3, [r3, #29]
    914e:	2b0f      	cmp	r3, #15
    9150:	d006      	beq.n	9160 <mlme_start_request+0x11c>
					mac_start_beacon_timer();
    9152:	4b18      	ldr	r3, [pc, #96]	; (91b4 <mlme_start_request+0x170>)
    9154:	4798      	blx	r3
    9156:	e003      	b.n	9160 <mlme_start_request+0x11c>
				}
#endif  /* BEACON_SUPPORT */
			} else {
				/* Start of network failed. */
				gen_mlme_start_conf((buffer_t *)m,
    9158:	1c20      	adds	r0, r4, #0
    915a:	21e8      	movs	r1, #232	; 0xe8
    915c:	4b0f      	ldr	r3, [pc, #60]	; (919c <mlme_start_request+0x158>)
    915e:	4798      	blx	r3
						MAC_INVALID_PARAMETER);
			}

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    9160:	4b15      	ldr	r3, [pc, #84]	; (91b8 <mlme_start_request+0x174>)
    9162:	4798      	blx	r3
    9164:	e00d      	b.n	9182 <mlme_start_request+0x13e>
		/*
		 * The MLME_START.request parameters are invalid, hence
		 * confirmation
		 * is given to NHLE.
		 */
		gen_mlme_start_conf((buffer_t *)m, MAC_INVALID_PARAMETER);
    9166:	1c20      	adds	r0, r4, #0
    9168:	21e8      	movs	r1, #232	; 0xe8
    916a:	4b0c      	ldr	r3, [pc, #48]	; (919c <mlme_start_request+0x158>)
    916c:	4798      	blx	r3
    916e:	e008      	b.n	9182 <mlme_start_request+0x13e>
		 * All the start parameters are valid, hence MLME_START.request
		 * can
		 * proceed.
		 */
		set_tal_pib_internal(mac_i_pan_coordinator,
				(void *)&(msg->PANCoordinator));
    9170:	1de9      	adds	r1, r5, #7
		/*
		 * All the start parameters are valid, hence MLME_START.request
		 * can
		 * proceed.
		 */
		set_tal_pib_internal(mac_i_pan_coordinator,
    9172:	200b      	movs	r0, #11
    9174:	4b0c      	ldr	r3, [pc, #48]	; (91a8 <mlme_start_request+0x164>)
    9176:	4798      	blx	r3
				(void *)&(msg->PANCoordinator));

		if (msr_params.CoordRealignment) {
    9178:	4b04      	ldr	r3, [pc, #16]	; (918c <mlme_start_request+0x148>)
    917a:	7a5b      	ldrb	r3, [r3, #9]
    917c:	2b00      	cmp	r3, #0
    917e:	d192      	bne.n	90a6 <mlme_start_request+0x62>
    9180:	e7a3      	b.n	90ca <mlme_start_request+0x86>

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
		}
	}
}
    9182:	b002      	add	sp, #8
    9184:	bc04      	pop	{r2}
    9186:	4690      	mov	r8, r2
    9188:	bdf0      	pop	{r4, r5, r6, r7, pc}
    918a:	46c0      	nop			; (mov r8, r8)
    918c:	200002dc 	.word	0x200002dc
    9190:	0000cf81 	.word	0x0000cf81
    9194:	20001518 	.word	0x20001518
    9198:	0000ffff 	.word	0x0000ffff
    919c:	00009015 	.word	0x00009015
    91a0:	20001364 	.word	0x20001364
    91a4:	00009501 	.word	0x00009501
    91a8:	00007741 	.word	0x00007741
    91ac:	00006e69 	.word	0x00006e69
    91b0:	0000b201 	.word	0x0000b201
    91b4:	00003155 	.word	0x00003155
    91b8:	00006e09 	.word	0x00006e09

000091bc <mac_coord_realignment_command_tx_success>:
 *                  transmission
 * @param buf_ptr Buffer for start confirmation
 */
void mac_coord_realignment_command_tx_success(uint8_t tx_status,
		buffer_t *buf_ptr)
{
    91bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91be:	1c0c      	adds	r4, r1, #0
	uint8_t conf_status = MAC_INVALID_PARAMETER;
    91c0:	21e8      	movs	r1, #232	; 0xe8
	retval_t channel_set_status, channel_page_set_status;

	if (MAC_SUCCESS == tx_status) {
    91c2:	2800      	cmp	r0, #0
    91c4:	d13c      	bne.n	9240 <mac_coord_realignment_command_tx_success+0x84>
		/* The parameters of the existing PAN are updated. */
		channel_page_set_status
			= set_tal_pib_internal(phyCurrentPage,
    91c6:	4e21      	ldr	r6, [pc, #132]	; (924c <mac_coord_realignment_command_tx_success+0x90>)
    91c8:	1d31      	adds	r1, r6, #4
    91ca:	2004      	movs	r0, #4
    91cc:	4d20      	ldr	r5, [pc, #128]	; (9250 <mac_coord_realignment_command_tx_success+0x94>)
    91ce:	47a8      	blx	r5
    91d0:	1c07      	adds	r7, r0, #0
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == channel_page_set_status);
#endif

		channel_set_status
			= set_tal_pib_internal(phyCurrentChannel,
    91d2:	1cf1      	adds	r1, r6, #3
    91d4:	2000      	movs	r0, #0
    91d6:	47a8      	blx	r5
				(void *)&msr_params.LogicalChannel);

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == channel_set_status);
#endif
		if ((MAC_SUCCESS == channel_set_status) &&
    91d8:	4307      	orrs	r7, r0
    91da:	b2ff      	uxtb	r7, r7
 * @param buf_ptr Buffer for start confirmation
 */
void mac_coord_realignment_command_tx_success(uint8_t tx_status,
		buffer_t *buf_ptr)
{
	uint8_t conf_status = MAC_INVALID_PARAMETER;
    91dc:	21e8      	movs	r1, #232	; 0xe8
				(void *)&msr_params.LogicalChannel);

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == channel_set_status);
#endif
		if ((MAC_SUCCESS == channel_set_status) &&
    91de:	2f00      	cmp	r7, #0
    91e0:	d12e      	bne.n	9240 <mac_coord_realignment_command_tx_success+0x84>
				(MAC_SUCCESS == channel_page_set_status)) {
			conf_status = MAC_SUCCESS;

			set_tal_pib_internal(macPANId,
    91e2:	4d1a      	ldr	r5, [pc, #104]	; (924c <mac_coord_realignment_command_tx_success+0x90>)
    91e4:	1c69      	adds	r1, r5, #1
    91e6:	2050      	movs	r0, #80	; 0x50
    91e8:	4e19      	ldr	r6, [pc, #100]	; (9250 <mac_coord_realignment_command_tx_success+0x94>)
    91ea:	47b0      	blx	r6
			/*
			 * Store current beacon order in order to be able to
			 * detect
			 * switching from nonbeacon to beacon network.
			 */
			uint8_t cur_beacon_order = tal_pib.BeaconOrder;
    91ec:	4b19      	ldr	r3, [pc, #100]	; (9254 <mac_coord_realignment_command_tx_success+0x98>)
    91ee:	7f5f      	ldrb	r7, [r3, #29]

			set_tal_pib_internal(macBeaconOrder,
    91f0:	1d69      	adds	r1, r5, #5
    91f2:	2047      	movs	r0, #71	; 0x47
    91f4:	47b0      	blx	r6
					(void *)&(msr_params.BeaconOrder));
			set_tal_pib_internal(macSuperframeOrder,
    91f6:	1da9      	adds	r1, r5, #6
    91f8:	2054      	movs	r0, #84	; 0x54
    91fa:	47b0      	blx	r6
			 * New symbol times for beacon time (in sysbols) and
			 * inactive time are
			 * calculated according to the new superframe
			 * configuration.
			 */
			if (msr_params.BeaconOrder < NON_BEACON_NWK) {
    91fc:	796b      	ldrb	r3, [r5, #5]
    91fe:	2b0e      	cmp	r3, #14
    9200:	d804      	bhi.n	920c <mac_coord_realignment_command_tx_success+0x50>
				set_tal_pib_internal(macBattLifeExt,
    9202:	2043      	movs	r0, #67	; 0x43
    9204:	4911      	ldr	r1, [pc, #68]	; (924c <mac_coord_realignment_command_tx_success+0x90>)
    9206:	3108      	adds	r1, #8
    9208:	4b11      	ldr	r3, [pc, #68]	; (9250 <mac_coord_realignment_command_tx_success+0x94>)
    920a:	4798      	blx	r3
						(void *)&(msr_params.
						BatteryLifeExtension));
			}

			if ((NON_BEACON_NWK < cur_beacon_order) &&
    920c:	2f0f      	cmp	r7, #15
    920e:	d90d      	bls.n	922c <mac_coord_realignment_command_tx_success+0x70>
					(msr_params.BeaconOrder ==
    9210:	4b0e      	ldr	r3, [pc, #56]	; (924c <mac_coord_realignment_command_tx_success+0x90>)
				set_tal_pib_internal(macBattLifeExt,
						(void *)&(msr_params.
						BatteryLifeExtension));
			}

			if ((NON_BEACON_NWK < cur_beacon_order) &&
    9212:	795b      	ldrb	r3, [r3, #5]
    9214:	2b0f      	cmp	r3, #15
    9216:	d109      	bne.n	922c <mac_coord_realignment_command_tx_success+0x70>
				 * all pending broadcast
				 * data frames immediately, thus giving the
				 * receiving nodes a chance
				 * receive them.
				 */
				while (broadcast_q.size > 0) {
    9218:	4b0f      	ldr	r3, [pc, #60]	; (9258 <mac_coord_realignment_command_tx_success+0x9c>)
    921a:	7a1b      	ldrb	r3, [r3, #8]
    921c:	2b00      	cmp	r3, #0
    921e:	d005      	beq.n	922c <mac_coord_realignment_command_tx_success+0x70>
					mac_tx_pending_bc_data();
    9220:	4e0e      	ldr	r6, [pc, #56]	; (925c <mac_coord_realignment_command_tx_success+0xa0>)
				 * all pending broadcast
				 * data frames immediately, thus giving the
				 * receiving nodes a chance
				 * receive them.
				 */
				while (broadcast_q.size > 0) {
    9222:	4d0d      	ldr	r5, [pc, #52]	; (9258 <mac_coord_realignment_command_tx_success+0x9c>)
					mac_tx_pending_bc_data();
    9224:	47b0      	blx	r6
				 * all pending broadcast
				 * data frames immediately, thus giving the
				 * receiving nodes a chance
				 * receive them.
				 */
				while (broadcast_q.size > 0) {
    9226:	7a2b      	ldrb	r3, [r5, #8]
    9228:	2b00      	cmp	r3, #0
    922a:	d1fb      	bne.n	9224 <mac_coord_realignment_command_tx_success+0x68>
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == channel_set_status);
#endif
		if ((MAC_SUCCESS == channel_set_status) &&
				(MAC_SUCCESS == channel_page_set_status)) {
			conf_status = MAC_SUCCESS;
    922c:	2100      	movs	r1, #0
				while (broadcast_q.size > 0) {
					mac_tx_pending_bc_data();
				}
			}

			if ((NON_BEACON_NWK == cur_beacon_order) &&
    922e:	2f0f      	cmp	r7, #15
    9230:	d106      	bne.n	9240 <mac_coord_realignment_command_tx_success+0x84>
					(msr_params.BeaconOrder <
    9232:	4b06      	ldr	r3, [pc, #24]	; (924c <mac_coord_realignment_command_tx_success+0x90>)
				while (broadcast_q.size > 0) {
					mac_tx_pending_bc_data();
				}
			}

			if ((NON_BEACON_NWK == cur_beacon_order) &&
    9234:	795a      	ldrb	r2, [r3, #5]
    9236:	2a0e      	cmp	r2, #14
    9238:	d802      	bhi.n	9240 <mac_coord_realignment_command_tx_success+0x84>
				 * network to
				 * a beacon enabled network, hence the beacon
				 * timer will be
				 * started.
				 */
				mac_start_beacon_timer();
    923a:	4b09      	ldr	r3, [pc, #36]	; (9260 <mac_coord_realignment_command_tx_success+0xa4>)
    923c:	4798      	blx	r3
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == channel_set_status);
#endif
		if ((MAC_SUCCESS == channel_set_status) &&
				(MAC_SUCCESS == channel_page_set_status)) {
			conf_status = MAC_SUCCESS;
    923e:	2100      	movs	r1, #0
			}
#endif  /* BEACON_SUPPORT */
		}
	}

	gen_mlme_start_conf(buf_ptr, conf_status);
    9240:	1c20      	adds	r0, r4, #0
    9242:	4b08      	ldr	r3, [pc, #32]	; (9264 <mac_coord_realignment_command_tx_success+0xa8>)
    9244:	4798      	blx	r3

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    9246:	4b08      	ldr	r3, [pc, #32]	; (9268 <mac_coord_realignment_command_tx_success+0xac>)
    9248:	4798      	blx	r3
} /* mac_coord_realignment_command_tx_success() */
    924a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    924c:	200002dc 	.word	0x200002dc
    9250:	00007741 	.word	0x00007741
    9254:	20001518 	.word	0x20001518
    9258:	200012ac 	.word	0x200012ac
    925c:	00002f81 	.word	0x00002f81
    9260:	00003155 	.word	0x00003155
    9264:	00009015 	.word	0x00009015
    9268:	00006e09 	.word	0x00006e09

0000926c <mac_t_tracking_beacons_cb>:
 *
 * @param callback_parameter Callback parameter of the expired beacon
 *                           tracking timer
 */
void mac_t_tracking_beacons_cb(void *callback_parameter)
{
    926c:	b508      	push	{r3, lr}
	/* Wake up radio first */
	mac_trx_wakeup();
    926e:	4b04      	ldr	r3, [pc, #16]	; (9280 <mac_t_tracking_beacons_cb+0x14>)
    9270:	4798      	blx	r3

	/* Turn the radio on */
	tal_rx_enable(PHY_RX_ON);
    9272:	2006      	movs	r0, #6
    9274:	4b03      	ldr	r3, [pc, #12]	; (9284 <mac_t_tracking_beacons_cb+0x18>)
    9276:	4798      	blx	r3
	mac_superframe_state = MAC_ACTIVE_CAP;
    9278:	2200      	movs	r2, #0
    927a:	4b03      	ldr	r3, [pc, #12]	; (9288 <mac_t_tracking_beacons_cb+0x1c>)
    927c:	701a      	strb	r2, [r3, #0]

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    927e:	bd08      	pop	{r3, pc}
    9280:	00006e69 	.word	0x00006e69
    9284:	0000b201 	.word	0x0000b201
    9288:	20000009 	.word	0x20000009

0000928c <mac_t_start_inactive_device_cb>:
 * inactive portion for an end device.
 *
 * @param callback_parameter Callback parameter of the superframe timer
 */
void mac_t_start_inactive_device_cb(void *callback_parameter)
{
    928c:	b508      	push	{r3, lr}
	 * Note: Do not use mac_sleep_trans() here, because this would check
	 * macRxOnWhenIdle first.
	 */
	/* mac_trx_init_sleep(); */

	mac_superframe_state = MAC_INACTIVE;
    928e:	220c      	movs	r2, #12
    9290:	4b02      	ldr	r3, [pc, #8]	; (929c <mac_t_start_inactive_device_cb+0x10>)
    9292:	701a      	strb	r2, [r3, #0]
	mac_sleep_trans();
    9294:	4b02      	ldr	r3, [pc, #8]	; (92a0 <mac_t_start_inactive_device_cb+0x14>)
    9296:	4798      	blx	r3

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    9298:	bd08      	pop	{r3, pc}
    929a:	46c0      	nop			; (mov r8, r8)
    929c:	20000009 	.word	0x20000009
    92a0:	00006e09 	.word	0x00006e09

000092a4 <mac_sync_loss>:
 * @param loss_reason MAC_REALIGNMENT if sync loss is due to receiving
 * coordinator realignment command and MAC_BEACON_LOSS if beacon was
 * lost following a sync request.
 */
void mac_sync_loss(uint8_t loss_reason)
{
    92a4:	b508      	push	{r3, lr}
	mlme_sync_loss_ind_t *sync_loss_ind;
	buffer_t *msg_ptr;

	/* Update static buffer allocated for sync loss indication. */
	msg_ptr = (buffer_t *)mac_sync_loss_buffer;
	msg_ptr->body = &mac_sync_loss_buffer[sizeof(buffer_t)]; /* begin of
    92a6:	4b1c      	ldr	r3, [pc, #112]	; (9318 <mac_sync_loss+0x74>)
    92a8:	1c1a      	adds	r2, r3, #0
    92aa:	3208      	adds	r2, #8
    92ac:	601a      	str	r2, [r3, #0]
	                                                          * message */
	sync_loss_ind = (mlme_sync_loss_ind_t *)(msg_ptr->body);

	sync_loss_ind->cmdcode = MLME_SYNC_LOSS_INDICATION;
    92ae:	221d      	movs	r2, #29
    92b0:	721a      	strb	r2, [r3, #8]
	sync_loss_ind->LossReason = loss_reason;
    92b2:	7258      	strb	r0, [r3, #9]

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SCAN_IDLE != mac_scan_state) {
    92b4:	4b19      	ldr	r3, [pc, #100]	; (931c <mac_sync_loss+0x78>)
    92b6:	781b      	ldrb	r3, [r3, #0]
    92b8:	2b00      	cmp	r3, #0
    92ba:	d00a      	beq.n	92d2 <mac_sync_loss+0x2e>
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
		(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
		sync_loss_ind->PANId = mac_scan_orig_panid;
    92bc:	4b16      	ldr	r3, [pc, #88]	; (9318 <mac_sync_loss+0x74>)
    92be:	4a18      	ldr	r2, [pc, #96]	; (9320 <mac_sync_loss+0x7c>)
    92c0:	8812      	ldrh	r2, [r2, #0]
    92c2:	815a      	strh	r2, [r3, #10]
#else
		sync_loss_ind->PANId = tal_pib.PANId;
#endif  /* ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) ||
		 *(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)) */
		sync_loss_ind->LogicalChannel = mac_scan_orig_channel;
    92c4:	4a17      	ldr	r2, [pc, #92]	; (9324 <mac_sync_loss+0x80>)
    92c6:	7812      	ldrb	r2, [r2, #0]
    92c8:	731a      	strb	r2, [r3, #12]
		sync_loss_ind->ChannelPage = mac_scan_orig_page;
    92ca:	4a17      	ldr	r2, [pc, #92]	; (9328 <mac_sync_loss+0x84>)
    92cc:	7812      	ldrb	r2, [r2, #0]
    92ce:	735a      	strb	r2, [r3, #13]
    92d0:	e00a      	b.n	92e8 <mac_sync_loss+0x44>
	} else
#endif  /* (MAC_SCAN_SUPPORT == 1) */
	{
		sync_loss_ind->PANId = tal_pib.PANId;
    92d2:	4a11      	ldr	r2, [pc, #68]	; (9318 <mac_sync_loss+0x74>)
    92d4:	4b15      	ldr	r3, [pc, #84]	; (932c <mac_sync_loss+0x88>)
    92d6:	7c98      	ldrb	r0, [r3, #18]
    92d8:	7cd9      	ldrb	r1, [r3, #19]
    92da:	0209      	lsls	r1, r1, #8
    92dc:	4301      	orrs	r1, r0
    92de:	8151      	strh	r1, [r2, #10]
		sync_loss_ind->LogicalChannel = tal_pib.CurrentChannel;
    92e0:	7dd9      	ldrb	r1, [r3, #23]
    92e2:	7311      	strb	r1, [r2, #12]
		sync_loss_ind->ChannelPage = tal_pib.CurrentPage;
    92e4:	7fdb      	ldrb	r3, [r3, #31]
    92e6:	7353      	strb	r3, [r2, #13]
	}

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, msg_ptr);
    92e8:	4811      	ldr	r0, [pc, #68]	; (9330 <mac_sync_loss+0x8c>)
    92ea:	490b      	ldr	r1, [pc, #44]	; (9318 <mac_sync_loss+0x74>)
    92ec:	4b11      	ldr	r3, [pc, #68]	; (9334 <mac_sync_loss+0x90>)
    92ee:	4798      	blx	r3

#ifdef GTS_SUPPORT
	handle_gts_sync_loss();
    92f0:	4b11      	ldr	r3, [pc, #68]	; (9338 <mac_sync_loss+0x94>)
    92f2:	4798      	blx	r3
#endif /* GTS_SUPPORT */

	/* A device that is neither scanning nor polling shall go to sleep now.
	**/
	if ((MAC_IDLE == mac_state) || (MAC_ASSOCIATED == mac_state)) {
    92f4:	4b11      	ldr	r3, [pc, #68]	; (933c <mac_sync_loss+0x98>)
    92f6:	781b      	ldrb	r3, [r3, #0]
    92f8:	2b01      	cmp	r3, #1
    92fa:	d809      	bhi.n	9310 <mac_sync_loss+0x6c>
		if ((MAC_SCAN_IDLE == mac_scan_state) &&
    92fc:	4b07      	ldr	r3, [pc, #28]	; (931c <mac_sync_loss+0x78>)
    92fe:	781b      	ldrb	r3, [r3, #0]
    9300:	2b00      	cmp	r3, #0
    9302:	d105      	bne.n	9310 <mac_sync_loss+0x6c>
				(MAC_POLL_IDLE == mac_poll_state)) {
    9304:	4b0e      	ldr	r3, [pc, #56]	; (9340 <mac_sync_loss+0x9c>)
#endif /* GTS_SUPPORT */

	/* A device that is neither scanning nor polling shall go to sleep now.
	**/
	if ((MAC_IDLE == mac_state) || (MAC_ASSOCIATED == mac_state)) {
		if ((MAC_SCAN_IDLE == mac_scan_state) &&
    9306:	781b      	ldrb	r3, [r3, #0]
    9308:	2b00      	cmp	r3, #0
    930a:	d101      	bne.n	9310 <mac_sync_loss+0x6c>
				(MAC_POLL_IDLE == mac_poll_state)) {
			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    930c:	4b0d      	ldr	r3, [pc, #52]	; (9344 <mac_sync_loss+0xa0>)
    930e:	4798      	blx	r3
		}
	}

	mac_sync_state = MAC_SYNC_NEVER;
    9310:	2200      	movs	r2, #0
    9312:	4b0d      	ldr	r3, [pc, #52]	; (9348 <mac_sync_loss+0xa4>)
    9314:	701a      	strb	r2, [r3, #0]
}
    9316:	bd08      	pop	{r3, pc}
    9318:	200002e8 	.word	0x200002e8
    931c:	200012c1 	.word	0x200012c1
    9320:	2000131c 	.word	0x2000131c
    9324:	200012c4 	.word	0x200012c4
    9328:	200012a8 	.word	0x200012a8
    932c:	20001518 	.word	0x20001518
    9330:	20001368 	.word	0x20001368
    9334:	0000a041 	.word	0x0000a041
    9338:	000062e1 	.word	0x000062e1
    933c:	20001364 	.word	0x20001364
    9340:	200012a9 	.word	0x200012a9
    9344:	00006e09 	.word	0x00006e09
    9348:	200012c2 	.word	0x200012c2

0000934c <mac_start_missed_beacon_timer>:

/*
 * @brief helper function to start missed beacon timer
 */
void mac_start_missed_beacon_timer(void)
{
    934c:	b510      	push	{r4, lr}
    934e:	b082      	sub	sp, #8
	uint32_t sync_loss_time;
	uint8_t timer_status;

	/* Stop the missed beacon timer. */
	pal_timer_stop(T_Missed_Beacon);
    9350:	4b0e      	ldr	r3, [pc, #56]	; (938c <mac_start_missed_beacon_timer+0x40>)
    9352:	7818      	ldrb	r0, [r3, #0]
    9354:	4b0e      	ldr	r3, [pc, #56]	; (9390 <mac_start_missed_beacon_timer+0x44>)
    9356:	4798      	blx	r3
		Assert("Missed BCN tmr running" == 0);
	}
#endif

	/* Calculate the time allowed for missed beacons. */
	if (tal_pib.BeaconOrder < NON_BEACON_NWK) {
    9358:	4b0e      	ldr	r3, [pc, #56]	; (9394 <mac_start_missed_beacon_timer+0x48>)
    935a:	7f5b      	ldrb	r3, [r3, #29]
    935c:	2b0e      	cmp	r3, #14
    935e:	d803      	bhi.n	9368 <mac_start_missed_beacon_timer+0x1c>
		/*
		 * This the regualar case where we already have a Beacon Order.
		 * In this case the Sync Loss time is a function of the actual
		 * Beacon Order.
		 */
		sync_loss_time = TAL_GET_BEACON_INTERVAL_TIME(
    9360:	21f0      	movs	r1, #240	; 0xf0
    9362:	0089      	lsls	r1, r1, #2
    9364:	4099      	lsls	r1, r3
    9366:	e001      	b.n	936c <mac_start_missed_beacon_timer+0x20>
		 * possible
		 * Beacon Order, which is 15 - 1, since 15 means no Beacon
		 * network.
		 */
		sync_loss_time
			= TAL_GET_BEACON_INTERVAL_TIME(NON_BEACON_NWK -
    9368:	21f0      	movs	r1, #240	; 0xf0
    936a:	0409      	lsls	r1, r1, #16

	sync_loss_time *= aMaxLostBeacons;

	sync_loss_time = TAL_CONVERT_SYMBOLS_TO_US(sync_loss_time);

	timer_status = pal_timer_start(T_Missed_Beacon,
    936c:	4b07      	ldr	r3, [pc, #28]	; (938c <mac_start_missed_beacon_timer+0x40>)
    936e:	7818      	ldrb	r0, [r3, #0]
				1);
	}

	sync_loss_time *= aMaxLostBeacons;

	sync_loss_time = TAL_CONVERT_SYMBOLS_TO_US(sync_loss_time);
    9370:	0189      	lsls	r1, r1, #6

	timer_status = pal_timer_start(T_Missed_Beacon,
    9372:	2300      	movs	r3, #0
    9374:	9300      	str	r3, [sp, #0]
    9376:	2200      	movs	r2, #0
    9378:	4b07      	ldr	r3, [pc, #28]	; (9398 <mac_start_missed_beacon_timer+0x4c>)
    937a:	4c08      	ldr	r4, [pc, #32]	; (939c <mac_start_missed_beacon_timer+0x50>)
    937c:	47a0      	blx	r4
			sync_loss_time,
			TIMEOUT_RELATIVE,
			(FUNC_PTR)mac_t_missed_beacons_cb,
			NULL);

	if (MAC_SUCCESS != timer_status) {
    937e:	2800      	cmp	r0, #0
    9380:	d002      	beq.n	9388 <mac_start_missed_beacon_timer+0x3c>
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == timer_status);
#endif
		/* Sync timer could not be started hence report sync-loss */
		mac_sync_loss(MAC_BEACON_LOSS);
    9382:	20e0      	movs	r0, #224	; 0xe0
    9384:	4b06      	ldr	r3, [pc, #24]	; (93a0 <mac_start_missed_beacon_timer+0x54>)
    9386:	4798      	blx	r3
	}
}
    9388:	b002      	add	sp, #8
    938a:	bd10      	pop	{r4, pc}
    938c:	200013ec 	.word	0x200013ec
    9390:	00009d79 	.word	0x00009d79
    9394:	20001518 	.word	0x20001518
    9398:	00009465 	.word	0x00009465
    939c:	00009db5 	.word	0x00009db5
    93a0:	000092a5 	.word	0x000092a5

000093a4 <mlme_sync_request>:
 * with a loss reason of BEACON_LOSS.
 *
 * @param m Pointer to the MLME sync request parameters.
 */
void mlme_sync_request(uint8_t *m)
{
    93a4:	b570      	push	{r4, r5, r6, lr}
    93a6:	1c04      	adds	r4, r0, #0
#if (_DEBUG_ > 0)
	retval_t set_status, set_status_2;
#endif

	mlme_sync_req_t *msr = (mlme_sync_req_t *)BMM_BUFFER_POINTER(
    93a8:	7802      	ldrb	r2, [r0, #0]
    93aa:	7843      	ldrb	r3, [r0, #1]
    93ac:	021b      	lsls	r3, r3, #8
    93ae:	4313      	orrs	r3, r2
    93b0:	7882      	ldrb	r2, [r0, #2]
    93b2:	0412      	lsls	r2, r2, #16
    93b4:	4313      	orrs	r3, r2
    93b6:	78c1      	ldrb	r1, [r0, #3]
    93b8:	0609      	lsls	r1, r1, #24
    93ba:	1c0d      	adds	r5, r1, #0
    93bc:	431d      	orrs	r5, r3
	 * 2) Currently NOT polling, and
	 * 3) Currently NOT scanning.
	 */
	if (
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
    93be:	4b1d      	ldr	r3, [pc, #116]	; (9434 <mlme_sync_request+0x90>)
	 * 1) Devices (also before association.) or coordinators
	 *    (no PAN coordinators),
	 * 2) Currently NOT polling, and
	 * 3) Currently NOT scanning.
	 */
	if (
    93c0:	781b      	ldrb	r3, [r3, #0]
    93c2:	2b03      	cmp	r3, #3
    93c4:	d007      	beq.n	93d6 <mlme_sync_request+0x32>
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
    93c6:	4a1c      	ldr	r2, [pc, #112]	; (9438 <mlme_sync_request+0x94>)
	 * 2) Currently NOT polling, and
	 * 3) Currently NOT scanning.
	 */
	if (
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
    93c8:	7812      	ldrb	r2, [r2, #0]
    93ca:	2a00      	cmp	r2, #0
    93cc:	d103      	bne.n	93d6 <mlme_sync_request+0x32>
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
		(MAC_SCAN_IDLE != mac_scan_state)
    93ce:	4b1b      	ldr	r3, [pc, #108]	; (943c <mlme_sync_request+0x98>)
	 */
	if (
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
    93d0:	781b      	ldrb	r3, [r3, #0]
    93d2:	2b00      	cmp	r3, #0
    93d4:	d006      	beq.n	93e4 <mlme_sync_request+0x40>
		(MAC_SCAN_IDLE != mac_scan_state)
		) {
		/* Free the buffer allocated for MLME-SYNC-Request */
		bmm_buffer_free((buffer_t *)m);
    93d6:	1c20      	adds	r0, r4, #0
    93d8:	4b19      	ldr	r3, [pc, #100]	; (9440 <mlme_sync_request+0x9c>)
    93da:	4798      	blx	r3

		mac_sync_loss(MAC_BEACON_LOSS);
    93dc:	20e0      	movs	r0, #224	; 0xe0
    93de:	4b19      	ldr	r3, [pc, #100]	; (9444 <mlme_sync_request+0xa0>)
    93e0:	4798      	blx	r3

		return;
    93e2:	e026      	b.n	9432 <mlme_sync_request+0x8e>
	}

	/* Stop the beacon tracking period timer. */
	pal_timer_stop(T_Beacon_Tracking_Period);
    93e4:	4b18      	ldr	r3, [pc, #96]	; (9448 <mlme_sync_request+0xa4>)
    93e6:	7818      	ldrb	r0, [r3, #0]
    93e8:	4b18      	ldr	r3, [pc, #96]	; (944c <mlme_sync_request+0xa8>)
    93ea:	4798      	blx	r3
		Assert("BCN tmr running" == 0);
	}
#endif

	/* Set MAC Sync state properly. */
	if (MAC_IDLE == mac_state) {
    93ec:	4b11      	ldr	r3, [pc, #68]	; (9434 <mlme_sync_request+0x90>)
    93ee:	781b      	ldrb	r3, [r3, #0]
    93f0:	2b00      	cmp	r3, #0
    93f2:	d103      	bne.n	93fc <mlme_sync_request+0x58>
		 * If finally a beacon is received from the desired network, the
		 * timer
		 * will be updated.
		 * Nevertheless setting the PIB attributes before sync is safer.
		 */
		mac_sync_state = MAC_SYNC_BEFORE_ASSOC;
    93f4:	2203      	movs	r2, #3
    93f6:	4b16      	ldr	r3, [pc, #88]	; (9450 <mlme_sync_request+0xac>)
    93f8:	701a      	strb	r2, [r3, #0]
    93fa:	e009      	b.n	9410 <mlme_sync_request+0x6c>
	} else {
		if (msr->TrackBeacon) {
    93fc:	78eb      	ldrb	r3, [r5, #3]
    93fe:	2b00      	cmp	r3, #0
    9400:	d003      	beq.n	940a <mlme_sync_request+0x66>
			mac_sync_state = MAC_SYNC_TRACKING_BEACON;
    9402:	2202      	movs	r2, #2
    9404:	4b12      	ldr	r3, [pc, #72]	; (9450 <mlme_sync_request+0xac>)
    9406:	701a      	strb	r2, [r3, #0]
    9408:	e002      	b.n	9410 <mlme_sync_request+0x6c>
		} else {
			mac_sync_state = MAC_SYNC_ONCE;
    940a:	2201      	movs	r2, #1
    940c:	4b10      	ldr	r3, [pc, #64]	; (9450 <mlme_sync_request+0xac>)
    940e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* Wake up radio first */
	mac_trx_wakeup();
    9410:	4b10      	ldr	r3, [pc, #64]	; (9454 <mlme_sync_request+0xb0>)
    9412:	4798      	blx	r3

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentPage, (void *)&(msr->ChannelPage));
    9414:	1ca9      	adds	r1, r5, #2
    9416:	2004      	movs	r0, #4
    9418:	4e0f      	ldr	r6, [pc, #60]	; (9458 <mlme_sync_request+0xb4>)
    941a:	47b0      	blx	r6
#endif

#if (_DEBUG_ > 0)
	set_status_2 =
#endif
	set_tal_pib_internal(phyCurrentChannel, (void *)&(msr->LogicalChannel));
    941c:	1c69      	adds	r1, r5, #1
    941e:	2000      	movs	r0, #0
    9420:	47b0      	blx	r6
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status_2);
#endif

	mac_start_missed_beacon_timer();
    9422:	4b0e      	ldr	r3, [pc, #56]	; (945c <mlme_sync_request+0xb8>)
    9424:	4798      	blx	r3

	/* Start synching by switching ON the receiver. */
	tal_rx_enable(PHY_RX_ON);
    9426:	2006      	movs	r0, #6
    9428:	4b0d      	ldr	r3, [pc, #52]	; (9460 <mlme_sync_request+0xbc>)
    942a:	4798      	blx	r3

	/* Free the buffer allocated by the higher layer */
	bmm_buffer_free((buffer_t *)m);
    942c:	1c20      	adds	r0, r4, #0
    942e:	4b04      	ldr	r3, [pc, #16]	; (9440 <mlme_sync_request+0x9c>)
    9430:	4798      	blx	r3
}
    9432:	bd70      	pop	{r4, r5, r6, pc}
    9434:	20001364 	.word	0x20001364
    9438:	200012a9 	.word	0x200012a9
    943c:	200012c1 	.word	0x200012c1
    9440:	00009e85 	.word	0x00009e85
    9444:	000092a5 	.word	0x000092a5
    9448:	200013f0 	.word	0x200013f0
    944c:	00009d79 	.word	0x00009d79
    9450:	200012c2 	.word	0x200012c2
    9454:	00006e69 	.word	0x00006e69
    9458:	00007741 	.word	0x00007741
    945c:	0000934d 	.word	0x0000934d
    9460:	0000b201 	.word	0x0000b201

00009464 <mac_t_missed_beacons_cb>:
 *
 * @param callback_parameter Callback parameter of the expired missed beacon
 *                           tracking timer
 */
static void mac_t_missed_beacons_cb(void *callback_parameter)
{
    9464:	b508      	push	{r3, lr}
	if (MAC_SYNC_NEVER != mac_sync_state) {
    9466:	4b04      	ldr	r3, [pc, #16]	; (9478 <mac_t_missed_beacons_cb+0x14>)
    9468:	781b      	ldrb	r3, [r3, #0]
    946a:	2b00      	cmp	r3, #0
    946c:	d002      	beq.n	9474 <mac_t_missed_beacons_cb+0x10>
		/* Since the node lost sync with it's parent, it reports sync
		 * loss. */
		mac_sync_loss(MAC_BEACON_LOSS);
    946e:	20e0      	movs	r0, #224	; 0xe0
    9470:	4b02      	ldr	r3, [pc, #8]	; (947c <mac_t_missed_beacons_cb+0x18>)
    9472:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    9474:	bd08      	pop	{r3, pc}
    9476:	46c0      	nop			; (mov r8, r8)
    9478:	200012c2 	.word	0x200012c2
    947c:	000092a5 	.word	0x000092a5

00009480 <mac_process_coord_realign>:
 * short address will be written to the PIB.
 *
 * @param ind Frame reception buffer
 */
void mac_process_coord_realign(buffer_t *ind)
{
    9480:	b510      	push	{r4, lr}
    9482:	1c04      	adds	r4, r0, #0
	/*
	 * The coordinator realignment command is received without the orphan
	 * notification. Hence a sync loss indication is given to NHLE.
	 */
	mac_sync_loss(MAC_REALIGNMENT);
    9484:	20ef      	movs	r0, #239	; 0xef
    9486:	4b14      	ldr	r3, [pc, #80]	; (94d8 <mac_process_coord_realign+0x58>)
    9488:	4798      	blx	r3

	/*
	 * The buffer in which the coordinator realignment is received is
	 * freed up
	 */
	bmm_buffer_free((buffer_t *)ind);
    948a:	1c20      	adds	r0, r4, #0
    948c:	4b13      	ldr	r3, [pc, #76]	; (94dc <mac_process_coord_realign+0x5c>)
    948e:	4798      	blx	r3
	/* Set the appropriate PIB entries */

#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId,
    9490:	4c13      	ldr	r4, [pc, #76]	; (94e0 <mac_process_coord_realign+0x60>)
    9492:	2050      	movs	r0, #80	; 0x50
    9494:	1c21      	adds	r1, r4, #0
    9496:	4b13      	ldr	r3, [pc, #76]	; (94e4 <mac_process_coord_realign+0x64>)
    9498:	4798      	blx	r3
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
			mac_parse_data.mac_payload_data.coord_realign_data.
    949a:	7963      	ldrb	r3, [r4, #5]
    949c:	79a2      	ldrb	r2, [r4, #6]
    949e:	0212      	lsls	r2, r2, #8

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
    94a0:	431a      	orrs	r2, r3
    94a2:	4b11      	ldr	r3, [pc, #68]	; (94e8 <mac_process_coord_realign+0x68>)
    94a4:	429a      	cmp	r2, r3
    94a6:	d003      	beq.n	94b0 <mac_process_coord_realign+0x30>
			short_addr) {
		/* Short address only to be set if not broadcast address */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    94a8:	2053      	movs	r0, #83	; 0x53
    94aa:	4910      	ldr	r1, [pc, #64]	; (94ec <mac_process_coord_realign+0x6c>)
    94ac:	4b0d      	ldr	r3, [pc, #52]	; (94e4 <mac_process_coord_realign+0x64>)
    94ae:	4798      	blx	r3
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	mac_pib.mac_CoordShortAddress
		= mac_parse_data.mac_payload_data.coord_realign_data.
    94b0:	4a0f      	ldr	r2, [pc, #60]	; (94f0 <mac_process_coord_realign+0x70>)
    94b2:	4b10      	ldr	r3, [pc, #64]	; (94f4 <mac_process_coord_realign+0x74>)
    94b4:	2124      	movs	r1, #36	; 0x24
    94b6:	5c58      	ldrb	r0, [r3, r1]
    94b8:	2125      	movs	r1, #37	; 0x25
    94ba:	5c59      	ldrb	r1, [r3, r1]
    94bc:	7290      	strb	r0, [r2, #10]
    94be:	72d1      	strb	r1, [r2, #11]

	/*
	 * If frame version subfield indicates a 802.15.4-2006 compatible frame,
	 * the channel page is appended as additional information element.
	 */
	if (mac_parse_data.fcf & FCF_FRAME_VERSION_2006) {
    94c0:	785b      	ldrb	r3, [r3, #1]
    94c2:	06da      	lsls	r2, r3, #27
    94c4:	d503      	bpl.n	94ce <mac_process_coord_realign+0x4e>
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(phyCurrentPage,
    94c6:	2004      	movs	r0, #4
    94c8:	490b      	ldr	r1, [pc, #44]	; (94f8 <mac_process_coord_realign+0x78>)
    94ca:	4b06      	ldr	r3, [pc, #24]	; (94e4 <mac_process_coord_realign+0x64>)
    94cc:	4798      	blx	r3
	}

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentChannel,
    94ce:	2000      	movs	r0, #0
    94d0:	490a      	ldr	r1, [pc, #40]	; (94fc <mac_process_coord_realign+0x7c>)
    94d2:	4b04      	ldr	r3, [pc, #16]	; (94e4 <mac_process_coord_realign+0x64>)
    94d4:	4798      	blx	r3
			(void *)&mac_parse_data.mac_payload_data.coord_realign_data.logical_channel);

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif
} /* mac_process_coord_realign() */
    94d6:	bd10      	pop	{r4, pc}
    94d8:	000092a5 	.word	0x000092a5
    94dc:	00009e85 	.word	0x00009e85
    94e0:	20001352 	.word	0x20001352
    94e4:	00007741 	.word	0x00007741
    94e8:	0000ffff 	.word	0x0000ffff
    94ec:	20001357 	.word	0x20001357
    94f0:	20001300 	.word	0x20001300
    94f4:	20001330 	.word	0x20001330
    94f8:	20001359 	.word	0x20001359
    94fc:	20001356 	.word	0x20001356

00009500 <mac_tx_coord_realignment_command>:
bool mac_tx_coord_realignment_command(frame_msgtype_t cmd_type,
		buffer_t *buf_ptr,
		uint16_t new_panid,
		uint8_t new_channel,
		uint8_t new_page)
{
    9500:	b5f0      	push	{r4, r5, r6, r7, lr}
    9502:	4657      	mov	r7, sl
    9504:	464e      	mov	r6, r9
    9506:	4645      	mov	r5, r8
    9508:	b4e0      	push	{r5, r6, r7}
    950a:	ac08      	add	r4, sp, #32
    950c:	7824      	ldrb	r4, [r4, #0]
    950e:	46a2      	mov	sl, r4
	 * Orphan request is reused to send coordinator realignment
	 * command frame and finally to send comm-status-indication
	 */
	mlme_orphan_resp_t orphan_resp;
	memcpy(&orphan_resp,
			(mlme_orphan_resp_t *)BMM_BUFFER_POINTER((buffer_t *)
    9510:	780d      	ldrb	r5, [r1, #0]
    9512:	784c      	ldrb	r4, [r1, #1]
    9514:	0224      	lsls	r4, r4, #8
    9516:	432c      	orrs	r4, r5
    9518:	788d      	ldrb	r5, [r1, #2]
    951a:	042d      	lsls	r5, r5, #16
    951c:	432c      	orrs	r4, r5
    951e:	78cd      	ldrb	r5, [r1, #3]
    9520:	062d      	lsls	r5, r5, #24
    9522:	432c      	orrs	r4, r5
	/*
	 * Orphan request is reused to send coordinator realignment
	 * command frame and finally to send comm-status-indication
	 */
	mlme_orphan_resp_t orphan_resp;
	memcpy(&orphan_resp,
    9524:	7867      	ldrb	r7, [r4, #1]
    9526:	78a6      	ldrb	r6, [r4, #2]
    9528:	0236      	lsls	r6, r6, #8
    952a:	4337      	orrs	r7, r6
    952c:	78e6      	ldrb	r6, [r4, #3]
    952e:	0436      	lsls	r6, r6, #16
    9530:	4337      	orrs	r7, r6
    9532:	7926      	ldrb	r6, [r4, #4]
    9534:	0636      	lsls	r6, r6, #24
    9536:	433e      	orrs	r6, r7
    9538:	46b4      	mov	ip, r6
    953a:	7967      	ldrb	r7, [r4, #5]
    953c:	79a6      	ldrb	r6, [r4, #6]
    953e:	0236      	lsls	r6, r6, #8
    9540:	4337      	orrs	r7, r6
    9542:	79e6      	ldrb	r6, [r4, #7]
    9544:	0436      	lsls	r6, r6, #16
    9546:	4337      	orrs	r7, r6
    9548:	7a25      	ldrb	r5, [r4, #8]
    954a:	062d      	lsls	r5, r5, #24
    954c:	433d      	orrs	r5, r7
    954e:	46a8      	mov	r8, r5
    9550:	7a65      	ldrb	r5, [r4, #9]
    9552:	7aa7      	ldrb	r7, [r4, #10]
    9554:	023f      	lsls	r7, r7, #8
    9556:	432f      	orrs	r7, r5
			sizeof(mlme_orphan_resp_t));

	frame_info_t *coord_realignment_frame
		= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)buf_ptr);

	coord_realignment_frame->msg_type = cmd_type;
    9558:	7020      	strb	r0, [r4, #0]
	coord_realignment_frame->buffer_header = buf_ptr;
    955a:	7061      	strb	r1, [r4, #1]
    955c:	0a0d      	lsrs	r5, r1, #8
    955e:	70a5      	strb	r5, [r4, #2]
    9560:	0c0d      	lsrs	r5, r1, #16
    9562:	70e5      	strb	r5, [r4, #3]
    9564:	0e0d      	lsrs	r5, r1, #24
    9566:	7125      	strb	r5, [r4, #4]
	                                                               * octets
	                                                               * for
	                                                               * FCS. */

	/* Update the payload field. */
	*frame_ptr++ = COORDINATORREALIGNMENT;
    9568:	2508      	movs	r5, #8
    956a:	46a9      	mov	r9, r5
    956c:	2591      	movs	r5, #145	; 0x91
    956e:	464e      	mov	r6, r9
    9570:	5566      	strb	r6, [r4, r5]
	*frame_ptr++ =  new_panid;

	*frame_ptr++ = (tal_pib.ShortAddress >> 8);
	*frame_ptr++ =  tal_pib.ShortAddress;
#else
	*frame_ptr++ = new_panid;
    9572:	2592      	movs	r5, #146	; 0x92
    9574:	5562      	strb	r2, [r4, r5]
	*frame_ptr++ = (new_panid >> 8);
    9576:	0a12      	lsrs	r2, r2, #8
    9578:	2593      	movs	r5, #147	; 0x93
    957a:	5562      	strb	r2, [r4, r5]

	*frame_ptr++ = tal_pib.ShortAddress;
    957c:	4d56      	ldr	r5, [pc, #344]	; (96d8 <mac_tx_coord_realignment_command+0x1d8>)
    957e:	7c2a      	ldrb	r2, [r5, #16]
    9580:	7c6d      	ldrb	r5, [r5, #17]
    9582:	022d      	lsls	r5, r5, #8
    9584:	432a      	orrs	r2, r5
    9586:	2594      	movs	r5, #148	; 0x94
    9588:	5562      	strb	r2, [r4, r5]
	*frame_ptr++ = (tal_pib.ShortAddress >> 8);
    958a:	0a12      	lsrs	r2, r2, #8
    958c:	2595      	movs	r5, #149	; 0x95
    958e:	5562      	strb	r2, [r4, r5]
#endif
	*frame_ptr++ = new_channel;
    9590:	2296      	movs	r2, #150	; 0x96
    9592:	54a3      	strb	r3, [r4, r2]

	/*
	 * Insert the device's short address, or 0xFFFF if this is a
	 * gratuitous realigment.
	 */
	if (ORPHANREALIGNMENT == cmd_type) {
    9594:	280a      	cmp	r0, #10
    9596:	d107      	bne.n	95a8 <mac_tx_coord_realignment_command+0xa8>
#ifdef TEST_HARNESS_BIG_ENDIAN
		*frame_ptr++ = (orphan_resp.ShortAddress >> 8);
		*frame_ptr++ = orphan_resp.ShortAddress;
#else
		*frame_ptr++ = orphan_resp.ShortAddress;
    9598:	2397      	movs	r3, #151	; 0x97
    959a:	54e7      	strb	r7, [r4, r3]
		*frame_ptr++ = (orphan_resp.ShortAddress >> 8);
    959c:	1c22      	adds	r2, r4, #0
    959e:	3299      	adds	r2, #153	; 0x99
    95a0:	0a3f      	lsrs	r7, r7, #8
    95a2:	2398      	movs	r3, #152	; 0x98
    95a4:	54e7      	strb	r7, [r4, r3]
    95a6:	e006      	b.n	95b6 <mac_tx_coord_realignment_command+0xb6>
#endif
	} else {
		*frame_ptr++ = (uint8_t)BROADCAST;
    95a8:	23ff      	movs	r3, #255	; 0xff
    95aa:	2297      	movs	r2, #151	; 0x97
    95ac:	54a3      	strb	r3, [r4, r2]
		*frame_ptr++ = (BROADCAST >> 8);
    95ae:	1c22      	adds	r2, r4, #0
    95b0:	3299      	adds	r2, #153	; 0x99
    95b2:	2598      	movs	r5, #152	; 0x98
    95b4:	5563      	strb	r3, [r4, r5]
	}

	/* Add channel page no matter if it changes or not. */
	*frame_ptr++ = new_page;
    95b6:	4657      	mov	r7, sl
    95b8:	7017      	strb	r7, [r2, #0]
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    95ba:	4b47      	ldr	r3, [pc, #284]	; (96d8 <mac_tx_coord_realignment_command+0x1d8>)
    95bc:	781a      	ldrb	r2, [r3, #0]
    95be:	785d      	ldrb	r5, [r3, #1]
    95c0:	022d      	lsls	r5, r5, #8
    95c2:	4315      	orrs	r5, r2
    95c4:	789a      	ldrb	r2, [r3, #2]
    95c6:	0412      	lsls	r2, r2, #16
    95c8:	4315      	orrs	r5, r2
    95ca:	78da      	ldrb	r2, [r3, #3]
    95cc:	0612      	lsls	r2, r2, #24
    95ce:	4315      	orrs	r5, r2
    95d0:	791e      	ldrb	r6, [r3, #4]
    95d2:	795a      	ldrb	r2, [r3, #5]
    95d4:	0212      	lsls	r2, r2, #8
    95d6:	4332      	orrs	r2, r6
    95d8:	799e      	ldrb	r6, [r3, #6]
    95da:	0436      	lsls	r6, r6, #16
    95dc:	4332      	orrs	r2, r6
    95de:	79db      	ldrb	r3, [r3, #7]
    95e0:	061b      	lsls	r3, r3, #24
    95e2:	431a      	orrs	r2, r3
			2 + /* 2 octets for Source PAN-Id */
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
    95e4:	1c23      	adds	r3, r4, #0
    95e6:	3389      	adds	r3, #137	; 0x89
    95e8:	1c27      	adds	r7, r4, #0
    95ea:	3791      	adds	r7, #145	; 0x91
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    95ec:	701d      	strb	r5, [r3, #0]
        value = value >> 8;
    95ee:	0616      	lsls	r6, r2, #24
    95f0:	0a2d      	lsrs	r5, r5, #8
    95f2:	4335      	orrs	r5, r6
    95f4:	0a12      	lsrs	r2, r2, #8
    95f6:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    95f8:	42bb      	cmp	r3, r7
    95fa:	d1f7      	bne.n	95ec <mac_tx_coord_realignment_command+0xec>
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Source PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    95fc:	4a36      	ldr	r2, [pc, #216]	; (96d8 <mac_tx_coord_realignment_command+0x1d8>)
    95fe:	7c95      	ldrb	r5, [r2, #18]
    9600:	7cd3      	ldrb	r3, [r2, #19]
    9602:	021b      	lsls	r3, r3, #8
    9604:	432b      	orrs	r3, r5
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    9606:	2287      	movs	r2, #135	; 0x87
    9608:	54a3      	strb	r3, [r4, r2]
    data[1] = (value >> 8) & 0xFF;
    960a:	0a1b      	lsrs	r3, r3, #8
    960c:	2288      	movs	r2, #136	; 0x88
    960e:	54a3      	strb	r3, [r4, r2]

	/* Destination Address and FCF */
	if (ORPHANREALIGNMENT == cmd_type) {
    9610:	280a      	cmp	r0, #10
    9612:	d114      	bne.n	963e <mac_tx_coord_realignment_command+0x13e>
			= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_ACK_REQUEST | FCF_FRAME_VERSION_2006;

		frame_ptr -= 8;
    9614:	1c22      	adds	r2, r4, #0
    9616:	327f      	adds	r2, #127	; 0x7f
    9618:	1c13      	adds	r3, r2, #0
    961a:	2587      	movs	r5, #135	; 0x87
    961c:	192d      	adds	r5, r5, r4
    961e:	46a9      	mov	r9, r5
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    9620:	4666      	mov	r6, ip
    9622:	701e      	strb	r6, [r3, #0]
        value = value >> 8;
    9624:	4647      	mov	r7, r8
    9626:	063e      	lsls	r6, r7, #24
    9628:	4667      	mov	r7, ip
    962a:	0a3d      	lsrs	r5, r7, #8
    962c:	432e      	orrs	r6, r5
    962e:	46b4      	mov	ip, r6
    9630:	4645      	mov	r5, r8
    9632:	0a2d      	lsrs	r5, r5, #8
    9634:	46a8      	mov	r8, r5
    9636:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    9638:	454b      	cmp	r3, r9
    963a:	d1f1      	bne.n	9620 <mac_tx_coord_realignment_command+0x120>
    963c:	e00a      	b.n	9654 <mac_tx_coord_realignment_command+0x154>
		                 * needs to indicate a 802.15.4-2006 compatible
		                 * frame.
		                 */
				FCF_FRAME_VERSION_2006;

		frame_ptr -= 2;
    963e:	1c22      	adds	r2, r4, #0
    9640:	3285      	adds	r2, #133	; 0x85
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    9642:	23ff      	movs	r3, #255	; 0xff
    9644:	2585      	movs	r5, #133	; 0x85
    9646:	5563      	strb	r3, [r4, r5]
    data[1] = (value >> 8) & 0xFF;
    9648:	2586      	movs	r5, #134	; 0x86
    964a:	5563      	strb	r3, [r4, r5]
		 * Coordinator realignment gratuitously sent when the PAN
		 * configuration changes. This is sent to the (16-bit)
		 * broadcast address.
		 */
		fcf
			= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
    964c:	4e23      	ldr	r6, [pc, #140]	; (96dc <mac_tx_coord_realignment_command+0x1dc>)

	/* Get the payload pointer again to add the MHR. */
	frame_ptr = temp_frame_ptr;

	/* Update the length. */
	frame_len = COORD_REALIGN_PAYLOAD_LEN +
    964e:	271c      	movs	r7, #28
    9650:	46b8      	mov	r8, r7
    9652:	e002      	b.n	965a <mac_tx_coord_realignment_command+0x15a>
		 * notification command received from a device. This is always
		 * sent to a 64-bit device address, and the device is
		 * requested to acknowledge the reception.
		 */
		fcf
			= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
    9654:	4e22      	ldr	r6, [pc, #136]	; (96e0 <mac_tx_coord_realignment_command+0x1e0>)
				FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_ACK_REQUEST | FCF_FRAME_VERSION_2006;

		frame_ptr -= 8;
		frame_len += 6; /* Add further 6 octets for long Destination
    9656:	2322      	movs	r3, #34	; 0x22
    9658:	4698      	mov	r8, r3
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    965a:	1e95      	subs	r5, r2, #2
    965c:	23ff      	movs	r3, #255	; 0xff
    965e:	702b      	strb	r3, [r5, #0]
    data[1] = (value >> 8) & 0xFF;
    9660:	1e55      	subs	r5, r2, #1
    9662:	702b      	strb	r3, [r5, #0]
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(bc_addr, frame_ptr);

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    9664:	4d1f      	ldr	r5, [pc, #124]	; (96e4 <mac_tx_coord_realignment_command+0x1e4>)
    9666:	7deb      	ldrb	r3, [r5, #23]
    9668:	1c5f      	adds	r7, r3, #1
    966a:	75ef      	strb	r7, [r5, #23]
    966c:	1ed5      	subs	r5, r2, #3
    966e:	702b      	strb	r3, [r5, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    9670:	1f53      	subs	r3, r2, #5
    9672:	701e      	strb	r6, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    9674:	1f13      	subs	r3, r2, #4
    9676:	0a36      	lsrs	r6, r6, #8
    9678:	701e      	strb	r6, [r3, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    967a:	3a06      	subs	r2, #6
    967c:	4643      	mov	r3, r8
    967e:	7013      	strb	r3, [r2, #0]

	/* Finished building of frame. */
	coord_realignment_frame->mpdu = frame_ptr;
    9680:	7462      	strb	r2, [r4, #17]
    9682:	0a13      	lsrs	r3, r2, #8
    9684:	74a3      	strb	r3, [r4, #18]
    9686:	0c13      	lsrs	r3, r2, #16
    9688:	74e3      	strb	r3, [r4, #19]
    968a:	0e12      	lsrs	r2, r2, #24
    968c:	7522      	strb	r2, [r4, #20]

	/* The frame is given to the TAL for transmission */
#ifdef BEACON_SUPPORT
	if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    968e:	4b12      	ldr	r3, [pc, #72]	; (96d8 <mac_tx_coord_realignment_command+0x1d8>)
    9690:	7f5b      	ldrb	r3, [r3, #29]
    9692:	2b0f      	cmp	r3, #15
    9694:	d106      	bne.n	96a4 <mac_tx_coord_realignment_command+0x1a4>
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		tal_tx_status = tal_tx_frame(coord_realignment_frame,
    9696:	1c20      	adds	r0, r4, #0
    9698:	2102      	movs	r1, #2
    969a:	2201      	movs	r2, #1
    969c:	4b12      	ldr	r3, [pc, #72]	; (96e8 <mac_tx_coord_realignment_command+0x1e8>)
    969e:	4798      	blx	r3
    96a0:	1c03      	adds	r3, r0, #0
    96a2:	e00d      	b.n	96c0 <mac_tx_coord_realignment_command+0x1c0>
				CSMA_UNSLOTTED, true);
	} else {
		/* Beacon-enabled network */
		if (ORPHANREALIGNMENT == cmd_type) {
    96a4:	280a      	cmp	r0, #10
    96a6:	d106      	bne.n	96b6 <mac_tx_coord_realignment_command+0x1b6>
			/* In Beacon network the Orphan Realignment frame is
			 * sent with slotted CSMA-CA. */
			tal_tx_status = tal_tx_frame(coord_realignment_frame,
    96a8:	1c20      	adds	r0, r4, #0
    96aa:	2103      	movs	r1, #3
    96ac:	2201      	movs	r2, #1
    96ae:	4b0e      	ldr	r3, [pc, #56]	; (96e8 <mac_tx_coord_realignment_command+0x1e8>)
    96b0:	4798      	blx	r3
    96b2:	1c03      	adds	r3, r0, #0
    96b4:	e004      	b.n	96c0 <mac_tx_coord_realignment_command+0x1c0>
					buf_ptr)) {
				return false;
			}

#else
			qmm_queue_append(&broadcast_q, buf_ptr);
    96b6:	480d      	ldr	r0, [pc, #52]	; (96ec <mac_tx_coord_realignment_command+0x1ec>)
    96b8:	4b0d      	ldr	r3, [pc, #52]	; (96f0 <mac_tx_coord_realignment_command+0x1f0>)
    96ba:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

			return true;
    96bc:	2001      	movs	r0, #1
    96be:	e006      	b.n	96ce <mac_tx_coord_realignment_command+0x1ce>
		/*
		 * TAL was unable to transmit the frame, hence a negative
		 * confirmation
		 * is returned.
		 */
		return false;
    96c0:	2000      	movs	r0, #0
	 * CSMA-CA. */
	tal_tx_status = tal_tx_frame(coord_realignment_frame, CSMA_UNSLOTTED,
			true);
#endif  /* BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    96c2:	2b00      	cmp	r3, #0
    96c4:	d103      	bne.n	96ce <mac_tx_coord_realignment_command+0x1ce>
		/*
		 * A positive confirmation is given since the TAL has
		 * successfuly accepted
		 * the frame for transmission.
		 */
		MAKE_MAC_BUSY();
    96c6:	2201      	movs	r2, #1
    96c8:	4b0a      	ldr	r3, [pc, #40]	; (96f4 <mac_tx_coord_realignment_command+0x1f4>)
    96ca:	701a      	strb	r2, [r3, #0]
		return true;
    96cc:	2001      	movs	r0, #1
		 * confirmation
		 * is returned.
		 */
		return false;
	}
} /* mac_tx_coord_realignment_command() */
    96ce:	bc1c      	pop	{r2, r3, r4}
    96d0:	4690      	mov	r8, r2
    96d2:	4699      	mov	r9, r3
    96d4:	46a2      	mov	sl, r4
    96d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    96d8:	20001518 	.word	0x20001518
    96dc:	0000d803 	.word	0x0000d803
    96e0:	0000dc23 	.word	0x0000dc23
    96e4:	20001300 	.word	0x20001300
    96e8:	0000ba3d 	.word	0x0000ba3d
    96ec:	200012ac 	.word	0x200012ac
    96f0:	0000a041 	.word	0x0000a041
    96f4:	20001365 	.word	0x20001365

000096f8 <hw_expiry_cb>:
	#endif
}

void hw_expiry_cb(void)
{
	if (running_timers > 0) {
    96f8:	4b03      	ldr	r3, [pc, #12]	; (9708 <hw_expiry_cb+0x10>)
    96fa:	781b      	ldrb	r3, [r3, #0]
    96fc:	2b00      	cmp	r3, #0
    96fe:	d002      	beq.n	9706 <hw_expiry_cb+0xe>
		timer_trigger = true;
    9700:	2201      	movs	r2, #1
    9702:	4b02      	ldr	r3, [pc, #8]	; (970c <hw_expiry_cb+0x14>)
    9704:	701a      	strb	r2, [r3, #0]
			sw_timer_service();
		}

	#endif
	}
}
    9706:	4770      	bx	lr
    9708:	20000301 	.word	0x20000301
    970c:	200014f8 	.word	0x200014f8

00009710 <hw_overflow_cb>:
	       running_timer_queue_head) ? false : (sw_timer_get_residual_time(
	       running_timer_queue_head)));
}

void hw_overflow_cb(void)
{
    9710:	b510      	push	{r4, lr}
	/*	ioport_toggle_pin(J2_PIN3); */
	sys_time++;
    9712:	4b1a      	ldr	r3, [pc, #104]	; (977c <hw_overflow_cb+0x6c>)
    9714:	881a      	ldrh	r2, [r3, #0]
    9716:	3201      	adds	r2, #1
    9718:	b292      	uxth	r2, r2
    971a:	801a      	strh	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    971c:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9720:	4263      	negs	r3, r4
    9722:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9724:	b672      	cpsid	i
    9726:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    972a:	2200      	movs	r2, #0
    972c:	4b14      	ldr	r3, [pc, #80]	; (9780 <hw_overflow_cb+0x70>)
    972e:	701a      	strb	r2, [r3, #0]
	uint16_t timeout_low;
	uint32_t timeout;

	uint8_t flags = cpu_irq_save();

	if (NO_TIMER != running_timer_queue_head &&
    9730:	4b14      	ldr	r3, [pc, #80]	; (9784 <hw_overflow_cb+0x74>)
    9732:	681b      	ldr	r3, [r3, #0]
    9734:	2bff      	cmp	r3, #255	; 0xff
    9736:	d017      	beq.n	9768 <hw_overflow_cb+0x58>
			!timer_array[running_timer_queue_head].loaded) {
    9738:	011a      	lsls	r2, r3, #4
    973a:	4913      	ldr	r1, [pc, #76]	; (9788 <hw_overflow_cb+0x78>)
    973c:	188a      	adds	r2, r1, r2
	uint16_t timeout_low;
	uint32_t timeout;

	uint8_t flags = cpu_irq_save();

	if (NO_TIMER != running_timer_queue_head &&
    973e:	7b52      	ldrb	r2, [r2, #13]
    9740:	2a00      	cmp	r2, #0
    9742:	d111      	bne.n	9768 <hw_overflow_cb+0x58>
			!timer_array[running_timer_queue_head].loaded) {
		timeout = timer_array[running_timer_queue_head].abs_exp_timer;
    9744:	011b      	lsls	r3, r3, #4
    9746:	5858      	ldr	r0, [r3, r1]
		timeout_high = (uint16_t)(timeout >> SYS_TIME_SHIFT_MASK);

		if (timeout_high == sys_time) {
    9748:	4b0c      	ldr	r3, [pc, #48]	; (977c <hw_overflow_cb+0x6c>)
    974a:	881b      	ldrh	r3, [r3, #0]
    974c:	b29b      	uxth	r3, r3
    974e:	0c02      	lsrs	r2, r0, #16
    9750:	429a      	cmp	r2, r3
    9752:	d109      	bne.n	9768 <hw_overflow_cb+0x58>
			timeout_low = (uint16_t)(timeout & HW_TIME_MASK);
			common_tc_delay((uint16_t)timeout_low);
    9754:	b280      	uxth	r0, r0
    9756:	4b0d      	ldr	r3, [pc, #52]	; (978c <hw_overflow_cb+0x7c>)
    9758:	4798      	blx	r3
			timer_array[running_timer_queue_head].loaded = true;
    975a:	4b0a      	ldr	r3, [pc, #40]	; (9784 <hw_overflow_cb+0x74>)
    975c:	681b      	ldr	r3, [r3, #0]
    975e:	011b      	lsls	r3, r3, #4
    9760:	4a09      	ldr	r2, [pc, #36]	; (9788 <hw_overflow_cb+0x78>)
    9762:	18d3      	adds	r3, r2, r3
    9764:	2201      	movs	r2, #1
    9766:	735a      	strb	r2, [r3, #13]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9768:	2c00      	cmp	r4, #0
    976a:	d005      	beq.n	9778 <hw_overflow_cb+0x68>
		cpu_irq_enable();
    976c:	2201      	movs	r2, #1
    976e:	4b04      	ldr	r3, [pc, #16]	; (9780 <hw_overflow_cb+0x70>)
    9770:	701a      	strb	r2, [r3, #0]
    9772:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    9776:	b662      	cpsie	i
		/* Enter into sleep*/
		system_sleep();
	}

	#endif
}
    9778:	bd10      	pop	{r4, pc}
    977a:	46c0      	nop			; (mov r8, r8)
    977c:	200013f4 	.word	0x200013f4
    9780:	20000008 	.word	0x20000008
    9784:	200002f8 	.word	0x200002f8
    9788:	200013f8 	.word	0x200013f8
    978c:	0000cc8d 	.word	0x0000cc8d

00009790 <load_hw_timer>:

	cpu_irq_restore(flags);
}

static void load_hw_timer(uint8_t timer_id)
{
    9790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9792:	1e07      	subs	r7, r0, #0
	if (NO_TIMER != timer_id) {
    9794:	2fff      	cmp	r7, #255	; 0xff
    9796:	d026      	beq.n	97e6 <load_hw_timer+0x56>
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    9798:	4d14      	ldr	r5, [pc, #80]	; (97ec <load_hw_timer+0x5c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    979a:	4e15      	ldr	r6, [pc, #84]	; (97f0 <load_hw_timer+0x60>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    979c:	882c      	ldrh	r4, [r5, #0]
    979e:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    97a0:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    97a2:	882b      	ldrh	r3, [r5, #0]
    97a4:	b29b      	uxth	r3, r3
    97a6:	429c      	cmp	r4, r3
    97a8:	d1f8      	bne.n	979c <load_hw_timer+0xc>

static void load_hw_timer(uint8_t timer_id)
{
	if (NO_TIMER != timer_id) {
		uint32_t now = gettime();
		uint32_t point_in_time = timer_array[timer_id].abs_exp_timer;
    97aa:	013b      	lsls	r3, r7, #4
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    97ac:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    97ae:	4320      	orrs	r0, r4
	return gettime();
}

static inline bool compare_time(uint32_t t1, uint32_t t2)
{
	return ((t2 - t1) < INT32_MAX);
    97b0:	4a10      	ldr	r2, [pc, #64]	; (97f4 <load_hw_timer+0x64>)
    97b2:	589b      	ldr	r3, [r3, r2]
    97b4:	1a18      	subs	r0, r3, r0
static void load_hw_timer(uint8_t timer_id)
{
	if (NO_TIMER != timer_id) {
		uint32_t now = gettime();
		uint32_t point_in_time = timer_array[timer_id].abs_exp_timer;
		if (compare_time(now, point_in_time)) {
    97b6:	4b10      	ldr	r3, [pc, #64]	; (97f8 <load_hw_timer+0x68>)
    97b8:	4298      	cmp	r0, r3
    97ba:	d810      	bhi.n	97de <load_hw_timer+0x4e>
			if (!timer_array[timer_id].loaded) {
    97bc:	013b      	lsls	r3, r7, #4
    97be:	18d3      	adds	r3, r2, r3
    97c0:	7b5b      	ldrb	r3, [r3, #13]
    97c2:	2b00      	cmp	r3, #0
    97c4:	d111      	bne.n	97ea <load_hw_timer+0x5a>
				uint32_t timediff = point_in_time - now;

				if (timediff <= UINT16_MAX) {
    97c6:	4b0d      	ldr	r3, [pc, #52]	; (97fc <load_hw_timer+0x6c>)
    97c8:	4298      	cmp	r0, r3
    97ca:	d80e      	bhi.n	97ea <load_hw_timer+0x5a>
					common_tc_delay(timediff);
    97cc:	b280      	uxth	r0, r0
    97ce:	4b0c      	ldr	r3, [pc, #48]	; (9800 <load_hw_timer+0x70>)
    97d0:	4798      	blx	r3
					timer_array[timer_id].loaded = true;
    97d2:	013f      	lsls	r7, r7, #4
    97d4:	4b07      	ldr	r3, [pc, #28]	; (97f4 <load_hw_timer+0x64>)
    97d6:	19df      	adds	r7, r3, r7
    97d8:	2301      	movs	r3, #1
    97da:	737b      	strb	r3, [r7, #13]
    97dc:	e005      	b.n	97ea <load_hw_timer+0x5a>
				} else {
					timer_array[timer_id].loaded = false;
				}
			}
		} else {
			timer_trigger = true;
    97de:	2201      	movs	r2, #1
    97e0:	4b08      	ldr	r3, [pc, #32]	; (9804 <load_hw_timer+0x74>)
    97e2:	701a      	strb	r2, [r3, #0]
    97e4:	e001      	b.n	97ea <load_hw_timer+0x5a>
		}
	} else {
		common_tc_compare_stop();
    97e6:	4b08      	ldr	r3, [pc, #32]	; (9808 <load_hw_timer+0x78>)
    97e8:	4798      	blx	r3
	}
}
    97ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    97ec:	200013f4 	.word	0x200013f4
    97f0:	0000cc19 	.word	0x0000cc19
    97f4:	200013f8 	.word	0x200013f8
    97f8:	7ffffffe 	.word	0x7ffffffe
    97fc:	0000ffff 	.word	0x0000ffff
    9800:	0000cc8d 	.word	0x0000cc8d
    9804:	200014f8 	.word	0x200014f8
    9808:	0000cc65 	.word	0x0000cc65

0000980c <internal_timer_handler>:

	cpu_irq_restore(flags);
}

static void internal_timer_handler(void)
{
    980c:	b508      	push	{r3, lr}
	/*
	 * Flag was set once a timer has expired by the timer ISR or
	 * by function prog_rc().
	 */
	if (timer_trigger) {
    980e:	4b1d      	ldr	r3, [pc, #116]	; (9884 <internal_timer_handler+0x78>)
    9810:	781b      	ldrb	r3, [r3, #0]
    9812:	2b00      	cmp	r3, #0
    9814:	d034      	beq.n	9880 <internal_timer_handler+0x74>
		timer_trigger = false;
    9816:	2200      	movs	r2, #0
    9818:	4b1a      	ldr	r3, [pc, #104]	; (9884 <internal_timer_handler+0x78>)
    981a:	701a      	strb	r2, [r3, #0]

		if (running_timers > 0) { /* Holds the number of running timers
    981c:	4b1a      	ldr	r3, [pc, #104]	; (9888 <internal_timer_handler+0x7c>)
    981e:	781b      	ldrb	r3, [r3, #0]
    9820:	2b00      	cmp	r3, #0
    9822:	d02d      	beq.n	9880 <internal_timer_handler+0x74>
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
    9824:	4b19      	ldr	r3, [pc, #100]	; (988c <internal_timer_handler+0x80>)
    9826:	681b      	ldr	r3, [r3, #0]
    9828:	2bff      	cmp	r3, #255	; 0xff
    982a:	d10a      	bne.n	9842 <internal_timer_handler+0x36>
					(expired_timer_queue_tail ==
    982c:	4b18      	ldr	r3, [pc, #96]	; (9890 <internal_timer_handler+0x84>)
	if (timer_trigger) {
		timer_trigger = false;

		if (running_timers > 0) { /* Holds the number of running timers
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
    982e:	681b      	ldr	r3, [r3, #0]
    9830:	2bff      	cmp	r3, #255	; 0xff
    9832:	d106      	bne.n	9842 <internal_timer_handler+0x36>
					(expired_timer_queue_tail ==
					NO_TIMER)) {
				expired_timer_queue_head
					= expired_timer_queue_tail
							=
    9834:	4b17      	ldr	r3, [pc, #92]	; (9894 <internal_timer_handler+0x88>)
    9836:	681b      	ldr	r3, [r3, #0]
    9838:	4a15      	ldr	r2, [pc, #84]	; (9890 <internal_timer_handler+0x84>)
    983a:	6013      	str	r3, [r2, #0]
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
					(expired_timer_queue_tail ==
					NO_TIMER)) {
				expired_timer_queue_head
					= expired_timer_queue_tail
    983c:	4a13      	ldr	r2, [pc, #76]	; (988c <internal_timer_handler+0x80>)
    983e:	6013      	str	r3, [r2, #0]
    9840:	e008      	b.n	9854 <internal_timer_handler+0x48>
							=
								running_timer_queue_head;
			} else {
				timer_array[expired_timer_queue_tail].
				next_timer_in_queue
					= running_timer_queue_head;
    9842:	4b14      	ldr	r3, [pc, #80]	; (9894 <internal_timer_handler+0x88>)
    9844:	681a      	ldr	r2, [r3, #0]
				expired_timer_queue_head
					= expired_timer_queue_tail
							=
								running_timer_queue_head;
			} else {
				timer_array[expired_timer_queue_tail].
    9846:	4b12      	ldr	r3, [pc, #72]	; (9890 <internal_timer_handler+0x84>)
				next_timer_in_queue
					= running_timer_queue_head;
    9848:	6818      	ldr	r0, [r3, #0]
    984a:	0101      	lsls	r1, r0, #4
    984c:	4812      	ldr	r0, [pc, #72]	; (9898 <internal_timer_handler+0x8c>)
    984e:	1841      	adds	r1, r0, r1
    9850:	730a      	strb	r2, [r1, #12]

				expired_timer_queue_tail
					= running_timer_queue_head;
    9852:	601a      	str	r2, [r3, #0]
			}

			running_timer_queue_head
				= timer_array[running_timer_queue_head].
    9854:	4b10      	ldr	r3, [pc, #64]	; (9898 <internal_timer_handler+0x8c>)
    9856:	4a0f      	ldr	r2, [pc, #60]	; (9894 <internal_timer_handler+0x88>)
    9858:	6810      	ldr	r0, [r2, #0]
    985a:	0101      	lsls	r1, r0, #4
    985c:	1859      	adds	r1, r3, r1
    985e:	7b08      	ldrb	r0, [r1, #12]
    9860:	6010      	str	r0, [r2, #0]
					next_timer_in_queue;

			timer_array[expired_timer_queue_tail].
    9862:	4a0b      	ldr	r2, [pc, #44]	; (9890 <internal_timer_handler+0x84>)
			next_timer_in_queue
				= NO_TIMER;
    9864:	6812      	ldr	r2, [r2, #0]
    9866:	0112      	lsls	r2, r2, #4
    9868:	189b      	adds	r3, r3, r2
    986a:	22ff      	movs	r2, #255	; 0xff
    986c:	731a      	strb	r2, [r3, #12]

			if ((--running_timers) > 0) {
    986e:	4a06      	ldr	r2, [pc, #24]	; (9888 <internal_timer_handler+0x7c>)
    9870:	7813      	ldrb	r3, [r2, #0]
    9872:	3b01      	subs	r3, #1
    9874:	b2db      	uxtb	r3, r3
    9876:	7013      	strb	r3, [r2, #0]
    9878:	2b00      	cmp	r3, #0
    987a:	d001      	beq.n	9880 <internal_timer_handler+0x74>
				load_hw_timer(running_timer_queue_head);
    987c:	4b07      	ldr	r3, [pc, #28]	; (989c <internal_timer_handler+0x90>)
    987e:	4798      	blx	r3
			}
		}
	}
}
    9880:	bd08      	pop	{r3, pc}
    9882:	46c0      	nop			; (mov r8, r8)
    9884:	200014f8 	.word	0x200014f8
    9888:	20000301 	.word	0x20000301
    988c:	20000304 	.word	0x20000304
    9890:	200002fc 	.word	0x200002fc
    9894:	200002f8 	.word	0x200002f8
    9898:	200013f8 	.word	0x200013f8
    989c:	00009791 	.word	0x00009791

000098a0 <sw_timer_get_id>:
static inline bool compare_time(uint32_t t1, uint32_t t2);
static void load_hw_timer(uint8_t timer_id);

status_code_t sw_timer_get_id(uint8_t *timer_id)
{
	if (alloc_timer_id < TOTAL_NUMBER_OF_SW_TIMERS) {
    98a0:	4b06      	ldr	r3, [pc, #24]	; (98bc <sw_timer_get_id+0x1c>)
    98a2:	781b      	ldrb	r3, [r3, #0]
    98a4:	2b0f      	cmp	r3, #15
    98a6:	d805      	bhi.n	98b4 <sw_timer_get_id+0x14>
		*timer_id = alloc_timer_id;
    98a8:	7003      	strb	r3, [r0, #0]
		alloc_timer_id++;
    98aa:	3301      	adds	r3, #1
    98ac:	4a03      	ldr	r2, [pc, #12]	; (98bc <sw_timer_get_id+0x1c>)
    98ae:	7013      	strb	r3, [r2, #0]
		return STATUS_OK;
    98b0:	2000      	movs	r0, #0
    98b2:	e000      	b.n	98b6 <sw_timer_get_id+0x16>
	}

	return ERR_NO_TIMER;
    98b4:	20f4      	movs	r0, #244	; 0xf4
    98b6:	b240      	sxtb	r0, r0
}
    98b8:	4770      	bx	lr
    98ba:	46c0      	nop			; (mov r8, r8)
    98bc:	20000300 	.word	0x20000300

000098c0 <sw_timer_start>:
status_code_t sw_timer_start(uint8_t timer_id,
		uint32_t timer_count,
		sw_timeout_type_t timeout_type,
		FUNC_PTR timer_cb,
		void *param_cb)
{
    98c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    98c2:	465f      	mov	r7, fp
    98c4:	4656      	mov	r6, sl
    98c6:	464d      	mov	r5, r9
    98c8:	4644      	mov	r4, r8
    98ca:	b4f0      	push	{r4, r5, r6, r7}
    98cc:	4681      	mov	r9, r0
    98ce:	4688      	mov	r8, r1
    98d0:	4693      	mov	fp, r2
    98d2:	469a      	mov	sl, r3
	uint32_t now;
	uint32_t point_in_time;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id || NULL == timer_cb) {
    98d4:	280f      	cmp	r0, #15
    98d6:	d900      	bls.n	98da <sw_timer_start+0x1a>
    98d8:	e08a      	b.n	99f0 <sw_timer_start+0x130>
    98da:	2b00      	cmp	r3, #0
    98dc:	d100      	bne.n	98e0 <sw_timer_start+0x20>
    98de:	e089      	b.n	99f4 <sw_timer_start+0x134>
		return ERR_INVALID_ARG;
	}

	if (NULL != timer_array[timer_id].timer_cb) {
    98e0:	0103      	lsls	r3, r0, #4
    98e2:	4a53      	ldr	r2, [pc, #332]	; (9a30 <sw_timer_start+0x170>)
    98e4:	18d3      	adds	r3, r2, r3
    98e6:	685b      	ldr	r3, [r3, #4]
    98e8:	2b00      	cmp	r3, #0
    98ea:	d000      	beq.n	98ee <sw_timer_start+0x2e>
    98ec:	e084      	b.n	99f8 <sw_timer_start+0x138>
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    98ee:	4d51      	ldr	r5, [pc, #324]	; (9a34 <sw_timer_start+0x174>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    98f0:	4f51      	ldr	r7, [pc, #324]	; (9a38 <sw_timer_start+0x178>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    98f2:	882c      	ldrh	r4, [r5, #0]
    98f4:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    98f6:	47b8      	blx	r7
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    98f8:	882e      	ldrh	r6, [r5, #0]
    98fa:	b2b6      	uxth	r6, r6
    98fc:	42b4      	cmp	r4, r6
    98fe:	d1f8      	bne.n	98f2 <sw_timer_start+0x32>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    9900:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    9902:	4320      	orrs	r0, r4
		return ERR_TIMER_ALREADY_RUNNING;
	}

	now = gettime();

	switch (timeout_type) {
    9904:	4659      	mov	r1, fp
    9906:	2900      	cmp	r1, #0
    9908:	d002      	beq.n	9910 <sw_timer_start+0x50>
    990a:	2901      	cmp	r1, #1
    990c:	d007      	beq.n	991e <sw_timer_start+0x5e>
    990e:	e075      	b.n	99fc <sw_timer_start+0x13c>
	case SW_TIMEOUT_RELATIVE:
	{
		if ((timer_count > MAX_TIMEOUT) ||
    9910:	4b4a      	ldr	r3, [pc, #296]	; (9a3c <sw_timer_start+0x17c>)
    9912:	4642      	mov	r2, r8
    9914:	3a80      	subs	r2, #128	; 0x80
    9916:	429a      	cmp	r2, r3
    9918:	d872      	bhi.n	9a00 <sw_timer_start+0x140>
				(timer_count < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
		}

		point_in_time = ADD_TIME(timer_count, now);
    991a:	4480      	add	r8, r0
	}
	break;
    991c:	e005      	b.n	992a <sw_timer_start+0x6a>

	case SW_TIMEOUT_ABSOLUTE:
	{
		uint32_t timeout;
		timeout = SUB_TIME(timer_count, now);
    991e:	4643      	mov	r3, r8
    9920:	3b80      	subs	r3, #128	; 0x80

		if ((timeout > MAX_TIMEOUT) || (timeout < MIN_TIMEOUT)) {
    9922:	1a18      	subs	r0, r3, r0
    9924:	4b45      	ldr	r3, [pc, #276]	; (9a3c <sw_timer_start+0x17c>)
    9926:	4298      	cmp	r0, r3
    9928:	d86c      	bhi.n	9a04 <sw_timer_start+0x144>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    992a:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    992e:	4262      	negs	r2, r4
    9930:	4162      	adcs	r2, r4
    9932:	4693      	mov	fp, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9934:	b672      	cpsid	i
    9936:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    993a:	2500      	movs	r5, #0
    993c:	4b40      	ldr	r3, [pc, #256]	; (9a40 <sw_timer_start+0x180>)
    993e:	701d      	strb	r5, [r3, #0]
		void *parameter)
{
	uint8_t flags = cpu_irq_save();

	/* Check is done to see if any timer has expired */
	internal_timer_handler();
    9940:	4b40      	ldr	r3, [pc, #256]	; (9a44 <sw_timer_start+0x184>)
    9942:	4798      	blx	r3

	timer_array[timer_id].abs_exp_timer = point_in_time;
    9944:	4a3a      	ldr	r2, [pc, #232]	; (9a30 <sw_timer_start+0x170>)
    9946:	464f      	mov	r7, r9
    9948:	013b      	lsls	r3, r7, #4
    994a:	4640      	mov	r0, r8
    994c:	5098      	str	r0, [r3, r2]
	timer_array[timer_id].timer_cb = (FUNC_PTR)handler_cb;
    994e:	18d3      	adds	r3, r2, r3
    9950:	4651      	mov	r1, sl
    9952:	6059      	str	r1, [r3, #4]
	timer_array[timer_id].param_cb = parameter;
    9954:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9956:	609f      	str	r7, [r3, #8]
	timer_array[timer_id].loaded = false;
    9958:	735d      	strb	r5, [r3, #13]
	running_timers++;
    995a:	4b3b      	ldr	r3, [pc, #236]	; (9a48 <sw_timer_start+0x188>)
    995c:	7818      	ldrb	r0, [r3, #0]
    995e:	3001      	adds	r0, #1
    9960:	b2c0      	uxtb	r0, r0
    9962:	7018      	strb	r0, [r3, #0]

	if (NO_TIMER == running_timer_queue_head) {
    9964:	4b39      	ldr	r3, [pc, #228]	; (9a4c <sw_timer_start+0x18c>)
    9966:	6819      	ldr	r1, [r3, #0]
    9968:	468a      	mov	sl, r1
    996a:	29ff      	cmp	r1, #255	; 0xff
    996c:	d105      	bne.n	997a <sw_timer_start+0xba>
		running_timer_queue_head = timer_id;
    996e:	464f      	mov	r7, r9
    9970:	601f      	str	r7, [r3, #0]

		load_hw_timer(running_timer_queue_head);
    9972:	4648      	mov	r0, r9
    9974:	4b36      	ldr	r3, [pc, #216]	; (9a50 <sw_timer_start+0x190>)
    9976:	4798      	blx	r3
    9978:	e02f      	b.n	99da <sw_timer_start+0x11a>
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
    997a:	b2cb      	uxtb	r3, r1
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
    997c:	2800      	cmp	r0, #0
    997e:	d044      	beq.n	9a0a <sw_timer_start+0x14a>
		load_hw_timer(running_timer_queue_head);
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;
    9980:	1c1d      	adds	r5, r3, #0

		for (index = 0; index < running_timers; index++) {
    9982:	2200      	movs	r2, #0
			if (NO_TIMER != curr_index) {
				if (compare_time(timer_array[curr_index].
    9984:	4e33      	ldr	r6, [pc, #204]	; (9a54 <sw_timer_start+0x194>)
					 * value pointed by the curr_index in
					 * the timer array
					 */
					prev_index = curr_index;
					curr_index
						= timer_array[curr_index].
    9986:	4f2a      	ldr	r7, [pc, #168]	; (9a30 <sw_timer_start+0x170>)
    9988:	46bc      	mov	ip, r7
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
			if (NO_TIMER != curr_index) {
    998a:	2bff      	cmp	r3, #255	; 0xff
    998c:	d020      	beq.n	99d0 <sw_timer_start+0x110>
				if (compare_time(timer_array[curr_index].
    998e:	0119      	lsls	r1, r3, #4
	return gettime();
}

static inline bool compare_time(uint32_t t1, uint32_t t2)
{
	return ((t2 - t1) < INT32_MAX);
    9990:	4f27      	ldr	r7, [pc, #156]	; (9a30 <sw_timer_start+0x170>)
    9992:	59c9      	ldr	r1, [r1, r7]
    9994:	4647      	mov	r7, r8
    9996:	1a79      	subs	r1, r7, r1
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
			if (NO_TIMER != curr_index) {
				if (compare_time(timer_array[curr_index].
    9998:	42b1      	cmp	r1, r6
    999a:	d804      	bhi.n	99a6 <sw_timer_start+0xe6>
					 * value pointed by the curr_index in
					 * the timer array
					 */
					prev_index = curr_index;
					curr_index
						= timer_array[curr_index].
    999c:	0119      	lsls	r1, r3, #4
    999e:	4461      	add	r1, ip
    99a0:	1c1d      	adds	r5, r3, #0
    99a2:	7b0b      	ldrb	r3, [r1, #12]
    99a4:	e014      	b.n	99d0 <sw_timer_start+0x110>
							next_timer_in_queue;
				} else {
					timer_array[timer_id].
					next_timer_in_queue
						= curr_index;
    99a6:	4a22      	ldr	r2, [pc, #136]	; (9a30 <sw_timer_start+0x170>)
    99a8:	4648      	mov	r0, r9
    99aa:	0101      	lsls	r1, r0, #4
    99ac:	1851      	adds	r1, r2, r1
    99ae:	730b      	strb	r3, [r1, #12]
					timer_array[curr_index].loaded = false;
    99b0:	0119      	lsls	r1, r3, #4
    99b2:	1852      	adds	r2, r2, r1
    99b4:	2100      	movs	r1, #0
    99b6:	7351      	strb	r1, [r2, #13]
					if (running_timer_queue_head ==
    99b8:	459a      	cmp	sl, r3
    99ba:	d104      	bne.n	99c6 <sw_timer_start+0x106>
							curr_index) {
						/* Insertion at the head of the
						 * timer queue. */
						running_timer_queue_head
							= timer_id;
    99bc:	4b23      	ldr	r3, [pc, #140]	; (9a4c <sw_timer_start+0x18c>)
    99be:	6018      	str	r0, [r3, #0]

						load_hw_timer(
    99c0:	4b23      	ldr	r3, [pc, #140]	; (9a50 <sw_timer_start+0x190>)
    99c2:	4798      	blx	r3
    99c4:	e009      	b.n	99da <sw_timer_start+0x11a>
								running_timer_queue_head);
					} else {
						timer_array[prev_index].
						next_timer_in_queue
							= timer_id;
    99c6:	012d      	lsls	r5, r5, #4
    99c8:	4b19      	ldr	r3, [pc, #100]	; (9a30 <sw_timer_start+0x170>)
    99ca:	195d      	adds	r5, r3, r5
    99cc:	7328      	strb	r0, [r5, #12]
    99ce:	e004      	b.n	99da <sw_timer_start+0x11a>
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
    99d0:	3201      	adds	r2, #1
    99d2:	b2d2      	uxtb	r2, r2
    99d4:	4290      	cmp	r0, r2
    99d6:	d1d8      	bne.n	998a <sw_timer_start+0xca>
    99d8:	e018      	b.n	9a0c <sw_timer_start+0x14c>
	default:
		return ERR_INVALID_ARG;
	}

	start_absolute_timer(timer_id, point_in_time, timer_cb, param_cb);
	return STATUS_OK;
    99da:	2000      	movs	r0, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    99dc:	465a      	mov	r2, fp
    99de:	2a00      	cmp	r2, #0
    99e0:	d011      	beq.n	9a06 <sw_timer_start+0x146>
		cpu_irq_enable();
    99e2:	2201      	movs	r2, #1
    99e4:	4b16      	ldr	r3, [pc, #88]	; (9a40 <sw_timer_start+0x180>)
    99e6:	701a      	strb	r2, [r3, #0]
    99e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    99ec:	b662      	cpsie	i
    99ee:	e00a      	b.n	9a06 <sw_timer_start+0x146>
{
	uint32_t now;
	uint32_t point_in_time;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id || NULL == timer_cb) {
		return ERR_INVALID_ARG;
    99f0:	20f8      	movs	r0, #248	; 0xf8
    99f2:	e008      	b.n	9a06 <sw_timer_start+0x146>
    99f4:	20f8      	movs	r0, #248	; 0xf8
    99f6:	e006      	b.n	9a06 <sw_timer_start+0x146>
	if (NULL != timer_array[timer_id].timer_cb) {
		/*
		 * Timer is already running if the callback function of the
		 * corresponding timer index in the timer array is not NULL.
		 */
		return ERR_TIMER_ALREADY_RUNNING;
    99f8:	20f3      	movs	r0, #243	; 0xf3
    99fa:	e004      	b.n	9a06 <sw_timer_start+0x146>
		point_in_time = timer_count;
	}
	break;

	default:
		return ERR_INVALID_ARG;
    99fc:	20f8      	movs	r0, #248	; 0xf8
    99fe:	e002      	b.n	9a06 <sw_timer_start+0x146>
	switch (timeout_type) {
	case SW_TIMEOUT_RELATIVE:
	{
		if ((timer_count > MAX_TIMEOUT) ||
				(timer_count < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
    9a00:	20f8      	movs	r0, #248	; 0xf8
    9a02:	e000      	b.n	9a06 <sw_timer_start+0x146>
	{
		uint32_t timeout;
		timeout = SUB_TIME(timer_count, now);

		if ((timeout > MAX_TIMEOUT) || (timeout < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
    9a04:	20f8      	movs	r0, #248	; 0xf8
    9a06:	b240      	sxtb	r0, r0
    9a08:	e00b      	b.n	9a22 <sw_timer_start+0x162>
		load_hw_timer(running_timer_queue_head);
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;
    9a0a:	1c1d      	adds	r5, r3, #0
				}
			}
		}
		if (!timer_inserted) {
			/* Insertion at the tail of the timer queue. */
			timer_array[prev_index].next_timer_in_queue = timer_id;
    9a0c:	4b08      	ldr	r3, [pc, #32]	; (9a30 <sw_timer_start+0x170>)
    9a0e:	012d      	lsls	r5, r5, #4
    9a10:	195d      	adds	r5, r3, r5
    9a12:	464f      	mov	r7, r9
    9a14:	732f      	strb	r7, [r5, #12]
			timer_array[timer_id].next_timer_in_queue = NO_TIMER;
    9a16:	4648      	mov	r0, r9
    9a18:	0102      	lsls	r2, r0, #4
    9a1a:	189b      	adds	r3, r3, r2
    9a1c:	22ff      	movs	r2, #255	; 0xff
    9a1e:	731a      	strb	r2, [r3, #12]
    9a20:	e7db      	b.n	99da <sw_timer_start+0x11a>
		return ERR_INVALID_ARG;
	}

	start_absolute_timer(timer_id, point_in_time, timer_cb, param_cb);
	return STATUS_OK;
}
    9a22:	bc3c      	pop	{r2, r3, r4, r5}
    9a24:	4690      	mov	r8, r2
    9a26:	4699      	mov	r9, r3
    9a28:	46a2      	mov	sl, r4
    9a2a:	46ab      	mov	fp, r5
    9a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9a2e:	46c0      	nop			; (mov r8, r8)
    9a30:	200013f8 	.word	0x200013f8
    9a34:	200013f4 	.word	0x200013f4
    9a38:	0000cc19 	.word	0x0000cc19
    9a3c:	7fffff7f 	.word	0x7fffff7f
    9a40:	20000008 	.word	0x20000008
    9a44:	0000980d 	.word	0x0000980d
    9a48:	20000301 	.word	0x20000301
    9a4c:	200002f8 	.word	0x200002f8
    9a50:	00009791 	.word	0x00009791
    9a54:	7ffffffe 	.word	0x7ffffffe

00009a58 <sw_timer_get_residual_time>:

uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
    9a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9a5a:	1c07      	adds	r7, r0, #0
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    9a5c:	4d09      	ldr	r5, [pc, #36]	; (9a84 <sw_timer_get_residual_time+0x2c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    9a5e:	4e0a      	ldr	r6, [pc, #40]	; (9a88 <sw_timer_get_residual_time+0x30>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    9a60:	882c      	ldrh	r4, [r5, #0]
    9a62:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    9a64:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    9a66:	882b      	ldrh	r3, [r5, #0]
    9a68:	b29b      	uxth	r3, r3
    9a6a:	429c      	cmp	r4, r3
    9a6c:	d1f8      	bne.n	9a60 <sw_timer_get_residual_time+0x8>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    9a6e:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    9a70:	4304      	orrs	r4, r0
uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
	uint32_t res_time;
	uint32_t current_time;
	current_time = gettime();
	if (current_time < timer_array[timer_id].abs_exp_timer) {
    9a72:	013f      	lsls	r7, r7, #4
    9a74:	4b05      	ldr	r3, [pc, #20]	; (9a8c <sw_timer_get_residual_time+0x34>)
    9a76:	58fb      	ldr	r3, [r7, r3]
		res_time = timer_array[timer_id].abs_exp_timer - current_time;
	} else {
		res_time = 0;
    9a78:	2000      	movs	r0, #0
uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
	uint32_t res_time;
	uint32_t current_time;
	current_time = gettime();
	if (current_time < timer_array[timer_id].abs_exp_timer) {
    9a7a:	42a3      	cmp	r3, r4
    9a7c:	d900      	bls.n	9a80 <sw_timer_get_residual_time+0x28>
		res_time = timer_array[timer_id].abs_exp_timer - current_time;
    9a7e:	1b18      	subs	r0, r3, r4
	} else {
		res_time = 0;
	}

	return res_time;
}
    9a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9a82:	46c0      	nop			; (mov r8, r8)
    9a84:	200013f4 	.word	0x200013f4
    9a88:	0000cc19 	.word	0x0000cc19
    9a8c:	200013f8 	.word	0x200013f8

00009a90 <sw_timer_is_running>:
	}
}

bool sw_timer_is_running(uint8_t timer_id)
{
	if (NULL == timer_array[timer_id].timer_cb) {
    9a90:	0100      	lsls	r0, r0, #4
    9a92:	4b03      	ldr	r3, [pc, #12]	; (9aa0 <sw_timer_is_running+0x10>)
    9a94:	1818      	adds	r0, r3, r0
    9a96:	6840      	ldr	r0, [r0, #4]
    9a98:	1e43      	subs	r3, r0, #1
    9a9a:	4198      	sbcs	r0, r3
    9a9c:	b2c0      	uxtb	r0, r0
		return false;
	}

	return true;
}
    9a9e:	4770      	bx	lr
    9aa0:	200013f8 	.word	0x200013f8

00009aa4 <sw_timer_stop>:

status_code_t sw_timer_stop(uint8_t timer_id)
{
    9aa4:	b570      	push	{r4, r5, r6, lr}
    9aa6:	1e04      	subs	r4, r0, #0
	bool timer_stop_request_status = false;
	uint8_t curr_index;
	uint8_t prev_index;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id) {
    9aa8:	2c0f      	cmp	r4, #15
    9aaa:	d87b      	bhi.n	9ba4 <sw_timer_stop+0x100>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9aac:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9ab0:	426b      	negs	r3, r5
    9ab2:	415d      	adcs	r5, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9ab4:	b672      	cpsid	i
    9ab6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9aba:	2200      	movs	r2, #0
    9abc:	4b44      	ldr	r3, [pc, #272]	; (9bd0 <sw_timer_stop+0x12c>)
    9abe:	701a      	strb	r2, [r3, #0]
	}

	uint8_t flags = cpu_irq_save();

	/* Check if any timer has expired. */
	internal_timer_handler();
    9ac0:	4b44      	ldr	r3, [pc, #272]	; (9bd4 <sw_timer_stop+0x130>)
    9ac2:	4798      	blx	r3

	/* The requested timer is first searched in the running timer queue */
	if (running_timers > 0) {
    9ac4:	4b44      	ldr	r3, [pc, #272]	; (9bd8 <sw_timer_stop+0x134>)
    9ac6:	781b      	ldrb	r3, [r3, #0]
    9ac8:	2b00      	cmp	r3, #0
    9aca:	d070      	beq.n	9bae <sw_timer_stop+0x10a>
		uint8_t timer_count = running_timers;
		prev_index = curr_index = running_timer_queue_head;
    9acc:	4a43      	ldr	r2, [pc, #268]	; (9bdc <sw_timer_stop+0x138>)
    9ace:	6816      	ldr	r6, [r2, #0]
    9ad0:	b2f1      	uxtb	r1, r6
		while (timer_count > 0) {
			if (timer_id == curr_index) {
    9ad2:	428c      	cmp	r4, r1
    9ad4:	d122      	bne.n	9b1c <sw_timer_stop+0x78>
    9ad6:	e003      	b.n	9ae0 <sw_timer_stop+0x3c>
    9ad8:	4294      	cmp	r4, r2
    9ada:	d001      	beq.n	9ae0 <sw_timer_stop+0x3c>
					= NO_TIMER;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    9adc:	1c11      	adds	r1, r2, #0
    9ade:	e01e      	b.n	9b1e <sw_timer_stop+0x7a>
		prev_index = curr_index = running_timer_queue_head;
		while (timer_count > 0) {
			if (timer_id == curr_index) {
				timer_stop_request_status = true;

				if (timer_id == running_timer_queue_head) {
    9ae0:	42a6      	cmp	r6, r4
    9ae2:	d10a      	bne.n	9afa <sw_timer_stop+0x56>
					common_tc_compare_stop();
    9ae4:	4b3e      	ldr	r3, [pc, #248]	; (9be0 <sw_timer_stop+0x13c>)
    9ae6:	4798      	blx	r3

					running_timer_queue_head
						= timer_array[timer_id].
    9ae8:	0123      	lsls	r3, r4, #4
    9aea:	4a3e      	ldr	r2, [pc, #248]	; (9be4 <sw_timer_stop+0x140>)
    9aec:	18d3      	adds	r3, r2, r3
    9aee:	7b18      	ldrb	r0, [r3, #12]
    9af0:	4b3a      	ldr	r3, [pc, #232]	; (9bdc <sw_timer_stop+0x138>)
    9af2:	6018      	str	r0, [r3, #0]
					 * the head has
					 * changed here, OCR needs to be loaded
					 * by the new
					 * timeout value, if any.
					 */
					load_hw_timer(running_timer_queue_head);
    9af4:	4b3c      	ldr	r3, [pc, #240]	; (9be8 <sw_timer_stop+0x144>)
    9af6:	4798      	blx	r3
    9af8:	e006      	b.n	9b08 <sw_timer_stop+0x64>
					/*                    prog_ocr(); */
				} else {
					timer_array[prev_index].
					next_timer_in_queue
						= timer_array[timer_id].
    9afa:	4b3a      	ldr	r3, [pc, #232]	; (9be4 <sw_timer_stop+0x140>)
    9afc:	0122      	lsls	r2, r4, #4
    9afe:	189a      	adds	r2, r3, r2
    9b00:	7b12      	ldrb	r2, [r2, #12]
    9b02:	0109      	lsls	r1, r1, #4
    9b04:	185b      	adds	r3, r3, r1
    9b06:	731a      	strb	r2, [r3, #12]
				 * The next timer element of the stopped timer
				 * is updated
				 * to its default value.
				 */
				timer_array[timer_id].next_timer_in_queue
					= NO_TIMER;
    9b08:	0123      	lsls	r3, r4, #4
    9b0a:	4a36      	ldr	r2, [pc, #216]	; (9be4 <sw_timer_stop+0x140>)
    9b0c:	18d3      	adds	r3, r2, r3
    9b0e:	22ff      	movs	r2, #255	; 0xff
    9b10:	731a      	strb	r2, [r3, #12]
			}

			timer_count--;
		}
		if (timer_stop_request_status) {
			running_timers--;
    9b12:	4b31      	ldr	r3, [pc, #196]	; (9bd8 <sw_timer_stop+0x134>)
    9b14:	781a      	ldrb	r2, [r3, #0]
    9b16:	3a01      	subs	r2, #1
    9b18:	701a      	strb	r2, [r3, #0]
    9b1a:	e04f      	b.n	9bbc <sw_timer_stop+0x118>
					= NO_TIMER;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    9b1c:	4831      	ldr	r0, [pc, #196]	; (9be4 <sw_timer_stop+0x140>)
    9b1e:	010a      	lsls	r2, r1, #4
    9b20:	1882      	adds	r2, r0, r2
    9b22:	7b12      	ldrb	r2, [r2, #12]
						next_timer_in_queue;
			}

			timer_count--;
    9b24:	3b01      	subs	r3, #1
    9b26:	b2db      	uxtb	r3, r3

	/* The requested timer is first searched in the running timer queue */
	if (running_timers > 0) {
		uint8_t timer_count = running_timers;
		prev_index = curr_index = running_timer_queue_head;
		while (timer_count > 0) {
    9b28:	2b00      	cmp	r3, #0
    9b2a:	d1d5      	bne.n	9ad8 <sw_timer_stop+0x34>
    9b2c:	e03f      	b.n	9bae <sw_timer_stop+0x10a>
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
			if (timer_id == curr_index) {
    9b2e:	4294      	cmp	r4, r2
    9b30:	d125      	bne.n	9b7e <sw_timer_stop+0xda>
    9b32:	e003      	b.n	9b3c <sw_timer_stop+0x98>
    9b34:	429c      	cmp	r4, r3
    9b36:	d001      	beq.n	9b3c <sw_timer_stop+0x98>
				timer_stop_request_status = true;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    9b38:	1c1a      	adds	r2, r3, #0
    9b3a:	e021      	b.n	9b80 <sw_timer_stop+0xdc>
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
			if (timer_id == curr_index) {
				if (timer_id == expired_timer_queue_head) {
    9b3c:	42a0      	cmp	r0, r4
    9b3e:	d110      	bne.n	9b62 <sw_timer_stop+0xbe>
					/*
					 * The requested timer is the head of
					 * the expired timer
					 * queue
					 */
					if (expired_timer_queue_head ==
    9b40:	4b2a      	ldr	r3, [pc, #168]	; (9bec <sw_timer_stop+0x148>)
    9b42:	681b      	ldr	r3, [r3, #0]
    9b44:	4298      	cmp	r0, r3
    9b46:	d105      	bne.n	9b54 <sw_timer_stop+0xb0>
						/* Only one timer in expired
						 * timer queue */
						expired_timer_queue_head
							=
								expired_timer_queue_tail
									=
    9b48:	23ff      	movs	r3, #255	; 0xff
    9b4a:	4a28      	ldr	r2, [pc, #160]	; (9bec <sw_timer_stop+0x148>)
    9b4c:	6013      	str	r3, [r2, #0]
							expired_timer_queue_tail)
					{
						/* Only one timer in expired
						 * timer queue */
						expired_timer_queue_head
							=
    9b4e:	4a28      	ldr	r2, [pc, #160]	; (9bf0 <sw_timer_stop+0x14c>)
    9b50:	6013      	str	r3, [r2, #0]
    9b52:	e033      	b.n	9bbc <sw_timer_stop+0x118>
						 * queue.
						 */
						expired_timer_queue_head
							= timer_array[
							expired_timer_queue_head
								].
    9b54:	0100      	lsls	r0, r0, #4
    9b56:	4b23      	ldr	r3, [pc, #140]	; (9be4 <sw_timer_stop+0x140>)
    9b58:	1818      	adds	r0, r3, r0
						 * queue is moved to next
						 * timer in the expired timer
						 * queue.
						 */
						expired_timer_queue_head
							= timer_array[
    9b5a:	7b02      	ldrb	r2, [r0, #12]
    9b5c:	4b24      	ldr	r3, [pc, #144]	; (9bf0 <sw_timer_stop+0x14c>)
    9b5e:	601a      	str	r2, [r3, #0]
    9b60:	e02c      	b.n	9bbc <sw_timer_stop+0x118>
					 * middle or at the
					 * end of the expired timer queue.
					 */
					timer_array[prev_index].
					next_timer_in_queue
						= timer_array[timer_id].
    9b62:	4b20      	ldr	r3, [pc, #128]	; (9be4 <sw_timer_stop+0x140>)
    9b64:	0120      	lsls	r0, r4, #4
    9b66:	1818      	adds	r0, r3, r0
    9b68:	7b00      	ldrb	r0, [r0, #12]
    9b6a:	0116      	lsls	r6, r2, #4
    9b6c:	199b      	adds	r3, r3, r6
    9b6e:	7318      	strb	r0, [r3, #12]
					 * If the stopped timer is the one which
					 * is at the tail of
					 * the expired timer queue, then the
					 * tail is updated.
					 */
					if (timer_id ==
    9b70:	4b1e      	ldr	r3, [pc, #120]	; (9bec <sw_timer_stop+0x148>)
    9b72:	681b      	ldr	r3, [r3, #0]
    9b74:	429c      	cmp	r4, r3
    9b76:	d121      	bne.n	9bbc <sw_timer_stop+0x118>
							expired_timer_queue_tail)
					{
						expired_timer_queue_tail
							= prev_index;
    9b78:	4b1c      	ldr	r3, [pc, #112]	; (9bec <sw_timer_stop+0x148>)
    9b7a:	601a      	str	r2, [r3, #0]
    9b7c:	e01e      	b.n	9bbc <sw_timer_stop+0x118>
				timer_stop_request_status = true;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    9b7e:	4919      	ldr	r1, [pc, #100]	; (9be4 <sw_timer_stop+0x140>)
    9b80:	0113      	lsls	r3, r2, #4
    9b82:	18cb      	adds	r3, r1, r3
    9b84:	7b1b      	ldrb	r3, [r3, #12]
	 * The requested timer is not present in the running timer queue.
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
    9b86:	2bff      	cmp	r3, #255	; 0xff
    9b88:	d1d4      	bne.n	9b34 <sw_timer_stop+0x90>
    9b8a:	2300      	movs	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9b8c:	2d00      	cmp	r5, #0
    9b8e:	d005      	beq.n	9b9c <sw_timer_stop+0xf8>
		cpu_irq_enable();
    9b90:	2101      	movs	r1, #1
    9b92:	4a0f      	ldr	r2, [pc, #60]	; (9bd0 <sw_timer_stop+0x12c>)
    9b94:	7011      	strb	r1, [r2, #0]
    9b96:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    9b9a:	b662      	cpsie	i
		timer_array[timer_id].loaded = false;
	}

	cpu_irq_restore(flags);

	if (timer_stop_request_status) {
    9b9c:	2b00      	cmp	r3, #0
    9b9e:	d003      	beq.n	9ba8 <sw_timer_stop+0x104>
		return STATUS_OK;
    9ba0:	2000      	movs	r0, #0
    9ba2:	e002      	b.n	9baa <sw_timer_stop+0x106>
	bool timer_stop_request_status = false;
	uint8_t curr_index;
	uint8_t prev_index;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id) {
		return ERR_INVALID_ARG;
    9ba4:	20f8      	movs	r0, #248	; 0xf8
    9ba6:	e000      	b.n	9baa <sw_timer_stop+0x106>

	if (timer_stop_request_status) {
		return STATUS_OK;
	}

	return ERR_TIMER_NOT_RUNNING;
    9ba8:	20f2      	movs	r0, #242	; 0xf2
    9baa:	b240      	sxtb	r0, r0
    9bac:	e00f      	b.n	9bce <sw_timer_stop+0x12a>
	/*
	 * The requested timer is not present in the running timer queue.
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
    9bae:	4b10      	ldr	r3, [pc, #64]	; (9bf0 <sw_timer_stop+0x14c>)
    9bb0:	6818      	ldr	r0, [r3, #0]
    9bb2:	b2c2      	uxtb	r2, r0
		while (NO_TIMER != curr_index) {
    9bb4:	2300      	movs	r3, #0
    9bb6:	2aff      	cmp	r2, #255	; 0xff
    9bb8:	d0e8      	beq.n	9b8c <sw_timer_stop+0xe8>
    9bba:	e7b8      	b.n	9b2e <sw_timer_stop+0x8a>
		/*
		 * The requested timer is stopped, hence the structure elements
		 * of the
		 * timer are updated.
		 */
		timer_array[timer_id].timer_cb = NULL;
    9bbc:	0124      	lsls	r4, r4, #4
    9bbe:	4b09      	ldr	r3, [pc, #36]	; (9be4 <sw_timer_stop+0x140>)
    9bc0:	191c      	adds	r4, r3, r4
    9bc2:	2300      	movs	r3, #0
    9bc4:	6063      	str	r3, [r4, #4]
		timer_array[timer_id].param_cb = NULL;
    9bc6:	60a3      	str	r3, [r4, #8]
		timer_array[timer_id].loaded = false;
    9bc8:	7363      	strb	r3, [r4, #13]
    9bca:	2301      	movs	r3, #1
    9bcc:	e7de      	b.n	9b8c <sw_timer_stop+0xe8>
	if (timer_stop_request_status) {
		return STATUS_OK;
	}

	return ERR_TIMER_NOT_RUNNING;
}
    9bce:	bd70      	pop	{r4, r5, r6, pc}
    9bd0:	20000008 	.word	0x20000008
    9bd4:	0000980d 	.word	0x0000980d
    9bd8:	20000301 	.word	0x20000301
    9bdc:	200002f8 	.word	0x200002f8
    9be0:	0000cc65 	.word	0x0000cc65
    9be4:	200013f8 	.word	0x200013f8
    9be8:	00009791 	.word	0x00009791
    9bec:	200002fc 	.word	0x200002fc
    9bf0:	20000304 	.word	0x20000304

00009bf4 <sw_timer_get_time>:

uint32_t sw_timer_get_time(void)
{
    9bf4:	b570      	push	{r4, r5, r6, lr}
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    9bf6:	4d06      	ldr	r5, [pc, #24]	; (9c10 <sw_timer_get_time+0x1c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    9bf8:	4e06      	ldr	r6, [pc, #24]	; (9c14 <sw_timer_get_time+0x20>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    9bfa:	882c      	ldrh	r4, [r5, #0]
    9bfc:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    9bfe:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    9c00:	882b      	ldrh	r3, [r5, #0]
    9c02:	b29b      	uxth	r3, r3
    9c04:	429c      	cmp	r4, r3
    9c06:	d1f8      	bne.n	9bfa <sw_timer_get_time+0x6>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    9c08:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    9c0a:	4320      	orrs	r0, r4
}

uint32_t sw_timer_get_time(void)
{
	return gettime();
}
    9c0c:	bd70      	pop	{r4, r5, r6, pc}
    9c0e:	46c0      	nop			; (mov r8, r8)
    9c10:	200013f4 	.word	0x200013f4
    9c14:	0000cc19 	.word	0x0000cc19

00009c18 <sw_timer_init>:
}

#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */

void sw_timer_init(void)
{
    9c18:	b508      	push	{r3, lr}
	 * Initialize the timer resources like timer arrays
	 * queues, timer registers
	 */
	uint8_t index;

	running_timers = 0;
    9c1a:	2300      	movs	r3, #0
    9c1c:	4a11      	ldr	r2, [pc, #68]	; (9c64 <sw_timer_init+0x4c>)
    9c1e:	7013      	strb	r3, [r2, #0]
	timer_trigger = false;
    9c20:	4a11      	ldr	r2, [pc, #68]	; (9c68 <sw_timer_init+0x50>)
    9c22:	7013      	strb	r3, [r2, #0]
	sys_time = 0;
    9c24:	4a11      	ldr	r2, [pc, #68]	; (9c6c <sw_timer_init+0x54>)
    9c26:	8013      	strh	r3, [r2, #0]

	running_timer_queue_head = NO_TIMER;
    9c28:	23ff      	movs	r3, #255	; 0xff
    9c2a:	4a11      	ldr	r2, [pc, #68]	; (9c70 <sw_timer_init+0x58>)
    9c2c:	6013      	str	r3, [r2, #0]
	expired_timer_queue_head = NO_TIMER;
    9c2e:	4a11      	ldr	r2, [pc, #68]	; (9c74 <sw_timer_init+0x5c>)
    9c30:	6013      	str	r3, [r2, #0]
	expired_timer_queue_tail = NO_TIMER;
    9c32:	4a11      	ldr	r2, [pc, #68]	; (9c78 <sw_timer_init+0x60>)
    9c34:	6013      	str	r3, [r2, #0]
    9c36:	4b11      	ldr	r3, [pc, #68]	; (9c7c <sw_timer_init+0x64>)
    9c38:	1c58      	adds	r0, r3, #1
    9c3a:	30ff      	adds	r0, #255	; 0xff

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
		timer_array[index].next_timer_in_queue = NO_TIMER;
    9c3c:	21ff      	movs	r1, #255	; 0xff
		timer_array[index].timer_cb = NULL;
    9c3e:	2200      	movs	r2, #0
	running_timer_queue_head = NO_TIMER;
	expired_timer_queue_head = NO_TIMER;
	expired_timer_queue_tail = NO_TIMER;

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
		timer_array[index].next_timer_in_queue = NO_TIMER;
    9c40:	7319      	strb	r1, [r3, #12]
		timer_array[index].timer_cb = NULL;
    9c42:	605a      	str	r2, [r3, #4]
    9c44:	3310      	adds	r3, #16

	running_timer_queue_head = NO_TIMER;
	expired_timer_queue_head = NO_TIMER;
	expired_timer_queue_tail = NO_TIMER;

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
    9c46:	4283      	cmp	r3, r0
    9c48:	d1fa      	bne.n	9c40 <sw_timer_init+0x28>
		timer_array[index].next_timer_in_queue = NO_TIMER;
		timer_array[index].timer_cb = NULL;
	}

	alloc_timer_id = 0;
    9c4a:	2200      	movs	r2, #0
    9c4c:	4b0c      	ldr	r3, [pc, #48]	; (9c80 <sw_timer_init+0x68>)
    9c4e:	701a      	strb	r2, [r3, #0]
	set_common_tc_overflow_callback(hw_overflow_cb);
    9c50:	480c      	ldr	r0, [pc, #48]	; (9c84 <sw_timer_init+0x6c>)
    9c52:	4b0d      	ldr	r3, [pc, #52]	; (9c88 <sw_timer_init+0x70>)
    9c54:	4798      	blx	r3
	set_common_tc_expiry_callback(hw_expiry_cb);
    9c56:	480d      	ldr	r0, [pc, #52]	; (9c8c <sw_timer_init+0x74>)
    9c58:	4b0d      	ldr	r3, [pc, #52]	; (9c90 <sw_timer_init+0x78>)
    9c5a:	4798      	blx	r3
	common_tc_init();
    9c5c:	4b0d      	ldr	r3, [pc, #52]	; (9c94 <sw_timer_init+0x7c>)
    9c5e:	4798      	blx	r3
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
    9c60:	bd08      	pop	{r3, pc}
    9c62:	46c0      	nop			; (mov r8, r8)
    9c64:	20000301 	.word	0x20000301
    9c68:	200014f8 	.word	0x200014f8
    9c6c:	200013f4 	.word	0x200013f4
    9c70:	200002f8 	.word	0x200002f8
    9c74:	20000304 	.word	0x20000304
    9c78:	200002fc 	.word	0x200002fc
    9c7c:	200013f8 	.word	0x200013f8
    9c80:	20000300 	.word	0x20000300
    9c84:	00009711 	.word	0x00009711
    9c88:	0000cd7d 	.word	0x0000cd7d
    9c8c:	000096f9 	.word	0x000096f9
    9c90:	0000cd89 	.word	0x0000cd89
    9c94:	0000ccf9 	.word	0x0000ccf9

00009c98 <sw_timer_service>:

void sw_timer_service(void)
{
    9c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9c9a:	465f      	mov	r7, fp
    9c9c:	4656      	mov	r6, sl
    9c9e:	464d      	mov	r5, r9
    9ca0:	4644      	mov	r4, r8
    9ca2:	b4f0      	push	{r4, r5, r6, r7}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9ca4:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9ca8:	b672      	cpsid	i
    9caa:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    9cae:	2200      	movs	r2, #0
    9cb0:	4b27      	ldr	r3, [pc, #156]	; (9d50 <sw_timer_service+0xb8>)
    9cb2:	701a      	strb	r2, [r3, #0]
#if (TOTAL_NUMBER_OF_SW_TIMERS > 0)
	uint8_t flags = cpu_irq_save();
	internal_timer_handler();
    9cb4:	4b27      	ldr	r3, [pc, #156]	; (9d54 <sw_timer_service+0xbc>)
    9cb6:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9cb8:	2c00      	cmp	r4, #0
    9cba:	d105      	bne.n	9cc8 <sw_timer_service+0x30>
		cpu_irq_enable();
    9cbc:	2201      	movs	r2, #1
    9cbe:	4b24      	ldr	r3, [pc, #144]	; (9d50 <sw_timer_service+0xb8>)
    9cc0:	701a      	strb	r2, [r3, #0]
    9cc2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    9cc6:	b662      	cpsie	i
    9cc8:	4823      	ldr	r0, [pc, #140]	; (9d58 <sw_timer_service+0xc0>)
    9cca:	4682      	mov	sl, r0
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    9ccc:	4920      	ldr	r1, [pc, #128]	; (9d50 <sw_timer_service+0xb8>)
    9cce:	4688      	mov	r8, r1
    9cd0:	e028      	b.n	9d24 <sw_timer_service+0x8c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9cd2:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9cd6:	427b      	negs	r3, r7
    9cd8:	415f      	adcs	r7, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9cda:	b672      	cpsid	i
    9cdc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9ce0:	4643      	mov	r3, r8
    9ce2:	701a      	strb	r2, [r3, #0]
		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
			flags = cpu_irq_save();

			next_expired_timer
				= timer_array[expired_timer_queue_head].
    9ce4:	0123      	lsls	r3, r4, #4
    9ce6:	481d      	ldr	r0, [pc, #116]	; (9d5c <sw_timer_service+0xc4>)
    9ce8:	18c3      	adds	r3, r0, r3
    9cea:	7b1c      	ldrb	r4, [r3, #12]
					next_timer_in_queue;

			/* Callback is stored */
			callback
				= (timer_expiry_cb_t)timer_array[
    9cec:	685e      	ldr	r6, [r3, #4]
				expired_timer_queue_head
					].timer_cb;

			/* Callback parameter is stored */
			callback_param
				= timer_array[expired_timer_queue_head].param_cb;
    9cee:	6898      	ldr	r0, [r3, #8]
    9cf0:	4684      	mov	ip, r0
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
    9cf2:	731d      	strb	r5, [r3, #12]
			timer_array[expired_timer_queue_head].timer_cb = NULL;
    9cf4:	605a      	str	r2, [r3, #4]
			timer_array[expired_timer_queue_head].param_cb = NULL;
    9cf6:	609a      	str	r2, [r3, #8]
			timer_array[expired_timer_queue_head].loaded = false;
    9cf8:	735a      	strb	r2, [r3, #13]
			/*
			 * The expired timer queue head is updated with the next
			 * timer in the
			 * expired timer queue.
			 */
			expired_timer_queue_head = next_expired_timer;
    9cfa:	1e23      	subs	r3, r4, #0

			if (NO_TIMER == expired_timer_queue_head) {
    9cfc:	2bff      	cmp	r3, #255	; 0xff
    9cfe:	d100      	bne.n	9d02 <sw_timer_service+0x6a>
				expired_timer_queue_tail = NO_TIMER;
    9d00:	46ab      	mov	fp, r5
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9d02:	423d      	tst	r5, r7
    9d04:	d005      	beq.n	9d12 <sw_timer_service+0x7a>
		cpu_irq_enable();
    9d06:	4648      	mov	r0, r9
    9d08:	4911      	ldr	r1, [pc, #68]	; (9d50 <sw_timer_service+0xb8>)
    9d0a:	7008      	strb	r0, [r1, #0]
    9d0c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    9d10:	b662      	cpsie	i
			}

			cpu_irq_restore(flags);

			if (NULL != callback) {
    9d12:	2e00      	cmp	r6, #0
    9d14:	d00f      	beq.n	9d36 <sw_timer_service+0x9e>
    9d16:	4a12      	ldr	r2, [pc, #72]	; (9d60 <sw_timer_service+0xc8>)
    9d18:	6013      	str	r3, [r2, #0]
    9d1a:	4b0f      	ldr	r3, [pc, #60]	; (9d58 <sw_timer_service+0xc0>)
    9d1c:	4659      	mov	r1, fp
    9d1e:	6019      	str	r1, [r3, #0]
				/* Callback function is called */
				callback(callback_param);
    9d20:	4660      	mov	r0, ip
    9d22:	47b0      	blx	r6
    9d24:	4a0e      	ldr	r2, [pc, #56]	; (9d60 <sw_timer_service+0xc8>)
    9d26:	6814      	ldr	r4, [r2, #0]
    9d28:	4650      	mov	r0, sl
    9d2a:	6803      	ldr	r3, [r0, #0]
    9d2c:	469b      	mov	fp, r3
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    9d2e:	2200      	movs	r2, #0
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
    9d30:	25ff      	movs	r5, #255	; 0xff
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
		cpu_irq_enable();
    9d32:	2101      	movs	r1, #1
    9d34:	4689      	mov	r9, r1
		timer_expiry_cb_t callback;
		void *callback_param;
		uint8_t next_expired_timer;

		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
    9d36:	2cff      	cmp	r4, #255	; 0xff
    9d38:	d1cb      	bne.n	9cd2 <sw_timer_service+0x3a>
    9d3a:	4b09      	ldr	r3, [pc, #36]	; (9d60 <sw_timer_service+0xc8>)
    9d3c:	601c      	str	r4, [r3, #0]
    9d3e:	4b06      	ldr	r3, [pc, #24]	; (9d58 <sw_timer_service+0xc0>)
    9d40:	465a      	mov	r2, fp
    9d42:	601a      	str	r2, [r3, #0]
				callback(callback_param);
			}
		}
	}
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
    9d44:	bc3c      	pop	{r2, r3, r4, r5}
    9d46:	4690      	mov	r8, r2
    9d48:	4699      	mov	r9, r3
    9d4a:	46a2      	mov	sl, r4
    9d4c:	46ab      	mov	fp, r5
    9d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d50:	20000008 	.word	0x20000008
    9d54:	0000980d 	.word	0x0000980d
    9d58:	200002fc 	.word	0x200002fc
    9d5c:	200013f8 	.word	0x200013f8
    9d60:	20000304 	.word	0x20000304

00009d64 <pal_calibrate_rc_osc>:
#endif

bool pal_calibrate_rc_osc(void)
{
	return (true);
}
    9d64:	2001      	movs	r0, #1
    9d66:	4770      	bx	lr

00009d68 <pal_init>:

retval_t pal_init(void)
{
    9d68:	b508      	push	{r3, lr}
#if (PAL_USE_SPI_TRX == 1)
	trx_spi_init();
    9d6a:	4b02      	ldr	r3, [pc, #8]	; (9d74 <pal_init+0xc>)
    9d6c:	4798      	blx	r3
#if (SAMD20) || (SAMD21) || (SAMR21)
	nvm_init(INT_FLASH);
#endif
#endif
	return MAC_SUCCESS;
}
    9d6e:	2000      	movs	r0, #0
    9d70:	bd08      	pop	{r3, pc}
    9d72:	46c0      	nop			; (mov r8, r8)
    9d74:	0000bedd 	.word	0x0000bedd

00009d78 <pal_timer_stop>:
}

#endif

retval_t pal_timer_stop(uint8_t timer_id)
{
    9d78:	b508      	push	{r3, lr}
	uint8_t status;

	status = sw_timer_stop(timer_id);
    9d7a:	4b06      	ldr	r3, [pc, #24]	; (9d94 <pal_timer_stop+0x1c>)
    9d7c:	4798      	blx	r3
    9d7e:	b2c3      	uxtb	r3, r0

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
    9d80:	2000      	movs	r0, #0
{
	uint8_t status;

	status = sw_timer_stop(timer_id);

	if (STATUS_OK == (status_code_genare_t)status) {
    9d82:	2b00      	cmp	r3, #0
    9d84:	d004      	beq.n	9d90 <pal_timer_stop+0x18>
		return MAC_SUCCESS;
	} else if (ERR_TIMER_NOT_RUNNING == (status_code_t)status) {
		return PAL_TMR_NOT_RUNNING;
    9d86:	3bf2      	subs	r3, #242	; 0xf2
    9d88:	1e58      	subs	r0, r3, #1
    9d8a:	4183      	sbcs	r3, r0
    9d8c:	1c18      	adds	r0, r3, #0
    9d8e:	3089      	adds	r0, #137	; 0x89
	} else {
		return PAL_TMR_INVALID_ID;
	}
}
    9d90:	bd08      	pop	{r3, pc}
    9d92:	46c0      	nop			; (mov r8, r8)
    9d94:	00009aa5 	.word	0x00009aa5

00009d98 <pal_timer_source_select>:
	/*    } */
	/*    else */
	/*    { */
	/*        TIMER_SRC_DURING_TRX_AWAKE(); */
	/*    } */
}
    9d98:	4770      	bx	lr
    9d9a:	46c0      	nop			; (mov r8, r8)

00009d9c <pal_timer_get_id>:

retval_t pal_timer_get_id(uint8_t *timer_id)
{
    9d9c:	b508      	push	{r3, lr}
	status_code_genare_t status;
	status = sw_timer_get_id(timer_id);
    9d9e:	4b04      	ldr	r3, [pc, #16]	; (9db0 <pal_timer_get_id+0x14>)
    9da0:	4798      	blx	r3

	if (STATUS_OK == status) {
    9da2:	b2c3      	uxtb	r3, r0
		return MAC_SUCCESS;
	}

	return PAL_TMR_INVALID_ID;
    9da4:	208a      	movs	r0, #138	; 0x8a
{
	status_code_genare_t status;
	status = sw_timer_get_id(timer_id);

	if (STATUS_OK == status) {
		return MAC_SUCCESS;
    9da6:	1e5a      	subs	r2, r3, #1
    9da8:	4193      	sbcs	r3, r2
    9daa:	425b      	negs	r3, r3
    9dac:	4018      	ands	r0, r3
	}

	return PAL_TMR_INVALID_ID;
}
    9dae:	bd08      	pop	{r3, pc}
    9db0:	000098a1 	.word	0x000098a1

00009db4 <pal_timer_start>:
retval_t pal_timer_start(uint8_t timer_id,
		uint32_t timer_count,
		timeout_type_t timeout_type,
		FUNC_PTR timer_cb,
		void *param_cb)
{
    9db4:	b510      	push	{r4, lr}
    9db6:	b082      	sub	sp, #8
	uint8_t status;
	status = sw_timer_start(timer_id, timer_count,
    9db8:	9c04      	ldr	r4, [sp, #16]
    9dba:	9400      	str	r4, [sp, #0]
    9dbc:	4c06      	ldr	r4, [pc, #24]	; (9dd8 <pal_timer_start+0x24>)
    9dbe:	47a0      	blx	r4
    9dc0:	b2c3      	uxtb	r3, r0
	if (ERR_TIMER_ALREADY_RUNNING == (status_code_t)status) {
		/*
		 * Timer is already running if the callback function of the
		 * corresponding timer index in the timer array is not NULL.
		 */
		return PAL_TMR_ALREADY_RUNNING;
    9dc2:	2088      	movs	r0, #136	; 0x88
	uint8_t status;
	status = sw_timer_start(timer_id, timer_count,
			(sw_timeout_type_t)timeout_type,
			timer_cb, param_cb);

	if (ERR_TIMER_ALREADY_RUNNING == (status_code_t)status) {
    9dc4:	2bf3      	cmp	r3, #243	; 0xf3
    9dc6:	d004      	beq.n	9dd2 <pal_timer_start+0x1e>

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
	}

	return MAC_INVALID_PARAMETER;
    9dc8:	20e8      	movs	r0, #232	; 0xe8
		 */
		return PAL_TMR_ALREADY_RUNNING;
	}

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
    9dca:	1e5a      	subs	r2, r3, #1
    9dcc:	4193      	sbcs	r3, r2
    9dce:	425b      	negs	r3, r3
    9dd0:	4018      	ands	r0, r3
	}

	return MAC_INVALID_PARAMETER;
}
    9dd2:	b002      	add	sp, #8
    9dd4:	bd10      	pop	{r4, pc}
    9dd6:	46c0      	nop			; (mov r8, r8)
    9dd8:	000098c1 	.word	0x000098c1

00009ddc <pal_is_timer_running>:

bool pal_is_timer_running(uint8_t timer_id)
{
    9ddc:	b508      	push	{r3, lr}
	return sw_timer_is_running(timer_id);
    9dde:	4b01      	ldr	r3, [pc, #4]	; (9de4 <pal_is_timer_running+0x8>)
    9de0:	4798      	blx	r3
}
    9de2:	bd08      	pop	{r3, pc}
    9de4:	00009a91 	.word	0x00009a91

00009de8 <pal_task>:
 * @brief Services timer and sio handler
 *
 * This function calls sio & timer handling functions.
 */
void pal_task(void)
{
    9de8:	b508      	push	{r3, lr}
	sw_timer_service();
    9dea:	4b01      	ldr	r3, [pc, #4]	; (9df0 <pal_task+0x8>)
    9dec:	4798      	blx	r3
}
    9dee:	bd08      	pop	{r3, pc}
    9df0:	00009c99 	.word	0x00009c99

00009df4 <pal_trx_read_timestamp>:

void pal_trx_read_timestamp(uint32_t *timestamp)
{
    9df4:	b510      	push	{r4, lr}
    9df6:	1c04      	adds	r4, r0, #0
	*timestamp  = sw_timer_get_time();
    9df8:	4b01      	ldr	r3, [pc, #4]	; (9e00 <pal_trx_read_timestamp+0xc>)
    9dfa:	4798      	blx	r3
    9dfc:	6020      	str	r0, [r4, #0]
}
    9dfe:	bd10      	pop	{r4, pc}
    9e00:	00009bf5 	.word	0x00009bf5

00009e04 <pal_get_current_time>:

void pal_get_current_time(uint32_t *timer_count)
{
    9e04:	b510      	push	{r4, lr}
    9e06:	b082      	sub	sp, #8
    9e08:	1c04      	adds	r4, r0, #0
	uint32_t time_val;
	/* This will avoid the hard faults, due to aligned nature of access */
	time_val = sw_timer_get_time();
    9e0a:	4b05      	ldr	r3, [pc, #20]	; (9e20 <pal_get_current_time+0x1c>)
    9e0c:	4798      	blx	r3
    9e0e:	9001      	str	r0, [sp, #4]
	MEMCPY_ENDIAN((uint8_t *)timer_count, (uint8_t *)&time_val,
    9e10:	1c20      	adds	r0, r4, #0
    9e12:	a901      	add	r1, sp, #4
    9e14:	2204      	movs	r2, #4
    9e16:	4b03      	ldr	r3, [pc, #12]	; (9e24 <pal_get_current_time+0x20>)
    9e18:	4798      	blx	r3
			sizeof(time_val));
}
    9e1a:	b002      	add	sp, #8
    9e1c:	bd10      	pop	{r4, pc}
    9e1e:	46c0      	nop			; (mov r8, r8)
    9e20:	00009bf5 	.word	0x00009bf5
    9e24:	0000cf81 	.word	0x0000cf81

00009e28 <bmm_buffer_init>:
 * This function initializes the buffer module.
 * This function should be called before using any other functionality
 * of buffer module.
 */
void bmm_buffer_init(void)
{
    9e28:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e2a:	4647      	mov	r7, r8
    9e2c:	b480      	push	{r7}
	/* Initialize free buffer queue for large buffers */
#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
    #ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&free_large_buffer_q, TOTAL_NUMBER_OF_LARGE_BUFS);
    #else
	qmm_queue_init(&free_large_buffer_q);
    9e2e:	480a      	ldr	r0, [pc, #40]	; (9e58 <bmm_buffer_init+0x30>)
    9e30:	4b0a      	ldr	r3, [pc, #40]	; (9e5c <bmm_buffer_init+0x34>)
    9e32:	4798      	blx	r3
    9e34:	4c0a      	ldr	r4, [pc, #40]	; (9e60 <bmm_buffer_init+0x38>)
    9e36:	4d0b      	ldr	r5, [pc, #44]	; (9e64 <bmm_buffer_init+0x3c>)
    9e38:	4b0b      	ldr	r3, [pc, #44]	; (9e68 <bmm_buffer_init+0x40>)
    9e3a:	191b      	adds	r3, r3, r4
    9e3c:	4698      	mov	r8, r3
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    9e3e:	4f06      	ldr	r7, [pc, #24]	; (9e58 <bmm_buffer_init+0x30>)
    9e40:	4e0a      	ldr	r6, [pc, #40]	; (9e6c <bmm_buffer_init+0x44>)
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
    9e42:	602c      	str	r4, [r5, #0]

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    9e44:	1c38      	adds	r0, r7, #0
    9e46:	1c29      	adds	r1, r5, #0
    9e48:	47b0      	blx	r6
    9e4a:	349c      	adds	r4, #156	; 0x9c
    9e4c:	3508      	adds	r5, #8
	qmm_queue_init(&free_small_buffer_q);
    #endif  /* ENABLE_QUEUE_CAPACITY */
#endif

#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
    9e4e:	4544      	cmp	r4, r8
    9e50:	d1f7      	bne.n	9e42 <bmm_buffer_init+0x1a>
		/* Append the buffer to free small buffer queue */
		qmm_queue_append(&free_small_buffer_q, &buf_header[index + \
				TOTAL_NUMBER_OF_LARGE_BUFS]);
	}
#endif
}
    9e52:	bc04      	pop	{r2}
    9e54:	4690      	mov	r8, r2
    9e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e58:	200011c4 	.word	0x200011c4
    9e5c:	0000a029 	.word	0x0000a029
    9e60:	20000308 	.word	0x20000308
    9e64:	2000110c 	.word	0x2000110c
    9e68:	00000e04 	.word	0x00000e04
    9e6c:	0000a041 	.word	0x0000a041

00009e70 <bmm_buffer_alloc>:
 *
 * @return pointer to the buffer allocated,
 *  NULL if buffer not available.
 */
buffer_t *bmm_buffer_alloc(uint8_t size)
{
    9e70:	b508      	push	{r3, lr}
		}
	}

#else /* no small buffers available at all */
	/* Allocate buffer from free large buffer queue */
	pfree_buffer = qmm_queue_remove(&free_large_buffer_q, NULL);
    9e72:	4802      	ldr	r0, [pc, #8]	; (9e7c <bmm_buffer_alloc+0xc>)
    9e74:	2100      	movs	r1, #0
    9e76:	4b02      	ldr	r3, [pc, #8]	; (9e80 <bmm_buffer_alloc+0x10>)
    9e78:	4798      	blx	r3

	size = size; /* Keep compiler happy. */
#endif

	return pfree_buffer;
}
    9e7a:	bd08      	pop	{r3, pc}
    9e7c:	200011c4 	.word	0x200011c4
    9e80:	0000a0c5 	.word	0x0000a0c5

00009e84 <bmm_buffer_free>:
 * unpredictable if an incorrect pointer is passed.
 *
 * @param pbuffer Pointer to buffer that has to be freed.
 */
void bmm_buffer_free(buffer_t *pbuffer)
{
    9e84:	b508      	push	{r3, lr}
    9e86:	1e01      	subs	r1, r0, #0
	if (NULL == pbuffer) {
    9e88:	d002      	beq.n	9e90 <bmm_buffer_free+0xc>
		qmm_queue_append(&free_large_buffer_q, pbuffer);
	}

#else /* no small buffers available at all */
	/* Append the buffer into free large buffer queue */
	qmm_queue_append(&free_large_buffer_q, pbuffer);
    9e8a:	4802      	ldr	r0, [pc, #8]	; (9e94 <bmm_buffer_free+0x10>)
    9e8c:	4b02      	ldr	r3, [pc, #8]	; (9e98 <bmm_buffer_free+0x14>)
    9e8e:	4798      	blx	r3
#endif
}
    9e90:	bd08      	pop	{r3, pc}
    9e92:	46c0      	nop			; (mov r8, r8)
    9e94:	200011c4 	.word	0x200011c4
    9e98:	0000a041 	.word	0x0000a041

00009e9c <queue_read_or_remove>:
 * \ingroup group_qmm
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
    9e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e9e:	464f      	mov	r7, r9
    9ea0:	4646      	mov	r6, r8
    9ea2:	b4c0      	push	{r6, r7}
    9ea4:	1c06      	adds	r6, r0, #0
    9ea6:	4689      	mov	r9, r1
    9ea8:	1c15      	adds	r5, r2, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9eaa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9eae:	425a      	negs	r2, r3
    9eb0:	415a      	adcs	r2, r3
    9eb2:	4690      	mov	r8, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9eb4:	b672      	cpsid	i
    9eb6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9eba:	2200      	movs	r2, #0
    9ebc:	4b59      	ldr	r3, [pc, #356]	; (a024 <queue_read_or_remove+0x188>)
    9ebe:	701a      	strb	r2, [r3, #0]
	buffer_t *buffer_current = NULL;
	buffer_t *buffer_previous;

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
    9ec0:	7a03      	ldrb	r3, [r0, #8]
    9ec2:	2b00      	cmp	r3, #0
    9ec4:	d100      	bne.n	9ec8 <queue_read_or_remove+0x2c>
    9ec6:	e099      	b.n	9ffc <queue_read_or_remove+0x160>
		buffer_current = q->head;
    9ec8:	7803      	ldrb	r3, [r0, #0]
    9eca:	7844      	ldrb	r4, [r0, #1]
    9ecc:	0224      	lsls	r4, r4, #8
    9ece:	431c      	orrs	r4, r3
    9ed0:	7883      	ldrb	r3, [r0, #2]
    9ed2:	041b      	lsls	r3, r3, #16
    9ed4:	431c      	orrs	r4, r3
    9ed6:	78c3      	ldrb	r3, [r0, #3]
    9ed8:	061b      	lsls	r3, r3, #24
    9eda:	431c      	orrs	r4, r3
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    9edc:	2d00      	cmp	r5, #0
    9ede:	d032      	beq.n	9f46 <queue_read_or_remove+0xaa>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    9ee0:	2c00      	cmp	r4, #0
    9ee2:	d100      	bne.n	9ee6 <queue_read_or_remove+0x4a>
    9ee4:	e095      	b.n	a012 <queue_read_or_remove+0x176>
    9ee6:	1c27      	adds	r7, r4, #0
				match = search->criteria_func(
    9ee8:	782a      	ldrb	r2, [r5, #0]
    9eea:	786b      	ldrb	r3, [r5, #1]
    9eec:	021b      	lsls	r3, r3, #8
    9eee:	4313      	orrs	r3, r2
    9ef0:	78aa      	ldrb	r2, [r5, #2]
    9ef2:	0412      	lsls	r2, r2, #16
    9ef4:	4313      	orrs	r3, r2
    9ef6:	78ea      	ldrb	r2, [r5, #3]
    9ef8:	0612      	lsls	r2, r2, #24
    9efa:	4313      	orrs	r3, r2
						(void *)buffer_current->body,
    9efc:	7822      	ldrb	r2, [r4, #0]
    9efe:	7860      	ldrb	r0, [r4, #1]
    9f00:	0200      	lsls	r0, r0, #8
    9f02:	4310      	orrs	r0, r2
    9f04:	78a2      	ldrb	r2, [r4, #2]
    9f06:	0412      	lsls	r2, r2, #16
    9f08:	4310      	orrs	r0, r2
    9f0a:	78e2      	ldrb	r2, [r4, #3]
    9f0c:	0612      	lsls	r2, r2, #24
    9f0e:	4310      	orrs	r0, r2
		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
				match = search->criteria_func(
    9f10:	792a      	ldrb	r2, [r5, #4]
    9f12:	7969      	ldrb	r1, [r5, #5]
    9f14:	0209      	lsls	r1, r1, #8
    9f16:	4311      	orrs	r1, r2
    9f18:	79aa      	ldrb	r2, [r5, #6]
    9f1a:	0412      	lsls	r2, r2, #16
    9f1c:	4311      	orrs	r1, r2
    9f1e:	79ea      	ldrb	r2, [r5, #7]
    9f20:	0612      	lsls	r2, r2, #24
    9f22:	4311      	orrs	r1, r2
    9f24:	4798      	blx	r3
						(void *)buffer_current->body,
						search->handle);

				if (match) {
    9f26:	2800      	cmp	r0, #0
    9f28:	d10e      	bne.n	9f48 <queue_read_or_remove+0xac>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
    9f2a:	7922      	ldrb	r2, [r4, #4]
    9f2c:	7963      	ldrb	r3, [r4, #5]
    9f2e:	021b      	lsls	r3, r3, #8
    9f30:	4313      	orrs	r3, r2
    9f32:	79a2      	ldrb	r2, [r4, #6]
    9f34:	0412      	lsls	r2, r2, #16
    9f36:	4313      	orrs	r3, r2
    9f38:	79e2      	ldrb	r2, [r4, #7]
    9f3a:	0612      	lsls	r2, r2, #24
    9f3c:	4313      	orrs	r3, r2

		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    9f3e:	d069      	beq.n	a014 <queue_read_or_remove+0x178>
    9f40:	1c27      	adds	r7, r4, #0
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
    9f42:	1c1c      	adds	r4, r3, #0
    9f44:	e7d0      	b.n	9ee8 <queue_read_or_remove+0x4c>

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
		buffer_current = q->head;
		buffer_previous = q->head;
    9f46:	1c27      	adds	r7, r4, #0
				buffer_current = buffer_current->next;
			}
		}

		/* Buffer matching with search criteria found */
		if (NULL != buffer_current) {
    9f48:	2c00      	cmp	r4, #0
    9f4a:	d058      	beq.n	9ffe <queue_read_or_remove+0x162>
			/* Remove buffer from the queue */
			if (REMOVE_MODE == mode) {
    9f4c:	464b      	mov	r3, r9
    9f4e:	2b00      	cmp	r3, #0
    9f50:	d155      	bne.n	9ffe <queue_read_or_remove+0x162>
				/* Update head if buffer removed is first node
				**/
				if (buffer_current == q->head) {
    9f52:	7832      	ldrb	r2, [r6, #0]
    9f54:	7873      	ldrb	r3, [r6, #1]
    9f56:	021b      	lsls	r3, r3, #8
    9f58:	4313      	orrs	r3, r2
    9f5a:	78b2      	ldrb	r2, [r6, #2]
    9f5c:	0412      	lsls	r2, r2, #16
    9f5e:	4313      	orrs	r3, r2
    9f60:	78f2      	ldrb	r2, [r6, #3]
    9f62:	0612      	lsls	r2, r2, #24
    9f64:	4313      	orrs	r3, r2
    9f66:	42a3      	cmp	r3, r4
    9f68:	d111      	bne.n	9f8e <queue_read_or_remove+0xf2>
					q->head = buffer_current->next;
    9f6a:	7919      	ldrb	r1, [r3, #4]
    9f6c:	795a      	ldrb	r2, [r3, #5]
    9f6e:	0212      	lsls	r2, r2, #8
    9f70:	430a      	orrs	r2, r1
    9f72:	7999      	ldrb	r1, [r3, #6]
    9f74:	0409      	lsls	r1, r1, #16
    9f76:	430a      	orrs	r2, r1
    9f78:	79db      	ldrb	r3, [r3, #7]
    9f7a:	061b      	lsls	r3, r3, #24
    9f7c:	4313      	orrs	r3, r2
    9f7e:	7033      	strb	r3, [r6, #0]
    9f80:	0a1a      	lsrs	r2, r3, #8
    9f82:	7072      	strb	r2, [r6, #1]
    9f84:	0c1a      	lsrs	r2, r3, #16
    9f86:	70b2      	strb	r2, [r6, #2]
    9f88:	0e1b      	lsrs	r3, r3, #24
    9f8a:	70f3      	strb	r3, [r6, #3]
    9f8c:	e010      	b.n	9fb0 <queue_read_or_remove+0x114>
				} else {
					/* Update the link by removing the
					 * buffer */
					buffer_previous->next
						= buffer_current->next;
    9f8e:	7922      	ldrb	r2, [r4, #4]
    9f90:	7963      	ldrb	r3, [r4, #5]
    9f92:	021b      	lsls	r3, r3, #8
    9f94:	4313      	orrs	r3, r2
    9f96:	79a2      	ldrb	r2, [r4, #6]
    9f98:	0412      	lsls	r2, r2, #16
    9f9a:	4313      	orrs	r3, r2
    9f9c:	79e2      	ldrb	r2, [r4, #7]
    9f9e:	0612      	lsls	r2, r2, #24
    9fa0:	4313      	orrs	r3, r2
    9fa2:	713b      	strb	r3, [r7, #4]
    9fa4:	0a1a      	lsrs	r2, r3, #8
    9fa6:	717a      	strb	r2, [r7, #5]
    9fa8:	0c1a      	lsrs	r2, r3, #16
    9faa:	71ba      	strb	r2, [r7, #6]
    9fac:	0e1b      	lsrs	r3, r3, #24
    9fae:	71fb      	strb	r3, [r7, #7]
				}

				/* Update tail if buffer removed is last node */
				if (buffer_current == q->tail) {
    9fb0:	7932      	ldrb	r2, [r6, #4]
    9fb2:	7973      	ldrb	r3, [r6, #5]
    9fb4:	021b      	lsls	r3, r3, #8
    9fb6:	4313      	orrs	r3, r2
    9fb8:	79b2      	ldrb	r2, [r6, #6]
    9fba:	0412      	lsls	r2, r2, #16
    9fbc:	4313      	orrs	r3, r2
    9fbe:	79f2      	ldrb	r2, [r6, #7]
    9fc0:	0612      	lsls	r2, r2, #24
    9fc2:	4313      	orrs	r3, r2
    9fc4:	429c      	cmp	r4, r3
    9fc6:	d106      	bne.n	9fd6 <queue_read_or_remove+0x13a>
					q->tail = buffer_previous;
    9fc8:	7137      	strb	r7, [r6, #4]
    9fca:	0a3b      	lsrs	r3, r7, #8
    9fcc:	7173      	strb	r3, [r6, #5]
    9fce:	0c3b      	lsrs	r3, r7, #16
    9fd0:	71b3      	strb	r3, [r6, #6]
    9fd2:	0e3f      	lsrs	r7, r7, #24
    9fd4:	71f7      	strb	r7, [r6, #7]
				}

				/* Update size */
				q->size--;
    9fd6:	7a33      	ldrb	r3, [r6, #8]
    9fd8:	3b01      	subs	r3, #1
    9fda:	7233      	strb	r3, [r6, #8]

				if (NULL == q->head) {
    9fdc:	7832      	ldrb	r2, [r6, #0]
    9fde:	7873      	ldrb	r3, [r6, #1]
    9fe0:	021b      	lsls	r3, r3, #8
    9fe2:	4313      	orrs	r3, r2
    9fe4:	78b2      	ldrb	r2, [r6, #2]
    9fe6:	0412      	lsls	r2, r2, #16
    9fe8:	4313      	orrs	r3, r2
    9fea:	78f2      	ldrb	r2, [r6, #3]
    9fec:	0612      	lsls	r2, r2, #24
    9fee:	4313      	orrs	r3, r2
    9ff0:	d105      	bne.n	9ffe <queue_read_or_remove+0x162>
					q->tail = NULL;
    9ff2:	7133      	strb	r3, [r6, #4]
    9ff4:	7173      	strb	r3, [r6, #5]
    9ff6:	71b3      	strb	r3, [r6, #6]
    9ff8:	71f3      	strb	r3, [r6, #7]
    9ffa:	e000      	b.n	9ffe <queue_read_or_remove+0x162>
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
	buffer_t *buffer_current = NULL;
    9ffc:	2400      	movs	r4, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9ffe:	4642      	mov	r2, r8
    a000:	2a00      	cmp	r2, #0
    a002:	d009      	beq.n	a018 <queue_read_or_remove+0x17c>
		cpu_irq_enable();
    a004:	2201      	movs	r2, #1
    a006:	4b07      	ldr	r3, [pc, #28]	; (a024 <queue_read_or_remove+0x188>)
    a008:	701a      	strb	r2, [r3, #0]
    a00a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    a00e:	b662      	cpsie	i
    a010:	e002      	b.n	a018 <queue_read_or_remove+0x17c>

		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    a012:	1c23      	adds	r3, r4, #0
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
	buffer_t *buffer_current = NULL;
    a014:	1c1c      	adds	r4, r3, #0
    a016:	e7f2      	b.n	9ffe <queue_read_or_remove+0x162>
	LEAVE_CRITICAL_REGION();

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    a018:	1c20      	adds	r0, r4, #0
    a01a:	bc0c      	pop	{r2, r3}
    a01c:	4690      	mov	r8, r2
    a01e:	4699      	mov	r9, r3
    a020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a022:	46c0      	nop			; (mov r8, r8)
    a024:	20000008 	.word	0x20000008

0000a028 <qmm_queue_init>:
void qmm_queue_init(queue_t *q, uint8_t capacity)
#else
void qmm_queue_init(queue_t *q)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
	q->head = NULL;
    a028:	2300      	movs	r3, #0
    a02a:	7003      	strb	r3, [r0, #0]
    a02c:	7043      	strb	r3, [r0, #1]
    a02e:	7083      	strb	r3, [r0, #2]
    a030:	70c3      	strb	r3, [r0, #3]
	q->tail = NULL;
    a032:	7103      	strb	r3, [r0, #4]
    a034:	7143      	strb	r3, [r0, #5]
    a036:	7183      	strb	r3, [r0, #6]
    a038:	71c3      	strb	r3, [r0, #7]
	q->size = 0;
    a03a:	7203      	strb	r3, [r0, #8]
#ifdef ENABLE_QUEUE_CAPACITY
	q->capacity = capacity;
#endif  /* ENABLE_QUEUE_CAPACITY */
}
    a03c:	4770      	bx	lr
    a03e:	46c0      	nop			; (mov r8, r8)

0000a040 <qmm_queue_append>:
#ifdef ENABLE_QUEUE_CAPACITY
retval_t qmm_queue_append(queue_t *q, buffer_t *buf)
#else
void qmm_queue_append(queue_t *q, buffer_t *buf)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
    a040:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    a042:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    a046:	4253      	negs	r3, r2
    a048:	415a      	adcs	r2, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    a04a:	b672      	cpsid	i
    a04c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    a050:	2400      	movs	r4, #0
    a052:	4b1b      	ldr	r3, [pc, #108]	; (a0c0 <qmm_queue_append+0x80>)
    a054:	701c      	strb	r4, [r3, #0]
		status = QUEUE_FULL;
	} else
#endif  /* ENABLE_QUEUE_CAPACITY */
	{
		/* Check whether queue is empty */
		if (q->size == 0) {
    a056:	7a03      	ldrb	r3, [r0, #8]
    a058:	2b00      	cmp	r3, #0
    a05a:	d107      	bne.n	a06c <qmm_queue_append+0x2c>
			/* Add the buffer at the head */
			q->head = buf;
    a05c:	7001      	strb	r1, [r0, #0]
    a05e:	0a0b      	lsrs	r3, r1, #8
    a060:	7043      	strb	r3, [r0, #1]
    a062:	0c0b      	lsrs	r3, r1, #16
    a064:	7083      	strb	r3, [r0, #2]
    a066:	0e0b      	lsrs	r3, r1, #24
    a068:	70c3      	strb	r3, [r0, #3]
    a06a:	e010      	b.n	a08e <qmm_queue_append+0x4e>
		} else {
			/* Add the buffer at the end */
			q->tail->next = buf;
    a06c:	7904      	ldrb	r4, [r0, #4]
    a06e:	7943      	ldrb	r3, [r0, #5]
    a070:	021b      	lsls	r3, r3, #8
    a072:	4323      	orrs	r3, r4
    a074:	7984      	ldrb	r4, [r0, #6]
    a076:	0424      	lsls	r4, r4, #16
    a078:	4323      	orrs	r3, r4
    a07a:	79c4      	ldrb	r4, [r0, #7]
    a07c:	0624      	lsls	r4, r4, #24
    a07e:	4323      	orrs	r3, r4
    a080:	7119      	strb	r1, [r3, #4]
    a082:	0a0c      	lsrs	r4, r1, #8
    a084:	715c      	strb	r4, [r3, #5]
    a086:	0c0c      	lsrs	r4, r1, #16
    a088:	719c      	strb	r4, [r3, #6]
    a08a:	0e0c      	lsrs	r4, r1, #24
    a08c:	71dc      	strb	r4, [r3, #7]
		}

		/* Update the list */
		q->tail = buf;
    a08e:	7101      	strb	r1, [r0, #4]
    a090:	0a0b      	lsrs	r3, r1, #8
    a092:	7143      	strb	r3, [r0, #5]
    a094:	0c0b      	lsrs	r3, r1, #16
    a096:	7183      	strb	r3, [r0, #6]
    a098:	0e0b      	lsrs	r3, r1, #24
    a09a:	71c3      	strb	r3, [r0, #7]

		/* Terminate the list */
		buf->next = NULL;
    a09c:	2300      	movs	r3, #0
    a09e:	710b      	strb	r3, [r1, #4]
    a0a0:	714b      	strb	r3, [r1, #5]
    a0a2:	718b      	strb	r3, [r1, #6]
    a0a4:	71cb      	strb	r3, [r1, #7]

		/* Update size */
		q->size++;
    a0a6:	7a03      	ldrb	r3, [r0, #8]
    a0a8:	3301      	adds	r3, #1
    a0aa:	7203      	strb	r3, [r0, #8]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    a0ac:	2a00      	cmp	r2, #0
    a0ae:	d005      	beq.n	a0bc <qmm_queue_append+0x7c>
		cpu_irq_enable();
    a0b0:	2201      	movs	r2, #1
    a0b2:	4b03      	ldr	r3, [pc, #12]	; (a0c0 <qmm_queue_append+0x80>)
    a0b4:	701a      	strb	r2, [r3, #0]
    a0b6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    a0ba:	b662      	cpsie	i
	LEAVE_CRITICAL_REGION();

#ifdef ENABLE_QUEUE_CAPACITY
	return (status);
#endif
} /* qmm_queue_append */
    a0bc:	bd10      	pop	{r4, pc}
    a0be:	46c0      	nop			; (mov r8, r8)
    a0c0:	20000008 	.word	0x20000008

0000a0c4 <qmm_queue_remove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
buffer_t *qmm_queue_remove(queue_t *q, search_t *search)
{
    a0c4:	b508      	push	{r3, lr}
    a0c6:	1c0a      	adds	r2, r1, #0
	return (queue_read_or_remove(q, REMOVE_MODE, search));
    a0c8:	2100      	movs	r1, #0
    a0ca:	4b01      	ldr	r3, [pc, #4]	; (a0d0 <qmm_queue_remove+0xc>)
    a0cc:	4798      	blx	r3
}
    a0ce:	bd08      	pop	{r3, pc}
    a0d0:	00009e9d 	.word	0x00009e9d

0000a0d4 <qmm_queue_read>:
 *
 * @return Pointer to the buffer header which is to be read, NULL if the buffer
 * is not available
 */
buffer_t *qmm_queue_read(queue_t *q, search_t *search)
{
    a0d4:	b508      	push	{r3, lr}
    a0d6:	1c0a      	adds	r2, r1, #0
	return (queue_read_or_remove(q, READ_MODE, search));
    a0d8:	2101      	movs	r1, #1
    a0da:	4b01      	ldr	r3, [pc, #4]	; (a0e0 <qmm_queue_read+0xc>)
    a0dc:	4798      	blx	r3
}
    a0de:	bd08      	pop	{r3, pc}
    a0e0:	00009e9d 	.word	0x00009e9d

0000a0e4 <qmm_queue_flush>:
 * @brief Internal function for flushing a specific queue
 *
 * @param q Queue to be flushed
 */
void qmm_queue_flush(queue_t *q)
{
    a0e4:	b570      	push	{r4, r5, r6, lr}
    a0e6:	1c04      	adds	r4, r0, #0
	buffer_t *buf_to_free;

	while (q->size > 0) {
    a0e8:	7a03      	ldrb	r3, [r0, #8]
    a0ea:	2b00      	cmp	r3, #0
    a0ec:	d00d      	beq.n	a10a <qmm_queue_flush+0x26>
		/* Remove the buffer from the queue and free it */
		buf_to_free = qmm_queue_remove(q, NULL);
    a0ee:	4d07      	ldr	r5, [pc, #28]	; (a10c <qmm_queue_flush+0x28>)
#endif
			q->size = 0;
			return;
		}

		bmm_buffer_free(buf_to_free);
    a0f0:	4e07      	ldr	r6, [pc, #28]	; (a110 <qmm_queue_flush+0x2c>)
{
	buffer_t *buf_to_free;

	while (q->size > 0) {
		/* Remove the buffer from the queue and free it */
		buf_to_free = qmm_queue_remove(q, NULL);
    a0f2:	1c20      	adds	r0, r4, #0
    a0f4:	2100      	movs	r1, #0
    a0f6:	47a8      	blx	r5

		if (NULL == buf_to_free) {
    a0f8:	2800      	cmp	r0, #0
    a0fa:	d102      	bne.n	a102 <qmm_queue_flush+0x1e>
#if (_DEBUG_ > 0)
			Assert("Corrupted queue" == 0);
#endif
			q->size = 0;
    a0fc:	2300      	movs	r3, #0
    a0fe:	7223      	strb	r3, [r4, #8]
			return;
    a100:	e003      	b.n	a10a <qmm_queue_flush+0x26>
		}

		bmm_buffer_free(buf_to_free);
    a102:	47b0      	blx	r6
 */
void qmm_queue_flush(queue_t *q)
{
	buffer_t *buf_to_free;

	while (q->size > 0) {
    a104:	7a23      	ldrb	r3, [r4, #8]
    a106:	2b00      	cmp	r3, #0
    a108:	d1f3      	bne.n	a0f2 <qmm_queue_flush+0xe>
			return;
		}

		bmm_buffer_free(buf_to_free);
	}
}
    a10a:	bd70      	pop	{r4, r5, r6, pc}
    a10c:	0000a0c5 	.word	0x0000a0c5
    a110:	00009e85 	.word	0x00009e85

0000a114 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    a114:	b508      	push	{r3, lr}
	sal_init();
    a116:	4b01      	ldr	r3, [pc, #4]	; (a11c <stb_init+0x8>)
    a118:	4798      	blx	r3
}
    a11a:	bd08      	pop	{r3, pc}
    a11c:	0000bebd 	.word	0x0000bebd

0000a120 <stb_restart>:
{
	/*
	 * Re-use key_change flag indicating that the AES engine has been power-
	 * cycled and needs to be restarted.
	 */
	stb_restart_required = true;
    a120:	2201      	movs	r2, #1
    a122:	4b01      	ldr	r3, [pc, #4]	; (a128 <stb_restart+0x8>)
    a124:	701a      	strb	r2, [r3, #0]
}
    a126:	4770      	bx	lr
    a128:	200011d0 	.word	0x200011d0

0000a12c <switch_pll_on>:
/**
 * \brief Switches the PLL on
 * \ingroup group_tal_state_machine
 */
static void switch_pll_on(void)
{
    a12c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a12e:	b083      	sub	sp, #12
	uint32_t start_time;
	uint32_t current_time;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure
	 * is applicable */
	if (trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
    a130:	2001      	movs	r0, #1
    a132:	211f      	movs	r1, #31
    a134:	2200      	movs	r2, #0
    a136:	4b24      	ldr	r3, [pc, #144]	; (a1c8 <switch_pll_on+0x9c>)
    a138:	4798      	blx	r3
    a13a:	2808      	cmp	r0, #8
    a13c:	d141      	bne.n	a1c2 <switch_pll_on+0x96>
				0);
		return;
	}

	/* Clear all pending trx interrupts */
	trx_reg_read(RG_IRQ_STATUS);
    a13e:	200f      	movs	r0, #15
    a140:	4c22      	ldr	r4, [pc, #136]	; (a1cc <switch_pll_on+0xa0>)
    a142:	47a0      	blx	r4
	/* Get current IRQ mask */
	uint8_t trx_irq_mask = trx_reg_read(RG_IRQ_MASK);
    a144:	200e      	movs	r0, #14
    a146:	47a0      	blx	r4
    a148:	1c07      	adds	r7, r0, #0
	/* Enable transceiver's PLL lock interrupt */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_0_PLL_LOCK);
    a14a:	200e      	movs	r0, #14
    a14c:	2101      	movs	r1, #1
    a14e:	4c20      	ldr	r4, [pc, #128]	; (a1d0 <switch_pll_on+0xa4>)
    a150:	47a0      	blx	r4
	ENTER_TRX_REGION(); /* Disable trx interrupt handling */
    a152:	2000      	movs	r0, #0
    a154:	2100      	movs	r1, #0
    a156:	4b1f      	ldr	r3, [pc, #124]	; (a1d4 <switch_pll_on+0xa8>)
    a158:	4798      	blx	r3

	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    a15a:	2002      	movs	r0, #2
    a15c:	2109      	movs	r1, #9
    a15e:	47a0      	blx	r4
	pal_get_current_time(&start_time);
    a160:	a801      	add	r0, sp, #4
    a162:	4b1d      	ldr	r3, [pc, #116]	; (a1d8 <switch_pll_on+0xac>)
    a164:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    a166:	4d1d      	ldr	r5, [pc, #116]	; (a1dc <switch_pll_on+0xb0>)

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
		/* Handle errata "potential long PLL settling duration". */
		pal_get_current_time(&current_time);
    a168:	4e1b      	ldr	r6, [pc, #108]	; (a1d8 <switch_pll_on+0xac>)
	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
	pal_get_current_time(&start_time);

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
    a16a:	e018      	b.n	a19e <switch_pll_on+0x72>
		/* Handle errata "potential long PLL settling duration". */
		pal_get_current_time(&current_time);
    a16c:	4668      	mov	r0, sp
    a16e:	47b0      	blx	r6
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    a170:	9900      	ldr	r1, [sp, #0]
    a172:	9a01      	ldr	r2, [sp, #4]
    a174:	1a8b      	subs	r3, r1, r2
		if (pal_sub_time_us(current_time,
    a176:	2bfa      	cmp	r3, #250	; 0xfa
    a178:	d912      	bls.n	a1a0 <switch_pll_on+0x74>
				start_time) > PLL_LOCK_DURATION_MAX_US) {
			uint8_t reg_value;

			reg_value = trx_reg_read(RG_PLL_CF);
    a17a:	201a      	movs	r0, #26
    a17c:	4b13      	ldr	r3, [pc, #76]	; (a1cc <switch_pll_on+0xa0>)
    a17e:	4798      	blx	r3
			if (reg_value & 0x01) {
    a180:	07c3      	lsls	r3, r0, #31
    a182:	d502      	bpl.n	a18a <switch_pll_on+0x5e>
				reg_value &= 0xFE;
    a184:	21fe      	movs	r1, #254	; 0xfe
    a186:	4001      	ands	r1, r0
    a188:	e003      	b.n	a192 <switch_pll_on+0x66>
			} else {
				reg_value |= 0x01;
    a18a:	2101      	movs	r1, #1
    a18c:	1c03      	adds	r3, r0, #0
    a18e:	430b      	orrs	r3, r1
    a190:	b2d9      	uxtb	r1, r3
			}

			trx_reg_write(RG_PLL_CF, reg_value);
    a192:	201a      	movs	r0, #26
    a194:	4b0e      	ldr	r3, [pc, #56]	; (a1d0 <switch_pll_on+0xa4>)
    a196:	4798      	blx	r3
			pal_get_current_time(&start_time);
    a198:	a801      	add	r0, sp, #4
    a19a:	4b0f      	ldr	r3, [pc, #60]	; (a1d8 <switch_pll_on+0xac>)
    a19c:	4798      	blx	r3
    a19e:	2401      	movs	r4, #1
    a1a0:	6a2b      	ldr	r3, [r5, #32]
	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
	pal_get_current_time(&start_time);

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
    a1a2:	421c      	tst	r4, r3
    a1a4:	d0e2      	beq.n	a16c <switch_pll_on+0x40>

		/* Wait until trx line has been raised. */
	}

	/* Clear PLL lock interrupt at trx */
	trx_reg_read(RG_IRQ_STATUS);
    a1a6:	200f      	movs	r0, #15
    a1a8:	4b08      	ldr	r3, [pc, #32]	; (a1cc <switch_pll_on+0xa0>)
    a1aa:	4798      	blx	r3
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    a1ac:	2201      	movs	r2, #1
    a1ae:	4b0c      	ldr	r3, [pc, #48]	; (a1e0 <switch_pll_on+0xb4>)
    a1b0:	611a      	str	r2, [r3, #16]
	/* Clear MCU's interrupt flag */
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION(); /* Enable trx interrupt handling again */
    a1b2:	2000      	movs	r0, #0
    a1b4:	2100      	movs	r1, #0
    a1b6:	4b0b      	ldr	r3, [pc, #44]	; (a1e4 <switch_pll_on+0xb8>)
    a1b8:	4798      	blx	r3
	/* Restore transceiver's interrupt mask. */
	trx_reg_write(RG_IRQ_MASK, trx_irq_mask);
    a1ba:	200e      	movs	r0, #14
    a1bc:	1c39      	adds	r1, r7, #0
    a1be:	4b04      	ldr	r3, [pc, #16]	; (a1d0 <switch_pll_on+0xa4>)
    a1c0:	4798      	blx	r3
}
    a1c2:	b003      	add	sp, #12
    a1c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1c6:	46c0      	nop			; (mov r8, r8)
    a1c8:	0000c1f5 	.word	0x0000c1f5
    a1cc:	0000bfed 	.word	0x0000bfed
    a1d0:	0000c0e9 	.word	0x0000c0e9
    a1d4:	00000465 	.word	0x00000465
    a1d8:	00009e05 	.word	0x00009e05
    a1dc:	41004480 	.word	0x41004480
    a1e0:	40001800 	.word	0x40001800
    a1e4:	00000445 	.word	0x00000445

0000a1e8 <set_trx_state>:
 * \param trx_cmd needs to be one of the trx commands
 *
 * \return current trx state
 */
tal_trx_status_t set_trx_state(trx_cmd_t trx_cmd)
{
    a1e8:	b538      	push	{r3, r4, r5, lr}
    a1ea:	1c04      	adds	r4, r0, #0
	if (tal_trx_status == TRX_SLEEP) {
    a1ec:	4ba8      	ldr	r3, [pc, #672]	; (a490 <set_trx_state+0x2a8>)
    a1ee:	781b      	ldrb	r3, [r3, #0]
    a1f0:	2b0f      	cmp	r3, #15
    a1f2:	d149      	bne.n	a288 <set_trx_state+0xa0>
		 * interrupts
		 * will be restored.
		 */
		/* Reset wake-up interrupt flag. */
		if (CMD_SLEEP == trx_cmd) {
			return TRX_SLEEP;
    a1f4:	200f      	movs	r0, #15
		 * Once the TRX is awake, the original state of the global
		 * interrupts
		 * will be restored.
		 */
		/* Reset wake-up interrupt flag. */
		if (CMD_SLEEP == trx_cmd) {
    a1f6:	2c0f      	cmp	r4, #15
    a1f8:	d100      	bne.n	a1fc <set_trx_state+0x14>
    a1fa:	e147      	b.n	a48c <set_trx_state+0x2a4>
			return TRX_SLEEP;
		}

		tal_awake_end_flag = false;
    a1fc:	2200      	movs	r2, #0
    a1fe:	4ba5      	ldr	r3, [pc, #660]	; (a494 <set_trx_state+0x2ac>)
    a200:	701a      	strb	r2, [r3, #0]
		/* Set callback function for the awake interrupt. */
		trx_irq_init((FUNC_PTR)trx_irq_awake_handler_cb);
    a202:	48a5      	ldr	r0, [pc, #660]	; (a498 <set_trx_state+0x2b0>)
    a204:	4ba5      	ldr	r3, [pc, #660]	; (a49c <set_trx_state+0x2b4>)
    a206:	4798      	blx	r3
    a208:	2201      	movs	r2, #1
    a20a:	4ba5      	ldr	r3, [pc, #660]	; (a4a0 <set_trx_state+0x2b8>)
    a20c:	611a      	str	r2, [r3, #16]

		/* The pending transceiver interrupts on the microcontroller are
		 * cleared. */
		pal_trx_irq_flag_clr();
		pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    a20e:	2000      	movs	r0, #0
    a210:	2100      	movs	r1, #0
    a212:	4ba4      	ldr	r3, [pc, #656]	; (a4a4 <set_trx_state+0x2bc>)
    a214:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    a216:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    a21a:	424b      	negs	r3, r1
    a21c:	4159      	adcs	r1, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    a21e:	b672      	cpsid	i
    a220:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    a224:	4ba0      	ldr	r3, [pc, #640]	; (a4a8 <set_trx_state+0x2c0>)
    a226:	2200      	movs	r2, #0
    a228:	701a      	strb	r2, [r3, #0]
		/* Save current state of global interrupts. */
		ENTER_CRITICAL_REGION();
		/* Force enabling of global interrupts. */
		ENABLE_GLOBAL_IRQ();
    a22a:	2201      	movs	r2, #1
    a22c:	701a      	strb	r2, [r3, #0]
    a22e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    a232:	b662      	cpsie	i

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a234:	2280      	movs	r2, #128	; 0x80
    a236:	0352      	lsls	r2, r2, #13
    a238:	4b9c      	ldr	r3, [pc, #624]	; (a4ac <set_trx_state+0x2c4>)
    a23a:	615a      	str	r2, [r3, #20]
		/* Leave trx sleep mode. */
		TRX_SLP_TR_LOW();
		/* Poll wake-up interrupt flag until set within ISR. */
		while (!tal_awake_end_flag) {
    a23c:	4a95      	ldr	r2, [pc, #596]	; (a494 <set_trx_state+0x2ac>)
    a23e:	7813      	ldrb	r3, [r2, #0]
    a240:	2b00      	cmp	r3, #0
    a242:	d0fc      	beq.n	a23e <set_trx_state+0x56>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    a244:	2900      	cmp	r1, #0
    a246:	d005      	beq.n	a254 <set_trx_state+0x6c>
		cpu_irq_enable();
    a248:	2201      	movs	r2, #1
    a24a:	4b97      	ldr	r3, [pc, #604]	; (a4a8 <set_trx_state+0x2c0>)
    a24c:	701a      	strb	r2, [r3, #0]
    a24e:	f3bf 8f5f 	dmb	sy
    a252:	b662      	cpsie	i
		}
		/* Restore original state of global interrupts. */
		LEAVE_CRITICAL_REGION();
		/* Clear existing interrupts */
		trx_reg_read(RG_IRQ_STATUS);
    a254:	200f      	movs	r0, #15
    a256:	4b96      	ldr	r3, [pc, #600]	; (a4b0 <set_trx_state+0x2c8>)
    a258:	4798      	blx	r3
		/* Re-install default IRQ handler for main interrupt. */
		trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    a25a:	4896      	ldr	r0, [pc, #600]	; (a4b4 <set_trx_state+0x2cc>)
    a25c:	4b8f      	ldr	r3, [pc, #572]	; (a49c <set_trx_state+0x2b4>)
    a25e:	4798      	blx	r3
		/* Re-enable TRX_END interrupt */
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
    a260:	200e      	movs	r0, #14
    a262:	210c      	movs	r1, #12
    a264:	4b94      	ldr	r3, [pc, #592]	; (a4b8 <set_trx_state+0x2d0>)
    a266:	4798      	blx	r3
#if (ANTENNA_DIVERSITY == 1)
		/* Enable antenna diversity. */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    a268:	200d      	movs	r0, #13
    a26a:	2104      	movs	r1, #4
    a26c:	2202      	movs	r2, #2
    a26e:	2301      	movs	r3, #1
    a270:	4d92      	ldr	r5, [pc, #584]	; (a4bc <set_trx_state+0x2d4>)
    a272:	47a8      	blx	r5
#ifdef EXT_RF_FRONT_END_CTRL
		/* Enable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 1);
#endif

		tal_trx_status = TRX_OFF;
    a274:	2208      	movs	r2, #8
    a276:	4b86      	ldr	r3, [pc, #536]	; (a490 <set_trx_state+0x2a8>)
    a278:	701a      	strb	r2, [r3, #0]
		if ((trx_cmd == CMD_TRX_OFF) ||
				(trx_cmd == CMD_FORCE_TRX_OFF)) {
			return TRX_OFF;
    a27a:	2008      	movs	r0, #8
		/* Enable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 1);
#endif

		tal_trx_status = TRX_OFF;
		if ((trx_cmd == CMD_TRX_OFF) ||
    a27c:	2c08      	cmp	r4, #8
    a27e:	d100      	bne.n	a282 <set_trx_state+0x9a>
    a280:	e104      	b.n	a48c <set_trx_state+0x2a4>
    a282:	2c03      	cmp	r4, #3
    a284:	d11d      	bne.n	a2c2 <set_trx_state+0xda>
    a286:	e101      	b.n	a48c <set_trx_state+0x2a4>
			return TRX_OFF;
		}
	}

#ifdef ENABLE_DEEP_SLEEP
	else if (tal_trx_status == TRX_DEEP_SLEEP) {
    a288:	2b20      	cmp	r3, #32
    a28a:	d11a      	bne.n	a2c2 <set_trx_state+0xda>
		if (CMD_DEEP_SLEEP == trx_cmd) {
			return TRX_DEEP_SLEEP;
    a28c:	2020      	movs	r0, #32
		}
	}

#ifdef ENABLE_DEEP_SLEEP
	else if (tal_trx_status == TRX_DEEP_SLEEP) {
		if (CMD_DEEP_SLEEP == trx_cmd) {
    a28e:	2c20      	cmp	r4, #32
    a290:	d100      	bne.n	a294 <set_trx_state+0xac>
    a292:	e0fb      	b.n	a48c <set_trx_state+0x2a4>
    a294:	2280      	movs	r2, #128	; 0x80
    a296:	0352      	lsls	r2, r2, #13
    a298:	4b84      	ldr	r3, [pc, #528]	; (a4ac <set_trx_state+0x2c4>)
    a29a:	615a      	str	r2, [r3, #20]
		/* Leave trx sleep mode. */
		TRX_SLP_TR_LOW();
		/* Check if trx has left deep sleep. */
		tal_trx_status_t trx_state;
		do {
			trx_state = trx_reg_read(
    a29c:	4d84      	ldr	r5, [pc, #528]	; (a4b0 <set_trx_state+0x2c8>)
    a29e:	2001      	movs	r0, #1
    a2a0:	47a8      	blx	r5
					RG_TRX_STATUS);
		} while (trx_state != TRX_OFF);
    a2a2:	2808      	cmp	r0, #8
    a2a4:	d1fb      	bne.n	a29e <set_trx_state+0xb6>
		tal_trx_status = TRX_OFF;
    a2a6:	2208      	movs	r2, #8
    a2a8:	4b79      	ldr	r3, [pc, #484]	; (a490 <set_trx_state+0x2a8>)
    a2aa:	701a      	strb	r2, [r3, #0]

		/* Using deep sleep, the transceiver's registers need to be
		 * restored. */
		trx_config();
    a2ac:	4b84      	ldr	r3, [pc, #528]	; (a4c0 <set_trx_state+0x2d8>)
    a2ae:	4798      	blx	r3

		/*
		 * Write all PIB values to the transceiver
		 * that are needed by the transceiver itself.
		 */
		write_all_tal_pib_to_trx(); /* implementation can be found in
    a2b0:	4b84      	ldr	r3, [pc, #528]	; (a4c4 <set_trx_state+0x2dc>)
    a2b2:	4798      	blx	r3
		                             *'tal_pib.c' */
		if ((trx_cmd == CMD_TRX_OFF) ||
				(trx_cmd == CMD_FORCE_TRX_OFF)) {
			return TRX_OFF;
    a2b4:	2008      	movs	r0, #8
		 * Write all PIB values to the transceiver
		 * that are needed by the transceiver itself.
		 */
		write_all_tal_pib_to_trx(); /* implementation can be found in
		                             *'tal_pib.c' */
		if ((trx_cmd == CMD_TRX_OFF) ||
    a2b6:	2c08      	cmp	r4, #8
    a2b8:	d100      	bne.n	a2bc <set_trx_state+0xd4>
    a2ba:	e0e7      	b.n	a48c <set_trx_state+0x2a4>
    a2bc:	2c03      	cmp	r4, #3
    a2be:	d100      	bne.n	a2c2 <set_trx_state+0xda>
    a2c0:	e0e4      	b.n	a48c <set_trx_state+0x2a4>
			return TRX_OFF;
		}
	}
#endif

	switch (trx_cmd) { /* requested state */
    a2c2:	1ee3      	subs	r3, r4, #3
    a2c4:	b2da      	uxtb	r2, r3
    a2c6:	2a1d      	cmp	r2, #29
    a2c8:	d900      	bls.n	a2cc <set_trx_state+0xe4>
    a2ca:	e0d6      	b.n	a47a <set_trx_state+0x292>
    a2cc:	0093      	lsls	r3, r2, #2
    a2ce:	4a7e      	ldr	r2, [pc, #504]	; (a4c8 <set_trx_state+0x2e0>)
    a2d0:	58d3      	ldr	r3, [r2, r3]
    a2d2:	469f      	mov	pc, r3
	case CMD_SLEEP:
#ifdef ENABLE_DEEP_SLEEP
	/* Fall through. */
	case CMD_DEEP_SLEEP:
#endif
		trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    a2d4:	2002      	movs	r0, #2
    a2d6:	2103      	movs	r1, #3
    a2d8:	4b77      	ldr	r3, [pc, #476]	; (a4b8 <set_trx_state+0x2d0>)
    a2da:	4798      	blx	r3
		/*
		 *  Disable antenna diversity: to reduce the power consumption
		 * or
		 *  avoid leakage current of an external RF switch during SLEEP.
		 */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_DISABLE);
    a2dc:	200d      	movs	r0, #13
    a2de:	2104      	movs	r1, #4
    a2e0:	2202      	movs	r2, #2
    a2e2:	2300      	movs	r3, #0
    a2e4:	4d75      	ldr	r5, [pc, #468]	; (a4bc <set_trx_state+0x2d4>)
    a2e6:	47a8      	blx	r5
#ifdef EXT_RF_FRONT_END_CTRL
		/* Disable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 0);
#endif
		/* Clear existing interrupts */
		trx_reg_read(RG_IRQ_STATUS);
    a2e8:	200f      	movs	r0, #15
    a2ea:	4b71      	ldr	r3, [pc, #452]	; (a4b0 <set_trx_state+0x2c8>)
    a2ec:	4798      	blx	r3

		/*
		 * Enable Awake_end interrupt.
		 * This is used for save wake-up from sleep later.
		 */
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    a2ee:	200e      	movs	r0, #14
    a2f0:	21ff      	movs	r1, #255	; 0xff
    a2f2:	2200      	movs	r2, #0
    a2f4:	2310      	movs	r3, #16
    a2f6:	47a8      	blx	r5

#ifdef ENABLE_DEEP_SLEEP
		if (trx_cmd == CMD_DEEP_SLEEP) {
    a2f8:	2c20      	cmp	r4, #32
    a2fa:	d107      	bne.n	a30c <set_trx_state+0x124>
			trx_reg_write(RG_TRX_STATE, CMD_PREP_DEEP_SLEEP);
    a2fc:	2002      	movs	r0, #2
    a2fe:	2110      	movs	r1, #16
    a300:	4b6d      	ldr	r3, [pc, #436]	; (a4b8 <set_trx_state+0x2d0>)
    a302:	4798      	blx	r3
			tal_trx_status = TRX_DEEP_SLEEP;
    a304:	2220      	movs	r2, #32
    a306:	4b62      	ldr	r3, [pc, #392]	; (a490 <set_trx_state+0x2a8>)
    a308:	701a      	strb	r2, [r3, #0]
    a30a:	e008      	b.n	a31e <set_trx_state+0x136>
		} else {
			/*
			 * Enable Awake_end interrupt.
			 * This is used for save wake-up from sleep later.
			 */
			trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    a30c:	200e      	movs	r0, #14
    a30e:	21ff      	movs	r1, #255	; 0xff
    a310:	2200      	movs	r2, #0
    a312:	2310      	movs	r3, #16
    a314:	4c69      	ldr	r4, [pc, #420]	; (a4bc <set_trx_state+0x2d4>)
    a316:	47a0      	blx	r4
			tal_trx_status = TRX_SLEEP;
    a318:	220f      	movs	r2, #15
    a31a:	4b5d      	ldr	r3, [pc, #372]	; (a490 <set_trx_state+0x2a8>)
    a31c:	701a      	strb	r2, [r3, #0]
		 * This is used for save wake-up from sleep later.
		 */
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
		tal_trx_status = TRX_SLEEP;
#endif
		PAL_WAIT_1_US();
    a31e:	2001      	movs	r0, #1
    a320:	4c6a      	ldr	r4, [pc, #424]	; (a4cc <set_trx_state+0x2e4>)
    a322:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a324:	2280      	movs	r2, #128	; 0x80
    a326:	0352      	lsls	r2, r2, #13
    a328:	4b60      	ldr	r3, [pc, #384]	; (a4ac <set_trx_state+0x2c4>)
    a32a:	619a      	str	r2, [r3, #24]
		TRX_SLP_TR_HIGH();
		pal_timer_delay(TRX_OFF_TO_SLEEP_TIME_CLKM_CYCLES);
    a32c:	2023      	movs	r0, #35	; 0x23
    a32e:	47a0      	blx	r4

		/* Transceiver register cannot be read during TRX_SLEEP or
		 * DEEP_SLEEP. */
		return tal_trx_status;
    a330:	4b57      	ldr	r3, [pc, #348]	; (a490 <set_trx_state+0x2a8>)
    a332:	7818      	ldrb	r0, [r3, #0]
    a334:	e0aa      	b.n	a48c <set_trx_state+0x2a4>

	case CMD_TRX_OFF:
		switch (tal_trx_status) {
    a336:	4b56      	ldr	r3, [pc, #344]	; (a490 <set_trx_state+0x2a8>)
    a338:	781b      	ldrb	r3, [r3, #0]
    a33a:	2b08      	cmp	r3, #8
    a33c:	d100      	bne.n	a340 <set_trx_state+0x158>
    a33e:	e09c      	b.n	a47a <set_trx_state+0x292>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    a340:	2002      	movs	r0, #2
    a342:	2108      	movs	r1, #8
    a344:	4b5c      	ldr	r3, [pc, #368]	; (a4b8 <set_trx_state+0x2d0>)
    a346:	4798      	blx	r3
			PAL_WAIT_1_US();
    a348:	2001      	movs	r0, #1
    a34a:	4b60      	ldr	r3, [pc, #384]	; (a4cc <set_trx_state+0x2e4>)
    a34c:	4798      	blx	r3
			break;
    a34e:	e094      	b.n	a47a <set_trx_state+0x292>
		}
		break;

	case CMD_FORCE_TRX_OFF:
		switch (tal_trx_status) {
    a350:	4b4f      	ldr	r3, [pc, #316]	; (a490 <set_trx_state+0x2a8>)
    a352:	781b      	ldrb	r3, [r3, #0]
    a354:	2b08      	cmp	r3, #8
    a356:	d100      	bne.n	a35a <set_trx_state+0x172>
    a358:	e08f      	b.n	a47a <set_trx_state+0x292>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    a35a:	2002      	movs	r0, #2
    a35c:	2103      	movs	r1, #3
    a35e:	4b56      	ldr	r3, [pc, #344]	; (a4b8 <set_trx_state+0x2d0>)
    a360:	4798      	blx	r3
			PAL_WAIT_1_US();
    a362:	2001      	movs	r0, #1
    a364:	4b59      	ldr	r3, [pc, #356]	; (a4cc <set_trx_state+0x2e4>)
    a366:	4798      	blx	r3
			break;
    a368:	e087      	b.n	a47a <set_trx_state+0x292>
		}
		break;

	case CMD_PLL_ON:
		switch (tal_trx_status) {
    a36a:	4b49      	ldr	r3, [pc, #292]	; (a490 <set_trx_state+0x2a8>)
    a36c:	781b      	ldrb	r3, [r3, #0]
    a36e:	2b08      	cmp	r3, #8
    a370:	d00a      	beq.n	a388 <set_trx_state+0x1a0>
    a372:	b2da      	uxtb	r2, r3
    a374:	2a08      	cmp	r2, #8
    a376:	d802      	bhi.n	a37e <set_trx_state+0x196>
    a378:	2b06      	cmp	r3, #6
    a37a:	d17e      	bne.n	a47a <set_trx_state+0x292>
    a37c:	e007      	b.n	a38e <set_trx_state+0x1a6>
    a37e:	2b16      	cmp	r3, #22
    a380:	d005      	beq.n	a38e <set_trx_state+0x1a6>
    a382:	2b19      	cmp	r3, #25
    a384:	d179      	bne.n	a47a <set_trx_state+0x292>
    a386:	e002      	b.n	a38e <set_trx_state+0x1a6>
		case PLL_ON:
			break;

		case TRX_OFF:
			switch_pll_on();
    a388:	4b51      	ldr	r3, [pc, #324]	; (a4d0 <set_trx_state+0x2e8>)
    a38a:	4798      	blx	r3
			break;
    a38c:	e075      	b.n	a47a <set_trx_state+0x292>

		case RX_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    a38e:	2002      	movs	r0, #2
    a390:	2109      	movs	r1, #9
    a392:	4b49      	ldr	r3, [pc, #292]	; (a4b8 <set_trx_state+0x2d0>)
    a394:	4798      	blx	r3
			PAL_WAIT_1_US();
    a396:	2001      	movs	r0, #1
    a398:	4b4c      	ldr	r3, [pc, #304]	; (a4cc <set_trx_state+0x2e4>)
    a39a:	4798      	blx	r3
			break;
    a39c:	e06d      	b.n	a47a <set_trx_state+0x292>
			break;
		}
		break;

	case CMD_FORCE_PLL_ON:
		switch (tal_trx_status) {
    a39e:	4b3c      	ldr	r3, [pc, #240]	; (a490 <set_trx_state+0x2a8>)
    a3a0:	781b      	ldrb	r3, [r3, #0]
    a3a2:	2b08      	cmp	r3, #8
    a3a4:	d002      	beq.n	a3ac <set_trx_state+0x1c4>
    a3a6:	2b09      	cmp	r3, #9
    a3a8:	d067      	beq.n	a47a <set_trx_state+0x292>
    a3aa:	e002      	b.n	a3b2 <set_trx_state+0x1ca>
		case TRX_OFF:
			switch_pll_on();
    a3ac:	4b48      	ldr	r3, [pc, #288]	; (a4d0 <set_trx_state+0x2e8>)
    a3ae:	4798      	blx	r3
			break;
    a3b0:	e063      	b.n	a47a <set_trx_state+0x292>

		case PLL_ON:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);
    a3b2:	2002      	movs	r0, #2
    a3b4:	2104      	movs	r1, #4
    a3b6:	4b40      	ldr	r3, [pc, #256]	; (a4b8 <set_trx_state+0x2d0>)
    a3b8:	4798      	blx	r3
			break;
    a3ba:	e05e      	b.n	a47a <set_trx_state+0x292>
		}
		break;

	case CMD_RX_ON:
		switch (tal_trx_status) {
    a3bc:	4b34      	ldr	r3, [pc, #208]	; (a490 <set_trx_state+0x2a8>)
    a3be:	781b      	ldrb	r3, [r3, #0]
    a3c0:	2b09      	cmp	r3, #9
    a3c2:	d009      	beq.n	a3d8 <set_trx_state+0x1f0>
    a3c4:	b2da      	uxtb	r2, r3
    a3c6:	2a09      	cmp	r2, #9
    a3c8:	d802      	bhi.n	a3d0 <set_trx_state+0x1e8>
    a3ca:	2b08      	cmp	r3, #8
    a3cc:	d00c      	beq.n	a3e8 <set_trx_state+0x200>
    a3ce:	e054      	b.n	a47a <set_trx_state+0x292>
    a3d0:	2b16      	cmp	r3, #22
    a3d2:	d001      	beq.n	a3d8 <set_trx_state+0x1f0>
    a3d4:	2b19      	cmp	r3, #25
    a3d6:	d150      	bne.n	a47a <set_trx_state+0x292>
			break;

		case PLL_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    a3d8:	2002      	movs	r0, #2
    a3da:	2106      	movs	r1, #6
    a3dc:	4b36      	ldr	r3, [pc, #216]	; (a4b8 <set_trx_state+0x2d0>)
    a3de:	4798      	blx	r3
			PAL_WAIT_1_US();
    a3e0:	2001      	movs	r0, #1
    a3e2:	4b3a      	ldr	r3, [pc, #232]	; (a4cc <set_trx_state+0x2e4>)
    a3e4:	4798      	blx	r3
			break;
    a3e6:	e048      	b.n	a47a <set_trx_state+0x292>

		case TRX_OFF:
			switch_pll_on();
    a3e8:	4b39      	ldr	r3, [pc, #228]	; (a4d0 <set_trx_state+0x2e8>)
    a3ea:	4798      	blx	r3
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    a3ec:	2002      	movs	r0, #2
    a3ee:	2106      	movs	r1, #6
    a3f0:	4b31      	ldr	r3, [pc, #196]	; (a4b8 <set_trx_state+0x2d0>)
    a3f2:	4798      	blx	r3
			PAL_WAIT_1_US();
    a3f4:	2001      	movs	r0, #1
    a3f6:	4b35      	ldr	r3, [pc, #212]	; (a4cc <set_trx_state+0x2e4>)
    a3f8:	4798      	blx	r3
			break;
    a3fa:	e03e      	b.n	a47a <set_trx_state+0x292>
			break;
		}
		break;

	case CMD_RX_AACK_ON:
		switch (tal_trx_status) {
    a3fc:	4b24      	ldr	r3, [pc, #144]	; (a490 <set_trx_state+0x2a8>)
    a3fe:	781b      	ldrb	r3, [r3, #0]
    a400:	2b08      	cmp	r3, #8
    a402:	d011      	beq.n	a428 <set_trx_state+0x240>
    a404:	b2da      	uxtb	r2, r3
    a406:	2a08      	cmp	r2, #8
    a408:	d802      	bhi.n	a410 <set_trx_state+0x228>
    a40a:	2b06      	cmp	r3, #6
    a40c:	d135      	bne.n	a47a <set_trx_state+0x292>
    a40e:	e003      	b.n	a418 <set_trx_state+0x230>
    a410:	2b09      	cmp	r3, #9
    a412:	d001      	beq.n	a418 <set_trx_state+0x230>
    a414:	2b19      	cmp	r3, #25
    a416:	d130      	bne.n	a47a <set_trx_state+0x292>
			break;

		case TX_ARET_ON:
		case PLL_ON:
		case RX_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    a418:	2002      	movs	r0, #2
    a41a:	2116      	movs	r1, #22
    a41c:	4b26      	ldr	r3, [pc, #152]	; (a4b8 <set_trx_state+0x2d0>)
    a41e:	4798      	blx	r3
			PAL_WAIT_1_US();
    a420:	2001      	movs	r0, #1
    a422:	4b2a      	ldr	r3, [pc, #168]	; (a4cc <set_trx_state+0x2e4>)
    a424:	4798      	blx	r3
			break;
    a426:	e028      	b.n	a47a <set_trx_state+0x292>

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
    a428:	4b29      	ldr	r3, [pc, #164]	; (a4d0 <set_trx_state+0x2e8>)
    a42a:	4798      	blx	r3
			                  * RX_AACK_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    a42c:	2002      	movs	r0, #2
    a42e:	2116      	movs	r1, #22
    a430:	4b21      	ldr	r3, [pc, #132]	; (a4b8 <set_trx_state+0x2d0>)
    a432:	4798      	blx	r3
			PAL_WAIT_1_US();
    a434:	2001      	movs	r0, #1
    a436:	4b25      	ldr	r3, [pc, #148]	; (a4cc <set_trx_state+0x2e4>)
    a438:	4798      	blx	r3
			break;
    a43a:	e01e      	b.n	a47a <set_trx_state+0x292>
			break;
		}
		break;

	case CMD_TX_ARET_ON:
		switch (tal_trx_status) {
    a43c:	4b14      	ldr	r3, [pc, #80]	; (a490 <set_trx_state+0x2a8>)
    a43e:	781b      	ldrb	r3, [r3, #0]
    a440:	2b08      	cmp	r3, #8
    a442:	d011      	beq.n	a468 <set_trx_state+0x280>
    a444:	b2da      	uxtb	r2, r3
    a446:	2a08      	cmp	r2, #8
    a448:	d802      	bhi.n	a450 <set_trx_state+0x268>
    a44a:	2b06      	cmp	r3, #6
    a44c:	d115      	bne.n	a47a <set_trx_state+0x292>
    a44e:	e003      	b.n	a458 <set_trx_state+0x270>
    a450:	2b09      	cmp	r3, #9
    a452:	d001      	beq.n	a458 <set_trx_state+0x270>
    a454:	2b16      	cmp	r3, #22
    a456:	d110      	bne.n	a47a <set_trx_state+0x292>
			break;

		case PLL_ON:
		case RX_ON:
		case RX_AACK_ON:
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    a458:	2002      	movs	r0, #2
    a45a:	2119      	movs	r1, #25
    a45c:	4b16      	ldr	r3, [pc, #88]	; (a4b8 <set_trx_state+0x2d0>)
    a45e:	4798      	blx	r3
			PAL_WAIT_1_US();
    a460:	2001      	movs	r0, #1
    a462:	4b1a      	ldr	r3, [pc, #104]	; (a4cc <set_trx_state+0x2e4>)
    a464:	4798      	blx	r3
			break;
    a466:	e008      	b.n	a47a <set_trx_state+0x292>

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
    a468:	4b19      	ldr	r3, [pc, #100]	; (a4d0 <set_trx_state+0x2e8>)
    a46a:	4798      	blx	r3
			                  * TX_ARET_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    a46c:	2002      	movs	r0, #2
    a46e:	2119      	movs	r1, #25
    a470:	4b11      	ldr	r3, [pc, #68]	; (a4b8 <set_trx_state+0x2d0>)
    a472:	4798      	blx	r3
			PAL_WAIT_1_US();
    a474:	2001      	movs	r0, #1
    a476:	4b15      	ldr	r3, [pc, #84]	; (a4cc <set_trx_state+0x2e4>)
    a478:	4798      	blx	r3
		Assert("trx command not handled" == 0);
		break;
	}

	do {
		tal_trx_status = /* (tal_trx_status_t) */ trx_bit_read(
    a47a:	4d16      	ldr	r5, [pc, #88]	; (a4d4 <set_trx_state+0x2ec>)
    a47c:	4c04      	ldr	r4, [pc, #16]	; (a490 <set_trx_state+0x2a8>)
    a47e:	2001      	movs	r0, #1
    a480:	211f      	movs	r1, #31
    a482:	2200      	movs	r2, #0
    a484:	47a8      	blx	r5
    a486:	7020      	strb	r0, [r4, #0]
				SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
    a488:	281f      	cmp	r0, #31
    a48a:	d0f8      	beq.n	a47e <set_trx_state+0x296>

	return tal_trx_status;
} /* set_trx_state() */
    a48c:	bd38      	pop	{r3, r4, r5, pc}
    a48e:	46c0      	nop			; (mov r8, r8)
    a490:	2000153c 	.word	0x2000153c
    a494:	20001544 	.word	0x20001544
    a498:	0000abc1 	.word	0x0000abc1
    a49c:	0000c1e9 	.word	0x0000c1e9
    a4a0:	40001800 	.word	0x40001800
    a4a4:	00000445 	.word	0x00000445
    a4a8:	20000008 	.word	0x20000008
    a4ac:	41004400 	.word	0x41004400
    a4b0:	0000bfed 	.word	0x0000bfed
    a4b4:	0000ab61 	.word	0x0000ab61
    a4b8:	0000c0e9 	.word	0x0000c0e9
    a4bc:	0000c20d 	.word	0x0000c20d
    a4c0:	0000a725 	.word	0x0000a725
    a4c4:	0000ac99 	.word	0x0000ac99
    a4c8:	0000f4f4 	.word	0x0000f4f4
    a4cc:	000001a9 	.word	0x000001a9
    a4d0:	0000a12d 	.word	0x0000a12d
    a4d4:	0000c1f5 	.word	0x0000c1f5

0000a4d8 <tal_task>:
 * - Checks and allocates the receive buffer.
 * - Processes the TAL incoming frame queue.
 * - Implements the TAL state machine.
 */
void tal_task(void)
{
    a4d8:	b508      	push	{r3, lr}
	/* Check if the receiver needs to be switched on. */
	if (tal_rx_on_required && (tal_state == TAL_IDLE)) {
    a4da:	4b1b      	ldr	r3, [pc, #108]	; (a548 <tal_task+0x70>)
    a4dc:	781b      	ldrb	r3, [r3, #0]
    a4de:	2b00      	cmp	r3, #0
    a4e0:	d014      	beq.n	a50c <tal_task+0x34>
    a4e2:	4b1a      	ldr	r3, [pc, #104]	; (a54c <tal_task+0x74>)
    a4e4:	781b      	ldrb	r3, [r3, #0]
    a4e6:	2b00      	cmp	r3, #0
    a4e8:	d110      	bne.n	a50c <tal_task+0x34>
		/* Check if a receive buffer has not been available before. */
		if (tal_rx_buffer == NULL) {
    a4ea:	4b19      	ldr	r3, [pc, #100]	; (a550 <tal_task+0x78>)
    a4ec:	681b      	ldr	r3, [r3, #0]
    a4ee:	2b00      	cmp	r3, #0
    a4f0:	d106      	bne.n	a500 <tal_task+0x28>
			tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    a4f2:	209c      	movs	r0, #156	; 0x9c
    a4f4:	4b17      	ldr	r3, [pc, #92]	; (a554 <tal_task+0x7c>)
    a4f6:	4798      	blx	r3
    a4f8:	4b15      	ldr	r3, [pc, #84]	; (a550 <tal_task+0x78>)
    a4fa:	6018      	str	r0, [r3, #0]
		}

		/* Check if buffer could be allocated */
		if (NULL != tal_rx_buffer) {
    a4fc:	2800      	cmp	r0, #0
    a4fe:	d005      	beq.n	a50c <tal_task+0x34>
			/*
			 * Note:
			 * This flag needs to be reset BEFORE the received is
			 * switched on.
			 */
			tal_rx_on_required = false;
    a500:	2200      	movs	r2, #0
    a502:	4b11      	ldr	r3, [pc, #68]	; (a548 <tal_task+0x70>)
    a504:	701a      	strb	r2, [r3, #0]
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    a506:	2016      	movs	r0, #22
    a508:	4b13      	ldr	r3, [pc, #76]	; (a558 <tal_task+0x80>)
    a50a:	4798      	blx	r3

	/*
	 * If the transceiver has received a frame and it has been placed
	 * into the queue of the TAL, the frame needs to be processed further.
	 */
	if (tal_incoming_frame_queue.size > 0) {
    a50c:	4b13      	ldr	r3, [pc, #76]	; (a55c <tal_task+0x84>)
    a50e:	7a1b      	ldrb	r3, [r3, #8]
    a510:	2b00      	cmp	r3, #0
    a512:	d007      	beq.n	a524 <tal_task+0x4c>
		buffer_t *rx_frame;

		/* Check if there are any pending data in the
		 * incoming_frame_queue. */
		rx_frame = qmm_queue_remove(&tal_incoming_frame_queue, NULL);
    a514:	4811      	ldr	r0, [pc, #68]	; (a55c <tal_task+0x84>)
    a516:	2100      	movs	r1, #0
    a518:	4b11      	ldr	r3, [pc, #68]	; (a560 <tal_task+0x88>)
    a51a:	4798      	blx	r3
		if (NULL != rx_frame) {
    a51c:	2800      	cmp	r0, #0
    a51e:	d001      	beq.n	a524 <tal_task+0x4c>
			process_incoming_frame(rx_frame);
    a520:	4b10      	ldr	r3, [pc, #64]	; (a564 <tal_task+0x8c>)
    a522:	4798      	blx	r3
		}
	}

	/* Handle the TAL state machines */
	switch (tal_state) {
    a524:	4b09      	ldr	r3, [pc, #36]	; (a54c <tal_task+0x74>)
    a526:	781b      	ldrb	r3, [r3, #0]
    a528:	2b03      	cmp	r3, #3
    a52a:	d006      	beq.n	a53a <tal_task+0x62>
    a52c:	2b05      	cmp	r3, #5
    a52e:	d007      	beq.n	a540 <tal_task+0x68>
    a530:	2b02      	cmp	r3, #2
    a532:	d107      	bne.n	a544 <tal_task+0x6c>
		/* Wait until state is changed to TAL_TX_DONE inside tx end ISR
		**/
		break;

	case TAL_TX_DONE:
		tx_done_handling(); /* see tal_tx.c */
    a534:	4b0c      	ldr	r3, [pc, #48]	; (a568 <tal_task+0x90>)
    a536:	4798      	blx	r3
		break;
    a538:	e004      	b.n	a544 <tal_task+0x6c>

#ifdef BEACON_SUPPORT
	case TAL_SLOTTED_CSMA:
		slotted_csma_state_handling(); /* see tal_slotted_csma.c */
    a53a:	4b0c      	ldr	r3, [pc, #48]	; (a56c <tal_task+0x94>)
    a53c:	4798      	blx	r3
		break;
    a53e:	e001      	b.n	a544 <tal_task+0x6c>
	case TAL_ED_RUNNING:
		/* Do nothing here. Wait until ED is completed. */
		break;

	case TAL_ED_DONE:
		ed_scan_done();
    a540:	4b0b      	ldr	r3, [pc, #44]	; (a570 <tal_task+0x98>)
    a542:	4798      	blx	r3
#endif /* (MAC_SCAN_ED_REQUEST_CONFIRM == 1) */
	default:
		Assert("tal_state is not handled" == 0);
		break;
	}
} /* tal_task() */
    a544:	bd08      	pop	{r3, pc}
    a546:	46c0      	nop			; (mov r8, r8)
    a548:	20001500 	.word	0x20001500
    a54c:	20001545 	.word	0x20001545
    a550:	200011d4 	.word	0x200011d4
    a554:	00009e71 	.word	0x00009e71
    a558:	0000a1e9 	.word	0x0000a1e9
    a55c:	20001504 	.word	0x20001504
    a560:	0000a0c5 	.word	0x0000a0c5
    a564:	0000b139 	.word	0x0000b139
    a568:	0000b899 	.word	0x0000b899
    a56c:	0000b799 	.word	0x0000b799
    a570:	0000a6a5 	.word	0x0000a6a5

0000a574 <trx_ed_irq_handler_cb>:
 *
 * This function handles an ED done interrupt from the transceiver.
 *
 */
static void trx_ed_irq_handler_cb(void)
{
    a574:	b508      	push	{r3, lr}
	uint8_t ed_value;
	trx_irq_reason_t trx_irq_cause;

	trx_irq_cause = /* (trx_irq_reason_t)*/ trx_reg_read(RG_IRQ_STATUS);
    a576:	200f      	movs	r0, #15
    a578:	4b0d      	ldr	r3, [pc, #52]	; (a5b0 <trx_ed_irq_handler_cb+0x3c>)
    a57a:	4798      	blx	r3

	if (trx_irq_cause & TRX_IRQ_4_CCA_ED_DONE) {
    a57c:	06c3      	lsls	r3, r0, #27
    a57e:	d516      	bpl.n	a5ae <trx_ed_irq_handler_cb+0x3a>
		/* Read the ED Value. */
		ed_value = trx_reg_read(RG_PHY_ED_LEVEL);
    a580:	2007      	movs	r0, #7
    a582:	4b0b      	ldr	r3, [pc, #44]	; (a5b0 <trx_ed_irq_handler_cb+0x3c>)
    a584:	4798      	blx	r3
		/*
		 * Update the peak ED value received, if greater than the
		 * previously
		 * read ED value.
		 */
		if (ed_value > max_ed_level) {
    a586:	4b0b      	ldr	r3, [pc, #44]	; (a5b4 <trx_ed_irq_handler_cb+0x40>)
    a588:	781b      	ldrb	r3, [r3, #0]
    a58a:	4283      	cmp	r3, r0
    a58c:	d201      	bcs.n	a592 <trx_ed_irq_handler_cb+0x1e>
			max_ed_level = ed_value;
    a58e:	4b09      	ldr	r3, [pc, #36]	; (a5b4 <trx_ed_irq_handler_cb+0x40>)
    a590:	7018      	strb	r0, [r3, #0]
		}

		sampler_counter--;
    a592:	4a09      	ldr	r2, [pc, #36]	; (a5b8 <trx_ed_irq_handler_cb+0x44>)
    a594:	6813      	ldr	r3, [r2, #0]
    a596:	3b01      	subs	r3, #1
    a598:	6013      	str	r3, [r2, #0]
		if (sampler_counter > 0) {
    a59a:	2b00      	cmp	r3, #0
    a59c:	d004      	beq.n	a5a8 <trx_ed_irq_handler_cb+0x34>
			/* write dummy value to start measurement */
			trx_reg_write(RG_PHY_ED_LEVEL, 0xFF);
    a59e:	2007      	movs	r0, #7
    a5a0:	21ff      	movs	r1, #255	; 0xff
    a5a2:	4b06      	ldr	r3, [pc, #24]	; (a5bc <trx_ed_irq_handler_cb+0x48>)
    a5a4:	4798      	blx	r3
    a5a6:	e002      	b.n	a5ae <trx_ed_irq_handler_cb+0x3a>
		} else {
			tal_state = TAL_ED_DONE;
    a5a8:	2205      	movs	r2, #5
    a5aa:	4b05      	ldr	r3, [pc, #20]	; (a5c0 <trx_ed_irq_handler_cb+0x4c>)
    a5ac:	701a      	strb	r2, [r3, #0]
#if (_DEBUG_ > 0)
	if (trx_irq_cause & (~(TRX_IRQ_0_PLL_LOCK | TRX_IRQ_4_CCA_ED_DONE))) {
		Assert("Unexpected interrupt" == 0);
	}
#endif
}
    a5ae:	bd08      	pop	{r3, pc}
    a5b0:	0000bfed 	.word	0x0000bfed
    a5b4:	200011dc 	.word	0x200011dc
    a5b8:	200011d8 	.word	0x200011d8
    a5bc:	0000c0e9 	.word	0x0000c0e9
    a5c0:	20001545 	.word	0x20001545

0000a5c4 <tal_ed_start>:
 *         TAL_BUSY - TAL is busy servicing the previous request from MAC
 *         TAL_TRX_ASLEEP - Transceiver is currently sleeping
 *         FAILURE otherwise
 */
retval_t tal_ed_start(uint8_t scan_duration)
{
    a5c4:	b570      	push	{r4, r5, r6, lr}
    a5c6:	1c04      	adds	r4, r0, #0
	/*
	 * Check if the TAL is in idle state. Only in idle state it can
	 * accept and ED request from the MAC.
	 */
	if (TAL_IDLE != tal_state) {
    a5c8:	4b29      	ldr	r3, [pc, #164]	; (a670 <tal_ed_start+0xac>)
    a5ca:	781b      	ldrb	r3, [r3, #0]
    a5cc:	2b00      	cmp	r3, #0
    a5ce:	d006      	beq.n	a5de <tal_ed_start+0x1a>
		if (tal_trx_status == TRX_SLEEP) {
    a5d0:	4b28      	ldr	r3, [pc, #160]	; (a674 <tal_ed_start+0xb0>)
    a5d2:	781b      	ldrb	r3, [r3, #0]
			return TAL_TRX_ASLEEP;
		} else {
			Assert("TAL is TAL_BUSY" == 0);
			return TAL_BUSY;
    a5d4:	2086      	movs	r0, #134	; 0x86
	/*
	 * Check if the TAL is in idle state. Only in idle state it can
	 * accept and ED request from the MAC.
	 */
	if (TAL_IDLE != tal_state) {
		if (tal_trx_status == TRX_SLEEP) {
    a5d6:	2b0f      	cmp	r3, #15
    a5d8:	d149      	bne.n	a66e <tal_ed_start+0xaa>
			return TAL_TRX_ASLEEP;
    a5da:	2081      	movs	r0, #129	; 0x81
    a5dc:	e047      	b.n	a66e <tal_ed_start+0xaa>

	/*
	 * Disable the transceiver interrupts to prevent frame reception
	 * while performing ED scan.
	 */
	pal_trx_irq_dis(); /* Disable transceiver main interrupt. */
    a5de:	2000      	movs	r0, #0
    a5e0:	2100      	movs	r1, #0
    a5e2:	4b25      	ldr	r3, [pc, #148]	; (a678 <tal_ed_start+0xb4>)
    a5e4:	4798      	blx	r3
	set_trx_state(CMD_FORCE_PLL_ON);
    a5e6:	2004      	movs	r0, #4
    a5e8:	4d24      	ldr	r5, [pc, #144]	; (a67c <tal_ed_start+0xb8>)
    a5ea:	47a8      	blx	r5
	trx_reg_read(RG_IRQ_STATUS);    /* Clear existing interrupts */
    a5ec:	200f      	movs	r0, #15
    a5ee:	4b24      	ldr	r3, [pc, #144]	; (a680 <tal_ed_start+0xbc>)
    a5f0:	4798      	blx	r3
	trx_bit_write(SR_RX_PDT_DIS, RX_DISABLE);
    a5f2:	2015      	movs	r0, #21
    a5f4:	2180      	movs	r1, #128	; 0x80
    a5f6:	2207      	movs	r2, #7
    a5f8:	2301      	movs	r3, #1
    a5fa:	4e22      	ldr	r6, [pc, #136]	; (a684 <tal_ed_start+0xc0>)
    a5fc:	47b0      	blx	r6
	trx_irq_init((FUNC_PTR)trx_ed_irq_handler_cb);
    a5fe:	4822      	ldr	r0, [pc, #136]	; (a688 <tal_ed_start+0xc4>)
    a600:	4b22      	ldr	r3, [pc, #136]	; (a68c <tal_ed_start+0xc8>)
    a602:	4798      	blx	r3
	trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE); /* enable
    a604:	200e      	movs	r0, #14
    a606:	21ff      	movs	r1, #255	; 0xff
    a608:	2200      	movs	r2, #0
    a60a:	2310      	movs	r3, #16
    a60c:	47b0      	blx	r6
	                                                    * interrupt */
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    a60e:	2000      	movs	r0, #0
    a610:	2100      	movs	r1, #0
    a612:	4b1f      	ldr	r3, [pc, #124]	; (a690 <tal_ed_start+0xcc>)
    a614:	4798      	blx	r3

	/* Make sure that receiver is switched on. */
	if (set_trx_state(CMD_RX_ON) != RX_ON) {
    a616:	2006      	movs	r0, #6
    a618:	47a8      	blx	r5
    a61a:	2806      	cmp	r0, #6
    a61c:	d012      	beq.n	a644 <tal_ed_start+0x80>
		/* Restore previous configuration */
		trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    a61e:	2015      	movs	r0, #21
    a620:	2180      	movs	r1, #128	; 0x80
    a622:	2207      	movs	r2, #7
    a624:	2300      	movs	r3, #0
    a626:	4c17      	ldr	r4, [pc, #92]	; (a684 <tal_ed_start+0xc0>)
    a628:	47a0      	blx	r4
		trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    a62a:	481a      	ldr	r0, [pc, #104]	; (a694 <tal_ed_start+0xd0>)
    a62c:	4b17      	ldr	r3, [pc, #92]	; (a68c <tal_ed_start+0xc8>)
    a62e:	4798      	blx	r3
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT); /* enable
    a630:	200e      	movs	r0, #14
    a632:	210c      	movs	r1, #12
    a634:	4b18      	ldr	r3, [pc, #96]	; (a698 <tal_ed_start+0xd4>)
    a636:	4798      	blx	r3
		                                              * TRX_END
		                                              * interrupt */
		pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    a638:	2000      	movs	r0, #0
    a63a:	2100      	movs	r1, #0
    a63c:	4b14      	ldr	r3, [pc, #80]	; (a690 <tal_ed_start+0xcc>)
    a63e:	4798      	blx	r3

		return FAILURE;
    a640:	2085      	movs	r0, #133	; 0x85
    a642:	e014      	b.n	a66e <tal_ed_start+0xaa>
	}

	/* write dummy value to start measurement */
	trx_reg_write(RG_PHY_ED_LEVEL, 0xFF);
    a644:	2007      	movs	r0, #7
    a646:	21ff      	movs	r1, #255	; 0xff
    a648:	4b13      	ldr	r3, [pc, #76]	; (a698 <tal_ed_start+0xd4>)
    a64a:	4798      	blx	r3

	/* Perform ED in TAL_ED_RUNNING state. */
	tal_state = TAL_ED_RUNNING;
    a64c:	2204      	movs	r2, #4
    a64e:	4b08      	ldr	r3, [pc, #32]	; (a670 <tal_ed_start+0xac>)
    a650:	701a      	strb	r2, [r3, #0]

	max_ed_level = 0; /* reset max value */
    a652:	2200      	movs	r2, #0
    a654:	4b11      	ldr	r3, [pc, #68]	; (a69c <tal_ed_start+0xd8>)
    a656:	701a      	strb	r2, [r3, #0]

	sampler_counter = CALCULATE_SYMBOL_TIME_SCAN_DURATION(scan_duration) /
    a658:	23f0      	movs	r3, #240	; 0xf0
    a65a:	009b      	lsls	r3, r3, #2
    a65c:	40a3      	lsls	r3, r4
    a65e:	1c1c      	adds	r4, r3, #0
    a660:	23f0      	movs	r3, #240	; 0xf0
    a662:	009b      	lsls	r3, r3, #2
    a664:	18e4      	adds	r4, r4, r3
    a666:	08e4      	lsrs	r4, r4, #3
    a668:	4b0d      	ldr	r3, [pc, #52]	; (a6a0 <tal_ed_start+0xdc>)
    a66a:	601c      	str	r4, [r3, #0]
			ED_SAMPLE_DURATION_SYM;

	return MAC_SUCCESS;
    a66c:	2000      	movs	r0, #0
}
    a66e:	bd70      	pop	{r4, r5, r6, pc}
    a670:	20001545 	.word	0x20001545
    a674:	2000153c 	.word	0x2000153c
    a678:	00000465 	.word	0x00000465
    a67c:	0000a1e9 	.word	0x0000a1e9
    a680:	0000bfed 	.word	0x0000bfed
    a684:	0000c20d 	.word	0x0000c20d
    a688:	0000a575 	.word	0x0000a575
    a68c:	0000c1e9 	.word	0x0000c1e9
    a690:	00000445 	.word	0x00000445
    a694:	0000ab61 	.word	0x0000ab61
    a698:	0000c0e9 	.word	0x0000c0e9
    a69c:	200011dc 	.word	0x200011dc
    a6a0:	200011d8 	.word	0x200011d8

0000a6a4 <ed_scan_done>:
 * tal_ed_end_cb().
 *
 * \param parameter unused callback parameter
 */
void ed_scan_done(void)
{
    a6a4:	b510      	push	{r4, lr}
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    a6a6:	2015      	movs	r0, #21
    a6a8:	2180      	movs	r1, #128	; 0x80
    a6aa:	2207      	movs	r2, #7
    a6ac:	2300      	movs	r3, #0
    a6ae:	4c13      	ldr	r4, [pc, #76]	; (a6fc <ed_scan_done+0x58>)
    a6b0:	47a0      	blx	r4
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    a6b2:	4813      	ldr	r0, [pc, #76]	; (a700 <ed_scan_done+0x5c>)
    a6b4:	4b13      	ldr	r3, [pc, #76]	; (a704 <ed_scan_done+0x60>)
    a6b6:	4798      	blx	r3
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT); /* enable TRX_END
    a6b8:	200e      	movs	r0, #14
    a6ba:	210c      	movs	r1, #12
    a6bc:	4b12      	ldr	r3, [pc, #72]	; (a708 <ed_scan_done+0x64>)
    a6be:	4798      	blx	r3
	                                              * interrupt */
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    a6c0:	2000      	movs	r0, #0
    a6c2:	2100      	movs	r1, #0
    a6c4:	4b11      	ldr	r3, [pc, #68]	; (a70c <ed_scan_done+0x68>)
    a6c6:	4798      	blx	r3

	tal_state = TAL_IDLE; /* ed scan is done */
    a6c8:	2200      	movs	r2, #0
    a6ca:	4b11      	ldr	r3, [pc, #68]	; (a710 <ed_scan_done+0x6c>)
    a6cc:	701a      	strb	r2, [r3, #0]
	set_trx_state(CMD_RX_AACK_ON);
    a6ce:	2016      	movs	r0, #22
    a6d0:	4b10      	ldr	r3, [pc, #64]	; (a714 <ed_scan_done+0x70>)
    a6d2:	4798      	blx	r3

	/*
	 * Scale ED result.
	 * Clip values to 0xFF if > -35dBm
	 */
	if (max_ed_level > CLIP_VALUE_REG) {
    a6d4:	4b10      	ldr	r3, [pc, #64]	; (a718 <ed_scan_done+0x74>)
    a6d6:	781b      	ldrb	r3, [r3, #0]
    a6d8:	2b38      	cmp	r3, #56	; 0x38
    a6da:	d903      	bls.n	a6e4 <ed_scan_done+0x40>
		max_ed_level = 0xFF;
    a6dc:	22ff      	movs	r2, #255	; 0xff
    a6de:	4b0e      	ldr	r3, [pc, #56]	; (a718 <ed_scan_done+0x74>)
    a6e0:	701a      	strb	r2, [r3, #0]
    a6e2:	e006      	b.n	a6f2 <ed_scan_done+0x4e>
	} else {
		max_ed_level
			= (uint8_t)(((uint16_t)max_ed_level *
    a6e4:	0218      	lsls	r0, r3, #8
    a6e6:	1ac0      	subs	r0, r0, r3
				0xFF) / CLIP_VALUE_REG);
    a6e8:	2138      	movs	r1, #56	; 0x38
    a6ea:	4b0c      	ldr	r3, [pc, #48]	; (a71c <ed_scan_done+0x78>)
    a6ec:	4798      	blx	r3
	 */
	if (max_ed_level > CLIP_VALUE_REG) {
		max_ed_level = 0xFF;
	} else {
		max_ed_level
			= (uint8_t)(((uint16_t)max_ed_level *
    a6ee:	4b0a      	ldr	r3, [pc, #40]	; (a718 <ed_scan_done+0x74>)
    a6f0:	7018      	strb	r0, [r3, #0]
				0xFF) / CLIP_VALUE_REG);
	}
#endif
	tal_ed_end_cb(max_ed_level);
    a6f2:	4b09      	ldr	r3, [pc, #36]	; (a718 <ed_scan_done+0x74>)
    a6f4:	7818      	ldrb	r0, [r3, #0]
    a6f6:	4b0a      	ldr	r3, [pc, #40]	; (a720 <ed_scan_done+0x7c>)
    a6f8:	4798      	blx	r3
}
    a6fa:	bd10      	pop	{r4, pc}
    a6fc:	0000c20d 	.word	0x0000c20d
    a700:	0000ab61 	.word	0x0000ab61
    a704:	0000c1e9 	.word	0x0000c1e9
    a708:	0000c0e9 	.word	0x0000c0e9
    a70c:	00000445 	.word	0x00000445
    a710:	20001545 	.word	0x20001545
    a714:	0000a1e9 	.word	0x0000a1e9
    a718:	200011dc 	.word	0x200011dc
    a71c:	0000ce31 	.word	0x0000ce31
    a720:	00008ec5 	.word	0x00008ec5

0000a724 <trx_config>:
 * \brief Configures the transceiver
 *
 * This function is called to configure the transceiver after reset.
 */
void trx_config(void)
{
    a724:	b570      	push	{r4, r5, r6, lr}
	/* Set pin driver strength */
	trx_bit_write(SR_CLKM_SHA_SEL, CLKM_SHA_DISABLE);
    a726:	2003      	movs	r0, #3
    a728:	2108      	movs	r1, #8
    a72a:	2203      	movs	r2, #3
    a72c:	2300      	movs	r3, #0
    a72e:	4c1f      	ldr	r4, [pc, #124]	; (a7ac <trx_config+0x88>)
    a730:	47a0      	blx	r4
	trx_bit_write(SR_CLKM_CTRL, CLKM_1MHZ);
    a732:	2003      	movs	r0, #3
    a734:	2107      	movs	r1, #7
    a736:	2200      	movs	r2, #0
    a738:	2301      	movs	r3, #1
    a73a:	47a0      	blx	r4
	 */

	/*
	 * Init the SEED value of the CSMA backoff algorithm.
	 */
	uint16_t rand_value = (uint16_t)rand();
    a73c:	4b1c      	ldr	r3, [pc, #112]	; (a7b0 <trx_config+0x8c>)
    a73e:	4798      	blx	r3
    a740:	1c06      	adds	r6, r0, #0
	trx_reg_write(RG_CSMA_SEED_0, (uint8_t)rand_value);
    a742:	b2c1      	uxtb	r1, r0
    a744:	202d      	movs	r0, #45	; 0x2d
    a746:	4d1b      	ldr	r5, [pc, #108]	; (a7b4 <trx_config+0x90>)
    a748:	47a8      	blx	r5
	trx_bit_write(SR_CSMA_SEED_1, (uint8_t)(rand_value >> 8));
    a74a:	b2b6      	uxth	r6, r6
    a74c:	0a33      	lsrs	r3, r6, #8
    a74e:	202e      	movs	r0, #46	; 0x2e
    a750:	2107      	movs	r1, #7
    a752:	2200      	movs	r2, #0
    a754:	47a0      	blx	r4
	/*
	 * Since the TAL is supporting 802.15.4-2006,
	 * frames with version number 0 (compatible to 802.15.4-2003) and
	 * with version number 1 (compatible to 802.15.4-2006) are acknowledged.
	 */
	trx_bit_write(SR_AACK_FVN_MODE, FRAME_VERSION_01);
    a756:	202e      	movs	r0, #46	; 0x2e
    a758:	21c0      	movs	r1, #192	; 0xc0
    a75a:	2206      	movs	r2, #6
    a75c:	2301      	movs	r3, #1
    a75e:	47a0      	blx	r4
	trx_bit_write(SR_AACK_SET_PD, SET_PD); /* ACKs for data requests,
    a760:	202e      	movs	r0, #46	; 0x2e
    a762:	2120      	movs	r1, #32
    a764:	2205      	movs	r2, #5
    a766:	2301      	movs	r3, #1
    a768:	47a0      	blx	r4
	                                        * indicate pending data */
	trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /* Enable
    a76a:	200c      	movs	r0, #12
    a76c:	2180      	movs	r1, #128	; 0x80
    a76e:	2207      	movs	r2, #7
    a770:	2301      	movs	r3, #1
    a772:	47a0      	blx	r4
	                                                      * buffer
	                                                      * protection
	                                                      * mode */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT); /* The TRX_END
    a774:	200e      	movs	r0, #14
    a776:	210c      	movs	r1, #12
    a778:	47a8      	blx	r5
	                                              * interrupt of the
	                                              * transceiver is
	                                              * enabled. */
	trx_reg_write(RG_TRX_RPC, 0xFF); /* RPC feature configuration. */
    a77a:	2016      	movs	r0, #22
    a77c:	21ff      	movs	r1, #255	; 0xff
    a77e:	47a8      	blx	r5

#if (ANTENNA_DIVERSITY == 1)
	/* Use antenna diversity */
	trx_bit_write(SR_ANT_CTRL, ANTENNA_DEFAULT);
    a780:	200d      	movs	r0, #13
    a782:	2103      	movs	r1, #3
    a784:	2200      	movs	r2, #0
    a786:	2301      	movs	r3, #1
    a788:	47a0      	blx	r4
	trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_ENABLE);
    a78a:	200a      	movs	r0, #10
    a78c:	210f      	movs	r1, #15
    a78e:	2200      	movs	r2, #0
    a790:	2303      	movs	r3, #3
    a792:	47a0      	blx	r4
	trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_ENABLE);
    a794:	200d      	movs	r0, #13
    a796:	2108      	movs	r1, #8
    a798:	2203      	movs	r2, #3
    a79a:	2301      	movs	r3, #1
    a79c:	47a0      	blx	r4
	trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    a79e:	200d      	movs	r0, #13
    a7a0:	2104      	movs	r1, #4
    a7a2:	2202      	movs	r2, #2
    a7a4:	2301      	movs	r3, #1
    a7a6:	47a0      	blx	r4

#ifdef EXT_RF_FRONT_END_CTRL
	/* Enable RF front end control */
	trx_bit_write(SR_PA_EXT_EN, 1);
#endif
}
    a7a8:	bd70      	pop	{r4, r5, r6, pc}
    a7aa:	46c0      	nop			; (mov r8, r8)
    a7ac:	0000c20d 	.word	0x0000c20d
    a7b0:	0000d3d1 	.word	0x0000d3d1
    a7b4:	0000c0e9 	.word	0x0000c0e9

0000a7b8 <tal_generate_rand_seed>:
 * value and restoring this state after finishing the sequence.
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
    a7b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a7ba:	4647      	mov	r7, r8
    a7bc:	b480      	push	{r7}
	uint16_t seed = 0;
	uint8_t cur_random_val = 0;

	/* RPC could influence the randomness; therefore disable it here. */
	uint8_t previous_RPC_value = trx_reg_read(RG_TRX_RPC);
    a7be:	2016      	movs	r0, #22
    a7c0:	4b1f      	ldr	r3, [pc, #124]	; (a840 <tal_generate_rand_seed+0x88>)
    a7c2:	4798      	blx	r3
    a7c4:	4680      	mov	r8, r0
	trx_reg_write(RG_TRX_RPC, 0xC1);
    a7c6:	2016      	movs	r0, #22
    a7c8:	21c1      	movs	r1, #193	; 0xc1
    a7ca:	4b1e      	ldr	r3, [pc, #120]	; (a844 <tal_generate_rand_seed+0x8c>)
    a7cc:	4798      	blx	r3

	/*
	 * We need to disable TRX IRQs while generating random values in RX_ON,
	 * we do not want to receive frames at this point of time at all.
	 */
	ENTER_TRX_REGION();
    a7ce:	2000      	movs	r0, #0
    a7d0:	2100      	movs	r1, #0
    a7d2:	4b1d      	ldr	r3, [pc, #116]	; (a848 <tal_generate_rand_seed+0x90>)
    a7d4:	4798      	blx	r3

	/* Ensure that PLL has locked and receive mode is reached. */
	tal_trx_status_t trx_state;
	do {
		trx_state = set_trx_state(CMD_RX_ON);
    a7d6:	4c1d      	ldr	r4, [pc, #116]	; (a84c <tal_generate_rand_seed+0x94>)
    a7d8:	2006      	movs	r0, #6
    a7da:	47a0      	blx	r4
	} while (trx_state != RX_ON);
    a7dc:	2806      	cmp	r0, #6
    a7de:	d1fb      	bne.n	a7d8 <tal_generate_rand_seed+0x20>

	/* Ensure that register bit RX_PDT_DIS is set to 0. */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    a7e0:	2015      	movs	r0, #21
    a7e2:	2180      	movs	r1, #128	; 0x80
    a7e4:	2207      	movs	r2, #7
    a7e6:	2300      	movs	r3, #0
    a7e8:	4c19      	ldr	r4, [pc, #100]	; (a850 <tal_generate_rand_seed+0x98>)
    a7ea:	47a0      	blx	r4
    a7ec:	2408      	movs	r4, #8
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
	uint16_t seed = 0;
    a7ee:	2500      	movs	r5, #0
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    a7f0:	4f18      	ldr	r7, [pc, #96]	; (a854 <tal_generate_rand_seed+0x9c>)
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    a7f2:	4e19      	ldr	r6, [pc, #100]	; (a858 <tal_generate_rand_seed+0xa0>)
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    a7f4:	2006      	movs	r0, #6
    a7f6:	2160      	movs	r1, #96	; 0x60
    a7f8:	2205      	movs	r2, #5
    a7fa:	47b8      	blx	r7
		seed = seed << 2;
    a7fc:	00ad      	lsls	r5, r5, #2
    a7fe:	b2ad      	uxth	r5, r5
		seed |= cur_random_val;
    a800:	4305      	orrs	r5, r0
    a802:	b2ad      	uxth	r5, r5
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    a804:	2001      	movs	r0, #1
    a806:	47b0      	blx	r6
    a808:	3c01      	subs	r4, #1
    a80a:	b2e4      	uxtb	r4, r4

	/*
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
    a80c:	2c00      	cmp	r4, #0
    a80e:	d1f1      	bne.n	a7f4 <tal_generate_rand_seed+0x3c>
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
	}

	set_trx_state(CMD_FORCE_TRX_OFF);
    a810:	2003      	movs	r0, #3
    a812:	4b0e      	ldr	r3, [pc, #56]	; (a84c <tal_generate_rand_seed+0x94>)
    a814:	4798      	blx	r3

	/*
	 * Now we need to clear potential pending TRX IRQs and
	 * enable the TRX IRQs again.
	 */
	trx_reg_read(RG_IRQ_STATUS);
    a816:	200f      	movs	r0, #15
    a818:	4b09      	ldr	r3, [pc, #36]	; (a840 <tal_generate_rand_seed+0x88>)
    a81a:	4798      	blx	r3
    a81c:	2201      	movs	r2, #1
    a81e:	4b0f      	ldr	r3, [pc, #60]	; (a85c <tal_generate_rand_seed+0xa4>)
    a820:	611a      	str	r2, [r3, #16]
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION();
    a822:	2000      	movs	r0, #0
    a824:	2100      	movs	r1, #0
    a826:	4b0e      	ldr	r3, [pc, #56]	; (a860 <tal_generate_rand_seed+0xa8>)
    a828:	4798      	blx	r3

	/* Set the seed for the random number generator. */
	srand(seed);
    a82a:	1c28      	adds	r0, r5, #0
    a82c:	4b0d      	ldr	r3, [pc, #52]	; (a864 <tal_generate_rand_seed+0xac>)
    a82e:	4798      	blx	r3

	/* Restore RPC settings. */
	trx_reg_write(RG_TRX_RPC, previous_RPC_value);
    a830:	2016      	movs	r0, #22
    a832:	4641      	mov	r1, r8
    a834:	4b03      	ldr	r3, [pc, #12]	; (a844 <tal_generate_rand_seed+0x8c>)
    a836:	4798      	blx	r3
}
    a838:	bc04      	pop	{r2}
    a83a:	4690      	mov	r8, r2
    a83c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a83e:	46c0      	nop			; (mov r8, r8)
    a840:	0000bfed 	.word	0x0000bfed
    a844:	0000c0e9 	.word	0x0000c0e9
    a848:	00000465 	.word	0x00000465
    a84c:	0000a1e9 	.word	0x0000a1e9
    a850:	0000c20d 	.word	0x0000c20d
    a854:	0000c1f5 	.word	0x0000c1f5
    a858:	000001a9 	.word	0x000001a9
    a85c:	40001800 	.word	0x40001800
    a860:	00000445 	.word	0x00000445
    a864:	0000d371 	.word	0x0000d371

0000a868 <internal_tal_reset>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
    a868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a86a:	1c07      	adds	r7, r0, #0
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a86c:	4d21      	ldr	r5, [pc, #132]	; (a8f4 <internal_tal_reset+0x8c>)
    a86e:	2380      	movs	r3, #128	; 0x80
    a870:	035b      	lsls	r3, r3, #13
    a872:	616b      	str	r3, [r5, #20]
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	/* trx might sleep, so wake it up */
	TRX_SLP_TR_LOW();
	pal_timer_delay(SLEEP_TO_TRX_OFF_TYP_US);
    a874:	20d2      	movs	r0, #210	; 0xd2
    a876:	4c20      	ldr	r4, [pc, #128]	; (a8f8 <internal_tal_reset+0x90>)
    a878:	47a0      	blx	r4
    a87a:	3580      	adds	r5, #128	; 0x80
    a87c:	2680      	movs	r6, #128	; 0x80
    a87e:	0236      	lsls	r6, r6, #8
    a880:	616e      	str	r6, [r5, #20]

	/* Apply reset pulse */
	TRX_RST_LOW();
	pal_timer_delay(RST_PULSE_WIDTH_US);
    a882:	200a      	movs	r0, #10
    a884:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a886:	61ae      	str	r6, [r5, #24]
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a888:	2064      	movs	r0, #100	; 0x64
    a88a:	47a0      	blx	r4

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a88c:	2001      	movs	r0, #1
    a88e:	211f      	movs	r1, #31
    a890:	2200      	movs	r2, #0
    a892:	4b1a      	ldr	r3, [pc, #104]	; (a8fc <internal_tal_reset+0x94>)
    a894:	4798      	blx	r3
    a896:	1c03      	adds	r3, r0, #0
    a898:	240a      	movs	r4, #10
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a89a:	4e17      	ldr	r6, [pc, #92]	; (a8f8 <internal_tal_reset+0x90>)

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a89c:	4d17      	ldr	r5, [pc, #92]	; (a8fc <internal_tal_reset+0x94>)
    a89e:	e00a      	b.n	a8b6 <internal_tal_reset+0x4e>
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a8a0:	2064      	movs	r0, #100	; 0x64
    a8a2:	47b0      	blx	r6

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a8a4:	2001      	movs	r0, #1
    a8a6:	211f      	movs	r1, #31
    a8a8:	2200      	movs	r2, #0
    a8aa:	47a8      	blx	r5
    a8ac:	1c03      	adds	r3, r0, #0
    a8ae:	3c01      	subs	r4, #1
    a8b0:	b2e4      	uxtb	r4, r4

		/* Wait not more than max. value of TR2. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
    a8b2:	2c00      	cmp	r4, #0
    a8b4:	d01b      	beq.n	a8ee <internal_tal_reset+0x86>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    a8b6:	2b08      	cmp	r3, #8
    a8b8:	d1f2      	bne.n	a8a0 <internal_tal_reset+0x38>

	tal_trx_status = TRX_OFF;
    a8ba:	2208      	movs	r2, #8
    a8bc:	4b10      	ldr	r3, [pc, #64]	; (a900 <internal_tal_reset+0x98>)
    a8be:	701a      	strb	r2, [r3, #0]

#ifdef STB_ON_SAL
#if (SAL_TYPE == AT86RF2xx)
	stb_restart();
    a8c0:	4b10      	ldr	r3, [pc, #64]	; (a904 <internal_tal_reset+0x9c>)
    a8c2:	4798      	blx	r3

	/*
	 * Generate a seed for the random number generator in function rand().
	 * This is required (for example) as seed for the CSMA-CA algorithm.
	 */
	tal_generate_rand_seed();
    a8c4:	4b10      	ldr	r3, [pc, #64]	; (a908 <internal_tal_reset+0xa0>)
    a8c6:	4798      	blx	r3

	/* Configure the transceiver register values. */
	trx_config();
    a8c8:	4b10      	ldr	r3, [pc, #64]	; (a90c <internal_tal_reset+0xa4>)
    a8ca:	4798      	blx	r3

	if (set_default_pib) {
    a8cc:	2f00      	cmp	r7, #0
    a8ce:	d001      	beq.n	a8d4 <internal_tal_reset+0x6c>
		/* Set the default PIB values */
		init_tal_pib(); /* implementation can be found in 'tal_pib.c' */
    a8d0:	4b0f      	ldr	r3, [pc, #60]	; (a910 <internal_tal_reset+0xa8>)
    a8d2:	4798      	blx	r3

	/*
	 * Write all PIB values to the transceiver
	 * that are needed by the transceiver itself.
	 */
	write_all_tal_pib_to_trx(); /* implementation can be found in
    a8d4:	4b0f      	ldr	r3, [pc, #60]	; (a914 <internal_tal_reset+0xac>)
    a8d6:	4798      	blx	r3
	                             *'tal_pib.c' */

	/* Reset TAL variables. */
	tal_state = TAL_IDLE;
    a8d8:	2300      	movs	r3, #0
    a8da:	4a0f      	ldr	r2, [pc, #60]	; (a918 <internal_tal_reset+0xb0>)
    a8dc:	7013      	strb	r3, [r2, #0]

#ifdef BEACON_SUPPORT
	tal_csma_state = CSMA_IDLE;
    a8de:	4a0f      	ldr	r2, [pc, #60]	; (a91c <internal_tal_reset+0xb4>)
    a8e0:	7013      	strb	r3, [r2, #0]
#endif  /* BEACON_SUPPORT */

#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	tal_beacon_transmission = false;
    a8e2:	4a0f      	ldr	r2, [pc, #60]	; (a920 <internal_tal_reset+0xb8>)
    a8e4:	7013      	strb	r3, [r2, #0]
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;
    a8e6:	4a0f      	ldr	r2, [pc, #60]	; (a924 <internal_tal_reset+0xbc>)
    a8e8:	7013      	strb	r3, [r2, #0]

	return MAC_SUCCESS;
    a8ea:	2000      	movs	r0, #0
    a8ec:	e000      	b.n	a8f0 <internal_tal_reset+0x88>
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
	if (trx_reset() != MAC_SUCCESS) {
		return FAILURE;
    a8ee:	2085      	movs	r0, #133	; 0x85
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;

	return MAC_SUCCESS;
}
    a8f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a8f2:	46c0      	nop			; (mov r8, r8)
    a8f4:	41004400 	.word	0x41004400
    a8f8:	000001a9 	.word	0x000001a9
    a8fc:	0000c1f5 	.word	0x0000c1f5
    a900:	2000153c 	.word	0x2000153c
    a904:	0000a121 	.word	0x0000a121
    a908:	0000a7b9 	.word	0x0000a7b9
    a90c:	0000a725 	.word	0x0000a725
    a910:	0000abdd 	.word	0x0000abdd
    a914:	0000ac99 	.word	0x0000ac99
    a918:	20001545 	.word	0x20001545
    a91c:	20001514 	.word	0x20001514
    a920:	2000150d 	.word	0x2000150d
    a924:	20001500 	.word	0x20001500

0000a928 <tal_init>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
retval_t tal_init(void)
{
    a928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a92a:	464f      	mov	r7, r9
    a92c:	4646      	mov	r6, r8
    a92e:	b4c0      	push	{r6, r7}
	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
    a930:	4b4e      	ldr	r3, [pc, #312]	; (aa6c <tal_init+0x144>)
    a932:	4798      	blx	r3
		return FAILURE;
    a934:	2685      	movs	r6, #133	; 0x85
 *         FAILURE otherwise
 */
retval_t tal_init(void)
{
	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
    a936:	2800      	cmp	r0, #0
    a938:	d000      	beq.n	a93c <tal_init+0x14>
    a93a:	e091      	b.n	aa60 <tal_init+0x138>
    a93c:	4b4c      	ldr	r3, [pc, #304]	; (aa70 <tal_init+0x148>)
    a93e:	1c1c      	adds	r4, r3, #0
    a940:	3480      	adds	r4, #128	; 0x80
    a942:	2580      	movs	r5, #128	; 0x80
    a944:	022d      	lsls	r5, r5, #8
    a946:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a948:	2280      	movs	r2, #128	; 0x80
    a94a:	0352      	lsls	r2, r2, #13
    a94c:	615a      	str	r2, [r3, #20]

	TRX_RST_HIGH();
	TRX_SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	pal_timer_delay(P_ON_TO_CLKM_AVAILABLE_TYP_US);
    a94e:	20a5      	movs	r0, #165	; 0xa5
    a950:	0040      	lsls	r0, r0, #1
    a952:	4e48      	ldr	r6, [pc, #288]	; (aa74 <tal_init+0x14c>)
    a954:	47b0      	blx	r6
    a956:	6165      	str	r5, [r4, #20]

	/* Apply reset pulse */
	TRX_RST_LOW();
	pal_timer_delay(RST_PULSE_WIDTH_US);
    a958:	200a      	movs	r0, #10
    a95a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a95c:	61a5      	str	r5, [r4, #24]
    a95e:	240a      	movs	r4, #10
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
			return FAILURE;
		}

		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a960:	4e44      	ldr	r6, [pc, #272]	; (aa74 <tal_init+0x14c>)
		poll_counter++;

		/* Check if AT86RF233 is connected; omit manufacturer id check
		**/
	} while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    a962:	4d45      	ldr	r5, [pc, #276]	; (aa78 <tal_init+0x150>)
    a964:	e003      	b.n	a96e <tal_init+0x46>
    a966:	3c01      	subs	r4, #1
    a968:	b2e4      	uxtb	r4, r4
	TRX_RST_HIGH();

#if !(defined FPGA_EMULATION)
	do {
		/* Wait not more than max. value of TR1. */
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
    a96a:	2c00      	cmp	r4, #0
    a96c:	d06a      	beq.n	aa44 <tal_init+0x11c>
			return FAILURE;
		}

		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a96e:	2064      	movs	r0, #100	; 0x64
    a970:	47b0      	blx	r6
		poll_counter++;

		/* Check if AT86RF233 is connected; omit manufacturer id check
		**/
	} while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    a972:	201c      	movs	r0, #28
    a974:	47a8      	blx	r5
    a976:	280b      	cmp	r0, #11
    a978:	d1f5      	bne.n	a966 <tal_init+0x3e>
#endif  /* !defined FPGA_EMULATION */

	/* Verify that TRX_OFF can be written */
	trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    a97a:	2002      	movs	r0, #2
    a97c:	2108      	movs	r1, #8
    a97e:	4b3f      	ldr	r3, [pc, #252]	; (aa7c <tal_init+0x154>)
    a980:	4798      	blx	r3

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a982:	2064      	movs	r0, #100	; 0x64
    a984:	4b3b      	ldr	r3, [pc, #236]	; (aa74 <tal_init+0x14c>)
    a986:	4798      	blx	r3

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a988:	2001      	movs	r0, #1
    a98a:	211f      	movs	r1, #31
    a98c:	2200      	movs	r2, #0
    a98e:	4b3c      	ldr	r3, [pc, #240]	; (aa80 <tal_init+0x158>)
    a990:	4798      	blx	r3
    a992:	240a      	movs	r4, #10

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a994:	4e37      	ldr	r6, [pc, #220]	; (aa74 <tal_init+0x14c>)

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a996:	4d3a      	ldr	r5, [pc, #232]	; (aa80 <tal_init+0x158>)
    a998:	e009      	b.n	a9ae <tal_init+0x86>

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    a99a:	2064      	movs	r0, #100	; 0x64
    a99c:	47b0      	blx	r6

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    a99e:	2001      	movs	r0, #1
    a9a0:	211f      	movs	r1, #31
    a9a2:	2200      	movs	r2, #0
    a9a4:	47a8      	blx	r5
    a9a6:	3c01      	subs	r4, #1
    a9a8:	b2e4      	uxtb	r4, r4

		/* Wait not more than max. value of TR15. */
		if (poll_counter == P_ON_TO_TRX_OFF_ATTEMPTS) {
    a9aa:	2c00      	cmp	r4, #0
    a9ac:	d04a      	beq.n	aa44 <tal_init+0x11c>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    a9ae:	2808      	cmp	r0, #8
    a9b0:	d1f3      	bne.n	a99a <tal_init+0x72>

	tal_trx_status = TRX_OFF;
    a9b2:	2208      	movs	r2, #8
    a9b4:	4b33      	ldr	r3, [pc, #204]	; (aa84 <tal_init+0x15c>)
    a9b6:	701a      	strb	r2, [r3, #0]
	}

#endif

#else
	if (MAC_SUCCESS != pal_timer_get_id(&TAL_CSMA_CCA)) {
    a9b8:	4833      	ldr	r0, [pc, #204]	; (aa88 <tal_init+0x160>)
    a9ba:	4b34      	ldr	r3, [pc, #208]	; (aa8c <tal_init+0x164>)
    a9bc:	4798      	blx	r3
    a9be:	2800      	cmp	r0, #0
    a9c0:	d14d      	bne.n	aa5e <tal_init+0x136>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&TAL_CSMA_BEACON_LOSS_TIMER)) {
    a9c2:	4833      	ldr	r0, [pc, #204]	; (aa90 <tal_init+0x168>)
    a9c4:	4b31      	ldr	r3, [pc, #196]	; (aa8c <tal_init+0x164>)
    a9c6:	4798      	blx	r3
    a9c8:	2800      	cmp	r0, #0
    a9ca:	d148      	bne.n	aa5e <tal_init+0x136>
    a9cc:	e03c      	b.n	aa48 <tal_init+0x120>
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
			*ptr_pib++ = rand();
    a9ce:	47a8      	blx	r5
    a9d0:	7020      	strb	r0, [r4, #0]
    a9d2:	3401      	adds	r4, #1
		 * generated
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
    a9d4:	4544      	cmp	r4, r8
    a9d6:	d1fa      	bne.n	a9ce <tal_init+0xa6>
	 * generated again, we must repeat this.
	 */
	uint64_t invalid_ieee_address;
	memset((uint8_t *)&invalid_ieee_address, 0xFF,
			sizeof(invalid_ieee_address));
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    a9d8:	7838      	ldrb	r0, [r7, #0]
    a9da:	7879      	ldrb	r1, [r7, #1]
    a9dc:	0209      	lsls	r1, r1, #8
    a9de:	4301      	orrs	r1, r0
    a9e0:	78b8      	ldrb	r0, [r7, #2]
    a9e2:	0400      	lsls	r0, r0, #16
    a9e4:	4301      	orrs	r1, r0
    a9e6:	78f8      	ldrb	r0, [r7, #3]
    a9e8:	0600      	lsls	r0, r0, #24
    a9ea:	1c02      	adds	r2, r0, #0
    a9ec:	430a      	orrs	r2, r1
    a9ee:	7938      	ldrb	r0, [r7, #4]
    a9f0:	7979      	ldrb	r1, [r7, #5]
    a9f2:	0209      	lsls	r1, r1, #8
    a9f4:	4301      	orrs	r1, r0
    a9f6:	79b8      	ldrb	r0, [r7, #6]
    a9f8:	0400      	lsls	r0, r0, #16
    a9fa:	4301      	orrs	r1, r0
    a9fc:	79f8      	ldrb	r0, [r7, #7]
    a9fe:	0600      	lsls	r0, r0, #24
    aa00:	1c03      	adds	r3, r0, #0
    aa02:	430b      	orrs	r3, r1
    aa04:	2401      	movs	r4, #1
    aa06:	4264      	negs	r4, r4
    aa08:	17e5      	asrs	r5, r4, #31
    aa0a:	1912      	adds	r2, r2, r4
    aa0c:	416b      	adcs	r3, r5
    aa0e:	1c59      	adds	r1, r3, #1
    aa10:	d104      	bne.n	aa1c <tal_init+0xf4>
    aa12:	1cd1      	adds	r1, r2, #3
    aa14:	d902      	bls.n	aa1c <tal_init+0xf4>
    aa16:	464c      	mov	r4, r9
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
			*ptr_pib++ = rand();
    aa18:	4d1e      	ldr	r5, [pc, #120]	; (aa94 <tal_init+0x16c>)
    aa1a:	e7d8      	b.n	a9ce <tal_init+0xa6>

	/*
	 * Configure interrupt handling.
	 * Install a handler for the transceiver interrupt.
	 */
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    aa1c:	481e      	ldr	r0, [pc, #120]	; (aa98 <tal_init+0x170>)
    aa1e:	4b1f      	ldr	r3, [pc, #124]	; (aa9c <tal_init+0x174>)
    aa20:	4798      	blx	r3
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    aa22:	2000      	movs	r0, #0
    aa24:	2100      	movs	r1, #0
    aa26:	4b1e      	ldr	r3, [pc, #120]	; (aaa0 <tal_init+0x178>)
    aa28:	4798      	blx	r3
	pal_trx_irq_en_tstamp(); /* Enable timestamp interrupt. */
#endif

	/* Initialize the buffer management module and get a buffer to store
	 * received frames. */
	bmm_buffer_init();
    aa2a:	4b1e      	ldr	r3, [pc, #120]	; (aaa4 <tal_init+0x17c>)
    aa2c:	4798      	blx	r3
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    aa2e:	209c      	movs	r0, #156	; 0x9c
    aa30:	4b1d      	ldr	r3, [pc, #116]	; (aaa8 <tal_init+0x180>)
    aa32:	4798      	blx	r3
    aa34:	4b1d      	ldr	r3, [pc, #116]	; (aaac <tal_init+0x184>)
    aa36:	6018      	str	r0, [r3, #0]
	/* Init incoming frame queue */
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&tal_incoming_frame_queue,
			TAL_INCOMING_FRAME_QUEUE_CAPACITY);
#else
	qmm_queue_init(&tal_incoming_frame_queue);
    aa38:	481d      	ldr	r0, [pc, #116]	; (aab0 <tal_init+0x188>)
    aa3a:	4b1e      	ldr	r3, [pc, #120]	; (aab4 <tal_init+0x18c>)
    aa3c:	4798      	blx	r3

#ifdef ENABLE_TFA
	tfa_init();
#endif

	return MAC_SUCCESS;
    aa3e:	e00f      	b.n	aa60 <tal_init+0x138>
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
		return FAILURE;
    aa40:	2685      	movs	r6, #133	; 0x85
    aa42:	e00d      	b.n	aa60 <tal_init+0x138>
	if (pal_init() != MAC_SUCCESS) {
		return FAILURE;
	}

	if (trx_init() != MAC_SUCCESS) {
		return FAILURE;
    aa44:	2685      	movs	r6, #133	; 0x85
    aa46:	e00b      	b.n	aa60 <tal_init+0x138>
	/*
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
    aa48:	2001      	movs	r0, #1
    aa4a:	4b1b      	ldr	r3, [pc, #108]	; (aab8 <tal_init+0x190>)
    aa4c:	4798      	blx	r3
    aa4e:	1e06      	subs	r6, r0, #0
    aa50:	d1f6      	bne.n	aa40 <tal_init+0x118>
	 * generated again, we must repeat this.
	 */
	uint64_t invalid_ieee_address;
	memset((uint8_t *)&invalid_ieee_address, 0xFF,
			sizeof(invalid_ieee_address));
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    aa52:	4f1a      	ldr	r7, [pc, #104]	; (aabc <tal_init+0x194>)
    aa54:	46b9      	mov	r9, r7
    aa56:	2108      	movs	r1, #8
    aa58:	4688      	mov	r8, r1
    aa5a:	44c8      	add	r8, r9
    aa5c:	e7bc      	b.n	a9d8 <tal_init+0xb0>
	if (trx_init() != MAC_SUCCESS) {
		return FAILURE;
	}

	if (tal_timer_init() != MAC_SUCCESS) {
		return FAILURE;
    aa5e:	2685      	movs	r6, #133	; 0x85
#ifdef ENABLE_TFA
	tfa_init();
#endif

	return MAC_SUCCESS;
} /* tal_init() */
    aa60:	1c30      	adds	r0, r6, #0
    aa62:	bc0c      	pop	{r2, r3}
    aa64:	4690      	mov	r8, r2
    aa66:	4699      	mov	r9, r3
    aa68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aa6a:	46c0      	nop			; (mov r8, r8)
    aa6c:	00009d69 	.word	0x00009d69
    aa70:	41004400 	.word	0x41004400
    aa74:	000001a9 	.word	0x000001a9
    aa78:	0000bfed 	.word	0x0000bfed
    aa7c:	0000c0e9 	.word	0x0000c0e9
    aa80:	0000c1f5 	.word	0x0000c1f5
    aa84:	2000153c 	.word	0x2000153c
    aa88:	20001547 	.word	0x20001547
    aa8c:	00009d9d 	.word	0x00009d9d
    aa90:	20001546 	.word	0x20001546
    aa94:	0000d3d1 	.word	0x0000d3d1
    aa98:	0000ab61 	.word	0x0000ab61
    aa9c:	0000c1e9 	.word	0x0000c1e9
    aaa0:	00000445 	.word	0x00000445
    aaa4:	00009e29 	.word	0x00009e29
    aaa8:	00009e71 	.word	0x00009e71
    aaac:	200011d4 	.word	0x200011d4
    aab0:	20001504 	.word	0x20001504
    aab4:	0000a029 	.word	0x0000a029
    aab8:	0000a869 	.word	0x0000a869
    aabc:	20001518 	.word	0x20001518

0000aac0 <tal_reset>:
 *
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF
 *         FAILURE otherwise
 */
retval_t tal_reset(bool set_default_pib)
{
    aac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 * Do the reset stuff.
	 * Set the default PIBs depending on the given parameter
	 * set_default_pib.
	 * Do NOT generate random seed again.
	 */
	if (internal_tal_reset(set_default_pib) != MAC_SUCCESS) {
    aac2:	4b1b      	ldr	r3, [pc, #108]	; (ab30 <tal_reset+0x70>)
    aac4:	4798      	blx	r3
    aac6:	1e05      	subs	r5, r0, #0
    aac8:	d12f      	bne.n	ab2a <tal_reset+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    aaca:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    aace:	b672      	cpsid	i
    aad0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    aad4:	2200      	movs	r2, #0
    aad6:	4b17      	ldr	r3, [pc, #92]	; (ab34 <tal_reset+0x74>)
    aad8:	701a      	strb	r2, [r3, #0]
#ifdef SW_CONTROLLED_CSMA
	pal_timer_stop(TAL_T_BOFF);
#endif

#else
	pal_timer_stop(TAL_CSMA_CCA);
    aada:	4b17      	ldr	r3, [pc, #92]	; (ab38 <tal_reset+0x78>)
    aadc:	7818      	ldrb	r0, [r3, #0]
    aade:	4c17      	ldr	r4, [pc, #92]	; (ab3c <tal_reset+0x7c>)
    aae0:	47a0      	blx	r4
	pal_timer_stop(TAL_CSMA_BEACON_LOSS_TIMER);
    aae2:	4b17      	ldr	r3, [pc, #92]	; (ab40 <tal_reset+0x80>)
    aae4:	7818      	ldrb	r0, [r3, #0]
    aae6:	47a0      	blx	r4
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    aae8:	2e00      	cmp	r6, #0
    aaea:	d105      	bne.n	aaf8 <tal_reset+0x38>
		cpu_irq_enable();
    aaec:	2201      	movs	r2, #1
    aaee:	4b11      	ldr	r3, [pc, #68]	; (ab34 <tal_reset+0x74>)
    aaf0:	701a      	strb	r2, [r3, #0]
    aaf2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    aaf6:	b662      	cpsie	i
	ENTER_CRITICAL_REGION();
	tal_timers_stop();
	LEAVE_CRITICAL_REGION();

	/* Clear TAL Incoming Frame queue and free used buffers. */
	while (tal_incoming_frame_queue.size > 0) {
    aaf8:	4c12      	ldr	r4, [pc, #72]	; (ab44 <tal_reset+0x84>)
		buffer_t *frame = qmm_queue_remove(&tal_incoming_frame_queue,
    aafa:	1c27      	adds	r7, r4, #0
    aafc:	4e12      	ldr	r6, [pc, #72]	; (ab48 <tal_reset+0x88>)
    aafe:	e006      	b.n	ab0e <tal_reset+0x4e>
    ab00:	1c38      	adds	r0, r7, #0
    ab02:	2100      	movs	r1, #0
    ab04:	47b0      	blx	r6
				NULL);
		if (NULL != frame) {
    ab06:	2800      	cmp	r0, #0
    ab08:	d001      	beq.n	ab0e <tal_reset+0x4e>
			bmm_buffer_free(frame);
    ab0a:	4b10      	ldr	r3, [pc, #64]	; (ab4c <tal_reset+0x8c>)
    ab0c:	4798      	blx	r3
	ENTER_CRITICAL_REGION();
	tal_timers_stop();
	LEAVE_CRITICAL_REGION();

	/* Clear TAL Incoming Frame queue and free used buffers. */
	while (tal_incoming_frame_queue.size > 0) {
    ab0e:	7a23      	ldrb	r3, [r4, #8]
    ab10:	2b00      	cmp	r3, #0
    ab12:	d1f5      	bne.n	ab00 <tal_reset+0x40>

	/*
	 * Configure interrupt handling.
	 * Install a handler for the transceiver interrupt.
	 */
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    ab14:	480e      	ldr	r0, [pc, #56]	; (ab50 <tal_reset+0x90>)
    ab16:	4b0f      	ldr	r3, [pc, #60]	; (ab54 <tal_reset+0x94>)
    ab18:	4798      	blx	r3
    ab1a:	2201      	movs	r2, #1
    ab1c:	4b0e      	ldr	r3, [pc, #56]	; (ab58 <tal_reset+0x98>)
    ab1e:	611a      	str	r2, [r3, #16]

	/* The pending transceiver interrupts on the microcontroller are
	 * cleared. */
	pal_trx_irq_flag_clr();
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    ab20:	2000      	movs	r0, #0
    ab22:	2100      	movs	r1, #0
    ab24:	4b0d      	ldr	r3, [pc, #52]	; (ab5c <tal_reset+0x9c>)
    ab26:	4798      	blx	r3
			ASSERT("PLL calibration timer start problem" == 0);
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	return MAC_SUCCESS;
    ab28:	e000      	b.n	ab2c <tal_reset+0x6c>
	 * Set the default PIBs depending on the given parameter
	 * set_default_pib.
	 * Do NOT generate random seed again.
	 */
	if (internal_tal_reset(set_default_pib) != MAC_SUCCESS) {
		return FAILURE;
    ab2a:	2585      	movs	r5, #133	; 0x85
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	return MAC_SUCCESS;
}
    ab2c:	1c28      	adds	r0, r5, #0
    ab2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ab30:	0000a869 	.word	0x0000a869
    ab34:	20000008 	.word	0x20000008
    ab38:	20001547 	.word	0x20001547
    ab3c:	00009d79 	.word	0x00009d79
    ab40:	20001546 	.word	0x20001546
    ab44:	20001504 	.word	0x20001504
    ab48:	0000a0c5 	.word	0x0000a0c5
    ab4c:	00009e85 	.word	0x00009e85
    ab50:	0000ab61 	.word	0x0000ab61
    ab54:	0000c1e9 	.word	0x0000c1e9
    ab58:	40001800 	.word	0x40001800
    ab5c:	00000445 	.word	0x00000445

0000ab60 <trx_irq_handler_cb>:
 * \brief Transceiver interrupt handler
 *
 * This function handles the transceiver generated interrupts.
 */
void trx_irq_handler_cb(void)
{
    ab60:	b510      	push	{r4, lr}
	trx_irq_reason_t trx_irq_cause;

	trx_irq_cause = /* (trx_irq_reason_t)*/ trx_reg_read(RG_IRQ_STATUS);
    ab62:	200f      	movs	r0, #15
    ab64:	4b0f      	ldr	r3, [pc, #60]	; (aba4 <trx_irq_handler_cb+0x44>)
    ab66:	4798      	blx	r3
    ab68:	1c04      	adds	r4, r0, #0

#if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP)
#if (DISABLE_TSTAMP_IRQ == 1)
	if (trx_irq_cause & TRX_IRQ_2_RX_START) {
    ab6a:	0743      	lsls	r3, r0, #29
    ab6c:	d502      	bpl.n	ab74 <trx_irq_handler_cb+0x14>
		 * the "old-fashioned" way.
		 *
		 * The timestamping is generally only done for
		 * beaconing networks or if timestamping is explicitly enabled.
		 */
		pal_trx_read_timestamp(&tal_timestamp);
    ab6e:	480e      	ldr	r0, [pc, #56]	; (aba8 <trx_irq_handler_cb+0x48>)
    ab70:	4b0e      	ldr	r3, [pc, #56]	; (abac <trx_irq_handler_cb+0x4c>)
    ab72:	4798      	blx	r3
	}
#endif  /* #if (DISABLE_TSTAMP_IRQ == 1) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	if (trx_irq_cause & TRX_IRQ_3_TRX_END) {
    ab74:	0723      	lsls	r3, r4, #28
    ab76:	d513      	bpl.n	aba0 <trx_irq_handler_cb+0x40>
		/*
		 * TRX_END reason depends on if the trx is currently used for
		 * transmission or reception.
		 */
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
		if ((tal_state == TAL_TX_AUTO) || tal_beacon_transmission)
    ab78:	4b0d      	ldr	r3, [pc, #52]	; (abb0 <trx_irq_handler_cb+0x50>)
    ab7a:	781b      	ldrb	r3, [r3, #0]
    ab7c:	2b01      	cmp	r3, #1
    ab7e:	d003      	beq.n	ab88 <trx_irq_handler_cb+0x28>
    ab80:	4b0c      	ldr	r3, [pc, #48]	; (abb4 <trx_irq_handler_cb+0x54>)
    ab82:	781b      	ldrb	r3, [r3, #0]
    ab84:	2b00      	cmp	r3, #0
    ab86:	d009      	beq.n	ab9c <trx_irq_handler_cb+0x3c>
#else
		if (tal_state == TAL_TX_AUTO)
#endif
		{
			/* Get the result and push it to the queue. */
			if (trx_irq_cause & TRX_IRQ_6_TRX_UR) {
    ab88:	0663      	lsls	r3, r4, #25
    ab8a:	d503      	bpl.n	ab94 <trx_irq_handler_cb+0x34>
				handle_tx_end_irq(true); /* see tal_tx.c */
    ab8c:	2001      	movs	r0, #1
    ab8e:	4b0a      	ldr	r3, [pc, #40]	; (abb8 <trx_irq_handler_cb+0x58>)
    ab90:	4798      	blx	r3
    ab92:	e005      	b.n	aba0 <trx_irq_handler_cb+0x40>
			} else {
				handle_tx_end_irq(false); /* see tal_tx.c */
    ab94:	2000      	movs	r0, #0
    ab96:	4b08      	ldr	r3, [pc, #32]	; (abb8 <trx_irq_handler_cb+0x58>)
    ab98:	4798      	blx	r3
    ab9a:	e001      	b.n	aba0 <trx_irq_handler_cb+0x40>
			}
		} else { /* Other tal_state than TAL_TX_... */
			 /* Handle rx interrupt. */
			handle_received_frame_irq(); /* see tal_rx.c */
    ab9c:	4b07      	ldr	r3, [pc, #28]	; (abbc <trx_irq_handler_cb+0x5c>)
    ab9e:	4798      	blx	r3
#if (RTB_TYPE == RTB_PMU_233R)
		rtb_update_fec();
#endif  /* (RTB_TYPE == RTB_PMU_233R) */
#endif
	}
} /* trx_irq_handler_cb() */
    aba0:	bd10      	pop	{r4, pc}
    aba2:	46c0      	nop			; (mov r8, r8)
    aba4:	0000bfed 	.word	0x0000bfed
    aba8:	200014fc 	.word	0x200014fc
    abac:	00009df5 	.word	0x00009df5
    abb0:	20001545 	.word	0x20001545
    abb4:	2000150d 	.word	0x2000150d
    abb8:	0000bb29 	.word	0x0000bb29
    abbc:	0000b085 	.word	0x0000b085

0000abc0 <trx_irq_awake_handler_cb>:
 * \brief Transceiver interrupt handler for awake end IRQ
 *
 * This function handles the transceiver awake end interrupt.
 */
void trx_irq_awake_handler_cb(void)
{
    abc0:	b508      	push	{r3, lr}
	trx_irq_reason_t trx_irq_cause = /*(trx_irq_reason_t)*/ trx_reg_read(
    abc2:	200f      	movs	r0, #15
    abc4:	4b03      	ldr	r3, [pc, #12]	; (abd4 <trx_irq_awake_handler_cb+0x14>)
    abc6:	4798      	blx	r3
			RG_IRQ_STATUS);

	if (trx_irq_cause & TRX_IRQ_4_CCA_ED_DONE) {
    abc8:	06c3      	lsls	r3, r0, #27
    abca:	d502      	bpl.n	abd2 <trx_irq_awake_handler_cb+0x12>
		/* Set the wake-up flag. */
		tal_awake_end_flag = true;
    abcc:	2201      	movs	r2, #1
    abce:	4b02      	ldr	r3, [pc, #8]	; (abd8 <trx_irq_awake_handler_cb+0x18>)
    abd0:	701a      	strb	r2, [r3, #0]
#if (_DEBUG_ > 0)
	if (trx_irq_cause & (~(TRX_IRQ_0_PLL_LOCK | TRX_IRQ_4_CCA_ED_DONE))) {
		Assert("Unexpected interrupt" == 0);
	}
#endif
}
    abd2:	bd08      	pop	{r3, pc}
    abd4:	0000bfed 	.word	0x0000bfed
    abd8:	20001544 	.word	0x20001544

0000abdc <init_tal_pib>:
 *
 * This function initializes the TAL information base attributes
 * to their default values.
 */
void init_tal_pib(void)
{
    abdc:	b510      	push	{r4, lr}
	tal_pib.MaxCSMABackoffs = TAL_MAX_CSMA_BACKOFFS_DEFAULT;
    abde:	4b18      	ldr	r3, [pc, #96]	; (ac40 <init_tal_pib+0x64>)
    abe0:	2204      	movs	r2, #4
    abe2:	761a      	strb	r2, [r3, #24]
	tal_pib.MinBE = TAL_MINBE_DEFAULT;
    abe4:	2003      	movs	r0, #3
    abe6:	7658      	strb	r0, [r3, #25]
	tal_pib.PANId = TAL_PANID_BC_DEFAULT;
    abe8:	2201      	movs	r2, #1
    abea:	4252      	negs	r2, r2
    abec:	749a      	strb	r2, [r3, #18]
    abee:	74da      	strb	r2, [r3, #19]
	tal_pib.ShortAddress = TAL_SHORT_ADDRESS_DEFAULT;
    abf0:	741a      	strb	r2, [r3, #16]
    abf2:	745a      	strb	r2, [r3, #17]
	tal_pib.CurrentChannel = TAL_CURRENT_CHANNEL_DEFAULT;
    abf4:	210b      	movs	r1, #11
    abf6:	75d9      	strb	r1, [r3, #23]
	tal_pib.SupportedChannels = TRX_SUPPORTED_CHANNELS;
    abf8:	2100      	movs	r1, #0
    abfa:	2400      	movs	r4, #0
    abfc:	721c      	strb	r4, [r3, #8]
    abfe:	2408      	movs	r4, #8
    ac00:	4264      	negs	r4, r4
    ac02:	725c      	strb	r4, [r3, #9]
    ac04:	729a      	strb	r2, [r3, #10]
    ac06:	2207      	movs	r2, #7
    ac08:	72da      	strb	r2, [r3, #11]
	tal_pib.CurrentPage = TAL_CURRENT_PAGE_DEFAULT;
    ac0a:	77d9      	strb	r1, [r3, #31]
	tal_pib.MaxFrameDuration = TAL_MAX_FRAME_DURATION_DEFAULT;
    ac0c:	220a      	movs	r2, #10
    ac0e:	751a      	strb	r2, [r3, #20]
    ac10:	2201      	movs	r2, #1
    ac12:	755a      	strb	r2, [r3, #21]
	tal_pib.SHRDuration = TAL_SHR_DURATION_DEFAULT;
    ac14:	2220      	movs	r2, #32
    ac16:	240a      	movs	r4, #10
    ac18:	549c      	strb	r4, [r3, r2]
	tal_pib.SymbolsPerOctet = TAL_SYMBOLS_PER_OCTET_DEFAULT;
    ac1a:	2402      	movs	r4, #2
    ac1c:	2221      	movs	r2, #33	; 0x21
    ac1e:	549c      	strb	r4, [r3, r2]
	tal_pib.MaxBE = TAL_MAXBE_DEFAULT;
    ac20:	2405      	movs	r4, #5
    ac22:	2222      	movs	r2, #34	; 0x22
    ac24:	549c      	strb	r4, [r3, r2]
	tal_pib.MaxFrameRetries = TAL_MAXFRAMERETRIES_DEFAULT;
    ac26:	2223      	movs	r2, #35	; 0x23
    ac28:	5498      	strb	r0, [r3, r2]
	tal_pib.TransmitPower = limit_tx_pwr(TAL_TRANSMIT_POWER_DEFAULT);
    ac2a:	2284      	movs	r2, #132	; 0x84
    ac2c:	76da      	strb	r2, [r3, #27]
	tal_pib.CCAMode = TAL_CCA_MODE_DEFAULT;
    ac2e:	2201      	movs	r2, #1
    ac30:	759a      	strb	r2, [r3, #22]
	tal_pib.PrivatePanCoordinator = TAL_PAN_COORDINATOR_DEFAULT;
    ac32:	7699      	strb	r1, [r3, #26]
#ifdef BEACON_SUPPORT
	tal_pib.BattLifeExt = TAL_BATTERY_LIFE_EXTENSION_DEFAULT;
    ac34:	7719      	strb	r1, [r3, #28]
	tal_pib.BeaconOrder = TAL_BEACON_ORDER_DEFAULT;
    ac36:	220f      	movs	r2, #15
    ac38:	775a      	strb	r2, [r3, #29]
	tal_pib.SuperFrameOrder = TAL_SUPERFRAME_ORDER_DEFAULT;
    ac3a:	779a      	strb	r2, [r3, #30]
#endif  /* BEACON_SUPPORT */

#ifdef PROMISCUOUS_MODE
	tal_pib.PromiscuousMode = TAL_PIB_PROMISCUOUS_MODE_DEFAULT;
#endif
}
    ac3c:	bd10      	pop	{r4, pc}
    ac3e:	46c0      	nop			; (mov r8, r8)
    ac40:	20001518 	.word	0x20001518

0000ac44 <convert_phyTransmitPower_to_reg_value>:
 * \param phyTransmitPower_value phyTransmitPower value
 *
 * \return register value
 */
uint8_t convert_phyTransmitPower_to_reg_value(uint8_t phyTransmitPower_value)
{
    ac44:	b530      	push	{r4, r5, lr}
	int8_t dbm_value;
	uint8_t i;
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);
    ac46:	0683      	lsls	r3, r0, #26
    ac48:	d402      	bmi.n	ac50 <convert_phyTransmitPower_to_reg_value+0xc>
    ac4a:	233f      	movs	r3, #63	; 0x3f
    ac4c:	4018      	ands	r0, r3
    ac4e:	e004      	b.n	ac5a <convert_phyTransmitPower_to_reg_value+0x16>
    ac50:	4240      	negs	r0, r0
    ac52:	231f      	movs	r3, #31
    ac54:	4018      	ands	r0, r3
    ac56:	4240      	negs	r0, r0
    ac58:	b2c0      	uxtb	r0, r0

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
    ac5a:	b243      	sxtb	r3, r0
    ac5c:	2b03      	cmp	r3, #3
    ac5e:	dc08      	bgt.n	ac72 <convert_phyTransmitPower_to_reg_value+0x2e>
    ac60:	4a0c      	ldr	r2, [pc, #48]	; (ac94 <convert_phyTransmitPower_to_reg_value+0x50>)
    ac62:	3201      	adds	r2, #1
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    ac64:	2301      	movs	r3, #1
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
    ac66:	b245      	sxtb	r5, r0

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    ac68:	7811      	ldrb	r1, [r2, #0]
		if (trx_tx_level <= dbm_value) {
    ac6a:	b24c      	sxtb	r4, r1
    ac6c:	42a5      	cmp	r5, r4
    ac6e:	db0a      	blt.n	ac86 <convert_phyTransmitPower_to_reg_value+0x42>
    ac70:	e001      	b.n	ac76 <convert_phyTransmitPower_to_reg_value+0x32>

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    ac72:	2104      	movs	r1, #4
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    ac74:	2300      	movs	r3, #0
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
			if (trx_tx_level < dbm_value) {
    ac76:	b242      	sxtb	r2, r0
    ac78:	b249      	sxtb	r1, r1
    ac7a:	1c18      	adds	r0, r3, #0
    ac7c:	428a      	cmp	r2, r1
    ac7e:	dd08      	ble.n	ac92 <convert_phyTransmitPower_to_reg_value+0x4e>
				return (i - 1);
    ac80:	3b01      	subs	r3, #1
    ac82:	b2d8      	uxtb	r0, r3
    ac84:	e005      	b.n	ac92 <convert_phyTransmitPower_to_reg_value+0x4e>
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    ac86:	3301      	adds	r3, #1
    ac88:	b2db      	uxtb	r3, r3
    ac8a:	3201      	adds	r2, #1
    ac8c:	2b10      	cmp	r3, #16
    ac8e:	d1eb      	bne.n	ac68 <convert_phyTransmitPower_to_reg_value+0x24>
			return i;
		}
	}

	/* This code should never be reached. */
	return 0;
    ac90:	2000      	movs	r0, #0
}
    ac92:	bd30      	pop	{r4, r5, pc}
    ac94:	0000f5c8 	.word	0x0000f5c8

0000ac98 <write_all_tal_pib_to_trx>:
 *
 * This function writes all shadow PIB variables to the transceiver.
 * It is assumed that the radio does not sleep.
 */
void write_all_tal_pib_to_trx(void)
{
    ac98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t *ptr_to_reg;

	ptr_to_reg = (uint8_t *)&tal_pib.PANId;
	for (uint8_t i = 0; i < 2; i++) {
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
    ac9a:	4c1f      	ldr	r4, [pc, #124]	; (ad18 <write_all_tal_pib_to_trx+0x80>)
    ac9c:	7ca1      	ldrb	r1, [r4, #18]
    ac9e:	2022      	movs	r0, #34	; 0x22
    aca0:	4d1e      	ldr	r5, [pc, #120]	; (ad1c <write_all_tal_pib_to_trx+0x84>)
    aca2:	47a8      	blx	r5
    aca4:	7ce1      	ldrb	r1, [r4, #19]
    aca6:	2023      	movs	r0, #35	; 0x23
    aca8:	47a8      	blx	r5
    acaa:	2524      	movs	r5, #36	; 0x24
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    acac:	4f1b      	ldr	r7, [pc, #108]	; (ad1c <write_all_tal_pib_to_trx+0x84>)
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
    acae:	4e1c      	ldr	r6, [pc, #112]	; (ad20 <write_all_tal_pib_to_trx+0x88>)
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    acb0:	7821      	ldrb	r1, [r4, #0]
    acb2:	1c28      	adds	r0, r5, #0
    acb4:	47b8      	blx	r7
		ptr_to_reg++;
    acb6:	3401      	adds	r4, #1
    acb8:	3501      	adds	r5, #1
    acba:	b2ed      	uxtb	r5, r5
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
    acbc:	42b4      	cmp	r4, r6
    acbe:	d1f7      	bne.n	acb0 <write_all_tal_pib_to_trx+0x18>
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.ShortAddress;
	for (uint8_t i = 0; i < 2; i++) {
		trx_reg_write((RG_SHORT_ADDR_0 + i), *ptr_to_reg);
    acc0:	4c15      	ldr	r4, [pc, #84]	; (ad18 <write_all_tal_pib_to_trx+0x80>)
    acc2:	7c21      	ldrb	r1, [r4, #16]
    acc4:	2020      	movs	r0, #32
    acc6:	4d15      	ldr	r5, [pc, #84]	; (ad1c <write_all_tal_pib_to_trx+0x84>)
    acc8:	47a8      	blx	r5
    acca:	7c61      	ldrb	r1, [r4, #17]
    accc:	2021      	movs	r0, #33	; 0x21
    acce:	47a8      	blx	r5
		ptr_to_reg++;
	}

	/* configure TX_ARET; CSMA and CCA */
	trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    acd0:	7da3      	ldrb	r3, [r4, #22]
    acd2:	2008      	movs	r0, #8
    acd4:	2160      	movs	r1, #96	; 0x60
    acd6:	2205      	movs	r2, #5
    acd8:	4d12      	ldr	r5, [pc, #72]	; (ad24 <write_all_tal_pib_to_trx+0x8c>)
    acda:	47a8      	blx	r5
	trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    acdc:	7e63      	ldrb	r3, [r4, #25]
    acde:	202f      	movs	r0, #47	; 0x2f
    ace0:	210f      	movs	r1, #15
    ace2:	2200      	movs	r2, #0
    ace4:	47a8      	blx	r5

	trx_bit_write(SR_AACK_I_AM_COORD, tal_pib.PrivatePanCoordinator);
    ace6:	7ea3      	ldrb	r3, [r4, #26]
    ace8:	202e      	movs	r0, #46	; 0x2e
    acea:	2108      	movs	r1, #8
    acec:	2203      	movs	r2, #3
    acee:	47a8      	blx	r5

	/* set phy parameter */
	trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    acf0:	2322      	movs	r3, #34	; 0x22
    acf2:	5ce3      	ldrb	r3, [r4, r3]
    acf4:	202f      	movs	r0, #47	; 0x2f
    acf6:	21f0      	movs	r1, #240	; 0xf0
    acf8:	2204      	movs	r2, #4
    acfa:	47a8      	blx	r5

#ifdef HIGH_DATA_RATE_SUPPORT
	apply_channel_page_configuration(tal_pib.CurrentPage);
#endif

	trx_bit_write(SR_CHANNEL, tal_pib.CurrentChannel);
    acfc:	7de3      	ldrb	r3, [r4, #23]
    acfe:	2008      	movs	r0, #8
    ad00:	211f      	movs	r1, #31
    ad02:	2200      	movs	r2, #0
    ad04:	47a8      	blx	r5
	{
		uint8_t reg_value;

		reg_value = convert_phyTransmitPower_to_reg_value(
    ad06:	7ee0      	ldrb	r0, [r4, #27]
    ad08:	4b07      	ldr	r3, [pc, #28]	; (ad28 <write_all_tal_pib_to_trx+0x90>)
    ad0a:	4798      	blx	r3
    ad0c:	1c03      	adds	r3, r0, #0
				tal_pib.TransmitPower);
		trx_bit_write(SR_TX_PWR, reg_value);
    ad0e:	2005      	movs	r0, #5
    ad10:	210f      	movs	r1, #15
    ad12:	2200      	movs	r2, #0
    ad14:	47a8      	blx	r5
#ifdef PROMISCUOUS_MODE
	if (tal_pib.PromiscuousMode) {
		set_trx_state(CMD_RX_ON);
	}
#endif
}
    ad16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ad18:	20001518 	.word	0x20001518
    ad1c:	0000c0e9 	.word	0x0000c0e9
    ad20:	20001520 	.word	0x20001520
    ad24:	0000c20d 	.word	0x0000c20d
    ad28:	0000ac45 	.word	0x0000ac45

0000ad2c <tal_pib_set>:
 *         in TAL_IDLE state.
 *         MAC_SUCCESS if the attempt to set the PIB attribute was successful
 *         TAL_TRX_ASLEEP if trx is in SLEEP mode and access to trx is required
 */
retval_t tal_pib_set(uint8_t attribute, pib_value_t *value)
{
    ad2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ad2e:	1c02      	adds	r2, r0, #0
    ad30:	1c0c      	adds	r4, r1, #0
	/*
	 * Do not allow any changes while ED or TX is done.
	 * We allow changes during RX, but it's on the user's own risk.
	 */
#if (MAC_SCAN_ED_REQUEST_CONFIRM == 1)
	if (tal_state == TAL_ED_RUNNING) {
    ad32:	4b9e      	ldr	r3, [pc, #632]	; (afac <tal_pib_set+0x280>)
    ad34:	781b      	ldrb	r3, [r3, #0]
		Assert("TAL is busy" == 0);
		return TAL_BUSY;
    ad36:	2086      	movs	r0, #134	; 0x86
	/*
	 * Do not allow any changes while ED or TX is done.
	 * We allow changes during RX, but it's on the user's own risk.
	 */
#if (MAC_SCAN_ED_REQUEST_CONFIRM == 1)
	if (tal_state == TAL_ED_RUNNING) {
    ad38:	2b04      	cmp	r3, #4
    ad3a:	d100      	bne.n	ad3e <tal_pib_set+0x12>
    ad3c:	e134      	b.n	afa8 <tal_pib_set+0x27c>
	 * and those that are simple variable udpates.
	 * Ensure that the transceiver is not in SLEEP.
	 * If it is in SLEEP, change it to TRX_OFF.
	 */

	switch (attribute) {
    ad3e:	1c11      	adds	r1, r2, #0
    ad40:	3943      	subs	r1, #67	; 0x43
    ad42:	b2c8      	uxtb	r0, r1
    ad44:	2816      	cmp	r0, #22
    ad46:	d831      	bhi.n	adac <tal_pib_set+0x80>
    ad48:	0081      	lsls	r1, r0, #2
    ad4a:	4899      	ldr	r0, [pc, #612]	; (afb0 <tal_pib_set+0x284>)
    ad4c:	5841      	ldr	r1, [r0, r1]
    ad4e:	468f      	mov	pc, r1

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
    ad50:	7821      	ldrb	r1, [r4, #0]
    ad52:	2323      	movs	r3, #35	; 0x23
    ad54:	4a97      	ldr	r2, [pc, #604]	; (afb4 <tal_pib_set+0x288>)
    ad56:	54d1      	strb	r1, [r2, r3]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ad58:	2000      	movs	r0, #0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
		break;
    ad5a:	e125      	b.n	afa8 <tal_pib_set+0x27c>

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
    ad5c:	7822      	ldrb	r2, [r4, #0]
    ad5e:	4b95      	ldr	r3, [pc, #596]	; (afb4 <tal_pib_set+0x288>)
    ad60:	761a      	strb	r2, [r3, #24]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ad62:	2000      	movs	r0, #0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
		break;
    ad64:	e120      	b.n	afa8 <tal_pib_set+0x27c>

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		tal_pib.BattLifeExt = value->pib_value_bool;
    ad66:	7822      	ldrb	r2, [r4, #0]
    ad68:	4b92      	ldr	r3, [pc, #584]	; (afb4 <tal_pib_set+0x288>)
    ad6a:	771a      	strb	r2, [r3, #28]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ad6c:	2000      	movs	r0, #0
		break;

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		tal_pib.BattLifeExt = value->pib_value_bool;
		break;
    ad6e:	e11b      	b.n	afa8 <tal_pib_set+0x27c>

	case macBeaconOrder:
		tal_pib.BeaconOrder = value->pib_value_8bit;
    ad70:	7822      	ldrb	r2, [r4, #0]
    ad72:	4b90      	ldr	r3, [pc, #576]	; (afb4 <tal_pib_set+0x288>)
    ad74:	775a      	strb	r2, [r3, #29]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ad76:	2000      	movs	r0, #0
		tal_pib.BattLifeExt = value->pib_value_bool;
		break;

	case macBeaconOrder:
		tal_pib.BeaconOrder = value->pib_value_8bit;
		break;
    ad78:	e116      	b.n	afa8 <tal_pib_set+0x27c>

	case macSuperframeOrder:
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
    ad7a:	7822      	ldrb	r2, [r4, #0]
    ad7c:	4b8d      	ldr	r3, [pc, #564]	; (afb4 <tal_pib_set+0x288>)
    ad7e:	779a      	strb	r2, [r3, #30]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ad80:	2000      	movs	r0, #0
		tal_pib.BeaconOrder = value->pib_value_8bit;
		break;

	case macSuperframeOrder:
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
		break;
    ad82:	e111      	b.n	afa8 <tal_pib_set+0x27c>

	case macBeaconTxTime:
		tal_pib.BeaconTxTime = value->pib_value_32bit;
    ad84:	7823      	ldrb	r3, [r4, #0]
    ad86:	7862      	ldrb	r2, [r4, #1]
    ad88:	0212      	lsls	r2, r2, #8
    ad8a:	431a      	orrs	r2, r3
    ad8c:	78a3      	ldrb	r3, [r4, #2]
    ad8e:	041b      	lsls	r3, r3, #16
    ad90:	431a      	orrs	r2, r3
    ad92:	78e3      	ldrb	r3, [r4, #3]
    ad94:	061b      	lsls	r3, r3, #24
    ad96:	431a      	orrs	r2, r3
    ad98:	4b86      	ldr	r3, [pc, #536]	; (afb4 <tal_pib_set+0x288>)
    ad9a:	731a      	strb	r2, [r3, #12]
    ad9c:	0a11      	lsrs	r1, r2, #8
    ad9e:	7359      	strb	r1, [r3, #13]
    ada0:	0c11      	lsrs	r1, r2, #16
    ada2:	7399      	strb	r1, [r3, #14]
    ada4:	0e12      	lsrs	r2, r2, #24
    ada6:	73da      	strb	r2, [r3, #15]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ada8:	2000      	movs	r0, #0
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
		break;

	case macBeaconTxTime:
		tal_pib.BeaconTxTime = value->pib_value_32bit;
		break;
    adaa:	e0fd      	b.n	afa8 <tal_pib_set+0x27c>
		/*
		 * Following PIBs require access to trx.
		 * Therefore trx must be at least in TRX_OFF.
		 */

		if (tal_trx_status == TRX_SLEEP) {
    adac:	4982      	ldr	r1, [pc, #520]	; (afb8 <tal_pib_set+0x28c>)
    adae:	7809      	ldrb	r1, [r1, #0]
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
    adb0:	2081      	movs	r0, #129	; 0x81
		/*
		 * Following PIBs require access to trx.
		 * Therefore trx must be at least in TRX_OFF.
		 */

		if (tal_trx_status == TRX_SLEEP) {
    adb2:	290f      	cmp	r1, #15
    adb4:	d100      	bne.n	adb8 <tal_pib_set+0x8c>
    adb6:	e0f7      	b.n	afa8 <tal_pib_set+0x27c>
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
		}

		switch (attribute) {
    adb8:	2a0b      	cmp	r2, #11
    adba:	d100      	bne.n	adbe <tal_pib_set+0x92>
    adbc:	e0cf      	b.n	af5e <tal_pib_set+0x232>
    adbe:	d80b      	bhi.n	add8 <tal_pib_set+0xac>
    adc0:	2a02      	cmp	r2, #2
    adc2:	d070      	beq.n	aea6 <tal_pib_set+0x17a>
    adc4:	d802      	bhi.n	adcc <tal_pib_set+0xa0>
    adc6:	2a00      	cmp	r2, #0
    adc8:	d040      	beq.n	ae4c <tal_pib_set+0x120>
    adca:	e0d2      	b.n	af72 <tal_pib_set+0x246>
    adcc:	2a03      	cmp	r2, #3
    adce:	d100      	bne.n	add2 <tal_pib_set+0xa6>
    add0:	e08c      	b.n	aeec <tal_pib_set+0x1c0>
    add2:	2a04      	cmp	r2, #4
    add4:	d04e      	beq.n	ae74 <tal_pib_set+0x148>
    add6:	e0cc      	b.n	af72 <tal_pib_set+0x246>
    add8:	2a53      	cmp	r2, #83	; 0x53
    adda:	d02a      	beq.n	ae32 <tal_pib_set+0x106>
    addc:	d804      	bhi.n	ade8 <tal_pib_set+0xbc>
    adde:	2a4f      	cmp	r2, #79	; 0x4f
    ade0:	d008      	beq.n	adf4 <tal_pib_set+0xc8>
    ade2:	2a50      	cmp	r2, #80	; 0x50
    ade4:	d018      	beq.n	ae18 <tal_pib_set+0xec>
    ade6:	e0c4      	b.n	af72 <tal_pib_set+0x246>
    ade8:	2a57      	cmp	r2, #87	; 0x57
    adea:	d04c      	beq.n	ae86 <tal_pib_set+0x15a>
    adec:	2af0      	cmp	r2, #240	; 0xf0
    adee:	d100      	bne.n	adf2 <tal_pib_set+0xc6>
    adf0:	e086      	b.n	af00 <tal_pib_set+0x1d4>
    adf2:	e0be      	b.n	af72 <tal_pib_set+0x246>
		case macMinBE:
			tal_pib.MinBE = value->pib_value_8bit;
    adf4:	7823      	ldrb	r3, [r4, #0]
    adf6:	4a6f      	ldr	r2, [pc, #444]	; (afb4 <tal_pib_set+0x288>)
    adf8:	7653      	strb	r3, [r2, #25]
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MinBE > tal_pib.MaxBE) {
    adfa:	2122      	movs	r1, #34	; 0x22
    adfc:	5c52      	ldrb	r2, [r2, r1]
    adfe:	4293      	cmp	r3, r2
    ae00:	d901      	bls.n	ae06 <tal_pib_set+0xda>
				tal_pib.MinBE = tal_pib.MaxBE;
    ae02:	4b6c      	ldr	r3, [pc, #432]	; (afb4 <tal_pib_set+0x288>)
    ae04:	765a      	strb	r2, [r3, #25]
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    ae06:	4b6b      	ldr	r3, [pc, #428]	; (afb4 <tal_pib_set+0x288>)
    ae08:	7e5b      	ldrb	r3, [r3, #25]
    ae0a:	202f      	movs	r0, #47	; 0x2f
    ae0c:	210f      	movs	r1, #15
    ae0e:	2200      	movs	r2, #0
    ae10:	4c6a      	ldr	r4, [pc, #424]	; (afbc <tal_pib_set+0x290>)
    ae12:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ae14:	2000      	movs	r0, #0
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
			break;
    ae16:	e0c7      	b.n	afa8 <tal_pib_set+0x27c>

		case macPANId:
			tal_pib.PANId = value->pib_value_16bit;
    ae18:	7821      	ldrb	r1, [r4, #0]
    ae1a:	7863      	ldrb	r3, [r4, #1]
    ae1c:	4c65      	ldr	r4, [pc, #404]	; (afb4 <tal_pib_set+0x288>)
    ae1e:	74a1      	strb	r1, [r4, #18]
    ae20:	74e3      	strb	r3, [r4, #19]
			{
				uint8_t *ptr_pan;
				ptr_pan = (uint8_t *)&tal_pib.PANId;
				for (uint8_t i = 0; i < 2; i++) {
					trx_reg_write((RG_PAN_ID_0 + i),
    ae22:	2022      	movs	r0, #34	; 0x22
    ae24:	4d66      	ldr	r5, [pc, #408]	; (afc0 <tal_pib_set+0x294>)
    ae26:	47a8      	blx	r5
    ae28:	7ce1      	ldrb	r1, [r4, #19]
    ae2a:	2023      	movs	r0, #35	; 0x23
    ae2c:	47a8      	blx	r5
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ae2e:	2000      	movs	r0, #0
    ae30:	e0ba      	b.n	afa8 <tal_pib_set+0x27c>
				}
			}
			break;

		case macShortAddress:
			tal_pib.ShortAddress = value->pib_value_16bit;
    ae32:	7821      	ldrb	r1, [r4, #0]
    ae34:	7863      	ldrb	r3, [r4, #1]
    ae36:	4c5f      	ldr	r4, [pc, #380]	; (afb4 <tal_pib_set+0x288>)
    ae38:	7421      	strb	r1, [r4, #16]
    ae3a:	7463      	strb	r3, [r4, #17]
			{
				uint8_t *ptr_shrt;
				ptr_shrt = (uint8_t *)&tal_pib.ShortAddress;
				for (uint8_t i = 0; i < 2; i++) {
					trx_reg_write((RG_SHORT_ADDR_0 + i),
    ae3c:	2020      	movs	r0, #32
    ae3e:	4d60      	ldr	r5, [pc, #384]	; (afc0 <tal_pib_set+0x294>)
    ae40:	47a8      	blx	r5
    ae42:	7c61      	ldrb	r1, [r4, #17]
    ae44:	2021      	movs	r0, #33	; 0x21
    ae46:	47a8      	blx	r5
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    ae48:	2000      	movs	r0, #0
    ae4a:	e0ad      	b.n	afa8 <tal_pib_set+0x27c>
			}
			break;

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
    ae4c:	2086      	movs	r0, #134	; 0x86
				}
			}
			break;

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
    ae4e:	2b00      	cmp	r3, #0
    ae50:	d000      	beq.n	ae54 <tal_pib_set+0x128>
    ae52:	e0a9      	b.n	afa8 <tal_pib_set+0x27c>
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
					((uint32_t)0x01 <<
					value->pib_value_8bit)) {
    ae54:	7823      	ldrb	r3, [r4, #0]
		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
    ae56:	4a5b      	ldr	r2, [pc, #364]	; (afc4 <tal_pib_set+0x298>)
    ae58:	40da      	lsrs	r2, r3
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
				}
			} else {
				return MAC_INVALID_PARAMETER;
    ae5a:	20e8      	movs	r0, #232	; 0xe8
		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
    ae5c:	07d5      	lsls	r5, r2, #31
    ae5e:	d400      	bmi.n	ae62 <tal_pib_set+0x136>
    ae60:	e0a2      	b.n	afa8 <tal_pib_set+0x27c>

				/*
				 * Set trx to "soft" off avoiding that ongoing
				 * transaction (e.g. ACK) are interrupted.
				 */
				if (tal_trx_status != TRX_OFF) {
    ae62:	2908      	cmp	r1, #8
    ae64:	d100      	bne.n	ae68 <tal_pib_set+0x13c>
    ae66:	e08a      	b.n	af7e <tal_pib_set+0x252>
					                                   **/
					do {
						/* set TRX_OFF until it could be
						 * set;
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
    ae68:	4d57      	ldr	r5, [pc, #348]	; (afc8 <tal_pib_set+0x29c>)
    ae6a:	2008      	movs	r0, #8
    ae6c:	47a8      	blx	r5
							TRX_OFF);
    ae6e:	2808      	cmp	r0, #8
    ae70:	d1fb      	bne.n	ae6a <tal_pib_set+0x13e>
    ae72:	e08d      	b.n	af90 <tal_pib_set+0x264>
				}
			}

#else
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
    ae74:	2086      	movs	r0, #134	; 0x86
					return MAC_INVALID_PARAMETER;
				}
			}

#else
			if (tal_state != TAL_IDLE) {
    ae76:	2b00      	cmp	r3, #0
    ae78:	d000      	beq.n	ae7c <tal_pib_set+0x150>
    ae7a:	e095      	b.n	afa8 <tal_pib_set+0x27c>
				return TAL_BUSY;
			} else {
				uint8_t page;

				page = value->pib_value_8bit;
				if (page != 0) {
    ae7c:	7823      	ldrb	r3, [r4, #0]
    ae7e:	2b00      	cmp	r3, #0
    ae80:	d079      	beq.n	af76 <tal_pib_set+0x24a>
					return MAC_INVALID_PARAMETER;
    ae82:	20e8      	movs	r0, #232	; 0xe8
    ae84:	e090      	b.n	afa8 <tal_pib_set+0x27c>
			}
#endif  /* #ifdef HIGH_DATA_RATE_SUPPORT */
			break;

		case macMaxBE:
			tal_pib.MaxBE = value->pib_value_8bit;
    ae86:	7823      	ldrb	r3, [r4, #0]
    ae88:	4a4a      	ldr	r2, [pc, #296]	; (afb4 <tal_pib_set+0x288>)
    ae8a:	2122      	movs	r1, #34	; 0x22
    ae8c:	5453      	strb	r3, [r2, r1]
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MaxBE < tal_pib.MinBE) {
    ae8e:	7e52      	ldrb	r2, [r2, #25]
    ae90:	429a      	cmp	r2, r3
    ae92:	d901      	bls.n	ae98 <tal_pib_set+0x16c>
				tal_pib.MinBE = tal_pib.MaxBE;
    ae94:	4a47      	ldr	r2, [pc, #284]	; (afb4 <tal_pib_set+0x288>)
    ae96:	7653      	strb	r3, [r2, #25]
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    ae98:	202f      	movs	r0, #47	; 0x2f
    ae9a:	21f0      	movs	r1, #240	; 0xf0
    ae9c:	2204      	movs	r2, #4
    ae9e:	4c47      	ldr	r4, [pc, #284]	; (afbc <tal_pib_set+0x290>)
    aea0:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    aea2:	2000      	movs	r0, #0
			if (tal_pib.MaxBE < tal_pib.MinBE) {
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
			break;
    aea4:	e080      	b.n	afa8 <tal_pib_set+0x27c>

		case phyTransmitPower:
			tal_pib.TransmitPower = value->pib_value_8bit;
    aea6:	7823      	ldrb	r3, [r4, #0]
#endif
{
	uint8_t ret_val = curr_transmit_power;
	int8_t dbm_value;

	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
    aea8:	069a      	lsls	r2, r3, #26
    aeaa:	d402      	bmi.n	aeb2 <tal_pib_set+0x186>
    aeac:	223f      	movs	r2, #63	; 0x3f
    aeae:	401a      	ands	r2, r3
    aeb0:	e004      	b.n	aebc <tal_pib_set+0x190>
    aeb2:	425a      	negs	r2, r3
    aeb4:	211f      	movs	r1, #31
    aeb6:	400a      	ands	r2, r1
    aeb8:	4252      	negs	r2, r2
    aeba:	b2d2      	uxtb	r2, r2
	if (dbm_value > (int8_t)PGM_READ_BYTE(&tx_pwr_table[0])) {
    aebc:	b251      	sxtb	r1, r2
    aebe:	2904      	cmp	r1, #4
    aec0:	dc03      	bgt.n	aeca <tal_pib_set+0x19e>
		dbm_value = (int8_t)PGM_READ_BYTE(&tx_pwr_table[0]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
	} else if (dbm_value <
    aec2:	1c0a      	adds	r2, r1, #0
    aec4:	3211      	adds	r2, #17
    aec6:	db02      	blt.n	aece <tal_pib_set+0x1a2>
    aec8:	e002      	b.n	aed0 <tal_pib_set+0x1a4>
	int8_t dbm_value;

	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
	if (dbm_value > (int8_t)PGM_READ_BYTE(&tx_pwr_table[0])) {
		dbm_value = (int8_t)PGM_READ_BYTE(&tx_pwr_table[0]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    aeca:	2304      	movs	r3, #4
    aecc:	e000      	b.n	aed0 <tal_pib_set+0x1a4>
			- 1])) {
		dbm_value
			= (int8_t)PGM_READ_BYTE(&tx_pwr_table[sizeof(
					tx_pwr_table)
				- 1]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    aece:	232f      	movs	r3, #47	; 0x2f
	}

	return (ret_val | TX_PWR_TOLERANCE);
    aed0:	2080      	movs	r0, #128	; 0x80
    aed2:	4318      	orrs	r0, r3
		case phyTransmitPower:
			tal_pib.TransmitPower = value->pib_value_8bit;
			{
				/* Limit tal_pib.TransmitPower to max/min trx
				 * values */
				tal_pib.TransmitPower = limit_tx_pwr(
    aed4:	4b37      	ldr	r3, [pc, #220]	; (afb4 <tal_pib_set+0x288>)
    aed6:	76d8      	strb	r0, [r3, #27]
						tal_pib.TransmitPower);
				uint8_t reg_value
    aed8:	4b3c      	ldr	r3, [pc, #240]	; (afcc <tal_pib_set+0x2a0>)
    aeda:	4798      	blx	r3
    aedc:	1c03      	adds	r3, r0, #0
					= convert_phyTransmitPower_to_reg_value(
						tal_pib.TransmitPower);
				trx_bit_write(SR_TX_PWR, reg_value);
    aede:	2005      	movs	r0, #5
    aee0:	210f      	movs	r1, #15
    aee2:	2200      	movs	r2, #0
    aee4:	4c35      	ldr	r4, [pc, #212]	; (afbc <tal_pib_set+0x290>)
    aee6:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    aee8:	2000      	movs	r0, #0
				uint8_t reg_value
					= convert_phyTransmitPower_to_reg_value(
						tal_pib.TransmitPower);
				trx_bit_write(SR_TX_PWR, reg_value);
			}
			break;
    aeea:	e05d      	b.n	afa8 <tal_pib_set+0x27c>

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
    aeec:	7823      	ldrb	r3, [r4, #0]
    aeee:	4a31      	ldr	r2, [pc, #196]	; (afb4 <tal_pib_set+0x288>)
    aef0:	7593      	strb	r3, [r2, #22]
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    aef2:	2008      	movs	r0, #8
    aef4:	2160      	movs	r1, #96	; 0x60
    aef6:	2205      	movs	r2, #5
    aef8:	4c30      	ldr	r4, [pc, #192]	; (afbc <tal_pib_set+0x290>)
    aefa:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    aefc:	2000      	movs	r0, #0
			break;

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
			break;
    aefe:	e053      	b.n	afa8 <tal_pib_set+0x27c>

		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
    af00:	7823      	ldrb	r3, [r4, #0]
    af02:	7862      	ldrb	r2, [r4, #1]
    af04:	0212      	lsls	r2, r2, #8
    af06:	431a      	orrs	r2, r3
    af08:	78a3      	ldrb	r3, [r4, #2]
    af0a:	041b      	lsls	r3, r3, #16
    af0c:	431a      	orrs	r2, r3
    af0e:	78e3      	ldrb	r3, [r4, #3]
    af10:	061b      	lsls	r3, r3, #24
    af12:	431a      	orrs	r2, r3
    af14:	7921      	ldrb	r1, [r4, #4]
    af16:	7963      	ldrb	r3, [r4, #5]
    af18:	021b      	lsls	r3, r3, #8
    af1a:	430b      	orrs	r3, r1
    af1c:	79a1      	ldrb	r1, [r4, #6]
    af1e:	0409      	lsls	r1, r1, #16
    af20:	430b      	orrs	r3, r1
    af22:	79e1      	ldrb	r1, [r4, #7]
    af24:	0609      	lsls	r1, r1, #24
    af26:	430b      	orrs	r3, r1
    af28:	4c22      	ldr	r4, [pc, #136]	; (afb4 <tal_pib_set+0x288>)
    af2a:	7022      	strb	r2, [r4, #0]
    af2c:	0a11      	lsrs	r1, r2, #8
    af2e:	7061      	strb	r1, [r4, #1]
    af30:	0c11      	lsrs	r1, r2, #16
    af32:	70a1      	strb	r1, [r4, #2]
    af34:	0e12      	lsrs	r2, r2, #24
    af36:	70e2      	strb	r2, [r4, #3]
    af38:	7123      	strb	r3, [r4, #4]
    af3a:	0a1a      	lsrs	r2, r3, #8
    af3c:	7162      	strb	r2, [r4, #5]
    af3e:	0c1a      	lsrs	r2, r3, #16
    af40:	71a2      	strb	r2, [r4, #6]
    af42:	0e1b      	lsrs	r3, r3, #24
    af44:	71e3      	strb	r3, [r4, #7]
    af46:	2524      	movs	r5, #36	; 0x24
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
					trx_reg_write((RG_IEEE_ADDR_0 + i),
    af48:	4f1d      	ldr	r7, [pc, #116]	; (afc0 <tal_pib_set+0x294>)
		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
    af4a:	4e21      	ldr	r6, [pc, #132]	; (afd0 <tal_pib_set+0x2a4>)
					trx_reg_write((RG_IEEE_ADDR_0 + i),
    af4c:	7821      	ldrb	r1, [r4, #0]
    af4e:	1c28      	adds	r0, r5, #0
    af50:	47b8      	blx	r7
							*ptr);
					ptr++;
    af52:	3401      	adds	r4, #1
    af54:	3501      	adds	r5, #1
    af56:	b2ed      	uxtb	r5, r5
		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
    af58:	42b4      	cmp	r4, r6
    af5a:	d1f7      	bne.n	af4c <tal_pib_set+0x220>
    af5c:	e00d      	b.n	af7a <tal_pib_set+0x24e>
				}
			}
			break;

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
    af5e:	7823      	ldrb	r3, [r4, #0]
    af60:	4a14      	ldr	r2, [pc, #80]	; (afb4 <tal_pib_set+0x288>)
    af62:	7693      	strb	r3, [r2, #26]
			trx_bit_write(SR_AACK_I_AM_COORD,
    af64:	202e      	movs	r0, #46	; 0x2e
    af66:	2108      	movs	r1, #8
    af68:	2203      	movs	r2, #3
    af6a:	4c14      	ldr	r4, [pc, #80]	; (afbc <tal_pib_set+0x290>)
    af6c:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    af6e:	2000      	movs	r0, #0

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
			trx_bit_write(SR_AACK_I_AM_COORD,
					tal_pib.PrivatePanCoordinator);
			break;
    af70:	e01a      	b.n	afa8 <tal_pib_set+0x27c>
			 * AT86RF233 does not support changing this value w.r.t.
			 * compliance operation.
			 * The ACK timing can be reduced to 2 symbols using TFA
			 * function.
			 */
			return MAC_UNSUPPORTED_ATTRIBUTE;
    af72:	20f4      	movs	r0, #244	; 0xf4
    af74:	e018      	b.n	afa8 <tal_pib_set+0x27c>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    af76:	2000      	movs	r0, #0
    af78:	e016      	b.n	afa8 <tal_pib_set+0x27c>
    af7a:	2000      	movs	r0, #0
    af7c:	e014      	b.n	afa8 <tal_pib_set+0x27c>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    af7e:	4a0d      	ldr	r2, [pc, #52]	; (afb4 <tal_pib_set+0x288>)
    af80:	75d3      	strb	r3, [r2, #23]
				trx_bit_write(SR_CHANNEL,
    af82:	2008      	movs	r0, #8
    af84:	211f      	movs	r1, #31
    af86:	2200      	movs	r2, #0
    af88:	4c0c      	ldr	r4, [pc, #48]	; (afbc <tal_pib_set+0x290>)
    af8a:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    af8c:	2000      	movs	r0, #0
    af8e:	e00b      	b.n	afa8 <tal_pib_set+0x27c>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    af90:	7823      	ldrb	r3, [r4, #0]
    af92:	4a08      	ldr	r2, [pc, #32]	; (afb4 <tal_pib_set+0x288>)
    af94:	75d3      	strb	r3, [r2, #23]
				trx_bit_write(SR_CHANNEL,
    af96:	2008      	movs	r0, #8
    af98:	211f      	movs	r1, #31
    af9a:	2200      	movs	r2, #0
    af9c:	4c07      	ldr	r4, [pc, #28]	; (afbc <tal_pib_set+0x290>)
    af9e:	47a0      	blx	r4
						tal_pib.CurrentChannel);
				/* Re-store previous trx state */
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
    afa0:	2016      	movs	r0, #22
    afa2:	4b09      	ldr	r3, [pc, #36]	; (afc8 <tal_pib_set+0x29c>)
    afa4:	4798      	blx	r3
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    afa6:	2000      	movs	r0, #0
} /* tal_pib_set() */
    afa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    afaa:	46c0      	nop			; (mov r8, r8)
    afac:	20001545 	.word	0x20001545
    afb0:	0000f56c 	.word	0x0000f56c
    afb4:	20001518 	.word	0x20001518
    afb8:	2000153c 	.word	0x2000153c
    afbc:	0000c20d 	.word	0x0000c20d
    afc0:	0000c0e9 	.word	0x0000c0e9
    afc4:	07fff800 	.word	0x07fff800
    afc8:	0000a1e9 	.word	0x0000a1e9
    afcc:	0000ac45 	.word	0x0000ac45
    afd0:	20001520 	.word	0x20001520

0000afd4 <tal_trx_sleep>:
 *           TAL_TRX_ASLEEP - The transceiver is already asleep;
 *           either in SLEEP or in DEEP_SLEEP
 *           MAC_INVALID_PARAMETER - The specified sleep mode is not supported
 */
retval_t tal_trx_sleep(sleep_mode_t mode)
{
    afd4:	b538      	push	{r3, r4, r5, lr}
    afd6:	1c05      	adds	r5, r0, #0
	/* Keep compiler happy */
	mode = mode;
#endif

#ifdef ENABLE_DEEP_SLEEP
	if (((tal_trx_status == TRX_SLEEP) && (mode == SLEEP_MODE_1)) || \
    afd8:	4b17      	ldr	r3, [pc, #92]	; (b038 <tal_trx_sleep+0x64>)
    afda:	781b      	ldrb	r3, [r3, #0]
    afdc:	2b0f      	cmp	r3, #15
    afde:	d103      	bne.n	afe8 <tal_trx_sleep+0x14>
			(mode == DEEP_SLEEP_MODE)))
#else
	if (tal_trx_status == TRX_SLEEP)
#endif
	{
		return TAL_TRX_ASLEEP;
    afe0:	2081      	movs	r0, #129	; 0x81
	/* Keep compiler happy */
	mode = mode;
#endif

#ifdef ENABLE_DEEP_SLEEP
	if (((tal_trx_status == TRX_SLEEP) && (mode == SLEEP_MODE_1)) || \
    afe2:	2d00      	cmp	r5, #0
    afe4:	d027      	beq.n	b036 <tal_trx_sleep+0x62>
    afe6:	e004      	b.n	aff2 <tal_trx_sleep+0x1e>
    afe8:	2b20      	cmp	r3, #32
    afea:	d102      	bne.n	aff2 <tal_trx_sleep+0x1e>
			(mode == DEEP_SLEEP_MODE)))
#else
	if (tal_trx_status == TRX_SLEEP)
#endif
	{
		return TAL_TRX_ASLEEP;
    afec:	2081      	movs	r0, #129	; 0x81
	mode = mode;
#endif

#ifdef ENABLE_DEEP_SLEEP
	if (((tal_trx_status == TRX_SLEEP) && (mode == SLEEP_MODE_1)) || \
			((tal_trx_status == TRX_DEEP_SLEEP) &&
    afee:	2d01      	cmp	r5, #1
    aff0:	d021      	beq.n	b036 <tal_trx_sleep+0x62>
	{
		return TAL_TRX_ASLEEP;
	}

	/* Device can be put to sleep only when the TAL is in IDLE state. */
	if (TAL_IDLE != tal_state) {
    aff2:	4b12      	ldr	r3, [pc, #72]	; (b03c <tal_trx_sleep+0x68>)
    aff4:	781a      	ldrb	r2, [r3, #0]
		return TAL_BUSY;
    aff6:	2086      	movs	r0, #134	; 0x86
	{
		return TAL_TRX_ASLEEP;
	}

	/* Device can be put to sleep only when the TAL is in IDLE state. */
	if (TAL_IDLE != tal_state) {
    aff8:	2a00      	cmp	r2, #0
    affa:	d11c      	bne.n	b036 <tal_trx_sleep+0x62>
		return TAL_BUSY;
	}

	tal_rx_on_required = false;
    affc:	4b10      	ldr	r3, [pc, #64]	; (b040 <tal_trx_sleep+0x6c>)
    affe:	701a      	strb	r2, [r3, #0]
	/*
	 * First set trx to TRX_OFF.
	 * If trx is busy, like ACK transmission, do not interrupt it.
	 */
	do {
		trx_status = set_trx_state(CMD_TRX_OFF);
    b000:	4c10      	ldr	r4, [pc, #64]	; (b044 <tal_trx_sleep+0x70>)
    b002:	2008      	movs	r0, #8
    b004:	47a0      	blx	r4
	} while (trx_status != TRX_OFF);
    b006:	2808      	cmp	r0, #8
    b008:	d1fb      	bne.n	b002 <tal_trx_sleep+0x2e>

	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    b00a:	2000      	movs	r0, #0
    b00c:	4b0e      	ldr	r3, [pc, #56]	; (b048 <tal_trx_sleep+0x74>)
    b00e:	4798      	blx	r3

#ifndef ENABLE_DEEP_SLEEP
	trx_status = set_trx_state(CMD_SLEEP);
#else
	if (mode == SLEEP_MODE_1) {
    b010:	2d00      	cmp	r5, #0
    b012:	d104      	bne.n	b01e <tal_trx_sleep+0x4a>
		trx_status = set_trx_state(CMD_SLEEP);
    b014:	200f      	movs	r0, #15
    b016:	4b0b      	ldr	r3, [pc, #44]	; (b044 <tal_trx_sleep+0x70>)
    b018:	4798      	blx	r3
    b01a:	1c03      	adds	r3, r0, #0
    b01c:	e003      	b.n	b026 <tal_trx_sleep+0x52>
	} else { /* deep sleep */
		trx_status = set_trx_state(CMD_DEEP_SLEEP);
    b01e:	2020      	movs	r0, #32
    b020:	4b08      	ldr	r3, [pc, #32]	; (b044 <tal_trx_sleep+0x70>)
    b022:	4798      	blx	r3
    b024:	1c03      	adds	r3, r0, #0
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

#ifndef ENABLE_DEEP_SLEEP
	if (trx_status == TRX_SLEEP)
#else
	if ((trx_status == TRX_SLEEP) || (trx_status == TRX_DEEP_SLEEP))
    b026:	2b0f      	cmp	r3, #15
    b028:	d002      	beq.n	b030 <tal_trx_sleep+0x5c>
#endif
#endif
		return MAC_SUCCESS;
	} else {
		/* State could not be set due to TAL_BUSY state. */
		return TAL_BUSY;
    b02a:	2086      	movs	r0, #134	; 0x86
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

#ifndef ENABLE_DEEP_SLEEP
	if (trx_status == TRX_SLEEP)
#else
	if ((trx_status == TRX_SLEEP) || (trx_status == TRX_DEEP_SLEEP))
    b02c:	2b20      	cmp	r3, #32
    b02e:	d102      	bne.n	b036 <tal_trx_sleep+0x62>
#endif
	{
#ifdef STB_ON_SAL
#if (SAL_TYPE == AT86RF2xx)
		stb_restart();
    b030:	4b06      	ldr	r3, [pc, #24]	; (b04c <tal_trx_sleep+0x78>)
    b032:	4798      	blx	r3
#endif
#endif
		return MAC_SUCCESS;
    b034:	2000      	movs	r0, #0
	} else {
		/* State could not be set due to TAL_BUSY state. */
		return TAL_BUSY;
	}
}
    b036:	bd38      	pop	{r3, r4, r5, pc}
    b038:	2000153c 	.word	0x2000153c
    b03c:	20001545 	.word	0x20001545
    b040:	20001500 	.word	0x20001500
    b044:	0000a1e9 	.word	0x0000a1e9
    b048:	00009d99 	.word	0x00009d99
    b04c:	0000a121 	.word	0x0000a121

0000b050 <tal_trx_wakeup>:
 * \return   TAL_TRX_AWAKE - The transceiver is already awake
 *           MAC_SUCCESS - The transceiver is woken up from sleep
 *           FAILURE - The transceiver did not wake-up from sleep
 */
retval_t tal_trx_wakeup(void)
{
    b050:	b508      	push	{r3, lr}
	tal_trx_status_t trx_status;

#ifndef ENABLE_DEEP_SLEEP
	if (tal_trx_status != TRX_SLEEP)
#else
	if ((tal_trx_status != TRX_SLEEP) && (tal_trx_status != TRX_DEEP_SLEEP))
    b052:	4b09      	ldr	r3, [pc, #36]	; (b078 <tal_trx_wakeup+0x28>)
    b054:	781b      	ldrb	r3, [r3, #0]
    b056:	2b0f      	cmp	r3, #15
    b058:	d002      	beq.n	b060 <tal_trx_wakeup+0x10>
#endif
	{
		return TAL_TRX_AWAKE;
    b05a:	2082      	movs	r0, #130	; 0x82
	tal_trx_status_t trx_status;

#ifndef ENABLE_DEEP_SLEEP
	if (tal_trx_status != TRX_SLEEP)
#else
	if ((tal_trx_status != TRX_SLEEP) && (tal_trx_status != TRX_DEEP_SLEEP))
    b05c:	2b20      	cmp	r3, #32
    b05e:	d10a      	bne.n	b076 <tal_trx_wakeup+0x26>
			Assert("PLL calibration timer start problem" == 0);
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	trx_status = set_trx_state(CMD_TRX_OFF);
    b060:	2008      	movs	r0, #8
    b062:	4b06      	ldr	r3, [pc, #24]	; (b07c <tal_trx_wakeup+0x2c>)
    b064:	4798      	blx	r3
    b066:	1c03      	adds	r3, r0, #0

	if (trx_status == TRX_OFF) {
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
		return MAC_SUCCESS;
	} else {
		return FAILURE;
    b068:	2085      	movs	r0, #133	; 0x85
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	trx_status = set_trx_state(CMD_TRX_OFF);

	if (trx_status == TRX_OFF) {
    b06a:	2b08      	cmp	r3, #8
    b06c:	d103      	bne.n	b076 <tal_trx_wakeup+0x26>
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    b06e:	2001      	movs	r0, #1
    b070:	4b03      	ldr	r3, [pc, #12]	; (b080 <tal_trx_wakeup+0x30>)
    b072:	4798      	blx	r3
		return MAC_SUCCESS;
    b074:	2000      	movs	r0, #0
	} else {
		return FAILURE;
	}
}
    b076:	bd08      	pop	{r3, pc}
    b078:	2000153c 	.word	0x2000153c
    b07c:	0000a1e9 	.word	0x0000a1e9
    b080:	00009d99 	.word	0x00009d99

0000b084 <handle_received_frame_irq>:
 *
 * This function handles transceiver interrupts for received frames and
 * uploads the frames from the trx.
 */
void handle_received_frame_irq(void)
{
    b084:	b530      	push	{r4, r5, lr}
    b086:	b083      	sub	sp, #12
	/* Extended frame length appended by LQI and ED. */
	uint8_t ext_frame_length;
	frame_info_t *receive_frame;
	uint8_t *frame_ptr;

	if (tal_rx_buffer == NULL) {
    b088:	4b23      	ldr	r3, [pc, #140]	; (b118 <handle_received_frame_irq+0x94>)
    b08a:	681b      	ldr	r3, [r3, #0]
    b08c:	2b00      	cmp	r3, #0
    b08e:	d105      	bne.n	b09c <handle_received_frame_irq+0x18>
		 * It cannot be handled and is discarded. Reading anything from
		 * the
		 * frame resets the buffer protection mode.
		 */
		uint8_t dummy;
		trx_frame_read(&dummy, 1);
    b090:	4668      	mov	r0, sp
    b092:	3006      	adds	r0, #6
    b094:	2101      	movs	r1, #1
    b096:	4b21      	ldr	r3, [pc, #132]	; (b11c <handle_received_frame_irq+0x98>)
    b098:	4798      	blx	r3
    b09a:	e03b      	b.n	b114 <handle_received_frame_irq+0x90>
		return;
	}

	receive_frame = (frame_info_t *)BMM_BUFFER_POINTER(tal_rx_buffer);
    b09c:	781a      	ldrb	r2, [r3, #0]
    b09e:	785c      	ldrb	r4, [r3, #1]
    b0a0:	0224      	lsls	r4, r4, #8
    b0a2:	4314      	orrs	r4, r2
    b0a4:	789a      	ldrb	r2, [r3, #2]
    b0a6:	0412      	lsls	r2, r2, #16
    b0a8:	4314      	orrs	r4, r2
    b0aa:	78db      	ldrb	r3, [r3, #3]
    b0ac:	061b      	lsls	r3, r3, #24
    b0ae:	431c      	orrs	r4, r3
	trx_sram_read(0x00, &phy_frame_len, LENGTH_FIELD_LEN); /* 0x00: SRAM
	                                                        * offset
	                                                        * address */
#else
	/* Get frame length from transceiver. */
	trx_frame_read(&phy_frame_len, LENGTH_FIELD_LEN);
    b0b0:	466d      	mov	r5, sp
    b0b2:	3507      	adds	r5, #7
    b0b4:	1c28      	adds	r0, r5, #0
    b0b6:	2101      	movs	r1, #1
    b0b8:	4b18      	ldr	r3, [pc, #96]	; (b11c <handle_received_frame_irq+0x98>)
    b0ba:	4798      	blx	r3
#endif

	/* Check for valid frame length. */
	if (phy_frame_len > 127) {
    b0bc:	7829      	ldrb	r1, [r5, #0]
    b0be:	b24b      	sxtb	r3, r1
    b0c0:	2b00      	cmp	r3, #0
    b0c2:	db27      	blt.n	b114 <handle_received_frame_irq+0x90>
	 * The PHY header is also included in the frame (length field), hence
	 * the frame length
	 * is incremented.
	 * In addition to that, the LQI and ED value are uploaded, too.
	 */
	ext_frame_length = phy_frame_len + LENGTH_FIELD_LEN + LQI_LEN +
    b0c4:	3103      	adds	r1, #3
    b0c6:	b2c9      	uxtb	r1, r1
			ED_VAL_LEN;

	/* Update payload pointer to store received frame. */
	frame_ptr = (uint8_t *)receive_frame + LARGE_BUFFER_SIZE -
    b0c8:	1a65      	subs	r5, r4, r1
    b0ca:	359c      	adds	r5, #156	; 0x9c
	 * Note: The following code is different from single chip
	 * transceivers, since reading the frame via SPI contains the length
	 * field
	 * in the first octet. RF233's frame buffer includes ED value too.
	 */
	trx_frame_read(frame_ptr,
    b0cc:	1c28      	adds	r0, r5, #0
    b0ce:	4b13      	ldr	r3, [pc, #76]	; (b11c <handle_received_frame_irq+0x98>)
    b0d0:	4798      	blx	r3
			LENGTH_FIELD_LEN + phy_frame_len + LQI_LEN +
			ED_VAL_LEN);
	receive_frame->mpdu = frame_ptr;
    b0d2:	7465      	strb	r5, [r4, #17]
    b0d4:	0a2b      	lsrs	r3, r5, #8
    b0d6:	74a3      	strb	r3, [r4, #18]
    b0d8:	0c2b      	lsrs	r3, r5, #16
    b0da:	74e3      	strb	r3, [r4, #19]
    b0dc:	0e2d      	lsrs	r5, r5, #24
    b0de:	7525      	strb	r5, [r4, #20]
	/*
	 * Store the timestamp.
	 * The timestamping is only required for beaconing networks
	 * or if timestamping is explicitly enabled.
	 */
	receive_frame->time_stamp = tal_timestamp;
    b0e0:	4b0f      	ldr	r3, [pc, #60]	; (b120 <handle_received_frame_irq+0x9c>)
    b0e2:	781a      	ldrb	r2, [r3, #0]
    b0e4:	7362      	strb	r2, [r4, #13]
    b0e6:	785a      	ldrb	r2, [r3, #1]
    b0e8:	73a2      	strb	r2, [r4, #14]
    b0ea:	789a      	ldrb	r2, [r3, #2]
    b0ec:	73e2      	strb	r2, [r4, #15]
    b0ee:	78db      	ldrb	r3, [r3, #3]
    b0f0:	7423      	strb	r3, [r4, #16]
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	/* Append received frame to incoming_frame_queue and get new rx buffer.
	**/
	qmm_queue_append(&tal_incoming_frame_queue, tal_rx_buffer);
    b0f2:	4c09      	ldr	r4, [pc, #36]	; (b118 <handle_received_frame_irq+0x94>)
    b0f4:	480b      	ldr	r0, [pc, #44]	; (b124 <handle_received_frame_irq+0xa0>)
    b0f6:	6821      	ldr	r1, [r4, #0]
    b0f8:	4b0b      	ldr	r3, [pc, #44]	; (b128 <handle_received_frame_irq+0xa4>)
    b0fa:	4798      	blx	r3

	/* The previous buffer is eaten up and a new buffer is not assigned yet.
	**/
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    b0fc:	209c      	movs	r0, #156	; 0x9c
    b0fe:	4b0b      	ldr	r3, [pc, #44]	; (b12c <handle_received_frame_irq+0xa8>)
    b100:	4798      	blx	r3
    b102:	6020      	str	r0, [r4, #0]

	/* Check if receive buffer is available */
	if (NULL == tal_rx_buffer) {
    b104:	2800      	cmp	r0, #0
    b106:	d105      	bne.n	b114 <handle_received_frame_irq+0x90>
		 * Turn off the receiver until a buffer is available again.
		 * tal_task() will take care of eventually reactivating it.
		 * Due to ongoing ACK transmission do not force to switch it
		 * off.
		 */
		set_trx_state(CMD_PLL_ON);
    b108:	2009      	movs	r0, #9
    b10a:	4b09      	ldr	r3, [pc, #36]	; (b130 <handle_received_frame_irq+0xac>)
    b10c:	4798      	blx	r3
		tal_rx_on_required = true;
    b10e:	2201      	movs	r2, #1
    b110:	4b08      	ldr	r3, [pc, #32]	; (b134 <handle_received_frame_irq+0xb0>)
    b112:	701a      	strb	r2, [r3, #0]
		 * Keep the following as a reminder, if receiver is used with
		 * RX_ON instead.
		 */
		/* trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON); */
	}
}
    b114:	b003      	add	sp, #12
    b116:	bd30      	pop	{r4, r5, pc}
    b118:	200011d4 	.word	0x200011d4
    b11c:	0000c239 	.word	0x0000c239
    b120:	200014fc 	.word	0x200014fc
    b124:	20001504 	.word	0x20001504
    b128:	0000a041 	.word	0x0000a041
    b12c:	00009e71 	.word	0x00009e71
    b130:	0000a1e9 	.word	0x0000a1e9
    b134:	20001500 	.word	0x20001500

0000b138 <process_incoming_frame>:
 * structure to be sent to the MAC as a parameter of tal_rx_frame_cb().
 *
 * \param buf Pointer to the buffer containing the received frame
 */
void process_incoming_frame(buffer_t *buf_ptr)
{
    b138:	b570      	push	{r4, r5, r6, lr}
    b13a:	1c05      	adds	r5, r0, #0
	uint8_t *frame_ptr;
	uint8_t ed_level;
	uint8_t lqi;
#endif

	frame_info_t *receive_frame
    b13c:	7803      	ldrb	r3, [r0, #0]
    b13e:	7844      	ldrb	r4, [r0, #1]
    b140:	0224      	lsls	r4, r4, #8
    b142:	431c      	orrs	r4, r3
    b144:	7883      	ldrb	r3, [r0, #2]
    b146:	041b      	lsls	r3, r3, #16
    b148:	431c      	orrs	r4, r3
    b14a:	78c3      	ldrb	r3, [r0, #3]
    b14c:	061b      	lsls	r3, r3, #24
    b14e:	431c      	orrs	r4, r3

	/*
	 * Store the last frame length for IFS handling.
	 * Substract LQI and length fields.
	 */
	frame_len = last_frame_length = receive_frame->mpdu[0];
    b150:	7c63      	ldrb	r3, [r4, #17]
    b152:	7ca6      	ldrb	r6, [r4, #18]
    b154:	0236      	lsls	r6, r6, #8
    b156:	431e      	orrs	r6, r3
    b158:	7ce3      	ldrb	r3, [r4, #19]
    b15a:	041b      	lsls	r3, r3, #16
    b15c:	431e      	orrs	r6, r3
    b15e:	7d23      	ldrb	r3, [r4, #20]
    b160:	061b      	lsls	r3, r3, #24
    b162:	431e      	orrs	r6, r3
    b164:	7833      	ldrb	r3, [r6, #0]
    b166:	4a21      	ldr	r2, [pc, #132]	; (b1ec <process_incoming_frame+0xb4>)
    b168:	7013      	strb	r3, [r2, #0]

	/*
	 * Are we waiting for a beacon for slotted CSMA?
	 * Check if received frame is a beacon.
	 */
	if ((receive_frame->mpdu[PL_POS_FCF_1] & FCF_FRAMETYPE_MASK) ==
    b16a:	7872      	ldrb	r2, [r6, #1]
    b16c:	0751      	lsls	r1, r2, #29
    b16e:	d119      	bne.n	b1a4 <process_incoming_frame+0x6c>
			FCF_FRAMETYPE_BEACON) {
		/* Debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_BEACON_START();

		if (tal_csma_state == BACKOFF_WAITING_FOR_BEACON) {
    b170:	4a1f      	ldr	r2, [pc, #124]	; (b1f0 <process_incoming_frame+0xb8>)
    b172:	7812      	ldrb	r2, [r2, #0]
    b174:	2a02      	cmp	r2, #2
    b176:	d115      	bne.n	b1a4 <process_incoming_frame+0x6c>
			/* Debug pin to switch on: define ENABLE_DEBUG_PINS,
			 * pal_config.h */
			PIN_WAITING_FOR_BEACON_END();
			tal_pib.BeaconTxTime = TAL_CONVERT_US_TO_SYMBOLS(
    b178:	4a1e      	ldr	r2, [pc, #120]	; (b1f4 <process_incoming_frame+0xbc>)
    b17a:	7b60      	ldrb	r0, [r4, #13]
    b17c:	7ba1      	ldrb	r1, [r4, #14]
    b17e:	0209      	lsls	r1, r1, #8
    b180:	4301      	orrs	r1, r0
    b182:	7be0      	ldrb	r0, [r4, #15]
    b184:	0400      	lsls	r0, r0, #16
    b186:	4301      	orrs	r1, r0
    b188:	7c20      	ldrb	r0, [r4, #16]
    b18a:	0600      	lsls	r0, r0, #24
    b18c:	4301      	orrs	r1, r0
    b18e:	0908      	lsrs	r0, r1, #4
    b190:	7310      	strb	r0, [r2, #12]
    b192:	0b08      	lsrs	r0, r1, #12
    b194:	7350      	strb	r0, [r2, #13]
    b196:	0d08      	lsrs	r0, r1, #20
    b198:	7390      	strb	r0, [r2, #14]
    b19a:	0f09      	lsrs	r1, r1, #28
    b19c:	73d1      	strb	r1, [r2, #15]
					receive_frame->time_stamp);
			tal_csma_state = CSMA_HANDLE_BEACON;
    b19e:	2109      	movs	r1, #9
    b1a0:	4a13      	ldr	r2, [pc, #76]	; (b1f0 <process_incoming_frame+0xb8>)
    b1a2:	7011      	strb	r1, [r2, #0]

	/*
	 * The LQI is stored after the FCS.
	 * The ED value is stored after the LQI.
	 */
	frame_ptr = &(receive_frame->mpdu[frame_len + LQI_LEN]);
    b1a4:	3301      	adds	r3, #1
    b1a6:	18f6      	adds	r6, r6, r3
	lqi = *frame_ptr++;
    b1a8:	7832      	ldrb	r2, [r6, #0]
	ed_level = *frame_ptr;
    b1aa:	7873      	ldrb	r3, [r6, #1]
	uint8_t lqi_star;

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX) {
    b1ac:	2b1f      	cmp	r3, #31
    b1ae:	d802      	bhi.n	b1b6 <process_incoming_frame+0x7e>
		ed_value = ED_MAX;
	} else if (ed_value == 0) {
    b1b0:	2b00      	cmp	r3, #0
    b1b2:	d002      	beq.n	b1ba <process_incoming_frame+0x82>
    b1b4:	e002      	b.n	b1bc <process_incoming_frame+0x84>

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX) {
		ed_value = ED_MAX;
    b1b6:	231f      	movs	r3, #31
    b1b8:	e000      	b.n	b1bc <process_incoming_frame+0x84>
	} else if (ed_value == 0) {
		ed_value = 1;
    b1ba:	2301      	movs	r3, #1
	}

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
    b1bc:	0992      	lsrs	r2, r2, #6
    b1be:	4353      	muls	r3, r2
    b1c0:	0218      	lsls	r0, r3, #8
    b1c2:	1ac0      	subs	r0, r0, r3
    b1c4:	215d      	movs	r1, #93	; 0x5d
    b1c6:	4b0c      	ldr	r3, [pc, #48]	; (b1f8 <process_incoming_frame+0xc0>)
    b1c8:	4798      	blx	r3
			(ED_MAX * LQI_MAX);

	if (link_quality > 255) {
    b1ca:	b282      	uxth	r2, r0
		return 255;
    b1cc:	23ff      	movs	r3, #255	; 0xff

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
			(ED_MAX * LQI_MAX);

	if (link_quality > 255) {
    b1ce:	2aff      	cmp	r2, #255	; 0xff
    b1d0:	d800      	bhi.n	b1d4 <process_incoming_frame+0x9c>
		return 255;
	} else {
		return (uint8_t)link_quality;
    b1d2:	b2c3      	uxtb	r3, r0
	lqi = normalize_lqi(lqi, ed_level);
#endif

	/* Store normalized LQI value again. */
	frame_ptr--;
	*frame_ptr = lqi;
    b1d4:	7033      	strb	r3, [r6, #0]
#endif  /* #ifndef TRX_REG_RAW_VALUE */

	receive_frame->buffer_header = buf_ptr;
    b1d6:	7065      	strb	r5, [r4, #1]
    b1d8:	0a2b      	lsrs	r3, r5, #8
    b1da:	70a3      	strb	r3, [r4, #2]
    b1dc:	0c2b      	lsrs	r3, r5, #16
    b1de:	70e3      	strb	r3, [r4, #3]
    b1e0:	0e2d      	lsrs	r5, r5, #24
    b1e2:	7125      	strb	r5, [r4, #4]
#ifdef ENABLE_RTB
	/* The callback function implemented by RTB is invoked. */
	rtb_rx_frame_cb(receive_frame);
#else
	/* The callback function implemented by MAC is invoked. */
	tal_rx_frame_cb(receive_frame);
    b1e4:	1c20      	adds	r0, r4, #0
    b1e6:	4b05      	ldr	r3, [pc, #20]	; (b1fc <process_incoming_frame+0xc4>)
    b1e8:	4798      	blx	r3
#endif
} /* process_incoming_frame() */
    b1ea:	bd70      	pop	{r4, r5, r6, pc}
    b1ec:	2000153d 	.word	0x2000153d
    b1f0:	20001514 	.word	0x20001514
    b1f4:	20001518 	.word	0x20001518
    b1f8:	0000ce31 	.word	0x0000ce31
    b1fc:	0000451d 	.word	0x0000451d

0000b200 <tal_rx_enable>:
 *         TRX_OFF if receiver has been switched off, or
 *         RX_ON otherwise.
 *
 */
uint8_t tal_rx_enable(uint8_t state)
{
    b200:	b508      	push	{r3, lr}
	/*
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
    b202:	4b0f      	ldr	r3, [pc, #60]	; (b240 <tal_rx_enable+0x40>)
    b204:	781b      	ldrb	r3, [r3, #0]
    b206:	2b00      	cmp	r3, #0
    b208:	d002      	beq.n	b210 <tal_rx_enable+0x10>
#ifdef BEACON_SUPPORT
		if (tal_state != TAL_SLOTTED_CSMA) {
			return TAL_BUSY;
    b20a:	2286      	movs	r2, #134	; 0x86
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
#ifdef BEACON_SUPPORT
		if (tal_state != TAL_SLOTTED_CSMA) {
    b20c:	2b03      	cmp	r3, #3
    b20e:	d115      	bne.n	b23c <tal_rx_enable+0x3c>
#else
		return TAL_BUSY;
#endif
	}

	if (state == PHY_TRX_OFF) {
    b210:	2808      	cmp	r0, #8
    b212:	d106      	bne.n	b222 <tal_rx_enable+0x22>
		 * that is currently being received.
		 * This must not be a Forced TRX_OFF (CMD_FORCED_TRX_OFF) since
		 * this could
		 * corrupt an already outoing ACK frame.
		 */
		set_trx_state(CMD_TRX_OFF);
    b214:	4b0b      	ldr	r3, [pc, #44]	; (b244 <tal_rx_enable+0x44>)
    b216:	4798      	blx	r3
		tal_rx_on_required = false;
    b218:	2200      	movs	r2, #0
    b21a:	4b0b      	ldr	r3, [pc, #44]	; (b248 <tal_rx_enable+0x48>)
    b21c:	701a      	strb	r2, [r3, #0]
		return TRX_OFF;
    b21e:	2208      	movs	r2, #8
    b220:	e00c      	b.n	b23c <tal_rx_enable+0x3c>
	} else {
#ifdef SNIFFER
		set_trx_state(CMD_RX_ON);
#else   /* #ifndef SNIFFER */
		if (NULL != tal_rx_buffer) {
    b222:	4b0a      	ldr	r3, [pc, #40]	; (b24c <tal_rx_enable+0x4c>)
    b224:	681b      	ldr	r3, [r3, #0]
    b226:	2b00      	cmp	r3, #0
    b228:	d004      	beq.n	b234 <tal_rx_enable+0x34>
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    b22a:	2016      	movs	r0, #22
    b22c:	4b05      	ldr	r3, [pc, #20]	; (b244 <tal_rx_enable+0x44>)
    b22e:	4798      	blx	r3
			 * receiver.
			 */
			tal_rx_on_required = true;
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    b230:	2206      	movs	r2, #6
    b232:	e003      	b.n	b23c <tal_rx_enable+0x3c>
			 * the TAL returns MAC_SUCCESS. The TAL will try to
			 * allocate a receive
			 * buffer as soon as possible and will switch on the
			 * receiver.
			 */
			tal_rx_on_required = true;
    b234:	2201      	movs	r2, #1
    b236:	4b04      	ldr	r3, [pc, #16]	; (b248 <tal_rx_enable+0x48>)
    b238:	701a      	strb	r2, [r3, #0]
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    b23a:	2206      	movs	r2, #6
	}
}
    b23c:	1c10      	adds	r0, r2, #0
    b23e:	bd08      	pop	{r3, pc}
    b240:	20001545 	.word	0x20001545
    b244:	0000a1e9 	.word	0x0000a1e9
    b248:	20001500 	.word	0x20001500
    b24c:	200011d4 	.word	0x200011d4

0000b250 <beacon_loss_timer_cb>:
		Assert("beacon loss timer issue" == 0);
	}

#endif

	tal_csma_state = NO_BEACON_TRACKING;
    b250:	2208      	movs	r2, #8
    b252:	4b01      	ldr	r3, [pc, #4]	; (b258 <beacon_loss_timer_cb+0x8>)
    b254:	701a      	strb	r2, [r3, #0]

	parameter = parameter; /* Keep compiler happy. */
}
    b256:	4770      	bx	lr
    b258:	20001514 	.word	0x20001514

0000b25c <start_beacon_loss_timer>:

/**
 * \brief Starts the beacon loss timer
 */
static void start_beacon_loss_timer(void)
{
    b25c:	b510      	push	{r4, lr}
    b25e:	b082      	sub	sp, #8

	/* debug pin to switch on: define ENABLE_DEBUG_PINS, pal_config.h */
	PIN_BEACON_LOSS_TIMER_START();

	timer_duration_us
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(tal_pib
    b260:	4b08      	ldr	r3, [pc, #32]	; (b284 <start_beacon_loss_timer+0x28>)
    b262:	7f5b      	ldrb	r3, [r3, #29]
    b264:	21f0      	movs	r1, #240	; 0xf0
    b266:	0209      	lsls	r1, r1, #8
			.BeaconOrder));
	timer_duration_us *= aMaxLostBeacons;
    b268:	4099      	lsls	r1, r3
	timer_duration_us += CSMA_BEACON_LOSS_GUARD_TIME_US;

#if (_DEBUG_ > 0)
	timer_status =
#endif
	pal_timer_start(TAL_CSMA_BEACON_LOSS_TIMER,
    b26a:	4b07      	ldr	r3, [pc, #28]	; (b288 <start_beacon_loss_timer+0x2c>)
    b26c:	7818      	ldrb	r0, [r3, #0]

	timer_duration_us
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(tal_pib
			.BeaconOrder));
	timer_duration_us *= aMaxLostBeacons;
	timer_duration_us += CSMA_BEACON_LOSS_GUARD_TIME_US;
    b26e:	23fa      	movs	r3, #250	; 0xfa
    b270:	00db      	lsls	r3, r3, #3
    b272:	18c9      	adds	r1, r1, r3

#if (_DEBUG_ > 0)
	timer_status =
#endif
	pal_timer_start(TAL_CSMA_BEACON_LOSS_TIMER,
    b274:	2300      	movs	r3, #0
    b276:	9300      	str	r3, [sp, #0]
    b278:	2200      	movs	r2, #0
    b27a:	4b04      	ldr	r3, [pc, #16]	; (b28c <start_beacon_loss_timer+0x30>)
    b27c:	4c04      	ldr	r4, [pc, #16]	; (b290 <start_beacon_loss_timer+0x34>)
    b27e:	47a0      	blx	r4
			Assert("beacon loss timer start failed: ?" == 0);
		}
	}

#endif
}
    b280:	b002      	add	sp, #8
    b282:	bd10      	pop	{r4, pc}
    b284:	20001518 	.word	0x20001518
    b288:	20001546 	.word	0x20001546
    b28c:	0000b251 	.word	0x0000b251
    b290:	00009db5 	.word	0x00009db5

0000b294 <cca_timer_handler_cb>:
 * \brief CCA timer callback
 *
 * \param parameter Unused callback parameter
 */
static void cca_timer_handler_cb(void *parameter)
{
    b294:	b5f0      	push	{r4, r5, r6, r7, lr}
    b296:	4647      	mov	r7, r8
    b298:	b480      	push	{r7}
    b29a:	b082      	sub	sp, #8
	uint8_t cca_done;
	uint8_t CW = 2;
	uint32_t now_time_us;

	do {
		pal_get_current_time(&now_time_us);
    b29c:	4d42      	ldr	r5, [pc, #264]	; (b3a8 <cca_timer_handler_cb+0x114>)
	} while (pal_add_time_us(now_time_us,
			(SLEEP_TO_TRX_OFF_TYP_US +
			CCA_PREPARATION_DURATION_US)) <
    b29e:	4c43      	ldr	r4, [pc, #268]	; (b3ac <cca_timer_handler_cb+0x118>)
	uint8_t cca_done;
	uint8_t CW = 2;
	uint32_t now_time_us;

	do {
		pal_get_current_time(&now_time_us);
    b2a0:	a801      	add	r0, sp, #4
    b2a2:	47a8      	blx	r5
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    b2a4:	9b01      	ldr	r3, [sp, #4]
    b2a6:	3305      	adds	r3, #5
    b2a8:	33ff      	adds	r3, #255	; 0xff
	} while (pal_add_time_us(now_time_us,
			(SLEEP_TO_TRX_OFF_TYP_US +
			CCA_PREPARATION_DURATION_US)) <
			cca_starttime_us);
    b2aa:	6822      	ldr	r2, [r4, #0]
    b2ac:	4293      	cmp	r3, r2
    b2ae:	d3f7      	bcc.n	b2a0 <cca_timer_handler_cb+0xc>

#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	if (tal_beacon_transmission) {
    b2b0:	4b3f      	ldr	r3, [pc, #252]	; (b3b0 <cca_timer_handler_cb+0x11c>)
    b2b2:	781b      	ldrb	r3, [r3, #0]
    b2b4:	2b00      	cmp	r3, #0
    b2b6:	d165      	bne.n	b384 <cca_timer_handler_cb+0xf0>
	}

#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	/* Ensure that trx is at least in TRX_OFF mode at this time. */
	if (tal_trx_status == TRX_SLEEP) {
    b2b8:	4b3e      	ldr	r3, [pc, #248]	; (b3b4 <cca_timer_handler_cb+0x120>)
    b2ba:	781b      	ldrb	r3, [r3, #0]
    b2bc:	2b0f      	cmp	r3, #15
    b2be:	d102      	bne.n	b2c6 <cca_timer_handler_cb+0x32>
		set_trx_state(CMD_TRX_OFF);
    b2c0:	2008      	movs	r0, #8
    b2c2:	4b3d      	ldr	r3, [pc, #244]	; (b3b8 <cca_timer_handler_cb+0x124>)
    b2c4:	4798      	blx	r3
	}

	do {
		pal_get_current_time(&now_time_us);
    b2c6:	4d38      	ldr	r5, [pc, #224]	; (b3a8 <cca_timer_handler_cb+0x114>)
	} while (pal_add_time_us(now_time_us,
			(TRX_OFF_TO_PLL_ON_TIME_US +
			CCA_PREPARATION_DURATION_US)) <
    b2c8:	4c38      	ldr	r4, [pc, #224]	; (b3ac <cca_timer_handler_cb+0x118>)
	if (tal_trx_status == TRX_SLEEP) {
		set_trx_state(CMD_TRX_OFF);
	}

	do {
		pal_get_current_time(&now_time_us);
    b2ca:	a801      	add	r0, sp, #4
    b2cc:	47a8      	blx	r5
    b2ce:	9b01      	ldr	r3, [sp, #4]
    b2d0:	3382      	adds	r3, #130	; 0x82
	} while (pal_add_time_us(now_time_us,
			(TRX_OFF_TO_PLL_ON_TIME_US +
			CCA_PREPARATION_DURATION_US)) <
			cca_starttime_us);
    b2d2:	6822      	ldr	r2, [r4, #0]
    b2d4:	4293      	cmp	r3, r2
    b2d6:	d3f8      	bcc.n	b2ca <cca_timer_handler_cb+0x36>
	/*
	 * Set trx to PLL_ON.
	 * If trx is busy and trx cannot be set to PLL_ON, assess channel as
	 * busy.
	 */
	if (set_trx_state(CMD_PLL_ON) != PLL_ON) {
    b2d8:	2009      	movs	r0, #9
    b2da:	4b37      	ldr	r3, [pc, #220]	; (b3b8 <cca_timer_handler_cb+0x124>)
    b2dc:	4798      	blx	r3
    b2de:	2809      	cmp	r0, #9
    b2e0:	d150      	bne.n	b384 <cca_timer_handler_cb+0xf0>
		return PHY_BUSY;
	}

	/* no interest in receiving frames while doing CCA */
	trx_bit_write(SR_RX_PDT_DIS, RX_DISABLE); /* disable frame reception
    b2e2:	2015      	movs	r0, #21
    b2e4:	2180      	movs	r1, #128	; 0x80
    b2e6:	2207      	movs	r2, #7
    b2e8:	2301      	movs	r3, #1
    b2ea:	4c34      	ldr	r4, [pc, #208]	; (b3bc <cca_timer_handler_cb+0x128>)
    b2ec:	47a0      	blx	r4
    b2ee:	2702      	movs	r7, #2
	/* do CCA twice */
	do {
		/* wait here until 16us before backoff boundary */
		/* assume TRX is in PLL_ON */
		do {
			pal_get_current_time(&now_time_us);
    b2f0:	4e2d      	ldr	r6, [pc, #180]	; (b3a8 <cca_timer_handler_cb+0x114>)
		} while (pal_add_time_us(now_time_us,
				CCA_PRE_START_DURATION_US) <
    b2f2:	4d2e      	ldr	r5, [pc, #184]	; (b3ac <cca_timer_handler_cb+0x118>)
				cca_starttime_us);

		set_trx_state(CMD_RX_ON);
    b2f4:	4b30      	ldr	r3, [pc, #192]	; (b3b8 <cca_timer_handler_cb+0x124>)
    b2f6:	4698      	mov	r8, r3
	/* do CCA twice */
	do {
		/* wait here until 16us before backoff boundary */
		/* assume TRX is in PLL_ON */
		do {
			pal_get_current_time(&now_time_us);
    b2f8:	a801      	add	r0, sp, #4
    b2fa:	47b0      	blx	r6
    b2fc:	9b01      	ldr	r3, [sp, #4]
    b2fe:	3314      	adds	r3, #20
		} while (pal_add_time_us(now_time_us,
				CCA_PRE_START_DURATION_US) <
				cca_starttime_us);
    b300:	682a      	ldr	r2, [r5, #0]
    b302:	4293      	cmp	r3, r2
    b304:	d3f8      	bcc.n	b2f8 <cca_timer_handler_cb+0x64>

		set_trx_state(CMD_RX_ON);
    b306:	2006      	movs	r0, #6
    b308:	47c0      	blx	r8
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_CCA_START();

		/* Start CCA */
		trx_bit_write(SR_CCA_REQUEST, CCA_START);
    b30a:	2008      	movs	r0, #8
    b30c:	2180      	movs	r1, #128	; 0x80
    b30e:	2207      	movs	r2, #7
    b310:	2301      	movs	r3, #1
    b312:	4c2a      	ldr	r4, [pc, #168]	; (b3bc <cca_timer_handler_cb+0x128>)
    b314:	47a0      	blx	r4

		/* wait until CCA is done and get status */
		pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(CCA_DURATION_SYM));
    b316:	2090      	movs	r0, #144	; 0x90
    b318:	4b29      	ldr	r3, [pc, #164]	; (b3c0 <cca_timer_handler_cb+0x12c>)
    b31a:	4798      	blx	r3

		do {
			/* poll until CCA is really done; */
			cca_done = trx_bit_read(SR_CCA_DONE);
    b31c:	4c29      	ldr	r4, [pc, #164]	; (b3c4 <cca_timer_handler_cb+0x130>)
    b31e:	2001      	movs	r0, #1
    b320:	2180      	movs	r1, #128	; 0x80
    b322:	2207      	movs	r2, #7
    b324:	47a0      	blx	r4
		} while (cca_done != CCA_COMPLETED);
    b326:	2801      	cmp	r0, #1
    b328:	d1f9      	bne.n	b31e <cca_timer_handler_cb+0x8a>

		/* between both CCA switch trx to PLL_ON to reduce power
		 * consumption */
		set_trx_state(CMD_PLL_ON);
    b32a:	2009      	movs	r0, #9
    b32c:	4b22      	ldr	r3, [pc, #136]	; (b3b8 <cca_timer_handler_cb+0x124>)
    b32e:	4798      	blx	r3
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_CCA_END();

		/* check if channel was idle or busy */
		if (trx_bit_read(SR_CCA_STATUS) == CCA_CH_IDLE) {
    b330:	2001      	movs	r0, #1
    b332:	2140      	movs	r1, #64	; 0x40
    b334:	2206      	movs	r2, #6
    b336:	4b23      	ldr	r3, [pc, #140]	; (b3c4 <cca_timer_handler_cb+0x130>)
    b338:	4798      	blx	r3
    b33a:	2801      	cmp	r0, #1
    b33c:	d109      	bne.n	b352 <cca_timer_handler_cb+0xbe>
			/* do next CCA at next backoff boundary */
			cca_starttime_us = pal_add_time_us(cca_starttime_us,
    b33e:	4b1b      	ldr	r3, [pc, #108]	; (b3ac <cca_timer_handler_cb+0x118>)
    b340:	681a      	ldr	r2, [r3, #0]
    b342:	3241      	adds	r2, #65	; 0x41
    b344:	32ff      	adds	r2, #255	; 0xff
    b346:	601a      	str	r2, [r3, #0]
    b348:	3f01      	subs	r7, #1
    b34a:	b2ff      	uxtb	r7, r7
			cca_status = PHY_BUSY;
			set_trx_state(CMD_RX_AACK_ON);
			break; /* if channel is busy do no do CCA for the second
			        * time */
		}
	} while (CW > 0);
    b34c:	2f00      	cmp	r7, #0
    b34e:	d01d      	beq.n	b38c <cca_timer_handler_cb+0xf8>
    b350:	e7d2      	b.n	b2f8 <cca_timer_handler_cb+0x64>
					aUnitBackoffPeriod));
			CW--;
			cca_status = PHY_IDLE;
		} else { /* PHY busy */
			cca_status = PHY_BUSY;
			set_trx_state(CMD_RX_AACK_ON);
    b352:	2016      	movs	r0, #22
    b354:	4b18      	ldr	r3, [pc, #96]	; (b3b8 <cca_timer_handler_cb+0x124>)
    b356:	4798      	blx	r3
	/*
	 * Since we are not interested in any frames that might be received
	 * during CCA, reject any information that indicates a previous frame
	 * reception.
	 */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE); /* enable frame reception
    b358:	2015      	movs	r0, #21
    b35a:	2180      	movs	r1, #128	; 0x80
    b35c:	2207      	movs	r2, #7
    b35e:	2300      	movs	r3, #0
    b360:	4c16      	ldr	r4, [pc, #88]	; (b3bc <cca_timer_handler_cb+0x128>)
    b362:	47a0      	blx	r4
    b364:	e00e      	b.n	b384 <cca_timer_handler_cb+0xf0>
	 * Locate the next backoff boundary for the frame transmissiom;
	 * this backoff boundary is the starttime for the frame fransmission.
	 * Use a blocking approach, since next backoff boundary should be close.
	 */
	do {
		pal_get_current_time(&now_time_us);
    b366:	a801      	add	r0, sp, #4
    b368:	47a8      	blx	r5
    b36a:	9b01      	ldr	r3, [sp, #4]
    b36c:	3320      	adds	r3, #32
	} while (pal_add_time_us(now_time_us, PRE_TX_DURATION_US) <
			cca_starttime_us);
    b36e:	6822      	ldr	r2, [r4, #0]
    b370:	4293      	cmp	r3, r2
    b372:	d3f8      	bcc.n	b366 <cca_timer_handler_cb+0xd2>

	/* debug pin to switch on: define ENABLE_DEBUG_PINS, pal_config.h */
	PIN_TX_START();

	tal_csma_state = FRAME_SENDING;
    b374:	2204      	movs	r2, #4
    b376:	4b14      	ldr	r3, [pc, #80]	; (b3c8 <cca_timer_handler_cb+0x134>)
    b378:	701a      	strb	r2, [r3, #0]

	/* download and send frame, no CSMA and no frame_retry */
	send_frame(NO_CSMA_NO_IFS, false);
    b37a:	2000      	movs	r0, #0
    b37c:	2100      	movs	r1, #0
    b37e:	4b13      	ldr	r3, [pc, #76]	; (b3cc <cca_timer_handler_cb+0x138>)
    b380:	4798      	blx	r3
    b382:	e00c      	b.n	b39e <cca_timer_handler_cb+0x10a>
	PIN_BACKOFF_END();

	if (perform_cca_twice() == PHY_IDLE) {
		send_frame_at_next_backoff_boundary();
	} else {
		tal_csma_state = CSMA_ACCESS_FAILURE;
    b384:	2203      	movs	r2, #3
    b386:	4b10      	ldr	r3, [pc, #64]	; (b3c8 <cca_timer_handler_cb+0x134>)
    b388:	701a      	strb	r2, [r3, #0]
    b38a:	e008      	b.n	b39e <cca_timer_handler_cb+0x10a>
	/*
	 * Since we are not interested in any frames that might be received
	 * during CCA, reject any information that indicates a previous frame
	 * reception.
	 */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE); /* enable frame reception
    b38c:	2015      	movs	r0, #21
    b38e:	2180      	movs	r1, #128	; 0x80
    b390:	2207      	movs	r2, #7
    b392:	2300      	movs	r3, #0
    b394:	4c09      	ldr	r4, [pc, #36]	; (b3bc <cca_timer_handler_cb+0x128>)
    b396:	47a0      	blx	r4
	 * Locate the next backoff boundary for the frame transmissiom;
	 * this backoff boundary is the starttime for the frame fransmission.
	 * Use a blocking approach, since next backoff boundary should be close.
	 */
	do {
		pal_get_current_time(&now_time_us);
    b398:	4d03      	ldr	r5, [pc, #12]	; (b3a8 <cca_timer_handler_cb+0x114>)
	} while (pal_add_time_us(now_time_us, PRE_TX_DURATION_US) <
    b39a:	4c04      	ldr	r4, [pc, #16]	; (b3ac <cca_timer_handler_cb+0x118>)
    b39c:	e7e3      	b.n	b366 <cca_timer_handler_cb+0xd2>
	} else {
		tal_csma_state = CSMA_ACCESS_FAILURE;
	}

	parameter = parameter; /* Keep compiler happy. */
}
    b39e:	b002      	add	sp, #8
    b3a0:	bc04      	pop	{r2}
    b3a2:	4690      	mov	r8, r2
    b3a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b3a6:	46c0      	nop			; (mov r8, r8)
    b3a8:	00009e05 	.word	0x00009e05
    b3ac:	200011e0 	.word	0x200011e0
    b3b0:	2000150d 	.word	0x2000150d
    b3b4:	2000153c 	.word	0x2000153c
    b3b8:	0000a1e9 	.word	0x0000a1e9
    b3bc:	0000c20d 	.word	0x0000c20d
    b3c0:	000001a9 	.word	0x000001a9
    b3c4:	0000c1f5 	.word	0x0000c1f5
    b3c8:	20001514 	.word	0x20001514
    b3cc:	0000b93d 	.word	0x0000b93d

0000b3d0 <csma_backoff_calculation>:

/**
 * \brief Calculates backoff duration and handles the start of the CCA
 */
static void csma_backoff_calculation(void)
{
    b3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3d2:	4647      	mov	r7, r8
    b3d4:	b480      	push	{r7}
    b3d6:	b084      	sub	sp, #16
	uint32_t next_backoff_boundary_us;
	uint32_t now_time_sym;
	uint32_t guard_time_before_next_beacon;

	/* \TODO consider CFP and BLE mode */
	current_CAP_duration_sym = TAL_GET_SUPERFRAME_DURATION_TIME(
    b3d8:	4b62      	ldr	r3, [pc, #392]	; (b564 <csma_backoff_calculation+0x194>)
    b3da:	7f99      	ldrb	r1, [r3, #30]
    b3dc:	22f0      	movs	r2, #240	; 0xf0
    b3de:	0092      	lsls	r2, r2, #2
    b3e0:	408a      	lsls	r2, r1
			tal_pib.SuperFrameOrder);
	current_CAP_end_sym = tal_add_time_symbols(tal_pib.BeaconTxTime,
    b3e2:	7b19      	ldrb	r1, [r3, #12]
    b3e4:	7b5e      	ldrb	r6, [r3, #13]
    b3e6:	0236      	lsls	r6, r6, #8
    b3e8:	430e      	orrs	r6, r1
    b3ea:	7b99      	ldrb	r1, [r3, #14]
    b3ec:	0409      	lsls	r1, r1, #16
    b3ee:	430e      	orrs	r6, r1
    b3f0:	7bd9      	ldrb	r1, [r3, #15]
    b3f2:	0609      	lsls	r1, r1, #24
    b3f4:	430e      	orrs	r6, r1
    b3f6:	1996      	adds	r6, r2, r6
    b3f8:	0136      	lsls	r6, r6, #4
    b3fa:	0936      	lsrs	r6, r6, #4
	 * Add some guard time to ensure that the transaction is completed
	 * before
	 * the timer fires that is going to track the next beacon.
	 */
	guard_time_before_next_beacon = TAL_RADIO_WAKEUP_TIME_SYM <<
			(tal_pib.BeaconOrder + 2);
    b3fc:	7f5b      	ldrb	r3, [r3, #29]
    b3fe:	3302      	adds	r3, #2
	/*
	 * Add some guard time to ensure that the transaction is completed
	 * before
	 * the timer fires that is going to track the next beacon.
	 */
	guard_time_before_next_beacon = TAL_RADIO_WAKEUP_TIME_SYM <<
    b400:	220d      	movs	r2, #13
    b402:	409a      	lsls	r2, r3
    b404:	1c13      	adds	r3, r2, #0
			(tal_pib.BeaconOrder + 2);
	guard_time_before_next_beacon += TAL_CONVERT_US_TO_SYMBOLS(
    b406:	333e      	adds	r3, #62	; 0x3e
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    b408:	42b3      	cmp	r3, r6
    b40a:	d203      	bcs.n	b414 <csma_backoff_calculation+0x44>
		return ((a - b) & SYMBOL_MASK);
    b40c:	1af6      	subs	r6, r6, r3
    b40e:	0136      	lsls	r6, r6, #4
    b410:	0936      	lsrs	r6, r6, #4
    b412:	e004      	b.n	b41e <csma_backoff_calculation+0x4e>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    b414:	4a54      	ldr	r2, [pc, #336]	; (b568 <csma_backoff_calculation+0x198>)
    b416:	18b6      	adds	r6, r6, r2
    b418:	1af6      	subs	r6, r6, r3
    b41a:	0136      	lsls	r6, r6, #4
    b41c:	0936      	lsrs	r6, r6, #4
	/* Calculate next backoff period boundary. */
	{
		uint32_t time_since_last_beacon_sym;
		uint32_t next_backoff_boundary_period;

		pal_get_current_time(&now_time_sym);
    b41e:	a803      	add	r0, sp, #12
    b420:	4b52      	ldr	r3, [pc, #328]	; (b56c <csma_backoff_calculation+0x19c>)
    b422:	4798      	blx	r3
		now_time_sym = TAL_CONVERT_US_TO_SYMBOLS(now_time_sym);
    b424:	9b03      	ldr	r3, [sp, #12]
    b426:	091c      	lsrs	r4, r3, #4
    b428:	9403      	str	r4, [sp, #12]

		time_since_last_beacon_sym = tal_sub_time_symbols(now_time_sym,
    b42a:	4b4e      	ldr	r3, [pc, #312]	; (b564 <csma_backoff_calculation+0x194>)
    b42c:	7b1a      	ldrb	r2, [r3, #12]
    b42e:	7b5f      	ldrb	r7, [r3, #13]
    b430:	023f      	lsls	r7, r7, #8
    b432:	4317      	orrs	r7, r2
    b434:	7b9a      	ldrb	r2, [r3, #14]
    b436:	0412      	lsls	r2, r2, #16
    b438:	4317      	orrs	r7, r2
    b43a:	7bd9      	ldrb	r1, [r3, #15]
    b43c:	0609      	lsls	r1, r1, #24
    b43e:	430f      	orrs	r7, r1
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    b440:	42bc      	cmp	r4, r7
    b442:	d904      	bls.n	b44e <csma_backoff_calculation+0x7e>
		return ((a - b) & SYMBOL_MASK);
    b444:	1be3      	subs	r3, r4, r7
    b446:	011b      	lsls	r3, r3, #4
    b448:	091b      	lsrs	r3, r3, #4
    b44a:	4698      	mov	r8, r3
    b44c:	e005      	b.n	b45a <csma_backoff_calculation+0x8a>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    b44e:	1be3      	subs	r3, r4, r7
    b450:	4a45      	ldr	r2, [pc, #276]	; (b568 <csma_backoff_calculation+0x198>)
    b452:	189b      	adds	r3, r3, r2
    b454:	011b      	lsls	r3, r3, #4
    b456:	091b      	lsrs	r3, r3, #4
    b458:	4698      	mov	r8, r3
				tal_pib.BeaconTxTime);
		next_backoff_boundary_period = time_since_last_beacon_sym /
    b45a:	4640      	mov	r0, r8
    b45c:	2114      	movs	r1, #20
    b45e:	4b44      	ldr	r3, [pc, #272]	; (b570 <csma_backoff_calculation+0x1a0>)
    b460:	4798      	blx	r3
    b462:	1c05      	adds	r5, r0, #0
				aUnitBackoffPeriod;

		if ((time_since_last_beacon_sym % aUnitBackoffPeriod) > 0) {
    b464:	4640      	mov	r0, r8
    b466:	2114      	movs	r1, #20
    b468:	4b42      	ldr	r3, [pc, #264]	; (b574 <csma_backoff_calculation+0x1a4>)
    b46a:	4798      	blx	r3
			next_backoff_boundary_period++;
    b46c:	1e4b      	subs	r3, r1, #1
    b46e:	4199      	sbcs	r1, r3
    b470:	186d      	adds	r5, r5, r1
		}

		next_backoff_boundary_us
			= TAL_CONVERT_SYMBOLS_TO_US(
    b472:	00ab      	lsls	r3, r5, #2
    b474:	195d      	adds	r5, r3, r5
    b476:	00ad      	lsls	r5, r5, #2
    b478:	19ef      	adds	r7, r5, r7
    b47a:	013f      	lsls	r7, r7, #4
				aUnitBackoffPeriod)));
	}

	/* Check if we are still within the CAP. */
	if (next_backoff_boundary_us >=
			TAL_CONVERT_SYMBOLS_TO_US(current_CAP_end_sym)) {
    b47c:	0133      	lsls	r3, r6, #4
				(next_backoff_boundary_period *
				aUnitBackoffPeriod)));
	}

	/* Check if we are still within the CAP. */
	if (next_backoff_boundary_us >=
    b47e:	429f      	cmp	r7, r3
    b480:	d305      	bcc.n	b48e <csma_backoff_calculation+0xbe>
			TAL_CONVERT_SYMBOLS_TO_US(current_CAP_end_sym)) {
		/* current CAP is over, wait for next CAP */
		tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    b482:	2202      	movs	r2, #2
    b484:	4b3c      	ldr	r3, [pc, #240]	; (b578 <csma_backoff_calculation+0x1a8>)
    b486:	701a      	strb	r2, [r3, #0]
		start_beacon_loss_timer();
    b488:	4b3c      	ldr	r3, [pc, #240]	; (b57c <csma_backoff_calculation+0x1ac>)
    b48a:	4798      	blx	r3
    b48c:	e066      	b.n	b55c <csma_backoff_calculation+0x18c>
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    b48e:	42b4      	cmp	r4, r6
    b490:	d203      	bcs.n	b49a <csma_backoff_calculation+0xca>
		return ((a - b) & SYMBOL_MASK);
    b492:	1b30      	subs	r0, r6, r4
    b494:	0100      	lsls	r0, r0, #4
    b496:	0900      	lsrs	r0, r0, #4
    b498:	e004      	b.n	b4a4 <csma_backoff_calculation+0xd4>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    b49a:	1b30      	subs	r0, r6, r4
    b49c:	4b32      	ldr	r3, [pc, #200]	; (b568 <csma_backoff_calculation+0x198>)
    b49e:	18c0      	adds	r0, r0, r3
    b4a0:	0100      	lsls	r0, r0, #4
    b4a2:	0900      	lsrs	r0, r0, #4
		uint32_t remaining_periods_in_CAP; /* \TODO check if variable
		                                    * size can be reduced */

		/* Check if the remaining backoff time will expire in current
		 * CAP. */
		remaining_periods_in_CAP = tal_sub_time_symbols(
    b4a4:	2114      	movs	r1, #20
    b4a6:	4b32      	ldr	r3, [pc, #200]	; (b570 <csma_backoff_calculation+0x1a0>)
    b4a8:	4798      	blx	r3
				current_CAP_end_sym, now_time_sym) /
				aUnitBackoffPeriod;

		if (remaining_backoff_periods > remaining_periods_in_CAP) {
    b4aa:	4b35      	ldr	r3, [pc, #212]	; (b580 <csma_backoff_calculation+0x1b0>)
    b4ac:	781b      	ldrb	r3, [r3, #0]
    b4ae:	4298      	cmp	r0, r3
    b4b0:	d208      	bcs.n	b4c4 <csma_backoff_calculation+0xf4>
			/*
			 * Reduce the backoff peridos by the remaining duration
			 * in
			 * the current CAP and continue in next CAP.
			 */
			remaining_backoff_periods -= remaining_periods_in_CAP;
    b4b2:	1a1b      	subs	r3, r3, r0
    b4b4:	4a32      	ldr	r2, [pc, #200]	; (b580 <csma_backoff_calculation+0x1b0>)
    b4b6:	7013      	strb	r3, [r2, #0]
			tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    b4b8:	2202      	movs	r2, #2
    b4ba:	4b2f      	ldr	r3, [pc, #188]	; (b578 <csma_backoff_calculation+0x1a8>)
    b4bc:	701a      	strb	r2, [r3, #0]

			start_beacon_loss_timer();
    b4be:	4b2f      	ldr	r3, [pc, #188]	; (b57c <csma_backoff_calculation+0x1ac>)
    b4c0:	4798      	blx	r3
    b4c2:	e04b      	b.n	b55c <csma_backoff_calculation+0x18c>
					TAL_CONVERT_US_TO_SYMBOLS(
					SLEEP_TO_TRX_OFF_TYP_US +
					CCA_GUARD_DURATION_US);

			time_after_transaction_sym
				= tal_add_time_symbols(TAL_CONVERT_US_TO_SYMBOLS(
    b4c4:	0939      	lsrs	r1, r7, #4
			                                    * variable size can
			                                    * be reduced */

			/* Add some guard time to wakeup the transceiver. */
			transaction_duration_sym
				= (transaction_duration_periods *
    b4c6:	4a2f      	ldr	r2, [pc, #188]	; (b584 <csma_backoff_calculation+0x1b4>)
    b4c8:	7812      	ldrb	r2, [r2, #0]
    b4ca:	0090      	lsls	r0, r2, #2
    b4cc:	1882      	adds	r2, r0, r2
    b4ce:	0092      	lsls	r2, r2, #2
					aUnitBackoffPeriod) +
    b4d0:	324b      	adds	r2, #75	; 0x4b
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    b4d2:	188a      	adds	r2, r1, r2
    b4d4:	0112      	lsls	r2, r2, #4
    b4d6:	0912      	lsrs	r2, r2, #4
					next_backoff_boundary_us),
					transaction_duration_sym);

			/* Check if the entire transaction fits into the current
			 * CAP. */
			if (time_after_transaction_sym < current_CAP_end_sym) {
    b4d8:	4296      	cmp	r6, r2
    b4da:	d92c      	bls.n	b536 <csma_backoff_calculation+0x166>

				/* Calculate the time needed to backoff. */
				cca_starttime_us
					= pal_add_time_us(
						next_backoff_boundary_us,
						TAL_CONVERT_SYMBOLS_TO_US(
    b4dc:	0099      	lsls	r1, r3, #2
    b4de:	18c9      	adds	r1, r1, r3
				retval_t timer_status;
				uint32_t callback_start_time;

				/* Calculate the time needed to backoff. */
				cca_starttime_us
					= pal_add_time_us(
    b4e0:	0189      	lsls	r1, r1, #6
    b4e2:	1879      	adds	r1, r7, r1
    b4e4:	4b28      	ldr	r3, [pc, #160]	; (b588 <csma_backoff_calculation+0x1b8>)
    b4e6:	6019      	str	r1, [r3, #0]
				 * \TODO depending on the duration that we need
				 * to backoff,
				 * set trx to SLEEP, TRX_OFF or PLL_ON
				 * meanwhile.
				 */
				while (pal_sub_time_us(cca_starttime_us,
    b4e8:	0124      	lsls	r4, r4, #4
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    b4ea:	1b0a      	subs	r2, r1, r4
    b4ec:	4b27      	ldr	r3, [pc, #156]	; (b58c <csma_backoff_calculation+0x1bc>)
    b4ee:	429a      	cmp	r2, r3
    b4f0:	d807      	bhi.n	b502 <csma_backoff_calculation+0x132>
    b4f2:	1c1a      	adds	r2, r3, #0
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    b4f4:	3141      	adds	r1, #65	; 0x41
    b4f6:	31ff      	adds	r1, #255	; 0xff
    b4f8:	1b0b      	subs	r3, r1, r4
    b4fa:	4293      	cmp	r3, r2
    b4fc:	d9fa      	bls.n	b4f4 <csma_backoff_calculation+0x124>
    b4fe:	4b22      	ldr	r3, [pc, #136]	; (b588 <csma_backoff_calculation+0x1b8>)
    b500:	6019      	str	r1, [r3, #0]
				callback_start_time
					= pal_sub_time_us(cca_starttime_us,
						(SLEEP_TO_TRX_OFF_TYP_US +
						CCA_PREPARATION_DURATION_US));

				timer_status = pal_timer_start(TAL_CSMA_CCA,
    b502:	4b23      	ldr	r3, [pc, #140]	; (b590 <csma_backoff_calculation+0x1c0>)
    b504:	7818      	ldrb	r0, [r3, #0]
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    b506:	3905      	subs	r1, #5
    b508:	39ff      	subs	r1, #255	; 0xff
    b50a:	2300      	movs	r3, #0
    b50c:	9300      	str	r3, [sp, #0]
    b50e:	2201      	movs	r2, #1
    b510:	4b20      	ldr	r3, [pc, #128]	; (b594 <csma_backoff_calculation+0x1c4>)
    b512:	4c21      	ldr	r4, [pc, #132]	; (b598 <csma_backoff_calculation+0x1c8>)
    b514:	47a0      	blx	r4
						callback_start_time,
						TIMEOUT_ABSOLUTE,
						(FUNC_PTR)cca_timer_handler_cb,
						NULL);

				if (timer_status == MAC_SUCCESS) {
    b516:	2800      	cmp	r0, #0
    b518:	d103      	bne.n	b522 <csma_backoff_calculation+0x152>
					tal_csma_state
						= BACKOFF_WAITING_FOR_CCA_TIMER;
    b51a:	2201      	movs	r2, #1
    b51c:	4b16      	ldr	r3, [pc, #88]	; (b578 <csma_backoff_calculation+0x1a8>)
    b51e:	701a      	strb	r2, [r3, #0]
    b520:	e01c      	b.n	b55c <csma_backoff_calculation+0x18c>
				} else if (timer_status ==
    b522:	288b      	cmp	r0, #139	; 0x8b
    b524:	d103      	bne.n	b52e <csma_backoff_calculation+0x15e>
						PAL_TMR_INVALID_TIMEOUT) {
					/* Start the CCA immediately. */
					cca_timer_handler_cb(NULL);
    b526:	2000      	movs	r0, #0
    b528:	4b1a      	ldr	r3, [pc, #104]	; (b594 <csma_backoff_calculation+0x1c4>)
    b52a:	4798      	blx	r3
    b52c:	e016      	b.n	b55c <csma_backoff_calculation+0x18c>
				} else {
					tal_csma_state = CSMA_ACCESS_FAILURE;
    b52e:	2203      	movs	r2, #3
    b530:	4b11      	ldr	r3, [pc, #68]	; (b578 <csma_backoff_calculation+0x1a8>)
    b532:	701a      	strb	r2, [r3, #0]
    b534:	e012      	b.n	b55c <csma_backoff_calculation+0x18c>
				/* debug pin to switch on: define
				 * ENABLE_DEBUG_PINS, pal_config.h */
				PIN_BACKOFF_START();
			} else {
				/* Restart again after next beacon. */
				NB = 0;
    b536:	2200      	movs	r2, #0
    b538:	4b18      	ldr	r3, [pc, #96]	; (b59c <csma_backoff_calculation+0x1cc>)
    b53a:	701a      	strb	r2, [r3, #0]
				remaining_backoff_periods
					= (uint8_t)(rand() &
    b53c:	4b18      	ldr	r3, [pc, #96]	; (b5a0 <csma_backoff_calculation+0x1d0>)
    b53e:	4798      	blx	r3
						((1 << BE) - 1));
    b540:	4b18      	ldr	r3, [pc, #96]	; (b5a4 <csma_backoff_calculation+0x1d4>)
    b542:	781b      	ldrb	r3, [r3, #0]
    b544:	2201      	movs	r2, #1
    b546:	409a      	lsls	r2, r3
    b548:	1c13      	adds	r3, r2, #0
				PIN_BACKOFF_START();
			} else {
				/* Restart again after next beacon. */
				NB = 0;
				remaining_backoff_periods
					= (uint8_t)(rand() &
    b54a:	3b01      	subs	r3, #1
    b54c:	4018      	ands	r0, r3
    b54e:	4b0c      	ldr	r3, [pc, #48]	; (b580 <csma_backoff_calculation+0x1b0>)
    b550:	7018      	strb	r0, [r3, #0]
						((1 << BE) - 1));
				tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    b552:	2202      	movs	r2, #2
    b554:	4b08      	ldr	r3, [pc, #32]	; (b578 <csma_backoff_calculation+0x1a8>)
    b556:	701a      	strb	r2, [r3, #0]

				start_beacon_loss_timer();
    b558:	4b08      	ldr	r3, [pc, #32]	; (b57c <csma_backoff_calculation+0x1ac>)
    b55a:	4798      	blx	r3
			}
		}
	}
}
    b55c:	b004      	add	sp, #16
    b55e:	bc04      	pop	{r2}
    b560:	4690      	mov	r8, r2
    b562:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b564:	20001518 	.word	0x20001518
    b568:	0fffffff 	.word	0x0fffffff
    b56c:	00009e05 	.word	0x00009e05
    b570:	0000cd95 	.word	0x0000cd95
    b574:	0000ce1d 	.word	0x0000ce1d
    b578:	20001514 	.word	0x20001514
    b57c:	0000b25d 	.word	0x0000b25d
    b580:	200011dd 	.word	0x200011dd
    b584:	20001548 	.word	0x20001548
    b588:	200011e0 	.word	0x200011e0
    b58c:	000004b9 	.word	0x000004b9
    b590:	20001547 	.word	0x20001547
    b594:	0000b295 	.word	0x0000b295
    b598:	00009db5 	.word	0x00009db5
    b59c:	200011de 	.word	0x200011de
    b5a0:	0000d3d1 	.word	0x0000d3d1
    b5a4:	200011df 	.word	0x200011df

0000b5a8 <tx_done>:
 * \brief Finalizes the CSMA procedure
 *
 * \param status Result of the slotted transmission
 */
static void tx_done(retval_t status)
{
    b5a8:	b508      	push	{r3, lr}
		Assert("beacon lost timer is still running" == 0);
	}

#endif

	tal_state = TAL_IDLE;
    b5aa:	2300      	movs	r3, #0
    b5ac:	4a04      	ldr	r2, [pc, #16]	; (b5c0 <tx_done+0x18>)
    b5ae:	7013      	strb	r3, [r2, #0]
	tal_csma_state = CSMA_IDLE;
    b5b0:	4a04      	ldr	r2, [pc, #16]	; (b5c4 <tx_done+0x1c>)
    b5b2:	7013      	strb	r3, [r2, #0]

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    b5b4:	4b04      	ldr	r3, [pc, #16]	; (b5c8 <tx_done+0x20>)
    b5b6:	6819      	ldr	r1, [r3, #0]
    b5b8:	4b04      	ldr	r3, [pc, #16]	; (b5cc <tx_done+0x24>)
    b5ba:	4798      	blx	r3
#endif
}
    b5bc:	bd08      	pop	{r3, pc}
    b5be:	46c0      	nop			; (mov r8, r8)
    b5c0:	20001545 	.word	0x20001545
    b5c4:	20001514 	.word	0x20001514
    b5c8:	20001510 	.word	0x20001510
    b5cc:	00008035 	.word	0x00008035

0000b5d0 <calculate_transaction_duration>:
#if (MAC_START_REQUEST_CONFIRM == 1)
void calculate_transaction_duration(void)
#else
static void calculate_transaction_duration(void)
#endif
{
    b5d0:	b538      	push	{r3, r4, r5, lr}
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
    b5d2:	4b1c      	ldr	r3, [pc, #112]	; (b644 <calculate_transaction_duration+0x74>)
    b5d4:	681b      	ldr	r3, [r3, #0]
    b5d6:	7819      	ldrb	r1, [r3, #0]
	/* Add interframe spacing - independend on ACK transmission. */
	if (*tal_frame_to_tx > aMaxSIFSFrameSize) {
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
    b5d8:	220c      	movs	r2, #12
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
	/* Add interframe spacing - independend on ACK transmission. */
	if (*tal_frame_to_tx > aMaxSIFSFrameSize) {
    b5da:	2912      	cmp	r1, #18
    b5dc:	d900      	bls.n	b5e0 <calculate_transaction_duration+0x10>
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
    b5de:	2228      	movs	r2, #40	; 0x28
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    b5e0:	4b19      	ldr	r3, [pc, #100]	; (b648 <calculate_transaction_duration+0x78>)
    b5e2:	681b      	ldr	r3, [r3, #0]
    b5e4:	7c5c      	ldrb	r4, [r3, #17]
    b5e6:	7c98      	ldrb	r0, [r3, #18]
    b5e8:	0200      	lsls	r0, r0, #8
    b5ea:	4320      	orrs	r0, r4
    b5ec:	7cdc      	ldrb	r4, [r3, #19]
    b5ee:	0424      	lsls	r4, r4, #16
    b5f0:	4320      	orrs	r0, r4
    b5f2:	7d1b      	ldrb	r3, [r3, #20]
    b5f4:	061b      	lsls	r3, r3, #24
    b5f6:	4303      	orrs	r3, r0
    b5f8:	785b      	ldrb	r3, [r3, #1]
    b5fa:	0698      	lsls	r0, r3, #26
    b5fc:	d402      	bmi.n	b604 <calculate_transaction_duration+0x34>
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
    b5fe:	1d4c      	adds	r4, r1, #5
    b600:	b2e4      	uxtb	r4, r4
    b602:	e004      	b.n	b60e <calculate_transaction_duration+0x3e>
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
		/* Ensure there is room for the ACK. */
		transaction_duration_octets += ACK_FRAME_LEN + PHY_OVERHEAD; /*
    b604:	1c0c      	adds	r4, r1, #0
    b606:	340f      	adds	r4, #15
    b608:	b2e4      	uxtb	r4, r4
		                                                              *
		                                                              *octets
		                                                              **/

		/* Space is needed until the ACK is sent. */
		transaction_duration_sym += aTurnaroundTime +
    b60a:	3220      	adds	r2, #32
    b60c:	b292      	uxth	r2, r2
		                                                           *
		                                                           *symbols
		                                                           **/
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
    b60e:	0064      	lsls	r4, r4, #1
    b610:	1912      	adds	r2, r2, r4
    b612:	b294      	uxth	r4, r2
			transaction_duration_octets);

	transaction_duration_periods = transaction_duration_sym /
    b614:	1c20      	adds	r0, r4, #0
    b616:	2114      	movs	r1, #20
    b618:	4b0c      	ldr	r3, [pc, #48]	; (b64c <calculate_transaction_duration+0x7c>)
    b61a:	4798      	blx	r3
    b61c:	b2c5      	uxtb	r5, r0
			aUnitBackoffPeriod;

	/* Round up to the next integer number. */
	if ((transaction_duration_sym % aUnitBackoffPeriod) > 0) {
    b61e:	1c20      	adds	r0, r4, #0
    b620:	2114      	movs	r1, #20
    b622:	4b0b      	ldr	r3, [pc, #44]	; (b650 <calculate_transaction_duration+0x80>)
    b624:	4798      	blx	r3
    b626:	b289      	uxth	r1, r1
    b628:	2900      	cmp	r1, #0
    b62a:	d102      	bne.n	b632 <calculate_transaction_duration+0x62>
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
			transaction_duration_octets);

	transaction_duration_periods = transaction_duration_sym /
    b62c:	4b09      	ldr	r3, [pc, #36]	; (b654 <calculate_transaction_duration+0x84>)
    b62e:	701d      	strb	r5, [r3, #0]
    b630:	e002      	b.n	b638 <calculate_transaction_duration+0x68>
			aUnitBackoffPeriod;

	/* Round up to the next integer number. */
	if ((transaction_duration_sym % aUnitBackoffPeriod) > 0) {
		transaction_duration_periods++;
    b632:	3501      	adds	r5, #1
    b634:	4b07      	ldr	r3, [pc, #28]	; (b654 <calculate_transaction_duration+0x84>)
    b636:	701d      	strb	r5, [r3, #0]
	}

	/* Add 2 backoff periods that are used for CCA. */
	transaction_duration_periods += 2;
    b638:	4b06      	ldr	r3, [pc, #24]	; (b654 <calculate_transaction_duration+0x84>)
    b63a:	781a      	ldrb	r2, [r3, #0]
    b63c:	3202      	adds	r2, #2
    b63e:	701a      	strb	r2, [r3, #0]
}
    b640:	bd38      	pop	{r3, r4, r5, pc}
    b642:	46c0      	nop			; (mov r8, r8)
    b644:	20001540 	.word	0x20001540
    b648:	20001510 	.word	0x20001510
    b64c:	0000cd95 	.word	0x0000cd95
    b650:	0000ce1d 	.word	0x0000ce1d
    b654:	20001548 	.word	0x20001548

0000b658 <slotted_csma_start>:

/*
 * \brief Starts slotted CSMA
 */
bool slotted_csma_start(bool perform_frame_retry)
{
    b658:	b570      	push	{r4, r5, r6, lr}
    b65a:	b082      	sub	sp, #8
    b65c:	1c05      	adds	r5, r0, #0
	uint32_t time_between_beacons_sym;
	uint32_t next_beacon_time_sym;
	uint8_t number_of_lost_beacon = 0;
	uint32_t now_time;

	time_between_beacons_sym = TAL_GET_BEACON_INTERVAL_TIME(
    b65e:	4b39      	ldr	r3, [pc, #228]	; (b744 <slotted_csma_start+0xec>)
    b660:	7f5a      	ldrb	r2, [r3, #29]
    b662:	24f0      	movs	r4, #240	; 0xf0
    b664:	00a4      	lsls	r4, r4, #2
    b666:	4094      	lsls	r4, r2
			tal_pib.BeaconOrder);
	next_beacon_time_sym = tal_add_time_symbols(tal_pib.BeaconTxTime,
    b668:	7b1a      	ldrb	r2, [r3, #12]
    b66a:	7b5e      	ldrb	r6, [r3, #13]
    b66c:	0236      	lsls	r6, r6, #8
    b66e:	4316      	orrs	r6, r2
    b670:	7b9a      	ldrb	r2, [r3, #14]
    b672:	0412      	lsls	r2, r2, #16
    b674:	4316      	orrs	r6, r2
    b676:	7bdb      	ldrb	r3, [r3, #15]
    b678:	061b      	lsls	r3, r3, #24
    b67a:	431e      	orrs	r6, r3
    b67c:	19a6      	adds	r6, r4, r6
    b67e:	0136      	lsls	r6, r6, #4
    b680:	0936      	lsrs	r6, r6, #4
			time_between_beacons_sym);

	pal_get_current_time(&now_time);
    b682:	a801      	add	r0, sp, #4
    b684:	4b30      	ldr	r3, [pc, #192]	; (b748 <slotted_csma_start+0xf0>)
    b686:	4798      	blx	r3
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);
    b688:	9b01      	ldr	r3, [sp, #4]
    b68a:	0918      	lsrs	r0, r3, #4

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
    b68c:	4286      	cmp	r6, r0
    b68e:	d243      	bcs.n	b718 <slotted_csma_start+0xc0>
    b690:	1933      	adds	r3, r6, r4
    b692:	011b      	lsls	r3, r3, #4
    b694:	091b      	lsrs	r3, r3, #4
    b696:	2203      	movs	r2, #3
    b698:	e008      	b.n	b6ac <slotted_csma_start+0x54>
    b69a:	1919      	adds	r1, r3, r4
    b69c:	0109      	lsls	r1, r1, #4
    b69e:	0909      	lsrs	r1, r1, #4
    b6a0:	3a01      	subs	r2, #1
    b6a2:	b2d2      	uxtb	r2, r2
		tal_pib.BeaconTxTime = next_beacon_time_sym;
		next_beacon_time_sym = tal_add_time_symbols(
				tal_pib.BeaconTxTime,
				time_between_beacons_sym);
		number_of_lost_beacon++;
		if (number_of_lost_beacon == aMaxLostBeacons) { /* sync loss */
    b6a4:	2a00      	cmp	r2, #0
    b6a6:	d042      	beq.n	b72e <slotted_csma_start+0xd6>
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
		tal_pib.BeaconTxTime = next_beacon_time_sym;
    b6a8:	1c1e      	adds	r6, r3, #0
    b6aa:	1c0b      	adds	r3, r1, #0
	pal_get_current_time(&now_time);
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
    b6ac:	4298      	cmp	r0, r3
    b6ae:	d8f4      	bhi.n	b69a <slotted_csma_start+0x42>
    b6b0:	4b24      	ldr	r3, [pc, #144]	; (b744 <slotted_csma_start+0xec>)
    b6b2:	731e      	strb	r6, [r3, #12]
    b6b4:	0a32      	lsrs	r2, r6, #8
    b6b6:	735a      	strb	r2, [r3, #13]
    b6b8:	0c32      	lsrs	r2, r6, #16
    b6ba:	739a      	strb	r2, [r3, #14]
    b6bc:	0e36      	lsrs	r6, r6, #24
    b6be:	73de      	strb	r6, [r3, #15]
    b6c0:	e02a      	b.n	b718 <slotted_csma_start+0xc0>
static inline void csma_param_init(void)
{
	NB = 0;

	if (tal_pib.BattLifeExt) {
		if (tal_pib.MinBE > 2) {
    b6c2:	4b20      	ldr	r3, [pc, #128]	; (b744 <slotted_csma_start+0xec>)
    b6c4:	7e5b      	ldrb	r3, [r3, #25]
    b6c6:	2b02      	cmp	r3, #2
    b6c8:	d903      	bls.n	b6d2 <slotted_csma_start+0x7a>
			BE = 2;
    b6ca:	2202      	movs	r2, #2
    b6cc:	4b1f      	ldr	r3, [pc, #124]	; (b74c <slotted_csma_start+0xf4>)
    b6ce:	701a      	strb	r2, [r3, #0]
    b6d0:	e006      	b.n	b6e0 <slotted_csma_start+0x88>
		} else {
			BE = tal_pib.MinBE;
    b6d2:	4a1e      	ldr	r2, [pc, #120]	; (b74c <slotted_csma_start+0xf4>)
    b6d4:	7013      	strb	r3, [r2, #0]
    b6d6:	e003      	b.n	b6e0 <slotted_csma_start+0x88>
		}
	} else {
		BE = tal_pib.MinBE;
    b6d8:	4b1a      	ldr	r3, [pc, #104]	; (b744 <slotted_csma_start+0xec>)
    b6da:	7e5a      	ldrb	r2, [r3, #25]
    b6dc:	4b1b      	ldr	r3, [pc, #108]	; (b74c <slotted_csma_start+0xf4>)
    b6de:	701a      	strb	r2, [r3, #0]

	if (check_beacon_reception()) {
		tal_state = TAL_SLOTTED_CSMA;

		csma_param_init();
		if (perform_frame_retry) {
    b6e0:	2d00      	cmp	r5, #0
    b6e2:	d003      	beq.n	b6ec <slotted_csma_start+0x94>
			number_of_tx_retries = 0;
    b6e4:	2200      	movs	r2, #0
    b6e6:	4b1a      	ldr	r3, [pc, #104]	; (b750 <slotted_csma_start+0xf8>)
    b6e8:	701a      	strb	r2, [r3, #0]
    b6ea:	e004      	b.n	b6f6 <slotted_csma_start+0x9e>
		} else {
			/* Use the max value to indicate that no retries are
			 * required. */
			number_of_tx_retries = tal_pib.MaxFrameRetries;
    b6ec:	2323      	movs	r3, #35	; 0x23
    b6ee:	4a15      	ldr	r2, [pc, #84]	; (b744 <slotted_csma_start+0xec>)
    b6f0:	5cd2      	ldrb	r2, [r2, r3]
    b6f2:	4b17      	ldr	r3, [pc, #92]	; (b750 <slotted_csma_start+0xf8>)
    b6f4:	701a      	strb	r2, [r3, #0]
		}

		calculate_transaction_duration();
    b6f6:	4b17      	ldr	r3, [pc, #92]	; (b754 <slotted_csma_start+0xfc>)
    b6f8:	4798      	blx	r3

		/* Get a random backoff period duration. */
		remaining_backoff_periods = (uint8_t)(rand() & ((1 << BE) - 1));
    b6fa:	4b17      	ldr	r3, [pc, #92]	; (b758 <slotted_csma_start+0x100>)
    b6fc:	4798      	blx	r3
    b6fe:	4b13      	ldr	r3, [pc, #76]	; (b74c <slotted_csma_start+0xf4>)
    b700:	781b      	ldrb	r3, [r3, #0]
    b702:	2201      	movs	r2, #1
    b704:	409a      	lsls	r2, r3
    b706:	1c13      	adds	r3, r2, #0
    b708:	3b01      	subs	r3, #1
    b70a:	4018      	ands	r0, r3
    b70c:	4b13      	ldr	r3, [pc, #76]	; (b75c <slotted_csma_start+0x104>)
    b70e:	7018      	strb	r0, [r3, #0]

		csma_backoff_calculation();
    b710:	4b13      	ldr	r3, [pc, #76]	; (b760 <slotted_csma_start+0x108>)
    b712:	4798      	blx	r3

		return_val = true;
    b714:	2001      	movs	r0, #1
    b716:	e013      	b.n	b740 <slotted_csma_start+0xe8>
	                   * pal_config.h */

	bool return_val = false; /* Assume error case */

	if (check_beacon_reception()) {
		tal_state = TAL_SLOTTED_CSMA;
    b718:	2203      	movs	r2, #3
    b71a:	4b12      	ldr	r3, [pc, #72]	; (b764 <slotted_csma_start+0x10c>)
    b71c:	701a      	strb	r2, [r3, #0]
/**
 * \brief Initializes CSMA variables
 */
static inline void csma_param_init(void)
{
	NB = 0;
    b71e:	2200      	movs	r2, #0
    b720:	4b11      	ldr	r3, [pc, #68]	; (b768 <slotted_csma_start+0x110>)
    b722:	701a      	strb	r2, [r3, #0]

	if (tal_pib.BattLifeExt) {
    b724:	4b07      	ldr	r3, [pc, #28]	; (b744 <slotted_csma_start+0xec>)
    b726:	7f1b      	ldrb	r3, [r3, #28]
    b728:	2b00      	cmp	r3, #0
    b72a:	d1ca      	bne.n	b6c2 <slotted_csma_start+0x6a>
    b72c:	e7d4      	b.n	b6d8 <slotted_csma_start+0x80>
    b72e:	4a05      	ldr	r2, [pc, #20]	; (b744 <slotted_csma_start+0xec>)
    b730:	7313      	strb	r3, [r2, #12]
    b732:	0a19      	lsrs	r1, r3, #8
    b734:	7351      	strb	r1, [r2, #13]
    b736:	0c19      	lsrs	r1, r3, #16
    b738:	7391      	strb	r1, [r2, #14]
    b73a:	0e1b      	lsrs	r3, r3, #24
    b73c:	73d3      	strb	r3, [r2, #15]
bool slotted_csma_start(bool perform_frame_retry)
{
	PIN_CSMA_START(); /* debug pin to switch on: define ENABLE_DEBUG_PINS,
	                   * pal_config.h */

	bool return_val = false; /* Assume error case */
    b73e:	2000      	movs	r0, #0

		return_val = true;
	}

	return return_val;
}
    b740:	b002      	add	sp, #8
    b742:	bd70      	pop	{r4, r5, r6, pc}
    b744:	20001518 	.word	0x20001518
    b748:	00009e05 	.word	0x00009e05
    b74c:	200011df 	.word	0x200011df
    b750:	200011e4 	.word	0x200011e4
    b754:	0000b5d1 	.word	0x0000b5d1
    b758:	0000d3d1 	.word	0x0000d3d1
    b75c:	200011dd 	.word	0x200011dd
    b760:	0000b3d1 	.word	0x0000b3d1
    b764:	20001545 	.word	0x20001545
    b768:	200011de 	.word	0x200011de

0000b76c <calc_frame_transmit_duration>:
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
    b76c:	7802      	ldrb	r2, [r0, #0]
	/* Add interframe spacing - independent on ACK transmission. */
	if (*phy_frame > aMaxSIFSFrameSize) {
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
    b76e:	230c      	movs	r3, #12
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
	/* Add interframe spacing - independent on ACK transmission. */
	if (*phy_frame > aMaxSIFSFrameSize) {
    b770:	2a12      	cmp	r2, #18
    b772:	d900      	bls.n	b776 <calc_frame_transmit_duration+0xa>
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
    b774:	2328      	movs	r3, #40	; 0x28
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (phy_frame[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    b776:	7841      	ldrb	r1, [r0, #1]
    b778:	0688      	lsls	r0, r1, #26
    b77a:	d402      	bmi.n	b782 <calc_frame_transmit_duration+0x16>
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
    b77c:	1d50      	adds	r0, r2, #5
    b77e:	b2c0      	uxtb	r0, r0
    b780:	e004      	b.n	b78c <calc_frame_transmit_duration+0x20>
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (phy_frame[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
		/* Ensure there is room for the ACK. */
		transaction_duration_octets += ACK_FRAME_LEN + PHY_OVERHEAD; /**
    b782:	1c10      	adds	r0, r2, #0
    b784:	300f      	adds	r0, #15
    b786:	b2c0      	uxtb	r0, r0
		                                                              *octets
		                                                              **/

		/* Space is needed until the ACK is sent. */
		transaction_duration_sym += aTurnaroundTime +
    b788:	3320      	adds	r3, #32
    b78a:	b29b      	uxth	r3, r3
				aUnitBackoffPeriod;                       /**
		                                                           *symbols
		                                                           **/
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
    b78c:	0040      	lsls	r0, r0, #1
    b78e:	1818      	adds	r0, r3, r0
    b790:	b280      	uxth	r0, r0
			transaction_duration_octets);

	transaction_duration_sym = TAL_PSDU_US_PER_OCTET(
    b792:	0140      	lsls	r0, r0, #5
			transaction_duration_sym);

	return transaction_duration_sym;
    b794:	b280      	uxth	r0, r0
}
    b796:	4770      	bx	lr

0000b798 <slotted_csma_state_handling>:

/**
 * \brief State machine handling slotted CSMA
 */
void slotted_csma_state_handling(void)
{
    b798:	b508      	push	{r3, lr}
	switch (tal_csma_state) {
    b79a:	4b32      	ldr	r3, [pc, #200]	; (b864 <slotted_csma_state_handling+0xcc>)
    b79c:	781b      	ldrb	r3, [r3, #0]
    b79e:	3b03      	subs	r3, #3
    b7a0:	b2da      	uxtb	r2, r3
    b7a2:	2a06      	cmp	r2, #6
    b7a4:	d85d      	bhi.n	b862 <slotted_csma_state_handling+0xca>
    b7a6:	0093      	lsls	r3, r2, #2
    b7a8:	4a2f      	ldr	r2, [pc, #188]	; (b868 <slotted_csma_state_handling+0xd0>)
    b7aa:	58d3      	ldr	r3, [r2, r3]
    b7ac:	469f      	mov	pc, r3
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_WAITING_FOR_BEACON_END();
		PIN_BEACON_LOSS_TIMER_END();

		pal_timer_stop(TAL_CSMA_BEACON_LOSS_TIMER);
    b7ae:	4b2f      	ldr	r3, [pc, #188]	; (b86c <slotted_csma_state_handling+0xd4>)
    b7b0:	7818      	ldrb	r0, [r3, #0]
    b7b2:	4b2f      	ldr	r3, [pc, #188]	; (b870 <slotted_csma_state_handling+0xd8>)
    b7b4:	4798      	blx	r3
		csma_backoff_calculation();
    b7b6:	4b2f      	ldr	r3, [pc, #188]	; (b874 <slotted_csma_state_handling+0xdc>)
    b7b8:	4798      	blx	r3
		break;
    b7ba:	e052      	b.n	b862 <slotted_csma_state_handling+0xca>

	case CSMA_ACCESS_FAILURE:
		NB++;
    b7bc:	4a2e      	ldr	r2, [pc, #184]	; (b878 <slotted_csma_state_handling+0xe0>)
    b7be:	7813      	ldrb	r3, [r2, #0]
    b7c0:	3301      	adds	r3, #1
    b7c2:	b2db      	uxtb	r3, r3
    b7c4:	7013      	strb	r3, [r2, #0]
		BE++;
    b7c6:	492d      	ldr	r1, [pc, #180]	; (b87c <slotted_csma_state_handling+0xe4>)
    b7c8:	780a      	ldrb	r2, [r1, #0]
    b7ca:	3201      	adds	r2, #1
    b7cc:	b2d2      	uxtb	r2, r2
    b7ce:	700a      	strb	r2, [r1, #0]
		/* ensure that BE is no more than macMaxBE */
		if (BE > tal_pib.MaxBE) {  /* macMaxBE */
    b7d0:	2122      	movs	r1, #34	; 0x22
    b7d2:	482b      	ldr	r0, [pc, #172]	; (b880 <slotted_csma_state_handling+0xe8>)
    b7d4:	5c41      	ldrb	r1, [r0, r1]
    b7d6:	428a      	cmp	r2, r1
    b7d8:	d901      	bls.n	b7de <slotted_csma_state_handling+0x46>
			BE = tal_pib.MaxBE; /* macMaxBE */
    b7da:	4a28      	ldr	r2, [pc, #160]	; (b87c <slotted_csma_state_handling+0xe4>)
    b7dc:	7011      	strb	r1, [r2, #0]
		}

		if (NB > macMaxCSMABackoffs) {
    b7de:	2b4e      	cmp	r3, #78	; 0x4e
    b7e0:	d903      	bls.n	b7ea <slotted_csma_state_handling+0x52>
			/* terminate with channel access failure */
			tx_done(MAC_CHANNEL_ACCESS_FAILURE);
    b7e2:	20e1      	movs	r0, #225	; 0xe1
    b7e4:	4b27      	ldr	r3, [pc, #156]	; (b884 <slotted_csma_state_handling+0xec>)
    b7e6:	4798      	blx	r3
    b7e8:	e03b      	b.n	b862 <slotted_csma_state_handling+0xca>
		} else {
			/* restart backoff */
			csma_backoff_calculation();
    b7ea:	4b22      	ldr	r3, [pc, #136]	; (b874 <slotted_csma_state_handling+0xdc>)
    b7ec:	4798      	blx	r3
    b7ee:	e038      	b.n	b862 <slotted_csma_state_handling+0xca>

		break;

	case NO_BEACON_TRACKING:
		/* terminate with channel access failure */
		tx_done(MAC_CHANNEL_ACCESS_FAILURE);
    b7f0:	20e1      	movs	r0, #225	; 0xe1
    b7f2:	4b24      	ldr	r3, [pc, #144]	; (b884 <slotted_csma_state_handling+0xec>)
    b7f4:	4798      	blx	r3
		break;
    b7f6:	e034      	b.n	b862 <slotted_csma_state_handling+0xca>
	case FRAME_SENDING:
		/* waiting for end of frame transmission */
		break;

	case TX_DONE_SUCCESS:
		tx_done(MAC_SUCCESS);
    b7f8:	2000      	movs	r0, #0
    b7fa:	4b22      	ldr	r3, [pc, #136]	; (b884 <slotted_csma_state_handling+0xec>)
    b7fc:	4798      	blx	r3
		break;
    b7fe:	e030      	b.n	b862 <slotted_csma_state_handling+0xca>

	case TX_DONE_FRAME_PENDING:
		tx_done(TAL_FRAME_PENDING);
    b800:	2087      	movs	r0, #135	; 0x87
    b802:	4b20      	ldr	r3, [pc, #128]	; (b884 <slotted_csma_state_handling+0xec>)
    b804:	4798      	blx	r3
		break;
    b806:	e02c      	b.n	b862 <slotted_csma_state_handling+0xca>

	case TX_DONE_NO_ACK:
		if (number_of_tx_retries < tal_pib.MaxFrameRetries) {
    b808:	4b1f      	ldr	r3, [pc, #124]	; (b888 <slotted_csma_state_handling+0xf0>)
    b80a:	781b      	ldrb	r3, [r3, #0]
    b80c:	2223      	movs	r2, #35	; 0x23
    b80e:	491c      	ldr	r1, [pc, #112]	; (b880 <slotted_csma_state_handling+0xe8>)
    b810:	5c8a      	ldrb	r2, [r1, r2]
    b812:	429a      	cmp	r2, r3
    b814:	d922      	bls.n	b85c <slotted_csma_state_handling+0xc4>
			number_of_tx_retries++;
    b816:	3301      	adds	r3, #1
    b818:	4a1b      	ldr	r2, [pc, #108]	; (b888 <slotted_csma_state_handling+0xf0>)
    b81a:	7013      	strb	r3, [r2, #0]
			set_trx_state(CMD_RX_AACK_ON);
    b81c:	2016      	movs	r0, #22
    b81e:	4b1b      	ldr	r3, [pc, #108]	; (b88c <slotted_csma_state_handling+0xf4>)
    b820:	4798      	blx	r3

			/*
			 * Start the entire CSMA procedure again,
			 * but do not reset the number of transmission attempts.
			 */
			BE++;
    b822:	4a16      	ldr	r2, [pc, #88]	; (b87c <slotted_csma_state_handling+0xe4>)
    b824:	7813      	ldrb	r3, [r2, #0]
    b826:	3301      	adds	r3, #1
    b828:	b2db      	uxtb	r3, r3
    b82a:	7013      	strb	r3, [r2, #0]

			/* ensure that BE is no more than macMaxBE */
			if (BE > tal_pib.MaxBE) { /* macMaxBE */
    b82c:	2222      	movs	r2, #34	; 0x22
    b82e:	4914      	ldr	r1, [pc, #80]	; (b880 <slotted_csma_state_handling+0xe8>)
    b830:	5c8a      	ldrb	r2, [r1, r2]
    b832:	4293      	cmp	r3, r2
    b834:	d901      	bls.n	b83a <slotted_csma_state_handling+0xa2>
				BE = tal_pib.MaxBE; /* macMaxBE */
    b836:	4b11      	ldr	r3, [pc, #68]	; (b87c <slotted_csma_state_handling+0xe4>)
    b838:	701a      	strb	r2, [r3, #0]
			}

			NB = 0;
    b83a:	2200      	movs	r2, #0
    b83c:	4b0e      	ldr	r3, [pc, #56]	; (b878 <slotted_csma_state_handling+0xe0>)
    b83e:	701a      	strb	r2, [r3, #0]
			remaining_backoff_periods
				= (uint8_t)(rand() & ((1 << BE) - 1));
    b840:	4b13      	ldr	r3, [pc, #76]	; (b890 <slotted_csma_state_handling+0xf8>)
    b842:	4798      	blx	r3
    b844:	4b0d      	ldr	r3, [pc, #52]	; (b87c <slotted_csma_state_handling+0xe4>)
    b846:	781b      	ldrb	r3, [r3, #0]
    b848:	2201      	movs	r2, #1
    b84a:	409a      	lsls	r2, r3
    b84c:	1c13      	adds	r3, r2, #0
    b84e:	3b01      	subs	r3, #1
    b850:	4018      	ands	r0, r3
    b852:	4b10      	ldr	r3, [pc, #64]	; (b894 <slotted_csma_state_handling+0xfc>)
    b854:	7018      	strb	r0, [r3, #0]
			csma_backoff_calculation();
    b856:	4b07      	ldr	r3, [pc, #28]	; (b874 <slotted_csma_state_handling+0xdc>)
    b858:	4798      	blx	r3
    b85a:	e002      	b.n	b862 <slotted_csma_state_handling+0xca>
		} else {
			tx_done(MAC_NO_ACK);
    b85c:	20e9      	movs	r0, #233	; 0xe9
    b85e:	4b09      	ldr	r3, [pc, #36]	; (b884 <slotted_csma_state_handling+0xec>)
    b860:	4798      	blx	r3

	default:
		Assert("INVALID CSMA status" == 0);
		break;
	}
} /* csma_ca_state_handling() */
    b862:	bd08      	pop	{r3, pc}
    b864:	20001514 	.word	0x20001514
    b868:	0000f5d8 	.word	0x0000f5d8
    b86c:	20001546 	.word	0x20001546
    b870:	00009d79 	.word	0x00009d79
    b874:	0000b3d1 	.word	0x0000b3d1
    b878:	200011de 	.word	0x200011de
    b87c:	200011df 	.word	0x200011df
    b880:	20001518 	.word	0x20001518
    b884:	0000b5a9 	.word	0x0000b5a9
    b888:	200011e4 	.word	0x200011e4
    b88c:	0000a1e9 	.word	0x0000a1e9
    b890:	0000d3d1 	.word	0x0000d3d1
    b894:	200011dd 	.word	0x200011dd

0000b898 <tx_done_handling>:
 * \brief Implements the handling of the transmission end.
 *
 * This function handles the callback for the transmission end.
 */
void tx_done_handling(void)
{
    b898:	b510      	push	{r4, lr}
	tal_state = TAL_IDLE;
    b89a:	2200      	movs	r2, #0
    b89c:	4b20      	ldr	r3, [pc, #128]	; (b920 <tx_done_handling+0x88>)
    b89e:	701a      	strb	r2, [r3, #0]

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
    b8a0:	4b20      	ldr	r3, [pc, #128]	; (b924 <tx_done_handling+0x8c>)
    b8a2:	681b      	ldr	r3, [r3, #0]
	/* Calculate negative offset of timestamp */
	uint16_t offset;

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
    b8a4:	781b      	ldrb	r3, [r3, #0]
    b8a6:	3302      	adds	r3, #2
    b8a8:	015b      	lsls	r3, r3, #5
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
			+ TRX_IRQ_DELAY_US;
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    b8aa:	4a1f      	ldr	r2, [pc, #124]	; (b928 <tx_done_handling+0x90>)
    b8ac:	6811      	ldr	r1, [r2, #0]
    b8ae:	7c48      	ldrb	r0, [r1, #17]
    b8b0:	7c8a      	ldrb	r2, [r1, #18]
    b8b2:	0212      	lsls	r2, r2, #8
    b8b4:	4302      	orrs	r2, r0
    b8b6:	7cc8      	ldrb	r0, [r1, #19]
    b8b8:	0400      	lsls	r0, r0, #16
    b8ba:	4302      	orrs	r2, r0
    b8bc:	7d08      	ldrb	r0, [r1, #20]
    b8be:	0600      	lsls	r0, r0, #24
    b8c0:	4302      	orrs	r2, r0
    b8c2:	7850      	ldrb	r0, [r2, #1]
		} else {
			offset += 32;
		}

#else
		offset += TAL_CONVERT_SYMBOLS_TO_US(aTurnaroundTime);
    b8c4:	4c19      	ldr	r4, [pc, #100]	; (b92c <tx_done_handling+0x94>)
    b8c6:	191a      	adds	r2, r3, r4
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
			+ TRX_IRQ_DELAY_US;
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    b8c8:	0684      	lsls	r4, r0, #26
    b8ca:	d401      	bmi.n	b8d0 <tx_done_handling+0x38>
	/* Calculate negative offset of timestamp */
	uint16_t offset;

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
    b8cc:	1c1a      	adds	r2, r3, #0
    b8ce:	32c9      	adds	r2, #201	; 0xc9

#else
		offset += TAL_CONVERT_SYMBOLS_TO_US(aTurnaroundTime);
#endif  /* #ifdef HIGH_DATA_RATE_SUPPORT */
	}
	mac_frame_ptr->time_stamp -= offset;
    b8d0:	7b48      	ldrb	r0, [r1, #13]
    b8d2:	7b8b      	ldrb	r3, [r1, #14]
    b8d4:	021b      	lsls	r3, r3, #8
    b8d6:	4303      	orrs	r3, r0
    b8d8:	7bc8      	ldrb	r0, [r1, #15]
    b8da:	0400      	lsls	r0, r0, #16
    b8dc:	4303      	orrs	r3, r0
    b8de:	7c08      	ldrb	r0, [r1, #16]
    b8e0:	0600      	lsls	r0, r0, #24
    b8e2:	4303      	orrs	r3, r0
    b8e4:	1a9b      	subs	r3, r3, r2
    b8e6:	734b      	strb	r3, [r1, #13]
    b8e8:	0a1a      	lsrs	r2, r3, #8
    b8ea:	738a      	strb	r2, [r1, #14]
    b8ec:	0c1a      	lsrs	r2, r3, #16
    b8ee:	73ca      	strb	r2, [r1, #15]
    b8f0:	0e1b      	lsrs	r3, r3, #24
    b8f2:	740b      	strb	r3, [r1, #16]
#endif  /* #if (DISABLE_TSTAMP_IRQ == 0) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	retval_t status;

	switch (trx_trac_status) {
    b8f4:	4b0e      	ldr	r3, [pc, #56]	; (b930 <tx_done_handling+0x98>)
    b8f6:	781a      	ldrb	r2, [r3, #0]
    b8f8:	2a07      	cmp	r2, #7
    b8fa:	d80b      	bhi.n	b914 <tx_done_handling+0x7c>
    b8fc:	0093      	lsls	r3, r2, #2
    b8fe:	4a0d      	ldr	r2, [pc, #52]	; (b934 <tx_done_handling+0x9c>)
    b900:	58d3      	ldr	r3, [r2, r3]
    b902:	469f      	mov	pc, r3
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
    b904:	2000      	movs	r0, #0
    b906:	e008      	b.n	b91a <tx_done_handling+0x82>
	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
		break;

	case TRAC_CHANNEL_ACCESS_FAILURE:
		status = MAC_CHANNEL_ACCESS_FAILURE;
    b908:	20e1      	movs	r0, #225	; 0xe1
		break;
    b90a:	e006      	b.n	b91a <tx_done_handling+0x82>

	case TRAC_NO_ACK:
		status = MAC_NO_ACK;
    b90c:	20e9      	movs	r0, #233	; 0xe9
		break;
    b90e:	e004      	b.n	b91a <tx_done_handling+0x82>

	case TRAC_INVALID:
		status = FAILURE;
    b910:	2085      	movs	r0, #133	; 0x85
		break;
    b912:	e002      	b.n	b91a <tx_done_handling+0x82>

	default:
		Assert("Unexpected tal_tx_state" == 0);
		status = FAILURE;
    b914:	2085      	movs	r0, #133	; 0x85
		break;
    b916:	e000      	b.n	b91a <tx_done_handling+0x82>
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
		break;

	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
    b918:	2087      	movs	r0, #135	; 0x87

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    b91a:	4b07      	ldr	r3, [pc, #28]	; (b938 <tx_done_handling+0xa0>)
    b91c:	4798      	blx	r3
#endif
} /* tx_done_handling() */
    b91e:	bd10      	pop	{r4, pc}
    b920:	20001545 	.word	0x20001545
    b924:	20001540 	.word	0x20001540
    b928:	20001510 	.word	0x20001510
    b92c:	000002e9 	.word	0x000002e9
    b930:	200011e6 	.word	0x200011e6
    b934:	0000f5f4 	.word	0x0000f5f4
    b938:	00008035 	.word	0x00008035

0000b93c <send_frame>:
 * \param use_csma Flag indicating if CSMA is requested
 * \param tx_retries Flag indicating if transmission retries are requested
 *                   by the MAC layer
 */
void send_frame(csma_mode_t csma_mode, bool tx_retries)
{
    b93c:	b570      	push	{r4, r5, r6, lr}
    b93e:	1c05      	adds	r5, r0, #0
    b940:	1e0c      	subs	r4, r1, #0
	tal_trx_status_t trx_status;

	/* Configure tx according to tx_retries */
	if (tx_retries) {
    b942:	d008      	beq.n	b956 <send_frame+0x1a>
		trx_bit_write(SR_MAX_FRAME_RETRIES,
    b944:	2323      	movs	r3, #35	; 0x23
    b946:	4a2f      	ldr	r2, [pc, #188]	; (ba04 <send_frame+0xc8>)
    b948:	5cd3      	ldrb	r3, [r2, r3]
    b94a:	202c      	movs	r0, #44	; 0x2c
    b94c:	21f0      	movs	r1, #240	; 0xf0
    b94e:	2204      	movs	r2, #4
    b950:	4e2d      	ldr	r6, [pc, #180]	; (ba08 <send_frame+0xcc>)
    b952:	47b0      	blx	r6
    b954:	e005      	b.n	b962 <send_frame+0x26>
				tal_pib.MaxFrameRetries);
	} else {
		trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
    b956:	202c      	movs	r0, #44	; 0x2c
    b958:	21f0      	movs	r1, #240	; 0xf0
    b95a:	2204      	movs	r2, #4
    b95c:	2300      	movs	r3, #0
    b95e:	4e2a      	ldr	r6, [pc, #168]	; (ba08 <send_frame+0xcc>)
    b960:	47b0      	blx	r6
	}

	/* Configure tx according to csma usage */
	if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS)) {
    b962:	2d01      	cmp	r5, #1
    b964:	d810      	bhi.n	b988 <send_frame+0x4c>
		trx_bit_write(SR_MAX_CSMA_RETRIES, 7); /* immediate
    b966:	202c      	movs	r0, #44	; 0x2c
    b968:	210e      	movs	r1, #14
    b96a:	2201      	movs	r2, #1
    b96c:	2307      	movs	r3, #7
    b96e:	4e26      	ldr	r6, [pc, #152]	; (ba08 <send_frame+0xcc>)
    b970:	47b0      	blx	r6
		                                        * transmission */
		if (tx_retries) {
    b972:	2c00      	cmp	r4, #0
    b974:	d00f      	beq.n	b996 <send_frame+0x5a>
			tal_sw_retry_count = tal_pib.MaxFrameRetries;
    b976:	2323      	movs	r3, #35	; 0x23
    b978:	4a22      	ldr	r2, [pc, #136]	; (ba04 <send_frame+0xc8>)
    b97a:	5cd2      	ldrb	r2, [r2, r3]
    b97c:	4b23      	ldr	r3, [pc, #140]	; (ba0c <send_frame+0xd0>)
    b97e:	701a      	strb	r2, [r3, #0]
			tal_sw_retry_no_csma_ca = true;
    b980:	2201      	movs	r2, #1
    b982:	4b23      	ldr	r3, [pc, #140]	; (ba10 <send_frame+0xd4>)
    b984:	701a      	strb	r2, [r3, #0]
    b986:	e006      	b.n	b996 <send_frame+0x5a>
		}
	} else {
		trx_bit_write(SR_MAX_CSMA_RETRIES, tal_pib.MaxCSMABackoffs);
    b988:	4b1e      	ldr	r3, [pc, #120]	; (ba04 <send_frame+0xc8>)
    b98a:	7e1b      	ldrb	r3, [r3, #24]
    b98c:	202c      	movs	r0, #44	; 0x2c
    b98e:	210e      	movs	r1, #14
    b990:	2201      	movs	r2, #1
    b992:	4c1d      	ldr	r4, [pc, #116]	; (ba08 <send_frame+0xcc>)
    b994:	47a0      	blx	r4
	}

	do {
		trx_status = set_trx_state(CMD_TX_ARET_ON);
    b996:	4c1f      	ldr	r4, [pc, #124]	; (ba14 <send_frame+0xd8>)
    b998:	2019      	movs	r0, #25
    b99a:	47a0      	blx	r4
	} while (trx_status != TX_ARET_ON);
    b99c:	2819      	cmp	r0, #25
    b99e:	d1fb      	bne.n	b998 <send_frame+0x5c>

	pal_trx_irq_dis();
    b9a0:	2000      	movs	r0, #0
    b9a2:	2100      	movs	r1, #0
    b9a4:	4b1c      	ldr	r3, [pc, #112]	; (ba18 <send_frame+0xdc>)
    b9a6:	4798      	blx	r3

	/* Handle interframe spacing */
	if (csma_mode == NO_CSMA_WITH_IFS) {
    b9a8:	2d01      	cmp	r5, #1
    b9aa:	d112      	bne.n	b9d2 <send_frame+0x96>
		if (last_frame_length > aMaxSIFSFrameSize) {
    b9ac:	4b1b      	ldr	r3, [pc, #108]	; (ba1c <send_frame+0xe0>)
    b9ae:	781b      	ldrb	r3, [r3, #0]
    b9b0:	2b12      	cmp	r3, #18
    b9b2:	d906      	bls.n	b9c2 <send_frame+0x86>
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    b9b4:	481a      	ldr	r0, [pc, #104]	; (ba20 <send_frame+0xe4>)
    b9b6:	4b1b      	ldr	r3, [pc, #108]	; (ba24 <send_frame+0xe8>)
    b9b8:	4798      	blx	r3
					macMinLIFSPeriod_def)
					- TRX_IRQ_DELAY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    b9ba:	2200      	movs	r2, #0
    b9bc:	4b17      	ldr	r3, [pc, #92]	; (ba1c <send_frame+0xe0>)
    b9be:	701a      	strb	r2, [r3, #0]
    b9c0:	e007      	b.n	b9d2 <send_frame+0x96>
		} else if (last_frame_length > 0) {
    b9c2:	2b00      	cmp	r3, #0
    b9c4:	d005      	beq.n	b9d2 <send_frame+0x96>
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    b9c6:	2097      	movs	r0, #151	; 0x97
    b9c8:	4b16      	ldr	r3, [pc, #88]	; (ba24 <send_frame+0xe8>)
    b9ca:	4798      	blx	r3
					macMinSIFSPeriod_def)
					- TRX_IRQ_DELAY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    b9cc:	2200      	movs	r2, #0
    b9ce:	4b13      	ldr	r3, [pc, #76]	; (ba1c <send_frame+0xe0>)
    b9d0:	701a      	strb	r2, [r3, #0]
    b9d2:	2280      	movs	r2, #128	; 0x80
    b9d4:	0352      	lsls	r2, r2, #13
    b9d6:	4b14      	ldr	r3, [pc, #80]	; (ba28 <send_frame+0xec>)
    b9d8:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    b9da:	46c0      	nop			; (mov r8, r8)
    b9dc:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    b9de:	2280      	movs	r2, #128	; 0x80
    b9e0:	0352      	lsls	r2, r2, #13
    b9e2:	615a      	str	r2, [r3, #20]
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS
	 */
	trx_frame_write(tal_frame_to_tx, tal_frame_to_tx[0] - 1);
    b9e4:	4b11      	ldr	r3, [pc, #68]	; (ba2c <send_frame+0xf0>)
    b9e6:	6818      	ldr	r0, [r3, #0]
    b9e8:	7801      	ldrb	r1, [r0, #0]
    b9ea:	3901      	subs	r1, #1
    b9ec:	b2c9      	uxtb	r1, r1
    b9ee:	4b10      	ldr	r3, [pc, #64]	; (ba30 <send_frame+0xf4>)
    b9f0:	4798      	blx	r3

	tal_state = TAL_TX_AUTO;
    b9f2:	2201      	movs	r2, #1
    b9f4:	4b0f      	ldr	r3, [pc, #60]	; (ba34 <send_frame+0xf8>)
    b9f6:	701a      	strb	r2, [r3, #0]

#ifndef NON_BLOCKING_SPI
	pal_trx_irq_en();
    b9f8:	2000      	movs	r0, #0
    b9fa:	2100      	movs	r1, #0
    b9fc:	4b0e      	ldr	r3, [pc, #56]	; (ba38 <send_frame+0xfc>)
    b9fe:	4798      	blx	r3
#endif
}
    ba00:	bd70      	pop	{r4, r5, r6, pc}
    ba02:	46c0      	nop			; (mov r8, r8)
    ba04:	20001518 	.word	0x20001518
    ba08:	0000c20d 	.word	0x0000c20d
    ba0c:	200011e7 	.word	0x200011e7
    ba10:	200011e5 	.word	0x200011e5
    ba14:	0000a1e9 	.word	0x0000a1e9
    ba18:	00000465 	.word	0x00000465
    ba1c:	2000153d 	.word	0x2000153d
    ba20:	00000257 	.word	0x00000257
    ba24:	000001a9 	.word	0x000001a9
    ba28:	41004400 	.word	0x41004400
    ba2c:	20001540 	.word	0x20001540
    ba30:	0000c381 	.word	0x0000c381
    ba34:	20001545 	.word	0x20001545
    ba38:	00000445 	.word	0x00000445

0000ba3c <tal_tx_frame>:
 *                 transmission
 *         TAL_BUSY if the TAL is busy servicing the previous MAC request
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
    ba3c:	b570      	push	{r4, r5, r6, lr}
    ba3e:	b082      	sub	sp, #8
    ba40:	1c03      	adds	r3, r0, #0
    ba42:	1c0d      	adds	r5, r1, #0
    ba44:	1c16      	adds	r6, r2, #0
	if (tal_state != TAL_IDLE) {
    ba46:	4c2e      	ldr	r4, [pc, #184]	; (bb00 <tal_tx_frame+0xc4>)
    ba48:	7824      	ldrb	r4, [r4, #0]
		return TAL_BUSY;
    ba4a:	2086      	movs	r0, #134	; 0x86
 *         TAL_BUSY if the TAL is busy servicing the previous MAC request
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
	if (tal_state != TAL_IDLE) {
    ba4c:	2c00      	cmp	r4, #0
    ba4e:	d155      	bne.n	bafc <tal_tx_frame+0xc0>

	/*
	 * Store the pointer to the provided frame structure.
	 * This is needed for the callback function.
	 */
	mac_frame_ptr = tx_frame;
    ba50:	4a2c      	ldr	r2, [pc, #176]	; (bb04 <tal_tx_frame+0xc8>)
    ba52:	6013      	str	r3, [r2, #0]

	/* Set pointer to actual mpdu to be downloaded to the transceiver. */
	tal_frame_to_tx = tx_frame->mpdu;
    ba54:	7c59      	ldrb	r1, [r3, #17]
    ba56:	7c9a      	ldrb	r2, [r3, #18]
    ba58:	0212      	lsls	r2, r2, #8
    ba5a:	430a      	orrs	r2, r1
    ba5c:	7cd9      	ldrb	r1, [r3, #19]
    ba5e:	0409      	lsls	r1, r1, #16
    ba60:	430a      	orrs	r2, r1
    ba62:	7d1b      	ldrb	r3, [r3, #20]
    ba64:	061b      	lsls	r3, r3, #24
    ba66:	4313      	orrs	r3, r2
    ba68:	4a27      	ldr	r2, [pc, #156]	; (bb08 <tal_tx_frame+0xcc>)
    ba6a:	6013      	str	r3, [r2, #0]
	last_frame_length = tal_frame_to_tx[0] - 1;
    ba6c:	7819      	ldrb	r1, [r3, #0]
    ba6e:	3901      	subs	r1, #1
    ba70:	4a26      	ldr	r2, [pc, #152]	; (bb0c <tal_tx_frame+0xd0>)
    ba72:	7011      	strb	r1, [r2, #0]

	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
    ba74:	2b00      	cmp	r3, #0
    ba76:	d03e      	beq.n	baf6 <tal_tx_frame+0xba>
		return MAC_INVALID_PARAMETER;
	}

#ifdef BEACON_SUPPORT
	/* Check if beacon mode is used */
	if (csma_mode == CSMA_SLOTTED) {
    ba78:	2d03      	cmp	r5, #3
    ba7a:	d106      	bne.n	ba8a <tal_tx_frame+0x4e>
		if (!slotted_csma_start(perform_frame_retry)) {
    ba7c:	1c30      	adds	r0, r6, #0
    ba7e:	4b24      	ldr	r3, [pc, #144]	; (bb10 <tal_tx_frame+0xd4>)
    ba80:	4798      	blx	r3
    ba82:	2800      	cmp	r0, #0
    ba84:	d139      	bne.n	bafa <tal_tx_frame+0xbe>
			return MAC_CHANNEL_ACCESS_FAILURE;
    ba86:	20e1      	movs	r0, #225	; 0xe1
    ba88:	e038      	b.n	bafc <tal_tx_frame+0xc0>
		 * Check if frame is using indirect transmission, but do not use
		 * the
		 * indirect_in_transit flag. This flag is not set for null data
		 * frames.
		 */
		if ((tal_pib.BeaconOrder < NON_BEACON_NWK) &&
    ba8a:	4b22      	ldr	r3, [pc, #136]	; (bb14 <tal_tx_frame+0xd8>)
    ba8c:	7f5b      	ldrb	r3, [r3, #29]
    ba8e:	2b0e      	cmp	r3, #14
    ba90:	d82b      	bhi.n	baea <tal_tx_frame+0xae>
    ba92:	2d01      	cmp	r5, #1
    ba94:	d129      	bne.n	baea <tal_tx_frame+0xae>
				(csma_mode == NO_CSMA_WITH_IFS) &&
    ba96:	2e00      	cmp	r6, #0
    ba98:	d127      	bne.n	baea <tal_tx_frame+0xae>
			/* Calculate the entire transaction duration. Re-use
			 * function of slotted CSMA.
			 * The additional two backoff periods used for CCA are
			 * kept as a guard time.
			 */
			calculate_transaction_duration();
    ba9a:	4b1f      	ldr	r3, [pc, #124]	; (bb18 <tal_tx_frame+0xdc>)
    ba9c:	4798      	blx	r3

			/* Calculate the duration until the next beacon needs to
			 * be transmitted. */
			time_between_beacons_sym = TAL_GET_BEACON_INTERVAL_TIME(
    ba9e:	4b1d      	ldr	r3, [pc, #116]	; (bb14 <tal_tx_frame+0xd8>)
    baa0:	7f59      	ldrb	r1, [r3, #29]
    baa2:	22f0      	movs	r2, #240	; 0xf0
    baa4:	0092      	lsls	r2, r2, #2
    baa6:	408a      	lsls	r2, r1
					tal_pib.BeaconOrder);
			next_beacon_time_sym = tal_add_time_symbols(
    baa8:	7b19      	ldrb	r1, [r3, #12]
    baaa:	7b5c      	ldrb	r4, [r3, #13]
    baac:	0224      	lsls	r4, r4, #8
    baae:	430c      	orrs	r4, r1
    bab0:	7b99      	ldrb	r1, [r3, #14]
    bab2:	0409      	lsls	r1, r1, #16
    bab4:	430c      	orrs	r4, r1
    bab6:	7bdb      	ldrb	r3, [r3, #15]
    bab8:	061b      	lsls	r3, r3, #24
    baba:	431c      	orrs	r4, r3
    babc:	1914      	adds	r4, r2, r4
    babe:	0124      	lsls	r4, r4, #4
    bac0:	0924      	lsrs	r4, r4, #4
					tal_pib.BeaconTxTime,
					time_between_beacons_sym);
			pal_get_current_time(&now_time_sym);
    bac2:	a801      	add	r0, sp, #4
    bac4:	4b15      	ldr	r3, [pc, #84]	; (bb1c <tal_tx_frame+0xe0>)
    bac6:	4798      	blx	r3
			now_time_sym = TAL_CONVERT_US_TO_SYMBOLS(now_time_sym);
    bac8:	9a01      	ldr	r2, [sp, #4]
    baca:	0913      	lsrs	r3, r2, #4
    bacc:	9301      	str	r3, [sp, #4]
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    bace:	42a3      	cmp	r3, r4
    bad0:	d209      	bcs.n	bae6 <tal_tx_frame+0xaa>
					next_beacon_time_sym, now_time_sym);

			/* Check if transaction can be completed before next
			 * beacon transmission. */
			if ((now_time_sym >= next_beacon_time_sym) ||
					((transaction_duration_periods *
    bad2:	4a13      	ldr	r2, [pc, #76]	; (bb20 <tal_tx_frame+0xe4>)
    bad4:	7812      	ldrb	r2, [r2, #0]
    bad6:	0091      	lsls	r1, r2, #2
    bad8:	188a      	adds	r2, r1, r2
    bada:	0092      	lsls	r2, r2, #2
		return ((a - b) & SYMBOL_MASK);
    badc:	1ae3      	subs	r3, r4, r3
    bade:	011b      	lsls	r3, r3, #4
    bae0:	091b      	lsrs	r3, r3, #4
			duration_before_beacon_sym = tal_sub_time_symbols(
					next_beacon_time_sym, now_time_sym);

			/* Check if transaction can be completed before next
			 * beacon transmission. */
			if ((now_time_sym >= next_beacon_time_sym) ||
    bae2:	429a      	cmp	r2, r3
    bae4:	d901      	bls.n	baea <tal_tx_frame+0xae>
				/*
				 * Transaction will not be completed before next
				 * beacon transmission.
				 * Therefore the transmission is not executed.
				 */
				return MAC_CHANNEL_ACCESS_FAILURE;
    bae6:	20e1      	movs	r0, #225	; 0xe1
    bae8:	e008      	b.n	bafc <tal_tx_frame+0xc0>
			}
		}

#endif  /* #if (MAC_INDIRECT_DATA_FFD == 1) */
		send_frame(csma_mode, perform_frame_retry);
    baea:	1c28      	adds	r0, r5, #0
    baec:	1c31      	adds	r1, r6, #0
    baee:	4b0d      	ldr	r3, [pc, #52]	; (bb24 <tal_tx_frame+0xe8>)
    baf0:	4798      	blx	r3

#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
    baf2:	2000      	movs	r0, #0
    baf4:	e002      	b.n	bafc <tal_tx_frame+0xc0>
	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
		return MAC_INVALID_PARAMETER;
    baf6:	20e8      	movs	r0, #232	; 0xe8
    baf8:	e000      	b.n	bafc <tal_tx_frame+0xc0>

#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
    bafa:	2000      	movs	r0, #0
}
    bafc:	b002      	add	sp, #8
    bafe:	bd70      	pop	{r4, r5, r6, pc}
    bb00:	20001545 	.word	0x20001545
    bb04:	20001510 	.word	0x20001510
    bb08:	20001540 	.word	0x20001540
    bb0c:	2000153d 	.word	0x2000153d
    bb10:	0000b659 	.word	0x0000b659
    bb14:	20001518 	.word	0x20001518
    bb18:	0000b5d1 	.word	0x0000b5d1
    bb1c:	00009e05 	.word	0x00009e05
    bb20:	20001548 	.word	0x20001548
    bb24:	0000b93d 	.word	0x0000b93d

0000bb28 <handle_tx_end_irq>:
 * \brief Handles interrupts issued due to end of transmission
 *
 * \param underrun_occured  true if under-run has occurred
 */
void handle_tx_end_irq(bool underrun_occured)
{
    bb28:	b530      	push	{r4, r5, lr}
    bb2a:	b083      	sub	sp, #12
    bb2c:	1c04      	adds	r4, r0, #0
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	if (tal_beacon_transmission) {
    bb2e:	4b48      	ldr	r3, [pc, #288]	; (bc50 <handle_tx_end_irq+0x128>)
    bb30:	781b      	ldrb	r3, [r3, #0]
    bb32:	2b00      	cmp	r3, #0
    bb34:	d00a      	beq.n	bb4c <handle_tx_end_irq+0x24>
		tal_beacon_transmission = false;
    bb36:	2200      	movs	r2, #0
    bb38:	4b45      	ldr	r3, [pc, #276]	; (bc50 <handle_tx_end_irq+0x128>)
    bb3a:	701a      	strb	r2, [r3, #0]

		if (tal_csma_state == BACKOFF_WAITING_FOR_BEACON) {
    bb3c:	4b45      	ldr	r3, [pc, #276]	; (bc54 <handle_tx_end_irq+0x12c>)
    bb3e:	781b      	ldrb	r3, [r3, #0]
    bb40:	2b02      	cmp	r3, #2
    bb42:	d174      	bne.n	bc2e <handle_tx_end_irq+0x106>
			/* Slotted CSMA has been waiting for a beacon, now it
			 * can continue. */
			tal_csma_state = CSMA_HANDLE_BEACON;
    bb44:	2209      	movs	r2, #9
    bb46:	4b43      	ldr	r3, [pc, #268]	; (bc54 <handle_tx_end_irq+0x12c>)
    bb48:	701a      	strb	r2, [r3, #0]
    bb4a:	e070      	b.n	bc2e <handle_tx_end_irq+0x106>
		 * at DIG2.
		 */
		mac_frame_ptr->time_stamp = tal_timestamp;
#else
		{
			uint32_t time_stamp_temp = 0;
    bb4c:	2300      	movs	r3, #0
    bb4e:	9301      	str	r3, [sp, #4]
			pal_trx_read_timestamp(&time_stamp_temp);
    bb50:	ad01      	add	r5, sp, #4
    bb52:	1c28      	adds	r0, r5, #0
    bb54:	4b40      	ldr	r3, [pc, #256]	; (bc58 <handle_tx_end_irq+0x130>)
    bb56:	4798      	blx	r3
			mac_frame_ptr->time_stamp = time_stamp_temp;
    bb58:	4b40      	ldr	r3, [pc, #256]	; (bc5c <handle_tx_end_irq+0x134>)
    bb5a:	681b      	ldr	r3, [r3, #0]
    bb5c:	782a      	ldrb	r2, [r5, #0]
    bb5e:	735a      	strb	r2, [r3, #13]
    bb60:	466a      	mov	r2, sp
    bb62:	3205      	adds	r2, #5
    bb64:	7812      	ldrb	r2, [r2, #0]
    bb66:	739a      	strb	r2, [r3, #14]
    bb68:	466a      	mov	r2, sp
    bb6a:	3206      	adds	r2, #6
    bb6c:	7812      	ldrb	r2, [r2, #0]
    bb6e:	73da      	strb	r2, [r3, #15]
    bb70:	466a      	mov	r2, sp
    bb72:	3207      	adds	r2, #7
    bb74:	7812      	ldrb	r2, [r2, #0]
    bb76:	741a      	strb	r2, [r3, #16]
		}
#endif
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

		/* Read trac status before enabling RX_AACK_ON. */
		if (underrun_occured) {
    bb78:	2c00      	cmp	r4, #0
    bb7a:	d003      	beq.n	bb84 <handle_tx_end_irq+0x5c>
			trx_trac_status = TRAC_INVALID;
    bb7c:	2207      	movs	r2, #7
    bb7e:	4b38      	ldr	r3, [pc, #224]	; (bc60 <handle_tx_end_irq+0x138>)
    bb80:	701a      	strb	r2, [r3, #0]
    bb82:	e006      	b.n	bb92 <handle_tx_end_irq+0x6a>
		} else {
			trx_trac_status = /*(trx_trac_status_t)*/ trx_bit_read(
    bb84:	2002      	movs	r0, #2
    bb86:	21e0      	movs	r1, #224	; 0xe0
    bb88:	2205      	movs	r2, #5
    bb8a:	4b36      	ldr	r3, [pc, #216]	; (bc64 <handle_tx_end_irq+0x13c>)
    bb8c:	4798      	blx	r3
    bb8e:	4b34      	ldr	r3, [pc, #208]	; (bc60 <handle_tx_end_irq+0x138>)
    bb90:	7018      	strb	r0, [r3, #0]
					SR_TRAC_STATUS);
		}

#ifdef BEACON_SUPPORT
		if (tal_csma_state == FRAME_SENDING) { /* Transmission was
    bb92:	4b30      	ldr	r3, [pc, #192]	; (bc54 <handle_tx_end_irq+0x12c>)
    bb94:	781b      	ldrb	r3, [r3, #0]
    bb96:	2b04      	cmp	r3, #4
    bb98:	d121      	bne.n	bbde <handle_tx_end_irq+0xb6>
			                                * issued by slotted CSMA
			                                **/
			PIN_TX_END();
			tal_state = TAL_SLOTTED_CSMA;
    bb9a:	2203      	movs	r2, #3
    bb9c:	4b32      	ldr	r3, [pc, #200]	; (bc68 <handle_tx_end_irq+0x140>)
    bb9e:	701a      	strb	r2, [r3, #0]

			/* Map status message of transceiver to TAL constants.
			**/
			switch (trx_trac_status) {
    bba0:	4b2f      	ldr	r3, [pc, #188]	; (bc60 <handle_tx_end_irq+0x138>)
    bba2:	781b      	ldrb	r3, [r3, #0]
    bba4:	2b01      	cmp	r3, #1
    bba6:	d006      	beq.n	bbb6 <handle_tx_end_irq+0x8e>
    bba8:	2b00      	cmp	r3, #0
    bbaa:	d008      	beq.n	bbbe <handle_tx_end_irq+0x96>
    bbac:	2b03      	cmp	r3, #3
    bbae:	d00a      	beq.n	bbc6 <handle_tx_end_irq+0x9e>
    bbb0:	2b05      	cmp	r3, #5
    bbb2:	d00c      	beq.n	bbce <handle_tx_end_irq+0xa6>
    bbb4:	e00f      	b.n	bbd6 <handle_tx_end_irq+0xae>
			case TRAC_SUCCESS_DATA_PENDING:
				PIN_ACK_OK_START();
				tal_csma_state = TX_DONE_FRAME_PENDING;
    bbb6:	2206      	movs	r2, #6
    bbb8:	4b26      	ldr	r3, [pc, #152]	; (bc54 <handle_tx_end_irq+0x12c>)
    bbba:	701a      	strb	r2, [r3, #0]
				break;
    bbbc:	e037      	b.n	bc2e <handle_tx_end_irq+0x106>

			case TRAC_SUCCESS:
				PIN_ACK_OK_START();
				tal_csma_state = TX_DONE_SUCCESS;
    bbbe:	2205      	movs	r2, #5
    bbc0:	4b24      	ldr	r3, [pc, #144]	; (bc54 <handle_tx_end_irq+0x12c>)
    bbc2:	701a      	strb	r2, [r3, #0]
				break;
    bbc4:	e033      	b.n	bc2e <handle_tx_end_irq+0x106>

			case TRAC_CHANNEL_ACCESS_FAILURE:
				PIN_NO_ACK_START();
				tal_csma_state = CSMA_ACCESS_FAILURE;
    bbc6:	2203      	movs	r2, #3
    bbc8:	4b22      	ldr	r3, [pc, #136]	; (bc54 <handle_tx_end_irq+0x12c>)
    bbca:	701a      	strb	r2, [r3, #0]
				break;
    bbcc:	e02f      	b.n	bc2e <handle_tx_end_irq+0x106>

			case TRAC_NO_ACK:
				PIN_NO_ACK_START();
				tal_csma_state = TX_DONE_NO_ACK;
    bbce:	2207      	movs	r2, #7
    bbd0:	4b20      	ldr	r3, [pc, #128]	; (bc54 <handle_tx_end_irq+0x12c>)
    bbd2:	701a      	strb	r2, [r3, #0]
				break;
    bbd4:	e02b      	b.n	bc2e <handle_tx_end_irq+0x106>

			case TRAC_INVALID: /* Handle this in the same way as
				            * default. */
			default:
				Assert("not handled trac status" == 0);
				tal_csma_state = CSMA_ACCESS_FAILURE;
    bbd6:	2203      	movs	r2, #3
    bbd8:	4b1e      	ldr	r3, [pc, #120]	; (bc54 <handle_tx_end_irq+0x12c>)
    bbda:	701a      	strb	r2, [r3, #0]
				break;
    bbdc:	e027      	b.n	bc2e <handle_tx_end_irq+0x106>
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    bbde:	4b23      	ldr	r3, [pc, #140]	; (bc6c <handle_tx_end_irq+0x144>)
    bbe0:	781b      	ldrb	r3, [r3, #0]
    bbe2:	2b00      	cmp	r3, #0
    bbe4:	d020      	beq.n	bc28 <handle_tx_end_irq+0x100>
    bbe6:	4b22      	ldr	r3, [pc, #136]	; (bc70 <handle_tx_end_irq+0x148>)
    bbe8:	781b      	ldrb	r3, [r3, #0]
    bbea:	2b00      	cmp	r3, #0
    bbec:	d01c      	beq.n	bc28 <handle_tx_end_irq+0x100>
					TRAC_NO_ACK == trx_trac_status) {
    bbee:	4b1c      	ldr	r3, [pc, #112]	; (bc60 <handle_tx_end_irq+0x138>)
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    bbf0:	781b      	ldrb	r3, [r3, #0]
    bbf2:	2b05      	cmp	r3, #5
    bbf4:	d118      	bne.n	bc28 <handle_tx_end_irq+0x100>
					TRAC_NO_ACK == trx_trac_status) {
				tal_trx_status_t trx_status;
				do {
					trx_status = set_trx_state(
    bbf6:	4c1f      	ldr	r4, [pc, #124]	; (bc74 <handle_tx_end_irq+0x14c>)
    bbf8:	2019      	movs	r0, #25
    bbfa:	47a0      	blx	r4
							CMD_TX_ARET_ON);
				} while (trx_status != TX_ARET_ON);
    bbfc:	2819      	cmp	r0, #25
    bbfe:	d1fb      	bne.n	bbf8 <handle_tx_end_irq+0xd0>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    bc00:	2280      	movs	r2, #128	; 0x80
    bc02:	0352      	lsls	r2, r2, #13
    bc04:	4b1c      	ldr	r3, [pc, #112]	; (bc78 <handle_tx_end_irq+0x150>)
    bc06:	619a      	str	r2, [r3, #24]
    bc08:	46c0      	nop			; (mov r8, r8)
    bc0a:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    bc0c:	2280      	movs	r2, #128	; 0x80
    bc0e:	0352      	lsls	r2, r2, #13
    bc10:	615a      	str	r2, [r3, #20]
				/* Toggle the SLP_TR pin triggering
				 *transmission. */
				TRX_SLP_TR_HIGH();
				PAL_WAIT_65_NS();
				TRX_SLP_TR_LOW();
				if (--tal_sw_retry_count == 0) {
    bc12:	4a17      	ldr	r2, [pc, #92]	; (bc70 <handle_tx_end_irq+0x148>)
    bc14:	7813      	ldrb	r3, [r2, #0]
    bc16:	3b01      	subs	r3, #1
    bc18:	b2db      	uxtb	r3, r3
    bc1a:	7013      	strb	r3, [r2, #0]
    bc1c:	2b00      	cmp	r3, #0
    bc1e:	d106      	bne.n	bc2e <handle_tx_end_irq+0x106>
					tal_sw_retry_no_csma_ca = false;
    bc20:	2200      	movs	r2, #0
    bc22:	4b12      	ldr	r3, [pc, #72]	; (bc6c <handle_tx_end_irq+0x144>)
    bc24:	701a      	strb	r2, [r3, #0]
    bc26:	e002      	b.n	bc2e <handle_tx_end_irq+0x106>
				}
			} else {
				tal_state = TAL_TX_DONE; /* Further handling is
    bc28:	2202      	movs	r2, #2
    bc2a:	4b0f      	ldr	r3, [pc, #60]	; (bc68 <handle_tx_end_irq+0x140>)
    bc2c:	701a      	strb	r2, [r3, #0]

	/*
	 * After transmission has finished, switch receiver on again.
	 * Check if receive buffer is available.
	 */
	if (NULL == tal_rx_buffer) {
    bc2e:	4b13      	ldr	r3, [pc, #76]	; (bc7c <handle_tx_end_irq+0x154>)
    bc30:	681b      	ldr	r3, [r3, #0]
    bc32:	2b00      	cmp	r3, #0
    bc34:	d106      	bne.n	bc44 <handle_tx_end_irq+0x11c>
		set_trx_state(CMD_PLL_ON);
    bc36:	2009      	movs	r0, #9
    bc38:	4b0e      	ldr	r3, [pc, #56]	; (bc74 <handle_tx_end_irq+0x14c>)
    bc3a:	4798      	blx	r3
		tal_rx_on_required = true;
    bc3c:	2201      	movs	r2, #1
    bc3e:	4b10      	ldr	r3, [pc, #64]	; (bc80 <handle_tx_end_irq+0x158>)
    bc40:	701a      	strb	r2, [r3, #0]
    bc42:	e002      	b.n	bc4a <handle_tx_end_irq+0x122>
	} else {
		set_trx_state(CMD_RX_AACK_ON);
    bc44:	2016      	movs	r0, #22
    bc46:	4b0b      	ldr	r3, [pc, #44]	; (bc74 <handle_tx_end_irq+0x14c>)
    bc48:	4798      	blx	r3
	}
}
    bc4a:	b003      	add	sp, #12
    bc4c:	bd30      	pop	{r4, r5, pc}
    bc4e:	46c0      	nop			; (mov r8, r8)
    bc50:	2000150d 	.word	0x2000150d
    bc54:	20001514 	.word	0x20001514
    bc58:	00009df5 	.word	0x00009df5
    bc5c:	20001510 	.word	0x20001510
    bc60:	200011e6 	.word	0x200011e6
    bc64:	0000c1f5 	.word	0x0000c1f5
    bc68:	20001545 	.word	0x20001545
    bc6c:	200011e5 	.word	0x200011e5
    bc70:	200011e7 	.word	0x200011e7
    bc74:	0000a1e9 	.word	0x0000a1e9
    bc78:	41004400 	.word	0x41004400
    bc7c:	200011d4 	.word	0x200011d4
    bc80:	20001500 	.word	0x20001500

0000bc84 <tal_tx_beacon>:
/*
 * \brief Beacon frame transmission
 */
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
void tal_tx_beacon(frame_info_t *tx_frame)
{
    bc84:	b538      	push	{r3, r4, r5, lr}
	tal_trx_status_t trx_status;

	/* Set pointer to actual mpdu to be downloaded to the transceiver. */
	uint8_t *tal_beacon_to_tx = tx_frame->mpdu;
    bc86:	7c43      	ldrb	r3, [r0, #17]
    bc88:	7c85      	ldrb	r5, [r0, #18]
    bc8a:	022d      	lsls	r5, r5, #8
    bc8c:	431d      	orrs	r5, r3
    bc8e:	7cc3      	ldrb	r3, [r0, #19]
    bc90:	041b      	lsls	r3, r3, #16
    bc92:	431d      	orrs	r5, r3
    bc94:	7d03      	ldrb	r3, [r0, #20]
    bc96:	061b      	lsls	r3, r3, #24
    bc98:	431d      	orrs	r5, r3

	/* Avoid that the beacon is transmitted while other transmision is
	 * on-going. */
	if (tal_state == TAL_TX_AUTO) {
    bc9a:	4b12      	ldr	r3, [pc, #72]	; (bce4 <tal_tx_beacon+0x60>)
    bc9c:	781b      	ldrb	r3, [r3, #0]
    bc9e:	2b01      	cmp	r3, #1
    bca0:	d01e      	beq.n	bce0 <tal_tx_beacon+0x5c>
		return;
	}

	/* Send the pre-created beacon frame to the transceiver. */
	do {
		trx_status = set_trx_state(CMD_PLL_ON);
    bca2:	4c11      	ldr	r4, [pc, #68]	; (bce8 <tal_tx_beacon+0x64>)
    bca4:	2009      	movs	r0, #9
    bca6:	47a0      	blx	r4
		if (trx_status != PLL_ON) {
			Assert("PLL_ON failed for beacon transmission" == 0);
		}

#endif
	} while (trx_status != PLL_ON);
    bca8:	2809      	cmp	r0, #9
    bcaa:	d1fb      	bne.n	bca4 <tal_tx_beacon+0x20>

	/* \TODO wait for talbeaconTxTime */

	pal_trx_irq_dis();
    bcac:	2000      	movs	r0, #0
    bcae:	2100      	movs	r1, #0
    bcb0:	4b0e      	ldr	r3, [pc, #56]	; (bcec <tal_tx_beacon+0x68>)
    bcb2:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    bcb4:	2280      	movs	r2, #128	; 0x80
    bcb6:	0352      	lsls	r2, r2, #13
    bcb8:	4b0d      	ldr	r3, [pc, #52]	; (bcf0 <tal_tx_beacon+0x6c>)
    bcba:	619a      	str	r2, [r3, #24]
    bcbc:	46c0      	nop			; (mov r8, r8)
    bcbe:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    bcc0:	2280      	movs	r2, #128	; 0x80
    bcc2:	0352      	lsls	r2, r2, #13
    bcc4:	615a      	str	r2, [r3, #20]
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS
	 */
	trx_frame_write(tal_beacon_to_tx, tal_beacon_to_tx[0] - 1);
    bcc6:	7829      	ldrb	r1, [r5, #0]
    bcc8:	3901      	subs	r1, #1
    bcca:	b2c9      	uxtb	r1, r1
    bccc:	1c28      	adds	r0, r5, #0
    bcce:	4b09      	ldr	r3, [pc, #36]	; (bcf4 <tal_tx_beacon+0x70>)
    bcd0:	4798      	blx	r3

	tal_beacon_transmission = true;
    bcd2:	2201      	movs	r2, #1
    bcd4:	4b08      	ldr	r3, [pc, #32]	; (bcf8 <tal_tx_beacon+0x74>)
    bcd6:	701a      	strb	r2, [r3, #0]

#ifndef NON_BLOCKING_SPI
	pal_trx_irq_en();
    bcd8:	2000      	movs	r0, #0
    bcda:	2100      	movs	r1, #0
    bcdc:	4b07      	ldr	r3, [pc, #28]	; (bcfc <tal_tx_beacon+0x78>)
    bcde:	4798      	blx	r3
#endif
}
    bce0:	bd38      	pop	{r3, r4, r5, pc}
    bce2:	46c0      	nop			; (mov r8, r8)
    bce4:	20001545 	.word	0x20001545
    bce8:	0000a1e9 	.word	0x0000a1e9
    bcec:	00000465 	.word	0x00000465
    bcf0:	41004400 	.word	0x41004400
    bcf4:	0000c381 	.word	0x0000c381
    bcf8:	2000150d 	.word	0x2000150d
    bcfc:	00000445 	.word	0x00000445

0000bd00 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    bd00:	b508      	push	{r3, lr}
	tmr_cca_callback();
    bd02:	4b01      	ldr	r3, [pc, #4]	; (bd08 <tc_cca_callback+0x8>)
    bd04:	4798      	blx	r3
}
    bd06:	bd08      	pop	{r3, pc}
    bd08:	0000cd61 	.word	0x0000cd61

0000bd0c <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    bd0c:	b508      	push	{r3, lr}
	tmr_ovf_callback();
    bd0e:	4b01      	ldr	r3, [pc, #4]	; (bd14 <tc_ovf_callback+0x8>)
    bd10:	4798      	blx	r3
}
    bd12:	bd08      	pop	{r3, pc}
    bd14:	0000cd19 	.word	0x0000cd19

0000bd18 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    bd18:	b508      	push	{r3, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    bd1a:	4802      	ldr	r0, [pc, #8]	; (bd24 <tmr_read_count+0xc>)
    bd1c:	4b02      	ldr	r3, [pc, #8]	; (bd28 <tmr_read_count+0x10>)
    bd1e:	4798      	blx	r3
    bd20:	b280      	uxth	r0, r0
}
    bd22:	bd08      	pop	{r3, pc}
    bd24:	20001580 	.word	0x20001580
    bd28:	00001d61 	.word	0x00001d61

0000bd2c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    bd2c:	4b03      	ldr	r3, [pc, #12]	; (bd3c <tmr_disable_cc_interrupt+0x10>)
    bd2e:	2210      	movs	r2, #16
    bd30:	6819      	ldr	r1, [r3, #0]
    bd32:	730a      	strb	r2, [r1, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    bd34:	7e59      	ldrb	r1, [r3, #25]
    bd36:	4391      	bics	r1, r2
    bd38:	7659      	strb	r1, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    bd3a:	4770      	bx	lr
    bd3c:	20001580 	.word	0x20001580

0000bd40 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    bd40:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    bd42:	4c0a      	ldr	r4, [pc, #40]	; (bd6c <tmr_enable_cc_interrupt+0x2c>)
    bd44:	6820      	ldr	r0, [r4, #0]
    bd46:	4b0a      	ldr	r3, [pc, #40]	; (bd70 <tmr_enable_cc_interrupt+0x30>)
    bd48:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    bd4a:	4b0a      	ldr	r3, [pc, #40]	; (bd74 <tmr_enable_cc_interrupt+0x34>)
    bd4c:	5c1b      	ldrb	r3, [r3, r0]
    bd4e:	221f      	movs	r2, #31
    bd50:	401a      	ands	r2, r3
    bd52:	2301      	movs	r3, #1
    bd54:	4093      	lsls	r3, r2
    bd56:	1c1a      	adds	r2, r3, #0
    bd58:	4b07      	ldr	r3, [pc, #28]	; (bd78 <tmr_enable_cc_interrupt+0x38>)
    bd5a:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    bd5c:	7e62      	ldrb	r2, [r4, #25]
    bd5e:	2310      	movs	r3, #16
    bd60:	4313      	orrs	r3, r2
    bd62:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    bd64:	6823      	ldr	r3, [r4, #0]
    bd66:	2210      	movs	r2, #16
    bd68:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    bd6a:	bd10      	pop	{r4, pc}
    bd6c:	20001580 	.word	0x20001580
    bd70:	00001a99 	.word	0x00001a99
    bd74:	0000f614 	.word	0x0000f614
    bd78:	e000e100 	.word	0xe000e100

0000bd7c <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    bd7c:	b508      	push	{r3, lr}
    bd7e:	1c02      	adds	r2, r0, #0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    bd80:	4802      	ldr	r0, [pc, #8]	; (bd8c <tmr_write_cmpreg+0x10>)
    bd82:	2100      	movs	r1, #0
    bd84:	4b02      	ldr	r3, [pc, #8]	; (bd90 <tmr_write_cmpreg+0x14>)
    bd86:	4798      	blx	r3
			(uint32_t)compare_value);
}
    bd88:	bd08      	pop	{r3, pc}
    bd8a:	46c0      	nop			; (mov r8, r8)
    bd8c:	20001580 	.word	0x20001580
    bd90:	00001d91 	.word	0x00001d91

0000bd94 <save_cpu_interrupt>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bd94:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    bd98:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    bd9a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    bd9e:	2200      	movs	r2, #0
    bda0:	4b02      	ldr	r3, [pc, #8]	; (bdac <save_cpu_interrupt+0x18>)
    bda2:	701a      	strb	r2, [r3, #0]
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    bda4:	4243      	negs	r3, r0
    bda6:	4158      	adcs	r0, r3

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
	return cpu_irq_save();
    bda8:	b2c0      	uxtb	r0, r0
}
    bdaa:	4770      	bx	lr
    bdac:	20000008 	.word	0x20000008

0000bdb0 <restore_cpu_interrupt>:
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    bdb0:	2800      	cmp	r0, #0
    bdb2:	d005      	beq.n	bdc0 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    bdb4:	2201      	movs	r2, #1
    bdb6:	4b03      	ldr	r3, [pc, #12]	; (bdc4 <restore_cpu_interrupt+0x14>)
    bdb8:	701a      	strb	r2, [r3, #0]
    bdba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    bdbe:	b662      	cpsie	i
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
	cpu_irq_restore((uint32_t)flags);
}
    bdc0:	4770      	bx	lr
    bdc2:	46c0      	nop			; (mov r8, r8)
    bdc4:	20000008 	.word	0x20000008

0000bdc8 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    bdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bdca:	464f      	mov	r7, r9
    bdcc:	4646      	mov	r6, r8
    bdce:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    bdd0:	4a2d      	ldr	r2, [pc, #180]	; (be88 <tmr_init+0xc0>)
    bdd2:	2300      	movs	r3, #0
    bdd4:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    bdd6:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    bdd8:	2100      	movs	r1, #0
    bdda:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    bddc:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    bdde:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    bde0:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    bde2:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    bde4:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    bde6:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    bde8:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    bdea:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    bdec:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    bdee:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    bdf0:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    bdf2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    bdf4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    bdf6:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    bdf8:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    bdfa:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}

	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    bdfc:	2301      	movs	r3, #1
    bdfe:	425b      	negs	r3, r3
    be00:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    be02:	4c22      	ldr	r4, [pc, #136]	; (be8c <tmr_init+0xc4>)
    be04:	1c20      	adds	r0, r4, #0
    be06:	4922      	ldr	r1, [pc, #136]	; (be90 <tmr_init+0xc8>)
    be08:	4b22      	ldr	r3, [pc, #136]	; (be94 <tmr_init+0xcc>)
    be0a:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    be0c:	1c20      	adds	r0, r4, #0
    be0e:	4922      	ldr	r1, [pc, #136]	; (be98 <tmr_init+0xd0>)
    be10:	2200      	movs	r2, #0
    be12:	4d22      	ldr	r5, [pc, #136]	; (be9c <tmr_init+0xd4>)
    be14:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    be16:	1c20      	adds	r0, r4, #0
    be18:	4921      	ldr	r1, [pc, #132]	; (bea0 <tmr_init+0xd8>)
    be1a:	2202      	movs	r2, #2
    be1c:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    be1e:	6820      	ldr	r0, [r4, #0]
    be20:	4a20      	ldr	r2, [pc, #128]	; (bea4 <tmr_init+0xdc>)
    be22:	4691      	mov	r9, r2
    be24:	4790      	blx	r2
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    be26:	4b20      	ldr	r3, [pc, #128]	; (bea8 <tmr_init+0xe0>)
    be28:	4698      	mov	r8, r3
    be2a:	5c1b      	ldrb	r3, [r3, r0]
    be2c:	271f      	movs	r7, #31
    be2e:	403b      	ands	r3, r7
    be30:	2501      	movs	r5, #1
    be32:	1c2a      	adds	r2, r5, #0
    be34:	409a      	lsls	r2, r3
    be36:	4e1d      	ldr	r6, [pc, #116]	; (beac <tmr_init+0xe4>)
    be38:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    be3a:	7e62      	ldrb	r2, [r4, #25]
    be3c:	2301      	movs	r3, #1
    be3e:	4313      	orrs	r3, r2
    be40:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    be42:	6820      	ldr	r0, [r4, #0]
    be44:	7345      	strb	r5, [r0, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    be46:	47c8      	blx	r9
    be48:	4642      	mov	r2, r8
    be4a:	5c13      	ldrb	r3, [r2, r0]
    be4c:	401f      	ands	r7, r3
    be4e:	40bd      	lsls	r5, r7
    be50:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    be52:	7e62      	ldrb	r2, [r4, #25]
    be54:	2310      	movs	r3, #16
    be56:	4313      	orrs	r3, r2
    be58:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    be5a:	6822      	ldr	r2, [r4, #0]
    be5c:	2310      	movs	r3, #16
    be5e:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    be60:	217f      	movs	r1, #127	; 0x7f
    be62:	89d3      	ldrh	r3, [r2, #14]
    be64:	0a1b      	lsrs	r3, r3, #8
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    be66:	438b      	bics	r3, r1
    be68:	d1fb      	bne.n	be62 <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    be6a:	8811      	ldrh	r1, [r2, #0]
    be6c:	2302      	movs	r3, #2
    be6e:	430b      	orrs	r3, r1
    be70:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    be72:	2000      	movs	r0, #0
    be74:	4b0e      	ldr	r3, [pc, #56]	; (beb0 <tmr_init+0xe8>)
    be76:	4798      	blx	r3
    be78:	490e      	ldr	r1, [pc, #56]	; (beb4 <tmr_init+0xec>)
    be7a:	4b0f      	ldr	r3, [pc, #60]	; (beb8 <tmr_init+0xf0>)
    be7c:	4798      	blx	r3
	#endif
	return timer_multiplier;
    be7e:	b2c0      	uxtb	r0, r0
}
    be80:	bc0c      	pop	{r2, r3}
    be82:	4690      	mov	r8, r2
    be84:	4699      	mov	r9, r3
    be86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    be88:	2000154c 	.word	0x2000154c
    be8c:	20001580 	.word	0x20001580
    be90:	42002c00 	.word	0x42002c00
    be94:	00001ad1 	.word	0x00001ad1
    be98:	0000bd0d 	.word	0x0000bd0d
    be9c:	00001de5 	.word	0x00001de5
    bea0:	0000bd01 	.word	0x0000bd01
    bea4:	00001a99 	.word	0x00001a99
    bea8:	0000f614 	.word	0x0000f614
    beac:	e000e100 	.word	0xe000e100
    beb0:	00001851 	.word	0x00001851
    beb4:	000f4240 	.word	0x000f4240
    beb8:	0000cd95 	.word	0x0000cd95

0000bebc <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    bebc:	4770      	bx	lr
    bebe:	46c0      	nop			; (mov r8, r8)

0000bec0 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    bec0:	b508      	push	{r3, lr}
    bec2:	2201      	movs	r2, #1
    bec4:	4b03      	ldr	r3, [pc, #12]	; (bed4 <AT86RFX_ISR+0x14>)
    bec6:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();

	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    bec8:	4b03      	ldr	r3, [pc, #12]	; (bed8 <AT86RFX_ISR+0x18>)
    beca:	681b      	ldr	r3, [r3, #0]
    becc:	2b00      	cmp	r3, #0
    bece:	d000      	beq.n	bed2 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    bed0:	4798      	blx	r3
	}
}
    bed2:	bd08      	pop	{r3, pc}
    bed4:	40001800 	.word	0x40001800
    bed8:	200011e8 	.word	0x200011e8

0000bedc <trx_spi_init>:

void trx_spi_init(void)
{
    bedc:	b510      	push	{r4, lr}
    bede:	b084      	sub	sp, #16
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    bee0:	4a32      	ldr	r2, [pc, #200]	; (bfac <trx_spi_init+0xd0>)
    bee2:	2300      	movs	r3, #0
    bee4:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    bee6:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    bee8:	213f      	movs	r1, #63	; 0x3f
    beea:	7011      	strb	r1, [r2, #0]
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    beec:	4c30      	ldr	r4, [pc, #192]	; (bfb0 <trx_spi_init+0xd4>)
    beee:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    bef0:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    bef2:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    bef4:	2201      	movs	r2, #1
    bef6:	4668      	mov	r0, sp
    bef8:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
    befa:	7083      	strb	r3, [r0, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    befc:	7002      	strb	r2, [r0, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    befe:	203f      	movs	r0, #63	; 0x3f
    bf00:	4669      	mov	r1, sp
    bf02:	4b2c      	ldr	r3, [pc, #176]	; (bfb4 <trx_spi_init+0xd8>)
    bf04:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    bf06:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    bf08:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    bf0a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    bf0c:	2900      	cmp	r1, #0
    bf0e:	d103      	bne.n	bf18 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    bf10:	095a      	lsrs	r2, r3, #5
    bf12:	01d2      	lsls	r2, r2, #7
    bf14:	4928      	ldr	r1, [pc, #160]	; (bfb8 <trx_spi_init+0xdc>)
    bf16:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    bf18:	211f      	movs	r1, #31
    bf1a:	400b      	ands	r3, r1
    bf1c:	2101      	movs	r1, #1
    bf1e:	1c08      	adds	r0, r1, #0
    bf20:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    bf22:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    bf24:	4a25      	ldr	r2, [pc, #148]	; (bfbc <trx_spi_init+0xe0>)
    bf26:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    bf28:	2300      	movs	r3, #0
    bf2a:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    bf2c:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    bf2e:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    bf30:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    bf32:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    bf34:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    bf36:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    bf38:	2124      	movs	r1, #36	; 0x24
    bf3a:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    bf3c:	61d3      	str	r3, [r2, #28]
    bf3e:	6213      	str	r3, [r2, #32]
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	AT86RFX_SPI_CONFIG(config);
    bf40:	2380      	movs	r3, #128	; 0x80
    bf42:	025b      	lsls	r3, r3, #9
    bf44:	60d3      	str	r3, [r2, #12]
    bf46:	4b1e      	ldr	r3, [pc, #120]	; (bfc0 <trx_spi_init+0xe4>)
    bf48:	6193      	str	r3, [r2, #24]
    bf4a:	4b1e      	ldr	r3, [pc, #120]	; (bfc4 <trx_spi_init+0xe8>)
    bf4c:	6293      	str	r3, [r2, #40]	; 0x28
    bf4e:	2301      	movs	r3, #1
    bf50:	425b      	negs	r3, r3
    bf52:	62d3      	str	r3, [r2, #44]	; 0x2c
    bf54:	4b1c      	ldr	r3, [pc, #112]	; (bfc8 <trx_spi_init+0xec>)
    bf56:	6313      	str	r3, [r2, #48]	; 0x30
    bf58:	4b1c      	ldr	r3, [pc, #112]	; (bfcc <trx_spi_init+0xf0>)
    bf5a:	6353      	str	r3, [r2, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    bf5c:	4c1c      	ldr	r4, [pc, #112]	; (bfd0 <trx_spi_init+0xf4>)
    bf5e:	1c20      	adds	r0, r4, #0
    bf60:	491c      	ldr	r1, [pc, #112]	; (bfd4 <trx_spi_init+0xf8>)
    bf62:	4b1d      	ldr	r3, [pc, #116]	; (bfd8 <trx_spi_init+0xfc>)
    bf64:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    bf66:	6822      	ldr	r2, [r4, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    bf68:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    bf6a:	2b00      	cmp	r3, #0
    bf6c:	d1fc      	bne.n	bf68 <trx_spi_init+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    bf6e:	6811      	ldr	r1, [r2, #0]
    bf70:	2302      	movs	r3, #2
    bf72:	430b      	orrs	r3, r1
    bf74:	6013      	str	r3, [r2, #0]

	/* Default configuration values */
	config->gpio_pin            = 0;
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
	config->wake_if_sleeping    = true;
    bf76:	a901      	add	r1, sp, #4
    bf78:	2301      	movs	r3, #1
    bf7a:	724b      	strb	r3, [r1, #9]
	config->filter_input_signal = false;
    bf7c:	2300      	movs	r3, #0
    bf7e:	728b      	strb	r3, [r1, #10]
	spi_enable(&master);
	AT86RFX_INTC_INIT();
    bf80:	2220      	movs	r2, #32
    bf82:	9201      	str	r2, [sp, #4]
    bf84:	2280      	movs	r2, #128	; 0x80
    bf86:	0392      	lsls	r2, r2, #14
    bf88:	604a      	str	r2, [r1, #4]
    bf8a:	720b      	strb	r3, [r1, #8]
    bf8c:	2303      	movs	r3, #3
    bf8e:	72cb      	strb	r3, [r1, #11]
    bf90:	2000      	movs	r0, #0
    bf92:	4b12      	ldr	r3, [pc, #72]	; (bfdc <trx_spi_init+0x100>)
    bf94:	4798      	blx	r3
    bf96:	4812      	ldr	r0, [pc, #72]	; (bfe0 <trx_spi_init+0x104>)
    bf98:	2100      	movs	r1, #0
    bf9a:	2200      	movs	r2, #0
    bf9c:	4b11      	ldr	r3, [pc, #68]	; (bfe4 <trx_spi_init+0x108>)
    bf9e:	4798      	blx	r3
    bfa0:	2000      	movs	r0, #0
    bfa2:	2100      	movs	r1, #0
    bfa4:	4b10      	ldr	r3, [pc, #64]	; (bfe8 <trx_spi_init+0x10c>)
    bfa6:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    bfa8:	b004      	add	sp, #16
    bfaa:	bd10      	pop	{r4, pc}
    bfac:	200015a0 	.word	0x200015a0
    bfb0:	200015a4 	.word	0x200015a4
    bfb4:	000004f1 	.word	0x000004f1
    bfb8:	41004400 	.word	0x41004400
    bfbc:	200015a8 	.word	0x200015a8
    bfc0:	004c4b40 	.word	0x004c4b40
    bfc4:	00530005 	.word	0x00530005
    bfc8:	003e0005 	.word	0x003e0005
    bfcc:	00520005 	.word	0x00520005
    bfd0:	200015e0 	.word	0x200015e0
    bfd4:	42001800 	.word	0x42001800
    bfd8:	000009d5 	.word	0x000009d5
    bfdc:	0000039d 	.word	0x0000039d
    bfe0:	0000bec1 	.word	0x0000bec1
    bfe4:	00000415 	.word	0x00000415
    bfe8:	00000445 	.word	0x00000445

0000bfec <trx_reg_read>:
	delay_us(10);
	RST_HIGH();
}

uint8_t trx_reg_read(uint8_t addr)
{
    bfec:	b570      	push	{r4, r5, r6, lr}
    bfee:	1c06      	adds	r6, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bff0:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    bff4:	4263      	negs	r3, r4
    bff6:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    bff8:	b672      	cpsid	i
    bffa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bffe:	2200      	movs	r2, #0
    c000:	4b34      	ldr	r3, [pc, #208]	; (c0d4 <trx_reg_read+0xe8>)
    c002:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    c004:	4d34      	ldr	r5, [pc, #208]	; (c0d8 <trx_reg_read+0xec>)
    c006:	1c28      	adds	r0, r5, #0
    c008:	4934      	ldr	r1, [pc, #208]	; (c0dc <trx_reg_read+0xf0>)
    c00a:	2201      	movs	r2, #1
    c00c:	4b34      	ldr	r3, [pc, #208]	; (c0e0 <trx_reg_read+0xf4>)
    c00e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c010:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c012:	2101      	movs	r1, #1
    c014:	699a      	ldr	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    c016:	420a      	tst	r2, r1
    c018:	d0fc      	beq.n	c014 <trx_reg_read+0x28>
    c01a:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c01c:	07d1      	lsls	r1, r2, #31
    c01e:	d502      	bpl.n	c026 <trx_reg_read+0x3a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c020:	2280      	movs	r2, #128	; 0x80
    c022:	4316      	orrs	r6, r2
    c024:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c026:	2102      	movs	r1, #2
    c028:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    c02a:	420a      	tst	r2, r1
    c02c:	d0fc      	beq.n	c028 <trx_reg_read+0x3c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c02e:	2104      	movs	r1, #4
    c030:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    c032:	420a      	tst	r2, r1
    c034:	d0fc      	beq.n	c030 <trx_reg_read+0x44>
    c036:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c038:	0751      	lsls	r1, r2, #29
    c03a:	d515      	bpl.n	c068 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c03c:	699a      	ldr	r2, [r3, #24]
    c03e:	0351      	lsls	r1, r2, #13
    c040:	d504      	bpl.n	c04c <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c042:	6999      	ldr	r1, [r3, #24]
    c044:	0c09      	lsrs	r1, r1, #16
    c046:	2204      	movs	r2, #4
    c048:	430a      	orrs	r2, r1
    c04a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c04c:	4a22      	ldr	r2, [pc, #136]	; (c0d8 <trx_reg_read+0xec>)
    c04e:	7992      	ldrb	r2, [r2, #6]
    c050:	2a01      	cmp	r2, #1
    c052:	d105      	bne.n	c060 <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c054:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c056:	05c9      	lsls	r1, r1, #23
    c058:	0dc9      	lsrs	r1, r1, #23
    c05a:	4a22      	ldr	r2, [pc, #136]	; (c0e4 <trx_reg_read+0xf8>)
    c05c:	8011      	strh	r1, [r2, #0]
    c05e:	e003      	b.n	c068 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c060:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c062:	b2c9      	uxtb	r1, r1
    c064:	4a1f      	ldr	r2, [pc, #124]	; (c0e4 <trx_reg_read+0xf8>)
    c066:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c068:	2101      	movs	r1, #1
    c06a:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    c06c:	420a      	tst	r2, r1
    c06e:	d0fc      	beq.n	c06a <trx_reg_read+0x7e>
    c070:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c072:	07d1      	lsls	r1, r2, #31
    c074:	d501      	bpl.n	c07a <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c076:	2200      	movs	r2, #0
    c078:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c07a:	2102      	movs	r1, #2
    c07c:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    c07e:	420a      	tst	r2, r1
    c080:	d0fc      	beq.n	c07c <trx_reg_read+0x90>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c082:	2104      	movs	r1, #4
    c084:	699a      	ldr	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    c086:	420a      	tst	r2, r1
    c088:	d0fc      	beq.n	c084 <trx_reg_read+0x98>
    c08a:	699a      	ldr	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21
	uint16_t register_value = 0;
    c08c:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c08e:	0751      	lsls	r1, r2, #29
    c090:	d511      	bpl.n	c0b6 <trx_reg_read+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c092:	699a      	ldr	r2, [r3, #24]
    c094:	0351      	lsls	r1, r2, #13
    c096:	d504      	bpl.n	c0a2 <trx_reg_read+0xb6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c098:	6999      	ldr	r1, [r3, #24]
    c09a:	0c09      	lsrs	r1, r1, #16
    c09c:	2204      	movs	r2, #4
    c09e:	430a      	orrs	r2, r1
    c0a0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c0a2:	4a0d      	ldr	r2, [pc, #52]	; (c0d8 <trx_reg_read+0xec>)
    c0a4:	7992      	ldrb	r2, [r2, #6]
    c0a6:	2a01      	cmp	r2, #1
    c0a8:	d103      	bne.n	c0b2 <trx_reg_read+0xc6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c0aa:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    c0ac:	05ed      	lsls	r5, r5, #23
    c0ae:	0ded      	lsrs	r5, r5, #23
    c0b0:	e001      	b.n	c0b6 <trx_reg_read+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c0b2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    c0b4:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    c0b6:	4808      	ldr	r0, [pc, #32]	; (c0d8 <trx_reg_read+0xec>)
    c0b8:	4908      	ldr	r1, [pc, #32]	; (c0dc <trx_reg_read+0xf0>)
    c0ba:	2200      	movs	r2, #0
    c0bc:	4b08      	ldr	r3, [pc, #32]	; (c0e0 <trx_reg_read+0xf4>)
    c0be:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    c0c0:	2c00      	cmp	r4, #0
    c0c2:	d005      	beq.n	c0d0 <trx_reg_read+0xe4>
		cpu_irq_enable();
    c0c4:	2201      	movs	r2, #1
    c0c6:	4b03      	ldr	r3, [pc, #12]	; (c0d4 <trx_reg_read+0xe8>)
    c0c8:	701a      	strb	r2, [r3, #0]
    c0ca:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    c0ce:	b662      	cpsie	i
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    c0d0:	b2e8      	uxtb	r0, r5
}
    c0d2:	bd70      	pop	{r4, r5, r6, pc}
    c0d4:	20000008 	.word	0x20000008
    c0d8:	200015e0 	.word	0x200015e0
    c0dc:	200015a4 	.word	0x200015a4
    c0e0:	00000c7d 	.word	0x00000c7d
    c0e4:	2000159c 	.word	0x2000159c

0000c0e8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    c0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c0ea:	1c07      	adds	r7, r0, #0
    c0ec:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    c0ee:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    c0f2:	4263      	negs	r3, r4
    c0f4:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    c0f6:	b672      	cpsid	i
    c0f8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    c0fc:	2200      	movs	r2, #0
    c0fe:	4b35      	ldr	r3, [pc, #212]	; (c1d4 <trx_reg_write+0xec>)
    c100:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    c102:	4e35      	ldr	r6, [pc, #212]	; (c1d8 <trx_reg_write+0xf0>)
    c104:	1c30      	adds	r0, r6, #0
    c106:	4935      	ldr	r1, [pc, #212]	; (c1dc <trx_reg_write+0xf4>)
    c108:	2201      	movs	r2, #1
    c10a:	4b35      	ldr	r3, [pc, #212]	; (c1e0 <trx_reg_write+0xf8>)
    c10c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c10e:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c110:	2101      	movs	r1, #1
    c112:	699a      	ldr	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    c114:	420a      	tst	r2, r1
    c116:	d0fc      	beq.n	c112 <trx_reg_write+0x2a>
    c118:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c11a:	07d1      	lsls	r1, r2, #31
    c11c:	d502      	bpl.n	c124 <trx_reg_write+0x3c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c11e:	22c0      	movs	r2, #192	; 0xc0
    c120:	4317      	orrs	r7, r2
    c122:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c124:	2102      	movs	r1, #2
    c126:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    c128:	420a      	tst	r2, r1
    c12a:	d0fc      	beq.n	c126 <trx_reg_write+0x3e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c12c:	2104      	movs	r1, #4
    c12e:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    c130:	420a      	tst	r2, r1
    c132:	d0fc      	beq.n	c12e <trx_reg_write+0x46>
    c134:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c136:	0751      	lsls	r1, r2, #29
    c138:	d515      	bpl.n	c166 <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c13a:	699a      	ldr	r2, [r3, #24]
    c13c:	0351      	lsls	r1, r2, #13
    c13e:	d504      	bpl.n	c14a <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c140:	6999      	ldr	r1, [r3, #24]
    c142:	0c09      	lsrs	r1, r1, #16
    c144:	2204      	movs	r2, #4
    c146:	430a      	orrs	r2, r1
    c148:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c14a:	4a23      	ldr	r2, [pc, #140]	; (c1d8 <trx_reg_write+0xf0>)
    c14c:	7992      	ldrb	r2, [r2, #6]
    c14e:	2a01      	cmp	r2, #1
    c150:	d105      	bne.n	c15e <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c152:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c154:	05c9      	lsls	r1, r1, #23
    c156:	0dc9      	lsrs	r1, r1, #23
    c158:	4a22      	ldr	r2, [pc, #136]	; (c1e4 <trx_reg_write+0xfc>)
    c15a:	8011      	strh	r1, [r2, #0]
    c15c:	e003      	b.n	c166 <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c15e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c160:	b2c9      	uxtb	r1, r1
    c162:	4a20      	ldr	r2, [pc, #128]	; (c1e4 <trx_reg_write+0xfc>)
    c164:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c166:	2001      	movs	r0, #1
    c168:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    c16a:	4202      	tst	r2, r0
    c16c:	d0fc      	beq.n	c168 <trx_reg_write+0x80>
    c16e:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c170:	07d1      	lsls	r1, r2, #31
    c172:	d500      	bpl.n	c176 <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c174:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c176:	2102      	movs	r1, #2
    c178:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    c17a:	420a      	tst	r2, r1
    c17c:	d0fc      	beq.n	c178 <trx_reg_write+0x90>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c17e:	2104      	movs	r1, #4
    c180:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    c182:	420a      	tst	r2, r1
    c184:	d0fc      	beq.n	c180 <trx_reg_write+0x98>
    c186:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c188:	0751      	lsls	r1, r2, #29
    c18a:	d515      	bpl.n	c1b8 <trx_reg_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c18c:	699a      	ldr	r2, [r3, #24]
    c18e:	0351      	lsls	r1, r2, #13
    c190:	d504      	bpl.n	c19c <trx_reg_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c192:	6999      	ldr	r1, [r3, #24]
    c194:	0c09      	lsrs	r1, r1, #16
    c196:	2204      	movs	r2, #4
    c198:	430a      	orrs	r2, r1
    c19a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c19c:	4a0e      	ldr	r2, [pc, #56]	; (c1d8 <trx_reg_write+0xf0>)
    c19e:	7992      	ldrb	r2, [r2, #6]
    c1a0:	2a01      	cmp	r2, #1
    c1a2:	d105      	bne.n	c1b0 <trx_reg_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c1a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c1a6:	05d2      	lsls	r2, r2, #23
    c1a8:	0dd2      	lsrs	r2, r2, #23
    c1aa:	4b0e      	ldr	r3, [pc, #56]	; (c1e4 <trx_reg_write+0xfc>)
    c1ac:	801a      	strh	r2, [r3, #0]
    c1ae:	e003      	b.n	c1b8 <trx_reg_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c1b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c1b2:	b2d2      	uxtb	r2, r2
    c1b4:	4b0b      	ldr	r3, [pc, #44]	; (c1e4 <trx_reg_write+0xfc>)
    c1b6:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    c1b8:	4807      	ldr	r0, [pc, #28]	; (c1d8 <trx_reg_write+0xf0>)
    c1ba:	4908      	ldr	r1, [pc, #32]	; (c1dc <trx_reg_write+0xf4>)
    c1bc:	2200      	movs	r2, #0
    c1be:	4b08      	ldr	r3, [pc, #32]	; (c1e0 <trx_reg_write+0xf8>)
    c1c0:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    c1c2:	2c00      	cmp	r4, #0
    c1c4:	d005      	beq.n	c1d2 <trx_reg_write+0xea>
		cpu_irq_enable();
    c1c6:	2201      	movs	r2, #1
    c1c8:	4b02      	ldr	r3, [pc, #8]	; (c1d4 <trx_reg_write+0xec>)
    c1ca:	701a      	strb	r2, [r3, #0]
    c1cc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    c1d0:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    c1d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c1d4:	20000008 	.word	0x20000008
    c1d8:	200015e0 	.word	0x200015e0
    c1dc:	200015a4 	.word	0x200015a4
    c1e0:	00000c7d 	.word	0x00000c7d
    c1e4:	2000159c 	.word	0x2000159c

0000c1e8 <trx_irq_init>:
	 * Set the handler function.
	 * The handler is set before enabling the interrupt to prepare for
	 *spurious
	 * interrupts, that can pop up the moment they are enabled
	 */
	irq_hdl_trx = (irq_handler_t)trx_irq_cb;
    c1e8:	4b01      	ldr	r3, [pc, #4]	; (c1f0 <trx_irq_init+0x8>)
    c1ea:	6018      	str	r0, [r3, #0]
}
    c1ec:	4770      	bx	lr
    c1ee:	46c0      	nop			; (mov r8, r8)
    c1f0:	200011e8 	.word	0x200011e8

0000c1f4 <trx_bit_read>:

uint8_t trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
    c1f4:	b538      	push	{r3, r4, r5, lr}
    c1f6:	1c0d      	adds	r5, r1, #0
    c1f8:	1c14      	adds	r4, r2, #0
	uint8_t ret;
	ret = trx_reg_read(addr);
    c1fa:	4b03      	ldr	r3, [pc, #12]	; (c208 <trx_bit_read+0x14>)
    c1fc:	4798      	blx	r3
	ret &= mask;
	ret >>= pos;
    c1fe:	4005      	ands	r5, r0
    c200:	1c28      	adds	r0, r5, #0
    c202:	4120      	asrs	r0, r4
	return ret;
    c204:	b2c0      	uxtb	r0, r0
}
    c206:	bd38      	pop	{r3, r4, r5, pc}
    c208:	0000bfed 	.word	0x0000bfed

0000c20c <trx_bit_write>:

void trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos,
		uint8_t new_value)
{
    c20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c20e:	1c04      	adds	r4, r0, #0
    c210:	1c0d      	adds	r5, r1, #0
    c212:	1c16      	adds	r6, r2, #0
    c214:	1c1f      	adds	r7, r3, #0
	uint8_t current_reg_value;
	current_reg_value = trx_reg_read(reg_addr);
    c216:	4b06      	ldr	r3, [pc, #24]	; (c230 <trx_bit_write+0x24>)
    c218:	4798      	blx	r3
	current_reg_value &= ~mask;
    c21a:	43a8      	bics	r0, r5
    c21c:	b2c0      	uxtb	r0, r0
	new_value <<= pos;
    c21e:	1c39      	adds	r1, r7, #0
    c220:	40b1      	lsls	r1, r6
	new_value &= mask;
    c222:	400d      	ands	r5, r1
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
    c224:	1c29      	adds	r1, r5, #0
    c226:	4301      	orrs	r1, r0
    c228:	1c20      	adds	r0, r4, #0
    c22a:	4b02      	ldr	r3, [pc, #8]	; (c234 <trx_bit_write+0x28>)
    c22c:	4798      	blx	r3
}
    c22e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c230:	0000bfed 	.word	0x0000bfed
    c234:	0000c0e9 	.word	0x0000c0e9

0000c238 <trx_frame_read>:

void trx_frame_read(uint8_t *data, uint8_t length)
{
    c238:	b5f0      	push	{r4, r5, r6, r7, lr}
    c23a:	465f      	mov	r7, fp
    c23c:	4656      	mov	r6, sl
    c23e:	464d      	mov	r5, r9
    c240:	4644      	mov	r4, r8
    c242:	b4f0      	push	{r4, r5, r6, r7}
    c244:	b083      	sub	sp, #12
    c246:	1c06      	adds	r6, r0, #0
    c248:	1c0c      	adds	r4, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    c24a:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    c24e:	4278      	negs	r0, r7
    c250:	4178      	adcs	r0, r7
    c252:	9001      	str	r0, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    c254:	b672      	cpsid	i
    c256:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    c25a:	2200      	movs	r2, #0
    c25c:	4b43      	ldr	r3, [pc, #268]	; (c36c <trx_frame_read+0x134>)
    c25e:	701a      	strb	r2, [r3, #0]
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    c260:	4d43      	ldr	r5, [pc, #268]	; (c370 <trx_frame_read+0x138>)
    c262:	1c28      	adds	r0, r5, #0
    c264:	4943      	ldr	r1, [pc, #268]	; (c374 <trx_frame_read+0x13c>)
    c266:	2201      	movs	r2, #1
    c268:	4b43      	ldr	r3, [pc, #268]	; (c378 <trx_frame_read+0x140>)
    c26a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c26c:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c26e:	2101      	movs	r1, #1
    c270:	699a      	ldr	r2, [r3, #24]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    c272:	420a      	tst	r2, r1
    c274:	d0fc      	beq.n	c270 <trx_frame_read+0x38>
    c276:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c278:	07d1      	lsls	r1, r2, #31
    c27a:	d501      	bpl.n	c280 <trx_frame_read+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c27c:	2220      	movs	r2, #32
    c27e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c280:	2102      	movs	r1, #2
    c282:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    c284:	420a      	tst	r2, r1
    c286:	d0fc      	beq.n	c282 <trx_frame_read+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c288:	2004      	movs	r0, #4
    c28a:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    c28c:	4202      	tst	r2, r0
    c28e:	d0fc      	beq.n	c28a <trx_frame_read+0x52>
    c290:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c292:	0750      	lsls	r0, r2, #29
    c294:	d510      	bpl.n	c2b8 <trx_frame_read+0x80>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c296:	699a      	ldr	r2, [r3, #24]
    c298:	0351      	lsls	r1, r2, #13
    c29a:	d504      	bpl.n	c2a6 <trx_frame_read+0x6e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c29c:	6999      	ldr	r1, [r3, #24]
    c29e:	0c09      	lsrs	r1, r1, #16
    c2a0:	2204      	movs	r2, #4
    c2a2:	430a      	orrs	r2, r1
    c2a4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c2a6:	4a32      	ldr	r2, [pc, #200]	; (c370 <trx_frame_read+0x138>)
    c2a8:	7992      	ldrb	r2, [r2, #6]
    c2aa:	2a01      	cmp	r2, #1
    c2ac:	d109      	bne.n	c2c2 <trx_frame_read+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c2ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c2b0:	05d2      	lsls	r2, r2, #23
    c2b2:	0dd2      	lsrs	r2, r2, #23
    c2b4:	4b31      	ldr	r3, [pc, #196]	; (c37c <trx_frame_read+0x144>)
    c2b6:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    c2b8:	1e63      	subs	r3, r4, #1
    c2ba:	b2db      	uxtb	r3, r3
    c2bc:	2c00      	cmp	r4, #0
    c2be:	d105      	bne.n	c2cc <trx_frame_read+0x94>
    c2c0:	e03e      	b.n	c340 <trx_frame_read+0x108>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c2c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c2c4:	b2d2      	uxtb	r2, r2
    c2c6:	4b2d      	ldr	r3, [pc, #180]	; (c37c <trx_frame_read+0x144>)
    c2c8:	801a      	strh	r2, [r3, #0]
    c2ca:	e7f5      	b.n	c2b8 <trx_frame_read+0x80>
    c2cc:	3301      	adds	r3, #1
    c2ce:	199b      	adds	r3, r3, r6
    c2d0:	4699      	mov	r9, r3
    c2d2:	2020      	movs	r0, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c2d4:	4a26      	ldr	r2, [pc, #152]	; (c370 <trx_frame_read+0x138>)
    c2d6:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c2d8:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c2da:	2300      	movs	r3, #0
    c2dc:	469a      	mov	sl, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c2de:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c2e0:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c2e2:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c2e4:	2204      	movs	r2, #4
    c2e6:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c2e8:	4642      	mov	r2, r8
    c2ea:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c2ec:	699a      	ldr	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    c2ee:	4222      	tst	r2, r4
    c2f0:	d0fc      	beq.n	c2ec <trx_frame_read+0xb4>
    c2f2:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c2f4:	4222      	tst	r2, r4
    c2f6:	d001      	beq.n	c2fc <trx_frame_read+0xc4>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c2f8:	4652      	mov	r2, sl
    c2fa:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c2fc:	699a      	ldr	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    c2fe:	422a      	tst	r2, r5
    c300:	d0fc      	beq.n	c2fc <trx_frame_read+0xc4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c302:	699a      	ldr	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    c304:	420a      	tst	r2, r1
    c306:	d0fc      	beq.n	c302 <trx_frame_read+0xca>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c308:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c30a:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c30c:	420a      	tst	r2, r1
    c30e:	d013      	beq.n	c338 <trx_frame_read+0x100>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c310:	699a      	ldr	r2, [r3, #24]
    c312:	0c12      	lsrs	r2, r2, #16
    c314:	4211      	tst	r1, r2
    c316:	d005      	beq.n	c324 <trx_frame_read+0xec>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c318:	699a      	ldr	r2, [r3, #24]
    c31a:	0c12      	lsrs	r2, r2, #16
    c31c:	4658      	mov	r0, fp
    c31e:	4302      	orrs	r2, r0
    c320:	b292      	uxth	r2, r2
    c322:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c324:	4812      	ldr	r0, [pc, #72]	; (c370 <trx_frame_read+0x138>)
    c326:	7982      	ldrb	r2, [r0, #6]
    c328:	2a01      	cmp	r2, #1
    c32a:	d103      	bne.n	c334 <trx_frame_read+0xfc>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c32c:	6a98      	ldr	r0, [r3, #40]	; 0x28
    c32e:	05c0      	lsls	r0, r0, #23
    c330:	0dc0      	lsrs	r0, r0, #23
    c332:	e001      	b.n	c338 <trx_frame_read+0x100>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c334:	6a98      	ldr	r0, [r3, #40]	; 0x28
    c336:	b2c0      	uxtb	r0, r0
		}
		spi_read(&master, &temp);
		*data = temp;
    c338:	7030      	strb	r0, [r6, #0]
		data++;
    c33a:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    c33c:	454e      	cmp	r6, r9
    c33e:	d1d3      	bne.n	c2e8 <trx_frame_read+0xb0>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    c340:	480b      	ldr	r0, [pc, #44]	; (c370 <trx_frame_read+0x138>)
    c342:	490c      	ldr	r1, [pc, #48]	; (c374 <trx_frame_read+0x13c>)
    c344:	2200      	movs	r2, #0
    c346:	4b0c      	ldr	r3, [pc, #48]	; (c378 <trx_frame_read+0x140>)
    c348:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    c34a:	9901      	ldr	r1, [sp, #4]
    c34c:	2900      	cmp	r1, #0
    c34e:	d005      	beq.n	c35c <trx_frame_read+0x124>
		cpu_irq_enable();
    c350:	2201      	movs	r2, #1
    c352:	4b06      	ldr	r3, [pc, #24]	; (c36c <trx_frame_read+0x134>)
    c354:	701a      	strb	r2, [r3, #0]
    c356:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    c35a:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    c35c:	b003      	add	sp, #12
    c35e:	bc3c      	pop	{r2, r3, r4, r5}
    c360:	4690      	mov	r8, r2
    c362:	4699      	mov	r9, r3
    c364:	46a2      	mov	sl, r4
    c366:	46ab      	mov	fp, r5
    c368:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c36a:	46c0      	nop			; (mov r8, r8)
    c36c:	20000008 	.word	0x20000008
    c370:	200015e0 	.word	0x200015e0
    c374:	200015a4 	.word	0x200015a4
    c378:	00000c7d 	.word	0x00000c7d
    c37c:	2000159c 	.word	0x2000159c

0000c380 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    c380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c382:	464f      	mov	r7, r9
    c384:	4646      	mov	r6, r8
    c386:	b4c0      	push	{r6, r7}
    c388:	1c04      	adds	r4, r0, #0
    c38a:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    c38c:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    c390:	4271      	negs	r1, r6
    c392:	4171      	adcs	r1, r6
    c394:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    c396:	b672      	cpsid	i
    c398:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    c39c:	2200      	movs	r2, #0
    c39e:	4b3e      	ldr	r3, [pc, #248]	; (c498 <trx_frame_write+0x118>)
    c3a0:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    c3a2:	4f3e      	ldr	r7, [pc, #248]	; (c49c <trx_frame_write+0x11c>)
    c3a4:	1c38      	adds	r0, r7, #0
    c3a6:	493e      	ldr	r1, [pc, #248]	; (c4a0 <trx_frame_write+0x120>)
    c3a8:	2201      	movs	r2, #1
    c3aa:	4b3e      	ldr	r3, [pc, #248]	; (c4a4 <trx_frame_write+0x124>)
    c3ac:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c3ae:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c3b0:	2101      	movs	r1, #1
    c3b2:	699a      	ldr	r2, [r3, #24]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    c3b4:	420a      	tst	r2, r1
    c3b6:	d0fc      	beq.n	c3b2 <trx_frame_write+0x32>
    c3b8:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c3ba:	07d1      	lsls	r1, r2, #31
    c3bc:	d501      	bpl.n	c3c2 <trx_frame_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c3be:	2260      	movs	r2, #96	; 0x60
    c3c0:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c3c2:	2102      	movs	r1, #2
    c3c4:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    c3c6:	420a      	tst	r2, r1
    c3c8:	d0fc      	beq.n	c3c4 <trx_frame_write+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c3ca:	2104      	movs	r1, #4
    c3cc:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    c3ce:	420a      	tst	r2, r1
    c3d0:	d0fc      	beq.n	c3cc <trx_frame_write+0x4c>
    c3d2:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c3d4:	0751      	lsls	r1, r2, #29
    c3d6:	d510      	bpl.n	c3fa <trx_frame_write+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c3d8:	699a      	ldr	r2, [r3, #24]
    c3da:	0351      	lsls	r1, r2, #13
    c3dc:	d504      	bpl.n	c3e8 <trx_frame_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c3de:	6999      	ldr	r1, [r3, #24]
    c3e0:	0c09      	lsrs	r1, r1, #16
    c3e2:	2204      	movs	r2, #4
    c3e4:	430a      	orrs	r2, r1
    c3e6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c3e8:	4a2c      	ldr	r2, [pc, #176]	; (c49c <trx_frame_write+0x11c>)
    c3ea:	7992      	ldrb	r2, [r2, #6]
    c3ec:	2a01      	cmp	r2, #1
    c3ee:	d10e      	bne.n	c40e <trx_frame_write+0x8e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c3f0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c3f2:	05c9      	lsls	r1, r1, #23
    c3f4:	0dc9      	lsrs	r1, r1, #23
    c3f6:	4a2c      	ldr	r2, [pc, #176]	; (c4a8 <trx_frame_write+0x128>)
    c3f8:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c3fa:	4a28      	ldr	r2, [pc, #160]	; (c49c <trx_frame_write+0x11c>)
    c3fc:	7992      	ldrb	r2, [r2, #6]
    c3fe:	4690      	mov	r8, r2
    c400:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c402:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c404:	2002      	movs	r0, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c406:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c408:	2204      	movs	r2, #4
    c40a:	4694      	mov	ip, r2
    c40c:	e02d      	b.n	c46a <trx_frame_write+0xea>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c40e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    c410:	b2c9      	uxtb	r1, r1
    c412:	4a25      	ldr	r2, [pc, #148]	; (c4a8 <trx_frame_write+0x128>)
    c414:	8011      	strh	r1, [r2, #0]
    c416:	e7f0      	b.n	c3fa <trx_frame_write+0x7a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c418:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    c41a:	423a      	tst	r2, r7
    c41c:	d0fc      	beq.n	c418 <trx_frame_write+0x98>
		}
		spi_write(&master, *data++);
    c41e:	7831      	ldrb	r1, [r6, #0]
    c420:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c422:	423a      	tst	r2, r7
    c424:	d000      	beq.n	c428 <trx_frame_write+0xa8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c426:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c428:	699a      	ldr	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    c42a:	4202      	tst	r2, r0
    c42c:	d0fc      	beq.n	c428 <trx_frame_write+0xa8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c42e:	699a      	ldr	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    c430:	4222      	tst	r2, r4
    c432:	d0fc      	beq.n	c42e <trx_frame_write+0xae>
    c434:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c436:	4222      	tst	r2, r4
    c438:	d016      	beq.n	c468 <trx_frame_write+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c43a:	699a      	ldr	r2, [r3, #24]
    c43c:	0c12      	lsrs	r2, r2, #16
    c43e:	4214      	tst	r4, r2
    c440:	d005      	beq.n	c44e <trx_frame_write+0xce>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    c442:	699a      	ldr	r2, [r3, #24]
    c444:	0c12      	lsrs	r2, r2, #16
    c446:	4661      	mov	r1, ip
    c448:	430a      	orrs	r2, r1
    c44a:	b292      	uxth	r2, r2
    c44c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c44e:	4642      	mov	r2, r8
    c450:	2a01      	cmp	r2, #1
    c452:	d105      	bne.n	c460 <trx_frame_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c456:	05d2      	lsls	r2, r2, #23
    c458:	0dd2      	lsrs	r2, r2, #23
    c45a:	4913      	ldr	r1, [pc, #76]	; (c4a8 <trx_frame_write+0x128>)
    c45c:	800a      	strh	r2, [r1, #0]
    c45e:	e003      	b.n	c468 <trx_frame_write+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c460:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    c462:	b2d2      	uxtb	r2, r2
    c464:	4910      	ldr	r1, [pc, #64]	; (c4a8 <trx_frame_write+0x128>)
    c466:	800a      	strh	r2, [r1, #0]
    c468:	3601      	adds	r6, #1
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    c46a:	3d01      	subs	r5, #1
    c46c:	b2ed      	uxtb	r5, r5
    c46e:	2dff      	cmp	r5, #255	; 0xff
    c470:	d1d2      	bne.n	c418 <trx_frame_write+0x98>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    c472:	480a      	ldr	r0, [pc, #40]	; (c49c <trx_frame_write+0x11c>)
    c474:	490a      	ldr	r1, [pc, #40]	; (c4a0 <trx_frame_write+0x120>)
    c476:	2200      	movs	r2, #0
    c478:	4b0a      	ldr	r3, [pc, #40]	; (c4a4 <trx_frame_write+0x124>)
    c47a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    c47c:	464a      	mov	r2, r9
    c47e:	2a00      	cmp	r2, #0
    c480:	d005      	beq.n	c48e <trx_frame_write+0x10e>
		cpu_irq_enable();
    c482:	2201      	movs	r2, #1
    c484:	4b04      	ldr	r3, [pc, #16]	; (c498 <trx_frame_write+0x118>)
    c486:	701a      	strb	r2, [r3, #0]
    c488:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    c48c:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    c48e:	bc0c      	pop	{r2, r3}
    c490:	4690      	mov	r8, r2
    c492:	4699      	mov	r9, r3
    c494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c496:	46c0      	nop			; (mov r8, r8)
    c498:	20000008 	.word	0x20000008
    c49c:	200015e0 	.word	0x200015e0
    c4a0:	200015a4 	.word	0x200015a4
    c4a4:	00000c7d 	.word	0x00000c7d
    c4a8:	2000159c 	.word	0x2000159c

0000c4ac <gts_data_cb>:
 * @param parameter Pointer to callback parameter
 *                  (not used in this application, but could be used
 *                  to indicated LED to be switched off)
 */
static void gts_data_cb(void *parameter)
{
    c4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    c4ae:	464f      	mov	r7, r9
    c4b0:	4646      	mov	r6, r8
    c4b2:	b4c0      	push	{r6, r7}
    c4b4:	b087      	sub	sp, #28
	uint16_t cur_device;
	uint8_t src_addr_mode;
	wpan_addr_spec_t dst_addr;

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
    c4b6:	4b20      	ldr	r3, [pc, #128]	; (c538 <gts_data_cb+0x8c>)
    c4b8:	881b      	ldrh	r3, [r3, #0]
    c4ba:	2b00      	cmp	r3, #0
    c4bc:	d02e      	beq.n	c51c <gts_data_cb+0x70>
    c4be:	2500      	movs	r5, #0
#ifdef SIO_HUB
		printf(Display_GTS_Data, cur_device + 1);
    c4c0:	4a1e      	ldr	r2, [pc, #120]	; (c53c <gts_data_cb+0x90>)
    c4c2:	4691      	mov	r9, r2
    c4c4:	4b1e      	ldr	r3, [pc, #120]	; (c540 <gts_data_cb+0x94>)
    c4c6:	4698      	mov	r8, r3
		 */
		src_addr_mode = WPAN_ADDRMODE_SHORT;
		dst_addr.AddrMode = WPAN_ADDRMODE_SHORT;
		dst_addr.PANId = DEFAULT_PAN_ID;
		dst_addr.Addr.short_address
			= device_list[cur_device].short_addr;
    c4c8:	4f1e      	ldr	r7, [pc, #120]	; (c544 <gts_data_cb+0x98>)
	wpan_addr_spec_t dst_addr;

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
#ifdef SIO_HUB
		printf(Display_GTS_Data, cur_device + 1);
    c4ca:	1c6e      	adds	r6, r5, #1
    c4cc:	4648      	mov	r0, r9
    c4ce:	1c31      	adds	r1, r6, #0
    c4d0:	47c0      	blx	r8
		 * This will just queue this frame into the indirect data queue.
		 * Once this particular device polls for pending data,
		 * the frame will be delivered to the device.
		 */
		src_addr_mode = WPAN_ADDRMODE_SHORT;
		dst_addr.AddrMode = WPAN_ADDRMODE_SHORT;
    c4d2:	ac03      	add	r4, sp, #12
    c4d4:	2302      	movs	r3, #2
    c4d6:	7023      	strb	r3, [r4, #0]
		dst_addr.PANId = DEFAULT_PAN_ID;
    c4d8:	4b1b      	ldr	r3, [pc, #108]	; (c548 <gts_data_cb+0x9c>)
    c4da:	9a03      	ldr	r2, [sp, #12]
    c4dc:	4013      	ands	r3, r2
    c4de:	4a1b      	ldr	r2, [pc, #108]	; (c54c <gts_data_cb+0xa0>)
    c4e0:	4313      	orrs	r3, r2
    c4e2:	9303      	str	r3, [sp, #12]
		dst_addr.Addr.short_address
			= device_list[cur_device].short_addr;
    c4e4:	012d      	lsls	r5, r5, #4
    c4e6:	5deb      	ldrb	r3, [r5, r7]
    c4e8:	70e3      	strb	r3, [r4, #3]
    c4ea:	197d      	adds	r5, r7, r5
    c4ec:	786b      	ldrb	r3, [r5, #1]
    c4ee:	7123      	strb	r3, [r4, #4]

		/* payload = (uint8_t)rand(); / * Any dummy data * / */
		gts_msdu_handle++; /* Increment handle */
    c4f0:	4d17      	ldr	r5, [pc, #92]	; (c550 <gts_data_cb+0xa4>)
    c4f2:	7829      	ldrb	r1, [r5, #0]
    c4f4:	3101      	adds	r1, #1
    c4f6:	b2c9      	uxtb	r1, r1
    c4f8:	7029      	strb	r1, [r5, #0]

#ifdef SIO_HUB
		printf(Display_MSDU_Handle, gts_msdu_handle);
    c4fa:	4816      	ldr	r0, [pc, #88]	; (c554 <gts_data_cb+0xa8>)
    c4fc:	47c0      	blx	r8
#endif
		if (!wpan_mcps_data_req(src_addr_mode,
    c4fe:	782b      	ldrb	r3, [r5, #0]
    c500:	9300      	str	r3, [sp, #0]
    c502:	2303      	movs	r3, #3
    c504:	9301      	str	r3, [sp, #4]
    c506:	2002      	movs	r0, #2
    c508:	1c21      	adds	r1, r4, #0
    c50a:	221a      	movs	r2, #26
    c50c:	4b12      	ldr	r3, [pc, #72]	; (c558 <gts_data_cb+0xac>)
    c50e:	4c13      	ldr	r4, [pc, #76]	; (c55c <gts_data_cb+0xb0>)
    c510:	47a0      	blx	r4
	uint16_t cur_device;
	uint8_t src_addr_mode;
	wpan_addr_spec_t dst_addr;

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
    c512:	b2b5      	uxth	r5, r6
    c514:	4b08      	ldr	r3, [pc, #32]	; (c538 <gts_data_cb+0x8c>)
    c516:	881b      	ldrh	r3, [r3, #0]
    c518:	42ab      	cmp	r3, r5
    c51a:	d8d6      	bhi.n	c4ca <gts_data_cb+0x1e>
			 */
		}
	}

	/* Start timer to initiate indirect data transmission. */
	sw_timer_start(APP_TIMER_GTS_DATA,
    c51c:	4b10      	ldr	r3, [pc, #64]	; (c560 <gts_data_cb+0xb4>)
    c51e:	7818      	ldrb	r0, [r3, #0]
    c520:	2300      	movs	r3, #0
    c522:	9300      	str	r3, [sp, #0]
    c524:	490f      	ldr	r1, [pc, #60]	; (c564 <gts_data_cb+0xb8>)
    c526:	2200      	movs	r2, #0
    c528:	4b0f      	ldr	r3, [pc, #60]	; (c568 <gts_data_cb+0xbc>)
    c52a:	4c10      	ldr	r4, [pc, #64]	; (c56c <gts_data_cb+0xc0>)
    c52c:	47a0      	blx	r4
			SW_TIMEOUT_RELATIVE,
			(FUNC_PTR)gts_data_cb,
			NULL);

	parameter = parameter; /* Keep compiler happy. */
}
    c52e:	b007      	add	sp, #28
    c530:	bc0c      	pop	{r2, r3}
    c532:	4690      	mov	r8, r2
    c534:	4699      	mov	r9, r3
    c536:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c538:	200015f2 	.word	0x200015f2
    c53c:	0000f87c 	.word	0x0000f87c
    c540:	0000d0f1 	.word	0x0000d0f1
    c544:	200015f8 	.word	0x200015f8
    c548:	ff0000ff 	.word	0xff0000ff
    c54c:	00111100 	.word	0x00111100
    c550:	200011fd 	.word	0x200011fd
    c554:	0000f68c 	.word	0x0000f68c
    c558:	2000000c 	.word	0x2000000c
    c55c:	000022b9 	.word	0x000022b9
    c560:	200011ef 	.word	0x200011ef
    c564:	001e8480 	.word	0x001e8480
    c568:	0000c4ad 	.word	0x0000c4ad
    c56c:	000098c1 	.word	0x000098c1

0000c570 <indirect_data_cb>:
#ifdef SIO_HUB
const char Display_Queue_Device_Data[] = "Queue data for device %u ";
const char Display_MSDU_Handle[] = "(MSDU handle:  %u)\r\n";
#endif
static void indirect_data_cb(void *parameter)
{
    c570:	b5f0      	push	{r4, r5, r6, r7, lr}
    c572:	464f      	mov	r7, r9
    c574:	4646      	mov	r6, r8
    c576:	b4c0      	push	{r6, r7}
    c578:	b087      	sub	sp, #28
	uint8_t src_addr_mode;
	wpan_addr_spec_t dst_addr;
	const char *payload = "Indirect Data from Coordinator";

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
    c57a:	4b20      	ldr	r3, [pc, #128]	; (c5fc <indirect_data_cb+0x8c>)
    c57c:	881b      	ldrh	r3, [r3, #0]
    c57e:	2b00      	cmp	r3, #0
    c580:	d02e      	beq.n	c5e0 <indirect_data_cb+0x70>
    c582:	2500      	movs	r5, #0
#ifdef SIO_HUB
		printf(Display_Queue_Device_Data, (cur_device + 1));
    c584:	4a1e      	ldr	r2, [pc, #120]	; (c600 <indirect_data_cb+0x90>)
    c586:	4691      	mov	r9, r2
    c588:	4b1e      	ldr	r3, [pc, #120]	; (c604 <indirect_data_cb+0x94>)
    c58a:	4698      	mov	r8, r3
		 */
		src_addr_mode = WPAN_ADDRMODE_SHORT;
		dst_addr.AddrMode = WPAN_ADDRMODE_SHORT;
		dst_addr.PANId = DEFAULT_PAN_ID;
		dst_addr.Addr.short_address
			= device_list[cur_device].short_addr;
    c58c:	4f1e      	ldr	r7, [pc, #120]	; (c608 <indirect_data_cb+0x98>)
	const char *payload = "Indirect Data from Coordinator";

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
#ifdef SIO_HUB
		printf(Display_Queue_Device_Data, (cur_device + 1));
    c58e:	1c6e      	adds	r6, r5, #1
    c590:	4648      	mov	r0, r9
    c592:	1c31      	adds	r1, r6, #0
    c594:	47c0      	blx	r8
		 * This will just queue this frame into the indirect data queue.
		 * Once this particular device polls for pending data,
		 * the frame will be delivered to the device.
		 */
		src_addr_mode = WPAN_ADDRMODE_SHORT;
		dst_addr.AddrMode = WPAN_ADDRMODE_SHORT;
    c596:	ac03      	add	r4, sp, #12
    c598:	2302      	movs	r3, #2
    c59a:	7023      	strb	r3, [r4, #0]
		dst_addr.PANId = DEFAULT_PAN_ID;
    c59c:	4b1b      	ldr	r3, [pc, #108]	; (c60c <indirect_data_cb+0x9c>)
    c59e:	9a03      	ldr	r2, [sp, #12]
    c5a0:	4013      	ands	r3, r2
    c5a2:	4a1b      	ldr	r2, [pc, #108]	; (c610 <indirect_data_cb+0xa0>)
    c5a4:	4313      	orrs	r3, r2
    c5a6:	9303      	str	r3, [sp, #12]
		dst_addr.Addr.short_address
			= device_list[cur_device].short_addr;
    c5a8:	012d      	lsls	r5, r5, #4
    c5aa:	5deb      	ldrb	r3, [r5, r7]
    c5ac:	70e3      	strb	r3, [r4, #3]
    c5ae:	197d      	adds	r5, r7, r5
    c5b0:	786b      	ldrb	r3, [r5, #1]
    c5b2:	7123      	strb	r3, [r4, #4]
		curr_msdu_handle++; /* Increment handle */
    c5b4:	4d17      	ldr	r5, [pc, #92]	; (c614 <indirect_data_cb+0xa4>)
    c5b6:	7829      	ldrb	r1, [r5, #0]
    c5b8:	3101      	adds	r1, #1
    c5ba:	b2c9      	uxtb	r1, r1
    c5bc:	7029      	strb	r1, [r5, #0]

#ifdef SIO_HUB
		printf(Display_MSDU_Handle, curr_msdu_handle);
    c5be:	4816      	ldr	r0, [pc, #88]	; (c618 <indirect_data_cb+0xa8>)
    c5c0:	47c0      	blx	r8
#endif

		if (!wpan_mcps_data_req(src_addr_mode,
    c5c2:	782b      	ldrb	r3, [r5, #0]
    c5c4:	9300      	str	r3, [sp, #0]
    c5c6:	2305      	movs	r3, #5
    c5c8:	9301      	str	r3, [sp, #4]
    c5ca:	2002      	movs	r0, #2
    c5cc:	1c21      	adds	r1, r4, #0
    c5ce:	221e      	movs	r2, #30
    c5d0:	4b12      	ldr	r3, [pc, #72]	; (c61c <indirect_data_cb+0xac>)
    c5d2:	4c13      	ldr	r4, [pc, #76]	; (c620 <indirect_data_cb+0xb0>)
    c5d4:	47a0      	blx	r4
	uint8_t src_addr_mode;
	wpan_addr_spec_t dst_addr;
	const char *payload = "Indirect Data from Coordinator";

	/* Loop over all associated devices. */
	for (cur_device = 0; cur_device < no_of_assoc_devices; cur_device++) {
    c5d6:	b2b5      	uxth	r5, r6
    c5d8:	4b08      	ldr	r3, [pc, #32]	; (c5fc <indirect_data_cb+0x8c>)
    c5da:	881b      	ldrh	r3, [r3, #0]
    c5dc:	42ab      	cmp	r3, r5
    c5de:	d8d6      	bhi.n	c58e <indirect_data_cb+0x1e>
				) {
		}
	}

	/* Start timer to initiate indirect data transmission. */
	sw_timer_start(APP_TIMER_INDIRECT_DATA,
    c5e0:	4b10      	ldr	r3, [pc, #64]	; (c624 <indirect_data_cb+0xb4>)
    c5e2:	7818      	ldrb	r0, [r3, #0]
    c5e4:	2300      	movs	r3, #0
    c5e6:	9300      	str	r3, [sp, #0]
    c5e8:	490f      	ldr	r1, [pc, #60]	; (c628 <indirect_data_cb+0xb8>)
    c5ea:	2200      	movs	r2, #0
    c5ec:	4b0f      	ldr	r3, [pc, #60]	; (c62c <indirect_data_cb+0xbc>)
    c5ee:	4c10      	ldr	r4, [pc, #64]	; (c630 <indirect_data_cb+0xc0>)
    c5f0:	47a0      	blx	r4
			SW_TIMEOUT_RELATIVE,
			(FUNC_PTR)indirect_data_cb,
			NULL);

	parameter = parameter; /* Keep compiler happy. */
}
    c5f2:	b007      	add	sp, #28
    c5f4:	bc0c      	pop	{r2, r3}
    c5f6:	4690      	mov	r8, r2
    c5f8:	4699      	mov	r9, r3
    c5fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c5fc:	200015f2 	.word	0x200015f2
    c600:	0000f670 	.word	0x0000f670
    c604:	0000d0f1 	.word	0x0000d0f1
    c608:	200015f8 	.word	0x200015f8
    c60c:	ff0000ff 	.word	0xff0000ff
    c610:	00111100 	.word	0x00111100
    c614:	200011fc 	.word	0x200011fc
    c618:	0000f68c 	.word	0x0000f68c
    c61c:	0000f6c8 	.word	0x0000f6c8
    c620:	000022b9 	.word	0x000022b9
    c624:	200011ec 	.word	0x200011ec
    c628:	005b8d80 	.word	0x005b8d80
    c62c:	0000c571 	.word	0x0000c571
    c630:	000098c1 	.word	0x000098c1

0000c634 <bcn_payload_update_cb>:
 * @param parameter Pointer to callback parameter
 *                  (not used in this application, but could be used
 *                  to indicated LED to be switched off)
 */
static void bcn_payload_update_cb(void *parameter)
{
    c634:	b510      	push	{r4, lr}
    c636:	b082      	sub	sp, #8
	static uint8_t bcn_payload_cnt;

	/* The counter transmitted in the beacon payload is updated and
	 * the new beacon payload is set.
	 */
	bcn_payload_cnt++;
    c638:	4c0c      	ldr	r4, [pc, #48]	; (c66c <bcn_payload_update_cb+0x38>)
    c63a:	7820      	ldrb	r0, [r4, #0]
    c63c:	3001      	adds	r0, #1
	bcn_payload_cnt %= 10;
    c63e:	b2c0      	uxtb	r0, r0
    c640:	210a      	movs	r1, #10
    c642:	4b0b      	ldr	r3, [pc, #44]	; (c670 <bcn_payload_update_cb+0x3c>)
    c644:	4798      	blx	r3
    c646:	b2cb      	uxtb	r3, r1
    c648:	7023      	strb	r3, [r4, #0]
	/* Create printable character. */
	beacon_payload[BEACON_PAYLOAD_LEN - 1] = bcn_payload_cnt + 0x30;
    c64a:	490a      	ldr	r1, [pc, #40]	; (c674 <bcn_payload_update_cb+0x40>)
    c64c:	3330      	adds	r3, #48	; 0x30
    c64e:	748b      	strb	r3, [r1, #18]
	wpan_mlme_set_req(macBeaconPayload,
    c650:	2045      	movs	r0, #69	; 0x45
    c652:	4b09      	ldr	r3, [pc, #36]	; (c678 <bcn_payload_update_cb+0x44>)
    c654:	4798      	blx	r3
			0,
#endif
			&beacon_payload);

	/* Restart timer for updating beacon payload. */
	sw_timer_start(APP_TIMER_BCN_PAYLOAD_UPDATE,
    c656:	4b09      	ldr	r3, [pc, #36]	; (c67c <bcn_payload_update_cb+0x48>)
    c658:	7818      	ldrb	r0, [r3, #0]
    c65a:	2300      	movs	r3, #0
    c65c:	9300      	str	r3, [sp, #0]
    c65e:	4908      	ldr	r1, [pc, #32]	; (c680 <bcn_payload_update_cb+0x4c>)
    c660:	2200      	movs	r2, #0
    c662:	4b08      	ldr	r3, [pc, #32]	; (c684 <bcn_payload_update_cb+0x50>)
    c664:	4c08      	ldr	r4, [pc, #32]	; (c688 <bcn_payload_update_cb+0x54>)
    c666:	47a0      	blx	r4
			SW_TIMEOUT_RELATIVE,
			(FUNC_PTR)bcn_payload_update_cb,
			NULL);

	parameter = parameter; /* Keep compiler happy. */
}
    c668:	b002      	add	sp, #8
    c66a:	bd10      	pop	{r4, pc}
    c66c:	200011f0 	.word	0x200011f0
    c670:	0000ce1d 	.word	0x0000ce1d
    c674:	20000028 	.word	0x20000028
    c678:	000024b1 	.word	0x000024b1
    c67c:	200011f1 	.word	0x200011f1
    c680:	002dc6c0 	.word	0x002dc6c0
    c684:	0000c635 	.word	0x0000c635
    c688:	000098c1 	.word	0x000098c1

0000c68c <bc_data_cb>:
 */
#ifdef SIO_HUB
const char Display_Broadcast_Tx_Count[] = "Broadcast frame Tx count:  %lu\r\n";
#endif
static void bc_data_cb(void *parameter)
{
    c68c:	b570      	push	{r4, r5, r6, lr}
    c68e:	b086      	sub	sp, #24
	 *
	 * Immediately after the successful transmission of the beacon frame,
	 * the pending broadcast frame will be transmitted.
	 */
	src_addr_mode = WPAN_ADDRMODE_SHORT;
	dst_addr.AddrMode = WPAN_ADDRMODE_SHORT;
    c690:	ac03      	add	r4, sp, #12
    c692:	2302      	movs	r3, #2
    c694:	7023      	strb	r3, [r4, #0]
	dst_addr.PANId = DEFAULT_PAN_ID;
    c696:	4b17      	ldr	r3, [pc, #92]	; (c6f4 <bc_data_cb+0x68>)
    c698:	9a03      	ldr	r2, [sp, #12]
    c69a:	4013      	ands	r3, r2
    c69c:	4a16      	ldr	r2, [pc, #88]	; (c6f8 <bc_data_cb+0x6c>)
    c69e:	4313      	orrs	r3, r2
    c6a0:	9303      	str	r3, [sp, #12]
	/* Broadcast destination address is used. */
	dst_addr.Addr.short_address = BROADCAST;
    c6a2:	2301      	movs	r3, #1
    c6a4:	425b      	negs	r3, r3
    c6a6:	70e3      	strb	r3, [r4, #3]
    c6a8:	7123      	strb	r3, [r4, #4]

	payload = (uint8_t)rand(); /* Any dummy data */
    c6aa:	4b14      	ldr	r3, [pc, #80]	; (c6fc <bc_data_cb+0x70>)
    c6ac:	4798      	blx	r3
    c6ae:	466e      	mov	r6, sp
    c6b0:	72f0      	strb	r0, [r6, #11]
    c6b2:	360b      	adds	r6, #11
	curr_msdu_handle_temp++;     /* Increment handle */
    c6b4:	4d12      	ldr	r5, [pc, #72]	; (c700 <bc_data_cb+0x74>)
    c6b6:	782b      	ldrb	r3, [r5, #0]
    c6b8:	3301      	adds	r3, #1
    c6ba:	702b      	strb	r3, [r5, #0]
	tx_cnt++;
    c6bc:	4b11      	ldr	r3, [pc, #68]	; (c704 <bc_data_cb+0x78>)
    c6be:	6819      	ldr	r1, [r3, #0]
    c6c0:	3101      	adds	r1, #1
    c6c2:	6019      	str	r1, [r3, #0]

#ifdef SIO_HUB
	printf(Display_Broadcast_Tx_Count, tx_cnt);
    c6c4:	4810      	ldr	r0, [pc, #64]	; (c708 <bc_data_cb+0x7c>)
    c6c6:	4b11      	ldr	r3, [pc, #68]	; (c70c <bc_data_cb+0x80>)
    c6c8:	4798      	blx	r3
#endif

	/* The transmission is direct, but without acknowledgment. */
	if (wpan_mcps_data_req(src_addr_mode,
    c6ca:	782b      	ldrb	r3, [r5, #0]
    c6cc:	9300      	str	r3, [sp, #0]
    c6ce:	2500      	movs	r5, #0
    c6d0:	9501      	str	r5, [sp, #4]
    c6d2:	2002      	movs	r0, #2
    c6d4:	1c21      	adds	r1, r4, #0
    c6d6:	2201      	movs	r2, #1
    c6d8:	1c33      	adds	r3, r6, #0
    c6da:	4c0d      	ldr	r4, [pc, #52]	; (c710 <bc_data_cb+0x84>)
    c6dc:	47a0      	blx	r4
		 * Add error handling if required.
		 */
	}

	/* Start timer to initiate next broadcast data transmission. */
	sw_timer_start(APP_TIMER_BC_DATA,
    c6de:	4b0d      	ldr	r3, [pc, #52]	; (c714 <bc_data_cb+0x88>)
    c6e0:	7818      	ldrb	r0, [r3, #0]
    c6e2:	9500      	str	r5, [sp, #0]
    c6e4:	490c      	ldr	r1, [pc, #48]	; (c718 <bc_data_cb+0x8c>)
    c6e6:	2200      	movs	r2, #0
    c6e8:	4b0c      	ldr	r3, [pc, #48]	; (c71c <bc_data_cb+0x90>)
    c6ea:	4c0d      	ldr	r4, [pc, #52]	; (c720 <bc_data_cb+0x94>)
    c6ec:	47a0      	blx	r4
			SW_TIMEOUT_RELATIVE,
			(FUNC_PTR)bc_data_cb,
			NULL);

	parameter = parameter; /* Keep compiler happy. */
}
    c6ee:	b006      	add	sp, #24
    c6f0:	bd70      	pop	{r4, r5, r6, pc}
    c6f2:	46c0      	nop			; (mov r8, r8)
    c6f4:	ff0000ff 	.word	0xff0000ff
    c6f8:	00111100 	.word	0x00111100
    c6fc:	0000d3d1 	.word	0x0000d3d1
    c700:	200011fe 	.word	0x200011fe
    c704:	200011f8 	.word	0x200011f8
    c708:	0000f6a4 	.word	0x0000f6a4
    c70c:	0000d0f1 	.word	0x0000d0f1
    c710:	000022b9 	.word	0x000022b9
    c714:	200011ee 	.word	0x200011ee
    c718:	00895440 	.word	0x00895440
    c71c:	0000c68d 	.word	0x0000c68d
    c720:	000098c1 	.word	0x000098c1

0000c724 <main>:
 *
 * This function initializes the MAC, initiates a MLME reset request
 * (@ref wpan_mlme_reset_req()), and implements a the main loop.
 */
int main(void)
{
    c724:	b5f0      	push	{r4, r5, r6, r7, lr}
    c726:	b083      	sub	sp, #12
	irq_initialize_vectors();
	#if SAMD || SAMR21
	system_init();
    c728:	4b25      	ldr	r3, [pc, #148]	; (c7c0 <main+0x9c>)
    c72a:	4798      	blx	r3
	delay_init();
    c72c:	4b25      	ldr	r3, [pc, #148]	; (c7c4 <main+0xa0>)
    c72e:	4798      	blx	r3
	 * the board initialization.
	 */
	board_init();
	#endif
	#ifdef SIO_HUB
	sio2host_init();
    c730:	4b25      	ldr	r3, [pc, #148]	; (c7c8 <main+0xa4>)
    c732:	4798      	blx	r3
	#endif
	sw_timer_init();
    c734:	4b25      	ldr	r3, [pc, #148]	; (c7cc <main+0xa8>)
    c736:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    c738:	a901      	add	r1, sp, #4
    c73a:	2380      	movs	r3, #128	; 0x80
    c73c:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    c73e:	2301      	movs	r3, #1
    c740:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    c742:	2200      	movs	r2, #0
    c744:	70ca      	strb	r2, [r1, #3]

	struct system_pinmux_config sw;
	system_pinmux_get_config_defaults(&sw);
	sw.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    c746:	704b      	strb	r3, [r1, #1]
	system_pinmux_pin_set_config(PIN_PA07, &sw);
    c748:	2007      	movs	r0, #7
    c74a:	4b21      	ldr	r3, [pc, #132]	; (c7d0 <main+0xac>)
    c74c:	4798      	blx	r3

	if (MAC_SUCCESS != wpan_init()) {
    c74e:	4b21      	ldr	r3, [pc, #132]	; (c7d4 <main+0xb0>)
    c750:	4798      	blx	r3
    c752:	2800      	cmp	r0, #0
    c754:	d008      	beq.n	c768 <main+0x44>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    c756:	4f20      	ldr	r7, [pc, #128]	; (c7d8 <main+0xb4>)
    c758:	2680      	movs	r6, #128	; 0x80
    c75a:	0336      	lsls	r6, r6, #12
		#endif

		#if LED_COUNT > 7
		LED_Toggle(LED7);
		#endif
		delay_us(0xFFFF);
    c75c:	4d1f      	ldr	r5, [pc, #124]	; (c7dc <main+0xb8>)
    c75e:	4c20      	ldr	r4, [pc, #128]	; (c7e0 <main+0xbc>)
    c760:	61fe      	str	r6, [r7, #28]
    c762:	1c28      	adds	r0, r5, #0
    c764:	47a0      	blx	r4
    c766:	e7fb      	b.n	c760 <main+0x3c>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    c768:	4b1b      	ldr	r3, [pc, #108]	; (c7d8 <main+0xb4>)
    c76a:	2280      	movs	r2, #128	; 0x80
    c76c:	0312      	lsls	r2, r2, #12
    c76e:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    c770:	619a      	str	r2, [r3, #24]
    c772:	619a      	str	r2, [r3, #24]
	/* Initialize LEDs. */
	LED_On(LED_START);     /* indicating application is started */
	LED_Off(LED_NWK_SETUP); /* indicating network is started */
	LED_Off(LED_DATA);     /* indicating data transmission */

	cpu_irq_enable();
    c774:	2201      	movs	r2, #1
    c776:	4b1b      	ldr	r3, [pc, #108]	; (c7e4 <main+0xc0>)
    c778:	701a      	strb	r2, [r3, #0]
    c77a:	f3bf 8f5f 	dmb	sy
    c77e:	b662      	cpsie	i
	 * program. */

	/* To make sure the Hyper Terminal Connected to the system*/
//	sio2host_getchar();

	printf("\nBeacon_Application\r\n\n");
    c780:	4819      	ldr	r0, [pc, #100]	; (c7e8 <main+0xc4>)
    c782:	4c1a      	ldr	r4, [pc, #104]	; (c7ec <main+0xc8>)
    c784:	47a0      	blx	r4
	printf("\nCoordinator\r\n\n");
    c786:	481a      	ldr	r0, [pc, #104]	; (c7f0 <main+0xcc>)
    c788:	47a0      	blx	r4
 *
 */
static void print_stack_app_build_features(void)
{
#ifdef STB_ON_SAL
	printf("\r\n Security Tool Box On SAL : Enabled");
    c78a:	481a      	ldr	r0, [pc, #104]	; (c7f4 <main+0xd0>)
    c78c:	4c1a      	ldr	r4, [pc, #104]	; (c7f8 <main+0xd4>)
    c78e:	47a0      	blx	r4
#endif

#ifdef MAC_SECURITY_ZIP
	printf("\r\n MAC Data & Security Module : Enabled");
#else
	printf("\r\n MAC Data & Security Module : Disabled");
    c790:	481a      	ldr	r0, [pc, #104]	; (c7fc <main+0xd8>)
    c792:	47a0      	blx	r4
#endif

#ifdef MAC_SECURITY_BEACON
	printf("\r\n MAC Beacon Security : Enabled");
#else
	printf("\r\n MAC Beacon Security : Disabled");
    c794:	481a      	ldr	r0, [pc, #104]	; (c800 <main+0xdc>)
    c796:	47a0      	blx	r4
#endif

#ifdef HIGH_DATA_RATE_SUPPORT
	printf("\r\n High Data Rate Support : Enabled");
#else
	printf("\r\n High Data Rate Support : Disabled");
    c798:	481a      	ldr	r0, [pc, #104]	; (c804 <main+0xe0>)
    c79a:	47a0      	blx	r4
#endif

#ifdef GTS_SUPPORT
	printf("\r\n MAC GTS Support : Enabled");
    c79c:	481a      	ldr	r0, [pc, #104]	; (c808 <main+0xe4>)
    c79e:	47a0      	blx	r4
	printf("\nBeacon_Application\r\n\n");
	printf("\nCoordinator\r\n\n");
	print_stack_app_build_features();
#endif /* SIO_HUB */

	sw_timer_get_id(&APP_TIMER_INDIRECT_DATA);
    c7a0:	481a      	ldr	r0, [pc, #104]	; (c80c <main+0xe8>)
    c7a2:	4c1b      	ldr	r4, [pc, #108]	; (c810 <main+0xec>)
    c7a4:	47a0      	blx	r4
	sw_timer_get_id(&APP_TIMER_BCN_PAYLOAD_UPDATE);
    c7a6:	481b      	ldr	r0, [pc, #108]	; (c814 <main+0xf0>)
    c7a8:	47a0      	blx	r4
	sw_timer_get_id(&APP_TIMER_BC_DATA);
    c7aa:	481b      	ldr	r0, [pc, #108]	; (c818 <main+0xf4>)
    c7ac:	47a0      	blx	r4
	#ifdef GTS_SUPPORT
	sw_timer_get_id(&APP_TIMER_GTS_DATA);
    c7ae:	481b      	ldr	r0, [pc, #108]	; (c81c <main+0xf8>)
    c7b0:	47a0      	blx	r4
	/*
	 * Reset the MAC layer to the default values.
	 * This request will cause a mlme reset confirm message ->
	 * usr_mlme_reset_conf
	 */
	wpan_mlme_reset_req(true);
    c7b2:	2001      	movs	r0, #1
    c7b4:	4b1a      	ldr	r3, [pc, #104]	; (c820 <main+0xfc>)
    c7b6:	4798      	blx	r3
	dst_addr.AddrMode = 2;
	dst_addr.PANId = DEFAULT_PAN_ID;
#endif /* GPIO_PUSH_BUTTON_0 */

	while (true) {
		wpan_task();
    c7b8:	4c1a      	ldr	r4, [pc, #104]	; (c824 <main+0x100>)
    c7ba:	47a0      	blx	r4
    c7bc:	e7fd      	b.n	c7ba <main+0x96>
    c7be:	46c0      	nop			; (mov r8, r8)
    c7c0:	00001a75 	.word	0x00001a75
    c7c4:	0000016d 	.word	0x0000016d
    c7c8:	000020c1 	.word	0x000020c1
    c7cc:	00009c19 	.word	0x00009c19
    c7d0:	00001a45 	.word	0x00001a45
    c7d4:	0000225d 	.word	0x0000225d
    c7d8:	41004400 	.word	0x41004400
    c7dc:	0000ffff 	.word	0x0000ffff
    c7e0:	000001a9 	.word	0x000001a9
    c7e4:	20000008 	.word	0x20000008
    c7e8:	0000f6e8 	.word	0x0000f6e8
    c7ec:	0000d35d 	.word	0x0000d35d
    c7f0:	0000f700 	.word	0x0000f700
    c7f4:	0000f710 	.word	0x0000f710
    c7f8:	0000d0f1 	.word	0x0000d0f1
    c7fc:	0000f738 	.word	0x0000f738
    c800:	0000f764 	.word	0x0000f764
    c804:	0000f788 	.word	0x0000f788
    c808:	0000f7b0 	.word	0x0000f7b0
    c80c:	200011ec 	.word	0x200011ec
    c810:	000098a1 	.word	0x000098a1
    c814:	200011f1 	.word	0x200011f1
    c818:	200011ee 	.word	0x200011ee
    c81c:	200011ef 	.word	0x200011ef
    c820:	00002429 	.word	0x00002429
    c824:	00002279 	.word	0x00002279

0000c828 <usr_mcps_data_conf>:
		uint32_t Timestamp)
#else
void usr_mcps_data_conf(uint8_t msduHandle,
		uint8_t status)
#endif  /* ENABLE_TSTAMP */
{
    c828:	b510      	push	{r4, lr}
    c82a:	1c03      	adds	r3, r0, #0
    c82c:	1c0c      	adds	r4, r1, #0
#ifdef SIO_HUB
	printf(Dispaly_Result_Frame, msduHandle);
    c82e:	4813      	ldr	r0, [pc, #76]	; (c87c <usr_mcps_data_conf+0x54>)
    c830:	1c19      	adds	r1, r3, #0
    c832:	4b13      	ldr	r3, [pc, #76]	; (c880 <usr_mcps_data_conf+0x58>)
    c834:	4798      	blx	r3
    c836:	2280      	movs	r2, #128	; 0x80
    c838:	0312      	lsls	r2, r2, #12
    c83a:	4b12      	ldr	r3, [pc, #72]	; (c884 <usr_mcps_data_conf+0x5c>)
    c83c:	619a      	str	r2, [r3, #24]
#endif

	/*Led_data is turned off after the confirmation*/
	LED_Off(LED_DATA);
	if (status == MAC_SUCCESS) {
    c83e:	2c00      	cmp	r4, #0
    c840:	d103      	bne.n	c84a <usr_mcps_data_conf+0x22>
#ifdef SIO_HUB
		printf("Success\r\n");
    c842:	4811      	ldr	r0, [pc, #68]	; (c888 <usr_mcps_data_conf+0x60>)
    c844:	4b11      	ldr	r3, [pc, #68]	; (c88c <usr_mcps_data_conf+0x64>)
    c846:	4798      	blx	r3
    c848:	e016      	b.n	c878 <usr_mcps_data_conf+0x50>
#endif
	} else if (status == MAC_TRANSACTION_OVERFLOW) {
    c84a:	2cf1      	cmp	r4, #241	; 0xf1
    c84c:	d103      	bne.n	c856 <usr_mcps_data_conf+0x2e>
#ifdef SIO_HUB
		/* Frame could not be placed into the indirect queue. */
		printf("Transaction overflow\r\n");
    c84e:	4810      	ldr	r0, [pc, #64]	; (c890 <usr_mcps_data_conf+0x68>)
    c850:	4b0e      	ldr	r3, [pc, #56]	; (c88c <usr_mcps_data_conf+0x64>)
    c852:	4798      	blx	r3
    c854:	e010      	b.n	c878 <usr_mcps_data_conf+0x50>
#endif
	} else if (status == MAC_TRANSACTION_EXPIRED) {
    c856:	2cf0      	cmp	r4, #240	; 0xf0
    c858:	d103      	bne.n	c862 <usr_mcps_data_conf+0x3a>

		/*
		 * Frame could not be delivered to the target node within
		 * the proper time.
		 */
		printf("Transaction expired\r\n");
    c85a:	480e      	ldr	r0, [pc, #56]	; (c894 <usr_mcps_data_conf+0x6c>)
    c85c:	4b0b      	ldr	r3, [pc, #44]	; (c88c <usr_mcps_data_conf+0x64>)
    c85e:	4798      	blx	r3
    c860:	e00a      	b.n	c878 <usr_mcps_data_conf+0x50>
#endif
	} else if (status == MAC_NO_ACK) {
    c862:	2ce9      	cmp	r4, #233	; 0xe9
    c864:	d103      	bne.n	c86e <usr_mcps_data_conf+0x46>

		/*
		 * Frame could not be delivered to the target node within
		 * the proper time.
		 */
		printf("Frame Transmitted MAC No Ack\r\n");
    c866:	480c      	ldr	r0, [pc, #48]	; (c898 <usr_mcps_data_conf+0x70>)
    c868:	4b08      	ldr	r3, [pc, #32]	; (c88c <usr_mcps_data_conf+0x64>)
    c86a:	4798      	blx	r3
    c86c:	e004      	b.n	c878 <usr_mcps_data_conf+0x50>
#endif
	} else if (status == MAC_CHANNEL_ACCESS_FAILURE) {
    c86e:	2ce1      	cmp	r4, #225	; 0xe1
    c870:	d102      	bne.n	c878 <usr_mcps_data_conf+0x50>

		/*
		 * Frame could not be delivered to the target node within
		 * the proper time.
		 */
		printf("MAC Channel Access Failure\r\n");
    c872:	480a      	ldr	r0, [pc, #40]	; (c89c <usr_mcps_data_conf+0x74>)
    c874:	4b05      	ldr	r3, [pc, #20]	; (c88c <usr_mcps_data_conf+0x64>)
    c876:	4798      	blx	r3
	/* Keep compiler happy. */
	msduHandle = msduHandle;
#ifdef ENABLE_TSTAMP
	Timestamp = Timestamp;
#endif  /* ENABLE_TSTAMP */
}
    c878:	bd10      	pop	{r4, pc}
    c87a:	46c0      	nop			; (mov r8, r8)
    c87c:	0000f630 	.word	0x0000f630
    c880:	0000d0f1 	.word	0x0000d0f1
    c884:	41004400 	.word	0x41004400
    c888:	0000f7d0 	.word	0x0000f7d0
    c88c:	0000d35d 	.word	0x0000d35d
    c890:	0000f7dc 	.word	0x0000f7dc
    c894:	0000f7f4 	.word	0x0000f7f4
    c898:	0000f80c 	.word	0x0000f80c
    c89c:	0000f82c 	.word	0x0000f82c

0000c8a0 <usr_mcps_data_ind>:
		, uint8_t SecurityLevel,
		uint8_t KeyIdMode,
		uint8_t KeyIndex
#endif
		)
{
    c8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c8a2:	1c15      	adds	r5, r2, #0
    c8a4:	1c1f      	adds	r7, r3, #0
#ifdef SIO_HUB
	printf(Display_Rx_Frame_Address, LE16_TO_CPU_ENDIAN(
    c8a6:	78c3      	ldrb	r3, [r0, #3]
    c8a8:	7901      	ldrb	r1, [r0, #4]
    c8aa:	0209      	lsls	r1, r1, #8
    c8ac:	4319      	orrs	r1, r3
    c8ae:	480f      	ldr	r0, [pc, #60]	; (c8ec <usr_mcps_data_ind+0x4c>)
    c8b0:	4b0f      	ldr	r3, [pc, #60]	; (c8f0 <usr_mcps_data_ind+0x50>)
    c8b2:	4798      	blx	r3
			SrcAddrSpec->Addr.short_address));

	for (uint8_t i = 0; i < msduLength; i++) {
    c8b4:	2d00      	cmp	r5, #0
    c8b6:	d00a      	beq.n	c8ce <usr_mcps_data_ind+0x2e>
    c8b8:	1c3c      	adds	r4, r7, #0
    c8ba:	1c7b      	adds	r3, r7, #1
    c8bc:	3d01      	subs	r5, #1
    c8be:	b2ed      	uxtb	r5, r5
    c8c0:	195e      	adds	r6, r3, r5
		printf("%c", msdu[i]);
    c8c2:	4d0c      	ldr	r5, [pc, #48]	; (c8f4 <usr_mcps_data_ind+0x54>)
    c8c4:	7820      	ldrb	r0, [r4, #0]
    c8c6:	47a8      	blx	r5
    c8c8:	3401      	adds	r4, #1
{
#ifdef SIO_HUB
	printf(Display_Rx_Frame_Address, LE16_TO_CPU_ENDIAN(
			SrcAddrSpec->Addr.short_address));

	for (uint8_t i = 0; i < msduLength; i++) {
    c8ca:	42b4      	cmp	r4, r6
    c8cc:	d1fa      	bne.n	c8c4 <usr_mcps_data_ind+0x24>
		printf("%c", msdu[i]);
	}
	if (msdu[0] == '1')
    c8ce:	783b      	ldrb	r3, [r7, #0]
    c8d0:	2b31      	cmp	r3, #49	; 0x31
    c8d2:	d103      	bne.n	c8dc <usr_mcps_data_ind+0x3c>
    c8d4:	2280      	movs	r2, #128	; 0x80
    c8d6:	4b08      	ldr	r3, [pc, #32]	; (c8f8 <usr_mcps_data_ind+0x58>)
    c8d8:	619a      	str	r2, [r3, #24]
    c8da:	e002      	b.n	c8e2 <usr_mcps_data_ind+0x42>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    c8dc:	2280      	movs	r2, #128	; 0x80
    c8de:	4b06      	ldr	r3, [pc, #24]	; (c8f8 <usr_mcps_data_ind+0x58>)
    c8e0:	615a      	str	r2, [r3, #20]
	} 
	else
	{
		port_pin_set_output_level(PIN_PA07,0);
	}
	printf("\r\n");
    c8e2:	4806      	ldr	r0, [pc, #24]	; (c8fc <usr_mcps_data_ind+0x5c>)
    c8e4:	4b06      	ldr	r3, [pc, #24]	; (c900 <usr_mcps_data_ind+0x60>)
    c8e6:	4798      	blx	r3
	mpduLinkQuality = mpduLinkQuality;
	DSN = DSN;
#ifdef ENABLE_TSTAMP
	Timestamp = Timestamp;
#endif  /* ENABLE_TSTAMP */
}
    c8e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c8ea:	46c0      	nop			; (mov r8, r8)
    c8ec:	0000f650 	.word	0x0000f650
    c8f0:	0000d0f1 	.word	0x0000d0f1
    c8f4:	0000d149 	.word	0x0000d149
    c8f8:	41004400 	.word	0x41004400
    c8fc:	0000f828 	.word	0x0000f828
    c900:	0000d35d 	.word	0x0000d35d

0000c904 <usr_mcps_purge_conf>:
 *
 */
void usr_mcps_purge_conf(uint8_t msduHandle,
		uint8_t status)
{
}
    c904:	4770      	bx	lr
    c906:	46c0      	nop			; (mov r8, r8)

0000c908 <usr_mlme_associate_conf>:
void usr_mlme_associate_conf(uint16_t AssocShortAddress,
		uint8_t status)
{
	/* Keep compiler happy. */
	AssocShortAddress = AssocShortAddress;
}
    c908:	4770      	bx	lr
    c90a:	46c0      	nop			; (mov r8, r8)

0000c90c <usr_mlme_gts_conf>:
#ifdef GTS_SUPPORT
void usr_mlme_gts_conf(gts_char_t GtsChar,
		uint8_t status)
{
	status = status;
}
    c90c:	4770      	bx	lr
    c90e:	46c0      	nop			; (mov r8, r8)

0000c910 <usr_mlme_gts_ind>:

#endif
#ifdef GTS_SUPPORT
void usr_mlme_gts_ind(uint16_t DeviceAddr, gts_char_t GtsChar)
{
    c910:	b510      	push	{r4, lr}
    c912:	b082      	sub	sp, #8
	sw_timer_start(APP_TIMER_GTS_DATA,
    c914:	4b05      	ldr	r3, [pc, #20]	; (c92c <usr_mlme_gts_ind+0x1c>)
    c916:	7818      	ldrb	r0, [r3, #0]
    c918:	2300      	movs	r3, #0
    c91a:	9300      	str	r3, [sp, #0]
    c91c:	4904      	ldr	r1, [pc, #16]	; (c930 <usr_mlme_gts_ind+0x20>)
    c91e:	2200      	movs	r2, #0
    c920:	4b04      	ldr	r3, [pc, #16]	; (c934 <usr_mlme_gts_ind+0x24>)
    c922:	4c05      	ldr	r4, [pc, #20]	; (c938 <usr_mlme_gts_ind+0x28>)
    c924:	47a0      	blx	r4
			SW_TIMEOUT_RELATIVE,
			(FUNC_PTR)gts_data_cb,
			NULL);
	DeviceAddr = DeviceAddr;
	GtsChar = GtsChar;
}
    c926:	b002      	add	sp, #8
    c928:	bd10      	pop	{r4, pc}
    c92a:	46c0      	nop			; (mov r8, r8)
    c92c:	200011ef 	.word	0x200011ef
    c930:	001e8480 	.word	0x001e8480
    c934:	0000c4ad 	.word	0x0000c4ad
    c938:	000098c1 	.word	0x000098c1

0000c93c <usr_mlme_associate_ind>:
 * association
 * @param CapabilityInformation Capabilities of device requesting association
 */
void usr_mlme_associate_ind(uint64_t DeviceAddress,
		uint8_t CapabilityInformation)
{
    c93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c93e:	1c06      	adds	r6, r0, #0
    c940:	1c0f      	adds	r7, r1, #0
    c942:	4b20      	ldr	r3, [pc, #128]	; (c9c4 <usr_mlme_associate_ind+0x88>)
    c944:	21c8      	movs	r1, #200	; 0xc8
    c946:	00c9      	lsls	r1, r1, #3
    c948:	185d      	adds	r5, r3, r1
	/*char sio_array[255];*/
#endif

	/* Check if device has been associated before */
	for (i = 0; i < MAX_NUMBER_OF_DEVICES; i++) {
		if (device_list[i].short_addr == 0x0000) {
    c94a:	881c      	ldrh	r4, [r3, #0]
    c94c:	2c00      	cmp	r4, #0
    c94e:	d005      	beq.n	c95c <usr_mlme_associate_ind+0x20>
			/* If the short address is 0x0000, it has not been used
			 * before */
			continue;
		}

		if (device_list[i].ieee_addr == addr64) {
    c950:	6899      	ldr	r1, [r3, #8]
    c952:	42b1      	cmp	r1, r6
    c954:	d102      	bne.n	c95c <usr_mlme_associate_ind+0x20>
    c956:	68da      	ldr	r2, [r3, #12]
    c958:	42ba      	cmp	r2, r7
    c95a:	d025      	beq.n	c9a8 <usr_mlme_associate_ind+0x6c>
    c95c:	3310      	adds	r3, #16
#ifdef SIO_HUB
	/*char sio_array[255];*/
#endif

	/* Check if device has been associated before */
	for (i = 0; i < MAX_NUMBER_OF_DEVICES; i++) {
    c95e:	42ab      	cmp	r3, r5
    c960:	d1f3      	bne.n	c94a <usr_mlme_associate_ind+0xe>
			return true;
		}
	}

	for (i = 0; i < MAX_NUMBER_OF_DEVICES; i++) {
		if (device_list[i].short_addr == 0x0000) {
    c962:	4b18      	ldr	r3, [pc, #96]	; (c9c4 <usr_mlme_associate_ind+0x88>)
    c964:	881b      	ldrh	r3, [r3, #0]
    c966:	2b00      	cmp	r3, #0
    c968:	d007      	beq.n	c97a <usr_mlme_associate_ind+0x3e>
    c96a:	4a17      	ldr	r2, [pc, #92]	; (c9c8 <usr_mlme_associate_ind+0x8c>)
    c96c:	2301      	movs	r3, #1
    c96e:	b2dc      	uxtb	r4, r3
    c970:	1c19      	adds	r1, r3, #0
    c972:	8810      	ldrh	r0, [r2, #0]
    c974:	2800      	cmp	r0, #0
    c976:	d112      	bne.n	c99e <usr_mlme_associate_ind+0x62>
    c978:	e001      	b.n	c97e <usr_mlme_associate_ind+0x42>
    c97a:	2100      	movs	r1, #0
    c97c:	2400      	movs	r4, #0
			*addr16 = CPU_ENDIAN_TO_LE16(i + 0x0001);
    c97e:	3401      	adds	r4, #1
			device_list[i].short_addr = CPU_ENDIAN_TO_LE16(
    c980:	4a10      	ldr	r2, [pc, #64]	; (c9c4 <usr_mlme_associate_ind+0x88>)
    c982:	010b      	lsls	r3, r1, #4
    c984:	529c      	strh	r4, [r3, r2]
			                                                 * short
			                                                 *
			                                                 *
			                                                 *address
			                                                 **/
			device_list[i].ieee_addr = addr64; /* store extended
    c986:	18d3      	adds	r3, r2, r3
    c988:	609e      	str	r6, [r3, #8]
    c98a:	60df      	str	r7, [r3, #12]
			                                    * address */
			no_of_assoc_devices++;
    c98c:	4b0f      	ldr	r3, [pc, #60]	; (c9cc <usr_mlme_associate_ind+0x90>)
    c98e:	881a      	ldrh	r2, [r3, #0]
    c990:	3201      	adds	r2, #1
    c992:	801a      	strh	r2, [r3, #0]
#ifdef SIO_HUB
			printf(Display_Associated_Device, (i + 1));
    c994:	3101      	adds	r1, #1
    c996:	480e      	ldr	r0, [pc, #56]	; (c9d0 <usr_mlme_associate_ind+0x94>)
    c998:	4b0e      	ldr	r3, [pc, #56]	; (c9d4 <usr_mlme_associate_ind+0x98>)
    c99a:	4798      	blx	r3
    c99c:	e004      	b.n	c9a8 <usr_mlme_associate_ind+0x6c>
    c99e:	3301      	adds	r3, #1
    c9a0:	3210      	adds	r2, #16
			*addr16 = device_list[i].short_addr;
			return true;
		}
	}

	for (i = 0; i < MAX_NUMBER_OF_DEVICES; i++) {
    c9a2:	2b64      	cmp	r3, #100	; 0x64
    c9a4:	d1e3      	bne.n	c96e <usr_mlme_associate_ind+0x32>
    c9a6:	e006      	b.n	c9b6 <usr_mlme_associate_ind+0x7a>
	 */
	uint16_t associate_short_addr = macShortAddress_def;

	if (assign_new_short_addr(DeviceAddress,
			&associate_short_addr) == true) {
		wpan_mlme_associate_resp(DeviceAddress,
    c9a8:	1c30      	adds	r0, r6, #0
    c9aa:	1c39      	adds	r1, r7, #0
    c9ac:	1c22      	adds	r2, r4, #0
    c9ae:	2300      	movs	r3, #0
    c9b0:	4c09      	ldr	r4, [pc, #36]	; (c9d8 <usr_mlme_associate_ind+0x9c>)
    c9b2:	47a0      	blx	r4
    c9b4:	e005      	b.n	c9c2 <usr_mlme_associate_ind+0x86>
				associate_short_addr,
				ASSOCIATION_SUCCESSFUL);
	} else {
		wpan_mlme_associate_resp(DeviceAddress, associate_short_addr,
    c9b6:	1c30      	adds	r0, r6, #0
    c9b8:	1c39      	adds	r1, r7, #0
    c9ba:	4a08      	ldr	r2, [pc, #32]	; (c9dc <usr_mlme_associate_ind+0xa0>)
    c9bc:	2301      	movs	r3, #1
    c9be:	4c06      	ldr	r4, [pc, #24]	; (c9d8 <usr_mlme_associate_ind+0x9c>)
    c9c0:	47a0      	blx	r4
				PAN_AT_CAPACITY);
	}

	/* Keep compiler happy. */
	CapabilityInformation = CapabilityInformation;
}
    c9c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c9c4:	200015f8 	.word	0x200015f8
    c9c8:	20001608 	.word	0x20001608
    c9cc:	200015f2 	.word	0x200015f2
    c9d0:	0000f618 	.word	0x0000f618
    c9d4:	0000d0f1 	.word	0x0000d0f1
    c9d8:	000023b1 	.word	0x000023b1
    c9dc:	0000ffff 	.word	0x0000ffff

0000c9e0 <usr_mlme_beacon_notify_ind>:
		uint8_t PendAddrSpec,
		uint8_t *AddrList,
		uint8_t sduLength,
		uint8_t *sdu)
{
}
    c9e0:	4770      	bx	lr
    c9e2:	46c0      	nop			; (mov r8, r8)

0000c9e4 <usr_mlme_comm_status_ind>:
 * @param status           Result for related response operation
 */
void usr_mlme_comm_status_ind(wpan_addr_spec_t *SrcAddrSpec,
		wpan_addr_spec_t *DstAddrSpec,
		uint8_t status)
{
    c9e4:	b510      	push	{r4, lr}
    c9e6:	b082      	sub	sp, #8
	if (status == MAC_SUCCESS) {
    c9e8:	2a00      	cmp	r2, #0
    c9ea:	d107      	bne.n	c9fc <usr_mlme_comm_status_ind+0x18>
		 * during assignment of the short address within the function
		 * assign_new_short_addr()
		 */

		/* Start timer to initiate indirect data transmission. */
		sw_timer_start(APP_TIMER_INDIRECT_DATA,
    c9ec:	4b04      	ldr	r3, [pc, #16]	; (ca00 <usr_mlme_comm_status_ind+0x1c>)
    c9ee:	7818      	ldrb	r0, [r3, #0]
    c9f0:	2300      	movs	r3, #0
    c9f2:	9300      	str	r3, [sp, #0]
    c9f4:	4903      	ldr	r1, [pc, #12]	; (ca04 <usr_mlme_comm_status_ind+0x20>)
    c9f6:	4b04      	ldr	r3, [pc, #16]	; (ca08 <usr_mlme_comm_status_ind+0x24>)
    c9f8:	4c04      	ldr	r4, [pc, #16]	; (ca0c <usr_mlme_comm_status_ind+0x28>)
    c9fa:	47a0      	blx	r4
	}

	/* Keep compiler happy. */
	SrcAddrSpec = SrcAddrSpec;
	DstAddrSpec = DstAddrSpec;
}
    c9fc:	b002      	add	sp, #8
    c9fe:	bd10      	pop	{r4, pc}
    ca00:	200011ec 	.word	0x200011ec
    ca04:	005b8d80 	.word	0x005b8d80
    ca08:	0000c571 	.word	0x0000c571
    ca0c:	000098c1 	.word	0x000098c1

0000ca10 <usr_mlme_disassociate_conf>:
 * @return void
 */
void usr_mlme_disassociate_conf(uint8_t status,
		wpan_addr_spec_t *DeviceAddrSpec)
{
}
    ca10:	4770      	bx	lr
    ca12:	46c0      	nop			; (mov r8, r8)

0000ca14 <usr_mlme_disassociate_ind>:
 * @return void
 */
void usr_mlme_disassociate_ind(uint64_t DeviceAddress,
		uint8_t DisassociateReason)
{
}
    ca14:	4770      	bx	lr
    ca16:	46c0      	nop			; (mov r8, r8)

0000ca18 <usr_mlme_get_conf>:
		uint8_t PIBAttribute,
#if (defined MAC_SECURITY_ZIP) || (defined MAC_SECURITY_2006)
		uint8_t PIBAttributeIndex,
#endif
		void *PIBAttributeValue)
{
    ca18:	b510      	push	{r4, lr}
    ca1a:	b082      	sub	sp, #8
#if (defined MAC_SECURITY_ZIP) || (defined MAC_SECURITY_2006)
	mac_key_table_t *key_table = (mac_key_table_t *)PIBAttributeValue;
#endif
	if ((status == MAC_SUCCESS) && (PIBAttribute == phyCurrentPage)) {
    ca1c:	2800      	cmp	r0, #0
    ca1e:	d12c      	bne.n	ca7a <usr_mlme_get_conf+0x62>
    ca20:	2904      	cmp	r1, #4
    ca22:	d106      	bne.n	ca32 <usr_mlme_get_conf+0x1a>
	#ifdef HIGH_DATA_RATE_SUPPORT
		current_channel_page = 17;
	#else
		current_channel_page = *(uint8_t *)PIBAttributeValue;
    ca24:	7812      	ldrb	r2, [r2, #0]
    ca26:	4b16      	ldr	r3, [pc, #88]	; (ca80 <usr_mlme_get_conf+0x68>)
    ca28:	701a      	strb	r2, [r3, #0]
	#endif
		wpan_mlme_get_req(phyChannelsSupported
    ca2a:	2001      	movs	r0, #1
    ca2c:	4b15      	ldr	r3, [pc, #84]	; (ca84 <usr_mlme_get_conf+0x6c>)
    ca2e:	4798      	blx	r3
    ca30:	e023      	b.n	ca7a <usr_mlme_get_conf+0x62>
#if (defined MAC_SECURITY_ZIP) || (defined MAC_SECURITY_2006)
				, 0
#endif
				);
	} else if ((status == MAC_SUCCESS) &&
    ca32:	2901      	cmp	r1, #1
    ca34:	d121      	bne.n	ca7a <usr_mlme_get_conf+0x62>
    ca36:	2300      	movs	r3, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    ca38:	5cd0      	ldrb	r0, [r2, r3]
    ca3a:	a901      	add	r1, sp, #4
    ca3c:	5458      	strb	r0, [r3, r1]
    ca3e:	3301      	adds	r3, #1
	{
		uint32_t u32;
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
    ca40:	2b04      	cmp	r3, #4
    ca42:	d1f9      	bne.n	ca38 <usr_mlme_get_conf+0x20>
	{
		long_addr.u8[index] = *data++;
	}
	return long_addr.u32;
    ca44:	9901      	ldr	r1, [sp, #4]
			(PIBAttribute == phyChannelsSupported)) {
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
    ca46:	4b10      	ldr	r3, [pc, #64]	; (ca88 <usr_mlme_get_conf+0x70>)
    ca48:	6019      	str	r1, [r3, #0]
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
			if (channels_supported & (1 << index)) {
    ca4a:	07cb      	lsls	r3, r1, #31
    ca4c:	d407      	bmi.n	ca5e <usr_mlme_get_conf+0x46>
    ca4e:	2301      	movs	r3, #1
    ca50:	2001      	movs	r0, #1
    ca52:	b2dc      	uxtb	r4, r3
    ca54:	1c02      	adds	r2, r0, #0
    ca56:	409a      	lsls	r2, r3
    ca58:	4211      	tst	r1, r2
    ca5a:	d004      	beq.n	ca66 <usr_mlme_get_conf+0x4e>
    ca5c:	e000      	b.n	ca60 <usr_mlme_get_conf+0x48>
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
    ca5e:	2400      	movs	r4, #0
			if (channels_supported & (1 << index)) {
				current_channel = index + CHANNEL_OFFSET;
    ca60:	4b0a      	ldr	r3, [pc, #40]	; (ca8c <usr_mlme_get_conf+0x74>)
    ca62:	701c      	strb	r4, [r3, #0]
				break;
    ca64:	e002      	b.n	ca6c <usr_mlme_get_conf+0x54>
    ca66:	3301      	adds	r3, #1
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
    ca68:	2b20      	cmp	r3, #32
    ca6a:	d1f2      	bne.n	ca52 <usr_mlme_get_conf+0x3a>
				NO_PIB_INDEX,
				&default_key_source);
#else
		uint8_t short_addr[2];

		short_addr[0] = (uint8_t)COORD_SHORT_ADDR;  /* low byte */
    ca6c:	a901      	add	r1, sp, #4
    ca6e:	2300      	movs	r3, #0
    ca70:	700b      	strb	r3, [r1, #0]
		short_addr[1] = (uint8_t)(COORD_SHORT_ADDR >> 8); /* high byte
    ca72:	704b      	strb	r3, [r1, #1]
		                                                  **/

		wpan_mlme_set_req(macShortAddress, short_addr);
    ca74:	2053      	movs	r0, #83	; 0x53
    ca76:	4b06      	ldr	r3, [pc, #24]	; (ca90 <usr_mlme_get_conf+0x78>)
    ca78:	4798      	blx	r3
		}
		wpan_mlme_set_req(macKeyTable, PIBAttributeIndex,
				(uint8_t *)PIBAttributeValue);
	}
#endif /* (defined MAC_SECURITY_ZIP) || (defined MAC_SECURITY_2006) */
}
    ca7a:	b002      	add	sp, #8
    ca7c:	bd10      	pop	{r4, pc}
    ca7e:	46c0      	nop			; (mov r8, r8)
    ca80:	200015f0 	.word	0x200015f0
    ca84:	0000246d 	.word	0x0000246d
    ca88:	200011f4 	.word	0x200011f4
    ca8c:	200015f4 	.word	0x200015f4
    ca90:	000024b1 	.word	0x000024b1

0000ca94 <usr_mlme_orphan_ind>:
 * @return void
 *
 */
void usr_mlme_orphan_ind(uint64_t OrphanAddress)
{
}
    ca94:	4770      	bx	lr
    ca96:	46c0      	nop			; (mov r8, r8)

0000ca98 <usr_mlme_poll_conf>:
 * @return void
 *
 */
void usr_mlme_poll_conf(uint8_t status)
{
}
    ca98:	4770      	bx	lr
    ca9a:	46c0      	nop			; (mov r8, r8)

0000ca9c <usr_mlme_reset_conf>:
 * @brief Callback function usr_mlme_reset_conf
 *
 * @param status Result of the reset procedure
 */
void usr_mlme_reset_conf(uint8_t status)
{
    ca9c:	b508      	push	{r3, lr}
	if (status == MAC_SUCCESS) {
    ca9e:	2800      	cmp	r0, #0
    caa0:	d103      	bne.n	caaa <usr_mlme_reset_conf+0xe>
		wpan_mlme_get_req(phyCurrentPage
    caa2:	2004      	movs	r0, #4
    caa4:	4b03      	ldr	r3, [pc, #12]	; (cab4 <usr_mlme_reset_conf+0x18>)
    caa6:	4798      	blx	r3
    caa8:	e002      	b.n	cab0 <usr_mlme_reset_conf+0x14>
				, 0
#endif
				);
	} else {
		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    caaa:	2001      	movs	r0, #1
    caac:	4b02      	ldr	r3, [pc, #8]	; (cab8 <usr_mlme_reset_conf+0x1c>)
    caae:	4798      	blx	r3
	}
}
    cab0:	bd08      	pop	{r3, pc}
    cab2:	46c0      	nop			; (mov r8, r8)
    cab4:	0000246d 	.word	0x0000246d
    cab8:	00002429 	.word	0x00002429

0000cabc <usr_mlme_rx_enable_conf>:
 *
 * @return void
 */
void usr_mlme_rx_enable_conf(uint8_t status)
{
}
    cabc:	4770      	bx	lr
    cabe:	46c0      	nop			; (mov r8, r8)

0000cac0 <usr_mlme_scan_conf>:
		uint8_t ScanType,
		uint8_t ChannelPage,
		uint32_t UnscannedChannels,
		uint8_t ResultListSize,
		void *ResultList)
{
    cac0:	b510      	push	{r4, lr}
    cac2:	b084      	sub	sp, #16
	 *                               bool BatteryLifeExtension,
	 *                               bool CoordRealignment)
	 *
	 * This request leads to a start confirm message -> usr_mlme_start_conf
	 */
	wpan_mlme_start_req(DEFAULT_PAN_ID,
    cac4:	4b08      	ldr	r3, [pc, #32]	; (cae8 <usr_mlme_scan_conf+0x28>)
    cac6:	7819      	ldrb	r1, [r3, #0]
    cac8:	4b08      	ldr	r3, [pc, #32]	; (caec <usr_mlme_scan_conf+0x2c>)
    caca:	781a      	ldrb	r2, [r3, #0]
    cacc:	2304      	movs	r3, #4
    cace:	9300      	str	r3, [sp, #0]
    cad0:	2301      	movs	r3, #1
    cad2:	9301      	str	r3, [sp, #4]
    cad4:	2300      	movs	r3, #0
    cad6:	9302      	str	r3, [sp, #8]
    cad8:	9303      	str	r3, [sp, #12]
    cada:	4805      	ldr	r0, [pc, #20]	; (caf0 <usr_mlme_scan_conf+0x30>)
    cadc:	2305      	movs	r3, #5
    cade:	4c05      	ldr	r4, [pc, #20]	; (caf4 <usr_mlme_scan_conf+0x34>)
    cae0:	47a0      	blx	r4
	ScanType = ScanType;
	ChannelPage = ChannelPage;
	UnscannedChannels = UnscannedChannels;
	ResultListSize = ResultListSize;
	ResultList = ResultList;
}
    cae2:	b004      	add	sp, #16
    cae4:	bd10      	pop	{r4, pc}
    cae6:	46c0      	nop			; (mov r8, r8)
    cae8:	200015f4 	.word	0x200015f4
    caec:	200015f0 	.word	0x200015f0
    caf0:	00001111 	.word	0x00001111
    caf4:	00002575 	.word	0x00002575

0000caf8 <usr_mlme_set_conf>:
#endif

#ifndef MAC_SECURITY_ZIP
void usr_mlme_set_conf(uint8_t status,
		uint8_t PIBAttribute)
{
    caf8:	b510      	push	{r4, lr}
    cafa:	b082      	sub	sp, #8
	if ((status == MAC_SUCCESS) && (PIBAttribute == macShortAddress)) {
    cafc:	2800      	cmp	r0, #0
    cafe:	d135      	bne.n	cb6c <usr_mlme_set_conf+0x74>
    cb00:	2953      	cmp	r1, #83	; 0x53
    cb02:	d107      	bne.n	cb14 <usr_mlme_set_conf+0x1c>
		 *                             void *PIBAttributeValue);
		 *
		 * This request leads to a set confirm message ->
		 * usr_mlme_set_conf
		 */
		uint8_t association_permit = true;
    cb04:	4669      	mov	r1, sp
    cb06:	3107      	adds	r1, #7
    cb08:	2301      	movs	r3, #1
    cb0a:	700b      	strb	r3, [r1, #0]

		wpan_mlme_set_req(macAssociationPermit,
    cb0c:	2041      	movs	r0, #65	; 0x41
    cb0e:	4b1a      	ldr	r3, [pc, #104]	; (cb78 <usr_mlme_set_conf+0x80>)
    cb10:	4798      	blx	r3

#ifndef MAC_SECURITY_ZIP
void usr_mlme_set_conf(uint8_t status,
		uint8_t PIBAttribute)
{
	if ((status == MAC_SUCCESS) && (PIBAttribute == macShortAddress)) {
    cb12:	e02e      	b.n	cb72 <usr_mlme_set_conf+0x7a>
		 */
		uint8_t association_permit = true;

		wpan_mlme_set_req(macAssociationPermit,
				&association_permit);
	} else if ((status == MAC_SUCCESS) &&
    cb14:	2941      	cmp	r1, #65	; 0x41
    cb16:	d107      	bne.n	cb28 <usr_mlme_set_conf+0x30>
		 *                             void *PIBAttributeValue);
		 *
		 * This request leads to a set confirm message ->
		 * usr_mlme_set_conf
		 */
		bool rx_on_when_idle = false;
    cb18:	4669      	mov	r1, sp
    cb1a:	3107      	adds	r1, #7
    cb1c:	2300      	movs	r3, #0
    cb1e:	700b      	strb	r3, [r1, #0]

		wpan_mlme_set_req(macRxOnWhenIdle,
    cb20:	2052      	movs	r0, #82	; 0x52
    cb22:	4b15      	ldr	r3, [pc, #84]	; (cb78 <usr_mlme_set_conf+0x80>)
    cb24:	4798      	blx	r3
		uint8_t association_permit = true;

		wpan_mlme_set_req(macAssociationPermit,
				&association_permit);
	} else if ((status == MAC_SUCCESS) &&
			(PIBAttribute == macAssociationPermit)) {
    cb26:	e024      	b.n	cb72 <usr_mlme_set_conf+0x7a>
		 */
		bool rx_on_when_idle = false;

		wpan_mlme_set_req(macRxOnWhenIdle,
				&rx_on_when_idle);
	} else if ((status == MAC_SUCCESS) &&
    cb28:	2952      	cmp	r1, #82	; 0x52
    cb2a:	d107      	bne.n	cb3c <usr_mlme_set_conf+0x44>
			(PIBAttribute == macRxOnWhenIdle)) {
		/* Set the beacon payload length. */
		uint8_t beacon_payload_len = BEACON_PAYLOAD_LEN;
    cb2c:	4669      	mov	r1, sp
    cb2e:	3107      	adds	r1, #7
    cb30:	2313      	movs	r3, #19
    cb32:	700b      	strb	r3, [r1, #0]
		wpan_mlme_set_req(macBeaconPayloadLength,
    cb34:	2046      	movs	r0, #70	; 0x46
    cb36:	4b10      	ldr	r3, [pc, #64]	; (cb78 <usr_mlme_set_conf+0x80>)
    cb38:	4798      	blx	r3
		bool rx_on_when_idle = false;

		wpan_mlme_set_req(macRxOnWhenIdle,
				&rx_on_when_idle);
	} else if ((status == MAC_SUCCESS) &&
			(PIBAttribute == macRxOnWhenIdle)) {
    cb3a:	e01a      	b.n	cb72 <usr_mlme_set_conf+0x7a>
		/* Set the beacon payload length. */
		uint8_t beacon_payload_len = BEACON_PAYLOAD_LEN;
		wpan_mlme_set_req(macBeaconPayloadLength,
				&beacon_payload_len);
	} else if ((status == MAC_SUCCESS) &&
    cb3c:	2946      	cmp	r1, #70	; 0x46
    cb3e:	d104      	bne.n	cb4a <usr_mlme_set_conf+0x52>
			(PIBAttribute == macBeaconPayloadLength)) {
		/*
		 * Once the length of the beacon payload has been defined,
		 * set the actual beacon payload.
		 */
		wpan_mlme_set_req(macBeaconPayload,
    cb40:	2045      	movs	r0, #69	; 0x45
    cb42:	490e      	ldr	r1, [pc, #56]	; (cb7c <usr_mlme_set_conf+0x84>)
    cb44:	4b0c      	ldr	r3, [pc, #48]	; (cb78 <usr_mlme_set_conf+0x80>)
    cb46:	4798      	blx	r3
    cb48:	e013      	b.n	cb72 <usr_mlme_set_conf+0x7a>
				&beacon_payload);
	} else if ((status == MAC_SUCCESS) &&
    cb4a:	2945      	cmp	r1, #69	; 0x45
    cb4c:	d10e      	bne.n	cb6c <usr_mlme_set_conf+0x74>
			(PIBAttribute == macBeaconPayload)) {
		if (COORD_STARTING == coord_state) {
    cb4e:	4b0c      	ldr	r3, [pc, #48]	; (cb80 <usr_mlme_set_conf+0x88>)
    cb50:	781b      	ldrb	r3, [r3, #0]
    cb52:	2b00      	cmp	r3, #0
    cb54:	d10d      	bne.n	cb72 <usr_mlme_set_conf+0x7a>
			 * Scan for about 1/2 second on each channel ->
			 * ScanDuration = 5
			 * Scan for about 1 second on each channel ->
			 * ScanDuration = 6
			 */
			wpan_mlme_scan_req(MLME_SCAN_TYPE_ACTIVE,
    cb56:	4b0b      	ldr	r3, [pc, #44]	; (cb84 <usr_mlme_set_conf+0x8c>)
    cb58:	781b      	ldrb	r3, [r3, #0]
    cb5a:	2101      	movs	r1, #1
    cb5c:	4099      	lsls	r1, r3
    cb5e:	4b0a      	ldr	r3, [pc, #40]	; (cb88 <usr_mlme_set_conf+0x90>)
    cb60:	781b      	ldrb	r3, [r3, #0]
    cb62:	2001      	movs	r0, #1
    cb64:	2205      	movs	r2, #5
    cb66:	4c09      	ldr	r4, [pc, #36]	; (cb8c <usr_mlme_set_conf+0x94>)
    cb68:	47a0      	blx	r4
    cb6a:	e002      	b.n	cb72 <usr_mlme_set_conf+0x7a>
		} else {
			/* Do nothing once the node is properly running. */
		}
	} else {
		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    cb6c:	2001      	movs	r0, #1
    cb6e:	4b08      	ldr	r3, [pc, #32]	; (cb90 <usr_mlme_set_conf+0x98>)
    cb70:	4798      	blx	r3
	}
}
    cb72:	b002      	add	sp, #8
    cb74:	bd10      	pop	{r4, pc}
    cb76:	46c0      	nop			; (mov r8, r8)
    cb78:	000024b1 	.word	0x000024b1
    cb7c:	20000028 	.word	0x20000028
    cb80:	200011ed 	.word	0x200011ed
    cb84:	200015f4 	.word	0x200015f4
    cb88:	200015f0 	.word	0x200015f0
    cb8c:	00002511 	.word	0x00002511
    cb90:	00002429 	.word	0x00002429

0000cb94 <usr_mlme_start_conf>:
 *
 * @param status        Result of requested start operation
 */
#if (MAC_START_REQUEST_CONFIRM == 1)
void usr_mlme_start_conf(uint8_t status)
{
    cb94:	b530      	push	{r4, r5, lr}
    cb96:	b083      	sub	sp, #12
	if (status == MAC_SUCCESS) {
    cb98:	2800      	cmp	r0, #0
    cb9a:	d11c      	bne.n	cbd6 <usr_mlme_start_conf+0x42>
		coord_state = COORD_RUNNING;
    cb9c:	2201      	movs	r2, #1
    cb9e:	4b10      	ldr	r3, [pc, #64]	; (cbe0 <usr_mlme_start_conf+0x4c>)
    cba0:	701a      	strb	r2, [r3, #0]
#ifdef SIO_HUB
		printf("Started beacon-enabled network in Channel - %d\r\n",
    cba2:	4b10      	ldr	r3, [pc, #64]	; (cbe4 <usr_mlme_start_conf+0x50>)
    cba4:	7819      	ldrb	r1, [r3, #0]
    cba6:	4810      	ldr	r0, [pc, #64]	; (cbe8 <usr_mlme_start_conf+0x54>)
    cba8:	4b10      	ldr	r3, [pc, #64]	; (cbec <usr_mlme_start_conf+0x58>)
    cbaa:	4798      	blx	r3
    cbac:	2280      	movs	r2, #128	; 0x80
    cbae:	0312      	lsls	r2, r2, #12
    cbb0:	4b0f      	ldr	r3, [pc, #60]	; (cbf0 <usr_mlme_start_conf+0x5c>)
    cbb2:	615a      	str	r2, [r3, #20]
		 * This is independent from the actual number of associated
		 * nodes.
		 */

		/* Start timer to initiate broadcast data transmission. */
		sw_timer_start(APP_TIMER_BC_DATA,
    cbb4:	4b0f      	ldr	r3, [pc, #60]	; (cbf4 <usr_mlme_start_conf+0x60>)
    cbb6:	7818      	ldrb	r0, [r3, #0]
    cbb8:	2500      	movs	r5, #0
    cbba:	9500      	str	r5, [sp, #0]
    cbbc:	490e      	ldr	r1, [pc, #56]	; (cbf8 <usr_mlme_start_conf+0x64>)
    cbbe:	2200      	movs	r2, #0
    cbc0:	4b0e      	ldr	r3, [pc, #56]	; (cbfc <usr_mlme_start_conf+0x68>)
    cbc2:	4c0f      	ldr	r4, [pc, #60]	; (cc00 <usr_mlme_start_conf+0x6c>)
    cbc4:	47a0      	blx	r4

		/*
		 * Now that the network has been started successfully,
		 * the timer for updating the beacon payload is started.
		 */
		sw_timer_start(APP_TIMER_BCN_PAYLOAD_UPDATE,
    cbc6:	4b0f      	ldr	r3, [pc, #60]	; (cc04 <usr_mlme_start_conf+0x70>)
    cbc8:	7818      	ldrb	r0, [r3, #0]
    cbca:	9500      	str	r5, [sp, #0]
    cbcc:	490e      	ldr	r1, [pc, #56]	; (cc08 <usr_mlme_start_conf+0x74>)
    cbce:	2200      	movs	r2, #0
    cbd0:	4b0e      	ldr	r3, [pc, #56]	; (cc0c <usr_mlme_start_conf+0x78>)
    cbd2:	47a0      	blx	r4
    cbd4:	e002      	b.n	cbdc <usr_mlme_start_conf+0x48>
				SW_TIMEOUT_RELATIVE,
				(FUNC_PTR)bcn_payload_update_cb,
				NULL);
	} else {
		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    cbd6:	2001      	movs	r0, #1
    cbd8:	4b0d      	ldr	r3, [pc, #52]	; (cc10 <usr_mlme_start_conf+0x7c>)
    cbda:	4798      	blx	r3
	}
}
    cbdc:	b003      	add	sp, #12
    cbde:	bd30      	pop	{r4, r5, pc}
    cbe0:	200011ed 	.word	0x200011ed
    cbe4:	200015f4 	.word	0x200015f4
    cbe8:	0000f848 	.word	0x0000f848
    cbec:	0000d0f1 	.word	0x0000d0f1
    cbf0:	41004400 	.word	0x41004400
    cbf4:	200011ee 	.word	0x200011ee
    cbf8:	00895440 	.word	0x00895440
    cbfc:	0000c68d 	.word	0x0000c68d
    cc00:	000098c1 	.word	0x000098c1
    cc04:	200011f1 	.word	0x200011f1
    cc08:	002dc6c0 	.word	0x002dc6c0
    cc0c:	0000c635 	.word	0x0000c635
    cc10:	00002429 	.word	0x00002429

0000cc14 <usr_mlme_sync_loss_ind>:
void usr_mlme_sync_loss_ind(uint8_t LossReason,
		uint16_t PANId,
		uint8_t LogicalChannel,
		uint8_t ChannelPage)
{
}
    cc14:	4770      	bx	lr
    cc16:	46c0      	nop			; (mov r8, r8)

0000cc18 <common_tc_read_count>:
    cc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cc1a:	4b0d      	ldr	r3, [pc, #52]	; (cc50 <common_tc_read_count+0x38>)
    cc1c:	4798      	blx	r3
    cc1e:	4b0d      	ldr	r3, [pc, #52]	; (cc54 <common_tc_read_count+0x3c>)
    cc20:	781b      	ldrb	r3, [r3, #0]
    cc22:	2b00      	cmp	r3, #0
    cc24:	d00e      	beq.n	cc44 <common_tc_read_count+0x2c>
    cc26:	4b0c      	ldr	r3, [pc, #48]	; (cc58 <common_tc_read_count+0x40>)
    cc28:	781d      	ldrb	r5, [r3, #0]
    cc2a:	4b0a      	ldr	r3, [pc, #40]	; (cc54 <common_tc_read_count+0x3c>)
    cc2c:	781f      	ldrb	r7, [r3, #0]
    cc2e:	4c0b      	ldr	r4, [pc, #44]	; (cc5c <common_tc_read_count+0x44>)
    cc30:	1c29      	adds	r1, r5, #0
    cc32:	47a0      	blx	r4
    cc34:	1c06      	adds	r6, r0, #0
    cc36:	480a      	ldr	r0, [pc, #40]	; (cc60 <common_tc_read_count+0x48>)
    cc38:	1c29      	adds	r1, r5, #0
    cc3a:	47a0      	blx	r4
    cc3c:	4378      	muls	r0, r7
    cc3e:	1830      	adds	r0, r6, r0
    cc40:	b280      	uxth	r0, r0
    cc42:	e004      	b.n	cc4e <common_tc_read_count+0x36>
    cc44:	4b04      	ldr	r3, [pc, #16]	; (cc58 <common_tc_read_count+0x40>)
    cc46:	7819      	ldrb	r1, [r3, #0]
    cc48:	4b04      	ldr	r3, [pc, #16]	; (cc5c <common_tc_read_count+0x44>)
    cc4a:	4798      	blx	r3
    cc4c:	b280      	uxth	r0, r0
    cc4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc50:	0000bd19 	.word	0x0000bd19
    cc54:	20001200 	.word	0x20001200
    cc58:	20001c38 	.word	0x20001c38
    cc5c:	0000ce31 	.word	0x0000ce31
    cc60:	0000ffff 	.word	0x0000ffff

0000cc64 <common_tc_compare_stop>:
    cc64:	b508      	push	{r3, lr}
    cc66:	4b05      	ldr	r3, [pc, #20]	; (cc7c <common_tc_compare_stop+0x18>)
    cc68:	4798      	blx	r3
    cc6a:	4b05      	ldr	r3, [pc, #20]	; (cc80 <common_tc_compare_stop+0x1c>)
    cc6c:	4798      	blx	r3
    cc6e:	4b05      	ldr	r3, [pc, #20]	; (cc84 <common_tc_compare_stop+0x20>)
    cc70:	2200      	movs	r2, #0
    cc72:	605a      	str	r2, [r3, #4]
    cc74:	811a      	strh	r2, [r3, #8]
    cc76:	4b04      	ldr	r3, [pc, #16]	; (cc88 <common_tc_compare_stop+0x24>)
    cc78:	4798      	blx	r3
    cc7a:	bd08      	pop	{r3, pc}
    cc7c:	0000bd2d 	.word	0x0000bd2d
    cc80:	0000bd95 	.word	0x0000bd95
    cc84:	20001200 	.word	0x20001200
    cc88:	0000bdb1 	.word	0x0000bdb1

0000cc8c <common_tc_delay>:
    cc8c:	b510      	push	{r4, lr}
    cc8e:	1c04      	adds	r4, r0, #0
    cc90:	4b13      	ldr	r3, [pc, #76]	; (cce0 <common_tc_delay+0x54>)
    cc92:	4798      	blx	r3
    cc94:	4b13      	ldr	r3, [pc, #76]	; (cce4 <common_tc_delay+0x58>)
    cc96:	781a      	ldrb	r2, [r3, #0]
    cc98:	4362      	muls	r2, r4
    cc9a:	1881      	adds	r1, r0, r2
    cc9c:	4b12      	ldr	r3, [pc, #72]	; (cce8 <common_tc_delay+0x5c>)
    cc9e:	6059      	str	r1, [r3, #4]
    cca0:	6859      	ldr	r1, [r3, #4]
    cca2:	0c09      	lsrs	r1, r1, #16
    cca4:	6059      	str	r1, [r3, #4]
    cca6:	685b      	ldr	r3, [r3, #4]
    cca8:	2b00      	cmp	r3, #0
    ccaa:	d007      	beq.n	ccbc <common_tc_delay+0x30>
    ccac:	4b0e      	ldr	r3, [pc, #56]	; (cce8 <common_tc_delay+0x5c>)
    ccae:	6859      	ldr	r1, [r3, #4]
    ccb0:	3201      	adds	r2, #1
    ccb2:	1880      	adds	r0, r0, r2
    ccb4:	8118      	strh	r0, [r3, #8]
    ccb6:	4b0d      	ldr	r3, [pc, #52]	; (ccec <common_tc_delay+0x60>)
    ccb8:	4798      	blx	r3
    ccba:	e004      	b.n	ccc6 <common_tc_delay+0x3a>
    ccbc:	1882      	adds	r2, r0, r2
    ccbe:	4b0a      	ldr	r3, [pc, #40]	; (cce8 <common_tc_delay+0x5c>)
    ccc0:	811a      	strh	r2, [r3, #8]
    ccc2:	4b0b      	ldr	r3, [pc, #44]	; (ccf0 <common_tc_delay+0x64>)
    ccc4:	4798      	blx	r3
    ccc6:	4b08      	ldr	r3, [pc, #32]	; (cce8 <common_tc_delay+0x5c>)
    ccc8:	891b      	ldrh	r3, [r3, #8]
    ccca:	2b63      	cmp	r3, #99	; 0x63
    cccc:	d802      	bhi.n	ccd4 <common_tc_delay+0x48>
    ccce:	3364      	adds	r3, #100	; 0x64
    ccd0:	4a05      	ldr	r2, [pc, #20]	; (cce8 <common_tc_delay+0x5c>)
    ccd2:	8113      	strh	r3, [r2, #8]
    ccd4:	4b04      	ldr	r3, [pc, #16]	; (cce8 <common_tc_delay+0x5c>)
    ccd6:	8918      	ldrh	r0, [r3, #8]
    ccd8:	4b06      	ldr	r3, [pc, #24]	; (ccf4 <common_tc_delay+0x68>)
    ccda:	4798      	blx	r3
    ccdc:	bd10      	pop	{r4, pc}
    ccde:	46c0      	nop			; (mov r8, r8)
    cce0:	0000bd19 	.word	0x0000bd19
    cce4:	20001c38 	.word	0x20001c38
    cce8:	20001200 	.word	0x20001200
    ccec:	0000bd2d 	.word	0x0000bd2d
    ccf0:	0000bd41 	.word	0x0000bd41
    ccf4:	0000bd7d 	.word	0x0000bd7d

0000ccf8 <common_tc_init>:
    ccf8:	b508      	push	{r3, lr}
    ccfa:	2200      	movs	r2, #0
    ccfc:	4b03      	ldr	r3, [pc, #12]	; (cd0c <common_tc_init+0x14>)
    ccfe:	701a      	strb	r2, [r3, #0]
    cd00:	4b03      	ldr	r3, [pc, #12]	; (cd10 <common_tc_init+0x18>)
    cd02:	4798      	blx	r3
    cd04:	4b03      	ldr	r3, [pc, #12]	; (cd14 <common_tc_init+0x1c>)
    cd06:	7018      	strb	r0, [r3, #0]
    cd08:	bd08      	pop	{r3, pc}
    cd0a:	46c0      	nop			; (mov r8, r8)
    cd0c:	20001200 	.word	0x20001200
    cd10:	0000bdc9 	.word	0x0000bdc9
    cd14:	20001c38 	.word	0x20001c38

0000cd18 <tmr_ovf_callback>:
    cd18:	b508      	push	{r3, lr}
    cd1a:	4b0e      	ldr	r3, [pc, #56]	; (cd54 <tmr_ovf_callback+0x3c>)
    cd1c:	685b      	ldr	r3, [r3, #4]
    cd1e:	2b00      	cmp	r3, #0
    cd20:	d007      	beq.n	cd32 <tmr_ovf_callback+0x1a>
    cd22:	4a0c      	ldr	r2, [pc, #48]	; (cd54 <tmr_ovf_callback+0x3c>)
    cd24:	6853      	ldr	r3, [r2, #4]
    cd26:	3b01      	subs	r3, #1
    cd28:	6053      	str	r3, [r2, #4]
    cd2a:	2b00      	cmp	r3, #0
    cd2c:	d101      	bne.n	cd32 <tmr_ovf_callback+0x1a>
    cd2e:	4b0a      	ldr	r3, [pc, #40]	; (cd58 <tmr_ovf_callback+0x40>)
    cd30:	4798      	blx	r3
    cd32:	4a08      	ldr	r2, [pc, #32]	; (cd54 <tmr_ovf_callback+0x3c>)
    cd34:	7813      	ldrb	r3, [r2, #0]
    cd36:	3301      	adds	r3, #1
    cd38:	b2db      	uxtb	r3, r3
    cd3a:	7013      	strb	r3, [r2, #0]
    cd3c:	4a07      	ldr	r2, [pc, #28]	; (cd5c <tmr_ovf_callback+0x44>)
    cd3e:	7812      	ldrb	r2, [r2, #0]
    cd40:	429a      	cmp	r2, r3
    cd42:	d806      	bhi.n	cd52 <tmr_ovf_callback+0x3a>
    cd44:	4b03      	ldr	r3, [pc, #12]	; (cd54 <tmr_ovf_callback+0x3c>)
    cd46:	2200      	movs	r2, #0
    cd48:	701a      	strb	r2, [r3, #0]
    cd4a:	68db      	ldr	r3, [r3, #12]
    cd4c:	2b00      	cmp	r3, #0
    cd4e:	d000      	beq.n	cd52 <tmr_ovf_callback+0x3a>
    cd50:	4798      	blx	r3
    cd52:	bd08      	pop	{r3, pc}
    cd54:	20001200 	.word	0x20001200
    cd58:	0000bd41 	.word	0x0000bd41
    cd5c:	20001c38 	.word	0x20001c38

0000cd60 <tmr_cca_callback>:
    cd60:	b508      	push	{r3, lr}
    cd62:	4b04      	ldr	r3, [pc, #16]	; (cd74 <tmr_cca_callback+0x14>)
    cd64:	4798      	blx	r3
    cd66:	4b04      	ldr	r3, [pc, #16]	; (cd78 <tmr_cca_callback+0x18>)
    cd68:	691b      	ldr	r3, [r3, #16]
    cd6a:	2b00      	cmp	r3, #0
    cd6c:	d000      	beq.n	cd70 <tmr_cca_callback+0x10>
    cd6e:	4798      	blx	r3
    cd70:	bd08      	pop	{r3, pc}
    cd72:	46c0      	nop			; (mov r8, r8)
    cd74:	0000bd2d 	.word	0x0000bd2d
    cd78:	20001200 	.word	0x20001200

0000cd7c <set_common_tc_overflow_callback>:
    cd7c:	4b01      	ldr	r3, [pc, #4]	; (cd84 <set_common_tc_overflow_callback+0x8>)
    cd7e:	60d8      	str	r0, [r3, #12]
    cd80:	4770      	bx	lr
    cd82:	46c0      	nop			; (mov r8, r8)
    cd84:	20001200 	.word	0x20001200

0000cd88 <set_common_tc_expiry_callback>:
    cd88:	4b01      	ldr	r3, [pc, #4]	; (cd90 <set_common_tc_expiry_callback+0x8>)
    cd8a:	6118      	str	r0, [r3, #16]
    cd8c:	4770      	bx	lr
    cd8e:	46c0      	nop			; (mov r8, r8)
    cd90:	20001200 	.word	0x20001200

0000cd94 <__aeabi_uidiv>:
    cd94:	2900      	cmp	r1, #0
    cd96:	d034      	beq.n	ce02 <.udivsi3_skip_div0_test+0x6a>

0000cd98 <.udivsi3_skip_div0_test>:
    cd98:	2301      	movs	r3, #1
    cd9a:	2200      	movs	r2, #0
    cd9c:	b410      	push	{r4}
    cd9e:	4288      	cmp	r0, r1
    cda0:	d32c      	bcc.n	cdfc <.udivsi3_skip_div0_test+0x64>
    cda2:	2401      	movs	r4, #1
    cda4:	0724      	lsls	r4, r4, #28
    cda6:	42a1      	cmp	r1, r4
    cda8:	d204      	bcs.n	cdb4 <.udivsi3_skip_div0_test+0x1c>
    cdaa:	4281      	cmp	r1, r0
    cdac:	d202      	bcs.n	cdb4 <.udivsi3_skip_div0_test+0x1c>
    cdae:	0109      	lsls	r1, r1, #4
    cdb0:	011b      	lsls	r3, r3, #4
    cdb2:	e7f8      	b.n	cda6 <.udivsi3_skip_div0_test+0xe>
    cdb4:	00e4      	lsls	r4, r4, #3
    cdb6:	42a1      	cmp	r1, r4
    cdb8:	d204      	bcs.n	cdc4 <.udivsi3_skip_div0_test+0x2c>
    cdba:	4281      	cmp	r1, r0
    cdbc:	d202      	bcs.n	cdc4 <.udivsi3_skip_div0_test+0x2c>
    cdbe:	0049      	lsls	r1, r1, #1
    cdc0:	005b      	lsls	r3, r3, #1
    cdc2:	e7f8      	b.n	cdb6 <.udivsi3_skip_div0_test+0x1e>
    cdc4:	4288      	cmp	r0, r1
    cdc6:	d301      	bcc.n	cdcc <.udivsi3_skip_div0_test+0x34>
    cdc8:	1a40      	subs	r0, r0, r1
    cdca:	431a      	orrs	r2, r3
    cdcc:	084c      	lsrs	r4, r1, #1
    cdce:	42a0      	cmp	r0, r4
    cdd0:	d302      	bcc.n	cdd8 <.udivsi3_skip_div0_test+0x40>
    cdd2:	1b00      	subs	r0, r0, r4
    cdd4:	085c      	lsrs	r4, r3, #1
    cdd6:	4322      	orrs	r2, r4
    cdd8:	088c      	lsrs	r4, r1, #2
    cdda:	42a0      	cmp	r0, r4
    cddc:	d302      	bcc.n	cde4 <.udivsi3_skip_div0_test+0x4c>
    cdde:	1b00      	subs	r0, r0, r4
    cde0:	089c      	lsrs	r4, r3, #2
    cde2:	4322      	orrs	r2, r4
    cde4:	08cc      	lsrs	r4, r1, #3
    cde6:	42a0      	cmp	r0, r4
    cde8:	d302      	bcc.n	cdf0 <.udivsi3_skip_div0_test+0x58>
    cdea:	1b00      	subs	r0, r0, r4
    cdec:	08dc      	lsrs	r4, r3, #3
    cdee:	4322      	orrs	r2, r4
    cdf0:	2800      	cmp	r0, #0
    cdf2:	d003      	beq.n	cdfc <.udivsi3_skip_div0_test+0x64>
    cdf4:	091b      	lsrs	r3, r3, #4
    cdf6:	d001      	beq.n	cdfc <.udivsi3_skip_div0_test+0x64>
    cdf8:	0909      	lsrs	r1, r1, #4
    cdfa:	e7e3      	b.n	cdc4 <.udivsi3_skip_div0_test+0x2c>
    cdfc:	1c10      	adds	r0, r2, #0
    cdfe:	bc10      	pop	{r4}
    ce00:	4770      	bx	lr
    ce02:	2800      	cmp	r0, #0
    ce04:	d001      	beq.n	ce0a <.udivsi3_skip_div0_test+0x72>
    ce06:	2000      	movs	r0, #0
    ce08:	43c0      	mvns	r0, r0
    ce0a:	b407      	push	{r0, r1, r2}
    ce0c:	4802      	ldr	r0, [pc, #8]	; (ce18 <.udivsi3_skip_div0_test+0x80>)
    ce0e:	a102      	add	r1, pc, #8	; (adr r1, ce18 <.udivsi3_skip_div0_test+0x80>)
    ce10:	1840      	adds	r0, r0, r1
    ce12:	9002      	str	r0, [sp, #8]
    ce14:	bd03      	pop	{r0, r1, pc}
    ce16:	46c0      	nop			; (mov r8, r8)
    ce18:	000000d9 	.word	0x000000d9

0000ce1c <__aeabi_uidivmod>:
    ce1c:	2900      	cmp	r1, #0
    ce1e:	d0f0      	beq.n	ce02 <.udivsi3_skip_div0_test+0x6a>
    ce20:	b503      	push	{r0, r1, lr}
    ce22:	f7ff ffb9 	bl	cd98 <.udivsi3_skip_div0_test>
    ce26:	bc0e      	pop	{r1, r2, r3}
    ce28:	4342      	muls	r2, r0
    ce2a:	1a89      	subs	r1, r1, r2
    ce2c:	4718      	bx	r3
    ce2e:	46c0      	nop			; (mov r8, r8)

0000ce30 <__aeabi_idiv>:
    ce30:	2900      	cmp	r1, #0
    ce32:	d041      	beq.n	ceb8 <.divsi3_skip_div0_test+0x84>

0000ce34 <.divsi3_skip_div0_test>:
    ce34:	b410      	push	{r4}
    ce36:	1c04      	adds	r4, r0, #0
    ce38:	404c      	eors	r4, r1
    ce3a:	46a4      	mov	ip, r4
    ce3c:	2301      	movs	r3, #1
    ce3e:	2200      	movs	r2, #0
    ce40:	2900      	cmp	r1, #0
    ce42:	d500      	bpl.n	ce46 <.divsi3_skip_div0_test+0x12>
    ce44:	4249      	negs	r1, r1
    ce46:	2800      	cmp	r0, #0
    ce48:	d500      	bpl.n	ce4c <.divsi3_skip_div0_test+0x18>
    ce4a:	4240      	negs	r0, r0
    ce4c:	4288      	cmp	r0, r1
    ce4e:	d32c      	bcc.n	ceaa <.divsi3_skip_div0_test+0x76>
    ce50:	2401      	movs	r4, #1
    ce52:	0724      	lsls	r4, r4, #28
    ce54:	42a1      	cmp	r1, r4
    ce56:	d204      	bcs.n	ce62 <.divsi3_skip_div0_test+0x2e>
    ce58:	4281      	cmp	r1, r0
    ce5a:	d202      	bcs.n	ce62 <.divsi3_skip_div0_test+0x2e>
    ce5c:	0109      	lsls	r1, r1, #4
    ce5e:	011b      	lsls	r3, r3, #4
    ce60:	e7f8      	b.n	ce54 <.divsi3_skip_div0_test+0x20>
    ce62:	00e4      	lsls	r4, r4, #3
    ce64:	42a1      	cmp	r1, r4
    ce66:	d204      	bcs.n	ce72 <.divsi3_skip_div0_test+0x3e>
    ce68:	4281      	cmp	r1, r0
    ce6a:	d202      	bcs.n	ce72 <.divsi3_skip_div0_test+0x3e>
    ce6c:	0049      	lsls	r1, r1, #1
    ce6e:	005b      	lsls	r3, r3, #1
    ce70:	e7f8      	b.n	ce64 <.divsi3_skip_div0_test+0x30>
    ce72:	4288      	cmp	r0, r1
    ce74:	d301      	bcc.n	ce7a <.divsi3_skip_div0_test+0x46>
    ce76:	1a40      	subs	r0, r0, r1
    ce78:	431a      	orrs	r2, r3
    ce7a:	084c      	lsrs	r4, r1, #1
    ce7c:	42a0      	cmp	r0, r4
    ce7e:	d302      	bcc.n	ce86 <.divsi3_skip_div0_test+0x52>
    ce80:	1b00      	subs	r0, r0, r4
    ce82:	085c      	lsrs	r4, r3, #1
    ce84:	4322      	orrs	r2, r4
    ce86:	088c      	lsrs	r4, r1, #2
    ce88:	42a0      	cmp	r0, r4
    ce8a:	d302      	bcc.n	ce92 <.divsi3_skip_div0_test+0x5e>
    ce8c:	1b00      	subs	r0, r0, r4
    ce8e:	089c      	lsrs	r4, r3, #2
    ce90:	4322      	orrs	r2, r4
    ce92:	08cc      	lsrs	r4, r1, #3
    ce94:	42a0      	cmp	r0, r4
    ce96:	d302      	bcc.n	ce9e <.divsi3_skip_div0_test+0x6a>
    ce98:	1b00      	subs	r0, r0, r4
    ce9a:	08dc      	lsrs	r4, r3, #3
    ce9c:	4322      	orrs	r2, r4
    ce9e:	2800      	cmp	r0, #0
    cea0:	d003      	beq.n	ceaa <.divsi3_skip_div0_test+0x76>
    cea2:	091b      	lsrs	r3, r3, #4
    cea4:	d001      	beq.n	ceaa <.divsi3_skip_div0_test+0x76>
    cea6:	0909      	lsrs	r1, r1, #4
    cea8:	e7e3      	b.n	ce72 <.divsi3_skip_div0_test+0x3e>
    ceaa:	1c10      	adds	r0, r2, #0
    ceac:	4664      	mov	r4, ip
    ceae:	2c00      	cmp	r4, #0
    ceb0:	d500      	bpl.n	ceb4 <.divsi3_skip_div0_test+0x80>
    ceb2:	4240      	negs	r0, r0
    ceb4:	bc10      	pop	{r4}
    ceb6:	4770      	bx	lr
    ceb8:	2800      	cmp	r0, #0
    ceba:	d006      	beq.n	ceca <.divsi3_skip_div0_test+0x96>
    cebc:	db03      	blt.n	cec6 <.divsi3_skip_div0_test+0x92>
    cebe:	2000      	movs	r0, #0
    cec0:	43c0      	mvns	r0, r0
    cec2:	0840      	lsrs	r0, r0, #1
    cec4:	e001      	b.n	ceca <.divsi3_skip_div0_test+0x96>
    cec6:	2080      	movs	r0, #128	; 0x80
    cec8:	0600      	lsls	r0, r0, #24
    ceca:	b407      	push	{r0, r1, r2}
    cecc:	4802      	ldr	r0, [pc, #8]	; (ced8 <.divsi3_skip_div0_test+0xa4>)
    cece:	a102      	add	r1, pc, #8	; (adr r1, ced8 <.divsi3_skip_div0_test+0xa4>)
    ced0:	1840      	adds	r0, r0, r1
    ced2:	9002      	str	r0, [sp, #8]
    ced4:	bd03      	pop	{r0, r1, pc}
    ced6:	46c0      	nop			; (mov r8, r8)
    ced8:	00000019 	.word	0x00000019

0000cedc <__aeabi_idivmod>:
    cedc:	2900      	cmp	r1, #0
    cede:	d0eb      	beq.n	ceb8 <.divsi3_skip_div0_test+0x84>
    cee0:	b503      	push	{r0, r1, lr}
    cee2:	f7ff ffa7 	bl	ce34 <.divsi3_skip_div0_test>
    cee6:	bc0e      	pop	{r1, r2, r3}
    cee8:	4342      	muls	r2, r0
    ceea:	1a89      	subs	r1, r1, r2
    ceec:	4718      	bx	r3
    ceee:	46c0      	nop			; (mov r8, r8)

0000cef0 <__aeabi_idiv0>:
    cef0:	4770      	bx	lr
    cef2:	46c0      	nop			; (mov r8, r8)

0000cef4 <__aeabi_lmul>:
    cef4:	469c      	mov	ip, r3
    cef6:	0403      	lsls	r3, r0, #16
    cef8:	b5f0      	push	{r4, r5, r6, r7, lr}
    cefa:	0c1b      	lsrs	r3, r3, #16
    cefc:	0417      	lsls	r7, r2, #16
    cefe:	0c3f      	lsrs	r7, r7, #16
    cf00:	0c15      	lsrs	r5, r2, #16
    cf02:	1c1e      	adds	r6, r3, #0
    cf04:	1c04      	adds	r4, r0, #0
    cf06:	0c00      	lsrs	r0, r0, #16
    cf08:	437e      	muls	r6, r7
    cf0a:	436b      	muls	r3, r5
    cf0c:	4347      	muls	r7, r0
    cf0e:	4345      	muls	r5, r0
    cf10:	18fb      	adds	r3, r7, r3
    cf12:	0c30      	lsrs	r0, r6, #16
    cf14:	1818      	adds	r0, r3, r0
    cf16:	4287      	cmp	r7, r0
    cf18:	d902      	bls.n	cf20 <__aeabi_lmul+0x2c>
    cf1a:	2380      	movs	r3, #128	; 0x80
    cf1c:	025b      	lsls	r3, r3, #9
    cf1e:	18ed      	adds	r5, r5, r3
    cf20:	0c03      	lsrs	r3, r0, #16
    cf22:	18ed      	adds	r5, r5, r3
    cf24:	4663      	mov	r3, ip
    cf26:	435c      	muls	r4, r3
    cf28:	434a      	muls	r2, r1
    cf2a:	0436      	lsls	r6, r6, #16
    cf2c:	0c36      	lsrs	r6, r6, #16
    cf2e:	18a1      	adds	r1, r4, r2
    cf30:	0400      	lsls	r0, r0, #16
    cf32:	1980      	adds	r0, r0, r6
    cf34:	1949      	adds	r1, r1, r5
    cf36:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000cf38 <__libc_init_array>:
    cf38:	b570      	push	{r4, r5, r6, lr}
    cf3a:	4e0d      	ldr	r6, [pc, #52]	; (cf70 <__libc_init_array+0x38>)
    cf3c:	4d0d      	ldr	r5, [pc, #52]	; (cf74 <__libc_init_array+0x3c>)
    cf3e:	2400      	movs	r4, #0
    cf40:	1bad      	subs	r5, r5, r6
    cf42:	10ad      	asrs	r5, r5, #2
    cf44:	d005      	beq.n	cf52 <__libc_init_array+0x1a>
    cf46:	00a3      	lsls	r3, r4, #2
    cf48:	58f3      	ldr	r3, [r6, r3]
    cf4a:	3401      	adds	r4, #1
    cf4c:	4798      	blx	r3
    cf4e:	42a5      	cmp	r5, r4
    cf50:	d1f9      	bne.n	cf46 <__libc_init_array+0xe>
    cf52:	f002 fcf1 	bl	f938 <_init>
    cf56:	4e08      	ldr	r6, [pc, #32]	; (cf78 <__libc_init_array+0x40>)
    cf58:	4d08      	ldr	r5, [pc, #32]	; (cf7c <__libc_init_array+0x44>)
    cf5a:	2400      	movs	r4, #0
    cf5c:	1bad      	subs	r5, r5, r6
    cf5e:	10ad      	asrs	r5, r5, #2
    cf60:	d005      	beq.n	cf6e <__libc_init_array+0x36>
    cf62:	00a3      	lsls	r3, r4, #2
    cf64:	58f3      	ldr	r3, [r6, r3]
    cf66:	3401      	adds	r4, #1
    cf68:	4798      	blx	r3
    cf6a:	42a5      	cmp	r5, r4
    cf6c:	d1f9      	bne.n	cf62 <__libc_init_array+0x2a>
    cf6e:	bd70      	pop	{r4, r5, r6, pc}
    cf70:	0000f944 	.word	0x0000f944
    cf74:	0000f944 	.word	0x0000f944
    cf78:	0000f944 	.word	0x0000f944
    cf7c:	0000f948 	.word	0x0000f948

0000cf80 <memcpy>:
    cf80:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf82:	2a0f      	cmp	r2, #15
    cf84:	d935      	bls.n	cff2 <memcpy+0x72>
    cf86:	1c03      	adds	r3, r0, #0
    cf88:	430b      	orrs	r3, r1
    cf8a:	079c      	lsls	r4, r3, #30
    cf8c:	d135      	bne.n	cffa <memcpy+0x7a>
    cf8e:	1c16      	adds	r6, r2, #0
    cf90:	3e10      	subs	r6, #16
    cf92:	0936      	lsrs	r6, r6, #4
    cf94:	0135      	lsls	r5, r6, #4
    cf96:	1945      	adds	r5, r0, r5
    cf98:	3510      	adds	r5, #16
    cf9a:	1c0c      	adds	r4, r1, #0
    cf9c:	1c03      	adds	r3, r0, #0
    cf9e:	6827      	ldr	r7, [r4, #0]
    cfa0:	601f      	str	r7, [r3, #0]
    cfa2:	6867      	ldr	r7, [r4, #4]
    cfa4:	605f      	str	r7, [r3, #4]
    cfa6:	68a7      	ldr	r7, [r4, #8]
    cfa8:	609f      	str	r7, [r3, #8]
    cfaa:	68e7      	ldr	r7, [r4, #12]
    cfac:	3410      	adds	r4, #16
    cfae:	60df      	str	r7, [r3, #12]
    cfb0:	3310      	adds	r3, #16
    cfb2:	42ab      	cmp	r3, r5
    cfb4:	d1f3      	bne.n	cf9e <memcpy+0x1e>
    cfb6:	1c73      	adds	r3, r6, #1
    cfb8:	011b      	lsls	r3, r3, #4
    cfba:	18c5      	adds	r5, r0, r3
    cfbc:	18c9      	adds	r1, r1, r3
    cfbe:	230f      	movs	r3, #15
    cfc0:	4013      	ands	r3, r2
    cfc2:	2b03      	cmp	r3, #3
    cfc4:	d91b      	bls.n	cffe <memcpy+0x7e>
    cfc6:	1f1c      	subs	r4, r3, #4
    cfc8:	08a4      	lsrs	r4, r4, #2
    cfca:	3401      	adds	r4, #1
    cfcc:	00a4      	lsls	r4, r4, #2
    cfce:	2300      	movs	r3, #0
    cfd0:	58ce      	ldr	r6, [r1, r3]
    cfd2:	50ee      	str	r6, [r5, r3]
    cfd4:	3304      	adds	r3, #4
    cfd6:	42a3      	cmp	r3, r4
    cfd8:	d1fa      	bne.n	cfd0 <memcpy+0x50>
    cfda:	18ed      	adds	r5, r5, r3
    cfdc:	18c9      	adds	r1, r1, r3
    cfde:	2303      	movs	r3, #3
    cfe0:	401a      	ands	r2, r3
    cfe2:	d005      	beq.n	cff0 <memcpy+0x70>
    cfe4:	2300      	movs	r3, #0
    cfe6:	5ccc      	ldrb	r4, [r1, r3]
    cfe8:	54ec      	strb	r4, [r5, r3]
    cfea:	3301      	adds	r3, #1
    cfec:	4293      	cmp	r3, r2
    cfee:	d1fa      	bne.n	cfe6 <memcpy+0x66>
    cff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cff2:	1c05      	adds	r5, r0, #0
    cff4:	2a00      	cmp	r2, #0
    cff6:	d1f5      	bne.n	cfe4 <memcpy+0x64>
    cff8:	e7fa      	b.n	cff0 <memcpy+0x70>
    cffa:	1c05      	adds	r5, r0, #0
    cffc:	e7f2      	b.n	cfe4 <memcpy+0x64>
    cffe:	1c1a      	adds	r2, r3, #0
    d000:	e7f8      	b.n	cff4 <memcpy+0x74>
    d002:	46c0      	nop			; (mov r8, r8)

0000d004 <memset>:
    d004:	b5f0      	push	{r4, r5, r6, r7, lr}
    d006:	464f      	mov	r7, r9
    d008:	4646      	mov	r6, r8
    d00a:	b4c0      	push	{r6, r7}
    d00c:	b083      	sub	sp, #12
    d00e:	0783      	lsls	r3, r0, #30
    d010:	d052      	beq.n	d0b8 <memset+0xb4>
    d012:	1e54      	subs	r4, r2, #1
    d014:	2a00      	cmp	r2, #0
    d016:	d04a      	beq.n	d0ae <memset+0xaa>
    d018:	b2ce      	uxtb	r6, r1
    d01a:	1c03      	adds	r3, r0, #0
    d01c:	2503      	movs	r5, #3
    d01e:	e003      	b.n	d028 <memset+0x24>
    d020:	1e62      	subs	r2, r4, #1
    d022:	2c00      	cmp	r4, #0
    d024:	d043      	beq.n	d0ae <memset+0xaa>
    d026:	1c14      	adds	r4, r2, #0
    d028:	3301      	adds	r3, #1
    d02a:	1e5a      	subs	r2, r3, #1
    d02c:	7016      	strb	r6, [r2, #0]
    d02e:	422b      	tst	r3, r5
    d030:	d1f6      	bne.n	d020 <memset+0x1c>
    d032:	2c03      	cmp	r4, #3
    d034:	d933      	bls.n	d09e <memset+0x9a>
    d036:	25ff      	movs	r5, #255	; 0xff
    d038:	400d      	ands	r5, r1
    d03a:	022a      	lsls	r2, r5, #8
    d03c:	4315      	orrs	r5, r2
    d03e:	042a      	lsls	r2, r5, #16
    d040:	4315      	orrs	r5, r2
    d042:	2c0f      	cmp	r4, #15
    d044:	d91a      	bls.n	d07c <memset+0x78>
    d046:	1c27      	adds	r7, r4, #0
    d048:	3f10      	subs	r7, #16
    d04a:	093f      	lsrs	r7, r7, #4
    d04c:	46b9      	mov	r9, r7
    d04e:	013f      	lsls	r7, r7, #4
    d050:	46b8      	mov	r8, r7
    d052:	2710      	movs	r7, #16
    d054:	18ff      	adds	r7, r7, r3
    d056:	46bc      	mov	ip, r7
    d058:	4646      	mov	r6, r8
    d05a:	1c1a      	adds	r2, r3, #0
    d05c:	4466      	add	r6, ip
    d05e:	6015      	str	r5, [r2, #0]
    d060:	6055      	str	r5, [r2, #4]
    d062:	6095      	str	r5, [r2, #8]
    d064:	60d5      	str	r5, [r2, #12]
    d066:	3210      	adds	r2, #16
    d068:	42b2      	cmp	r2, r6
    d06a:	d1f8      	bne.n	d05e <memset+0x5a>
    d06c:	464f      	mov	r7, r9
    d06e:	3701      	adds	r7, #1
    d070:	013f      	lsls	r7, r7, #4
    d072:	220f      	movs	r2, #15
    d074:	19db      	adds	r3, r3, r7
    d076:	4014      	ands	r4, r2
    d078:	2c03      	cmp	r4, #3
    d07a:	d910      	bls.n	d09e <memset+0x9a>
    d07c:	1f27      	subs	r7, r4, #4
    d07e:	1d1e      	adds	r6, r3, #4
    d080:	08bf      	lsrs	r7, r7, #2
    d082:	9601      	str	r6, [sp, #4]
    d084:	00be      	lsls	r6, r7, #2
    d086:	46b4      	mov	ip, r6
    d088:	9e01      	ldr	r6, [sp, #4]
    d08a:	1c1a      	adds	r2, r3, #0
    d08c:	4466      	add	r6, ip
    d08e:	c220      	stmia	r2!, {r5}
    d090:	42b2      	cmp	r2, r6
    d092:	d1fc      	bne.n	d08e <memset+0x8a>
    d094:	3701      	adds	r7, #1
    d096:	00bf      	lsls	r7, r7, #2
    d098:	2203      	movs	r2, #3
    d09a:	19db      	adds	r3, r3, r7
    d09c:	4014      	ands	r4, r2
    d09e:	2c00      	cmp	r4, #0
    d0a0:	d005      	beq.n	d0ae <memset+0xaa>
    d0a2:	b2c9      	uxtb	r1, r1
    d0a4:	191c      	adds	r4, r3, r4
    d0a6:	7019      	strb	r1, [r3, #0]
    d0a8:	3301      	adds	r3, #1
    d0aa:	42a3      	cmp	r3, r4
    d0ac:	d1fb      	bne.n	d0a6 <memset+0xa2>
    d0ae:	b003      	add	sp, #12
    d0b0:	bc0c      	pop	{r2, r3}
    d0b2:	4690      	mov	r8, r2
    d0b4:	4699      	mov	r9, r3
    d0b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d0b8:	1c03      	adds	r3, r0, #0
    d0ba:	1c14      	adds	r4, r2, #0
    d0bc:	e7b9      	b.n	d032 <memset+0x2e>
    d0be:	46c0      	nop			; (mov r8, r8)

0000d0c0 <_iprintf_r>:
    d0c0:	b40e      	push	{r1, r2, r3}
    d0c2:	b510      	push	{r4, lr}
    d0c4:	1c04      	adds	r4, r0, #0
    d0c6:	b083      	sub	sp, #12
    d0c8:	2800      	cmp	r0, #0
    d0ca:	d004      	beq.n	d0d6 <_iprintf_r+0x16>
    d0cc:	6983      	ldr	r3, [r0, #24]
    d0ce:	2b00      	cmp	r3, #0
    d0d0:	d101      	bne.n	d0d6 <_iprintf_r+0x16>
    d0d2:	f000 fe0b 	bl	dcec <__sinit>
    d0d6:	ab06      	add	r3, sp, #24
    d0d8:	68a1      	ldr	r1, [r4, #8]
    d0da:	1c20      	adds	r0, r4, #0
    d0dc:	9a05      	ldr	r2, [sp, #20]
    d0de:	9301      	str	r3, [sp, #4]
    d0e0:	f000 faa0 	bl	d624 <_vfiprintf_r>
    d0e4:	b003      	add	sp, #12
    d0e6:	bc10      	pop	{r4}
    d0e8:	bc08      	pop	{r3}
    d0ea:	b003      	add	sp, #12
    d0ec:	4718      	bx	r3
    d0ee:	46c0      	nop			; (mov r8, r8)

0000d0f0 <iprintf>:
    d0f0:	b40f      	push	{r0, r1, r2, r3}
    d0f2:	b510      	push	{r4, lr}
    d0f4:	4b0b      	ldr	r3, [pc, #44]	; (d124 <iprintf+0x34>)
    d0f6:	b082      	sub	sp, #8
    d0f8:	681c      	ldr	r4, [r3, #0]
    d0fa:	2c00      	cmp	r4, #0
    d0fc:	d005      	beq.n	d10a <iprintf+0x1a>
    d0fe:	69a3      	ldr	r3, [r4, #24]
    d100:	2b00      	cmp	r3, #0
    d102:	d102      	bne.n	d10a <iprintf+0x1a>
    d104:	1c20      	adds	r0, r4, #0
    d106:	f000 fdf1 	bl	dcec <__sinit>
    d10a:	ab05      	add	r3, sp, #20
    d10c:	68a1      	ldr	r1, [r4, #8]
    d10e:	1c20      	adds	r0, r4, #0
    d110:	9a04      	ldr	r2, [sp, #16]
    d112:	9301      	str	r3, [sp, #4]
    d114:	f000 fa86 	bl	d624 <_vfiprintf_r>
    d118:	b002      	add	sp, #8
    d11a:	bc10      	pop	{r4}
    d11c:	bc08      	pop	{r3}
    d11e:	b004      	add	sp, #16
    d120:	4718      	bx	r3
    d122:	46c0      	nop			; (mov r8, r8)
    d124:	2000003c 	.word	0x2000003c

0000d128 <_putchar_r>:
    d128:	b538      	push	{r3, r4, r5, lr}
    d12a:	1c04      	adds	r4, r0, #0
    d12c:	1c0d      	adds	r5, r1, #0
    d12e:	2800      	cmp	r0, #0
    d130:	d004      	beq.n	d13c <_putchar_r+0x14>
    d132:	6983      	ldr	r3, [r0, #24]
    d134:	2b00      	cmp	r3, #0
    d136:	d101      	bne.n	d13c <_putchar_r+0x14>
    d138:	f000 fdd8 	bl	dcec <__sinit>
    d13c:	1c29      	adds	r1, r5, #0
    d13e:	68a2      	ldr	r2, [r4, #8]
    d140:	1c20      	adds	r0, r4, #0
    d142:	f000 f815 	bl	d170 <_putc_r>
    d146:	bd38      	pop	{r3, r4, r5, pc}

0000d148 <putchar>:
    d148:	b538      	push	{r3, r4, r5, lr}
    d14a:	4b08      	ldr	r3, [pc, #32]	; (d16c <putchar+0x24>)
    d14c:	1c05      	adds	r5, r0, #0
    d14e:	681c      	ldr	r4, [r3, #0]
    d150:	2c00      	cmp	r4, #0
    d152:	d005      	beq.n	d160 <putchar+0x18>
    d154:	69a3      	ldr	r3, [r4, #24]
    d156:	2b00      	cmp	r3, #0
    d158:	d102      	bne.n	d160 <putchar+0x18>
    d15a:	1c20      	adds	r0, r4, #0
    d15c:	f000 fdc6 	bl	dcec <__sinit>
    d160:	1c29      	adds	r1, r5, #0
    d162:	68a2      	ldr	r2, [r4, #8]
    d164:	1c20      	adds	r0, r4, #0
    d166:	f000 f803 	bl	d170 <_putc_r>
    d16a:	bd38      	pop	{r3, r4, r5, pc}
    d16c:	2000003c 	.word	0x2000003c

0000d170 <_putc_r>:
    d170:	b570      	push	{r4, r5, r6, lr}
    d172:	1c05      	adds	r5, r0, #0
    d174:	1c0e      	adds	r6, r1, #0
    d176:	1c14      	adds	r4, r2, #0
    d178:	2800      	cmp	r0, #0
    d17a:	d002      	beq.n	d182 <_putc_r+0x12>
    d17c:	6982      	ldr	r2, [r0, #24]
    d17e:	2a00      	cmp	r2, #0
    d180:	d023      	beq.n	d1ca <_putc_r+0x5a>
    d182:	4b1a      	ldr	r3, [pc, #104]	; (d1ec <_putc_r+0x7c>)
    d184:	429c      	cmp	r4, r3
    d186:	d025      	beq.n	d1d4 <_putc_r+0x64>
    d188:	4b19      	ldr	r3, [pc, #100]	; (d1f0 <_putc_r+0x80>)
    d18a:	429c      	cmp	r4, r3
    d18c:	d02a      	beq.n	d1e4 <_putc_r+0x74>
    d18e:	4b19      	ldr	r3, [pc, #100]	; (d1f4 <_putc_r+0x84>)
    d190:	429c      	cmp	r4, r3
    d192:	d029      	beq.n	d1e8 <_putc_r+0x78>
    d194:	68a3      	ldr	r3, [r4, #8]
    d196:	3b01      	subs	r3, #1
    d198:	60a3      	str	r3, [r4, #8]
    d19a:	2b00      	cmp	r3, #0
    d19c:	db06      	blt.n	d1ac <_putc_r+0x3c>
    d19e:	6822      	ldr	r2, [r4, #0]
    d1a0:	7016      	strb	r6, [r2, #0]
    d1a2:	6823      	ldr	r3, [r4, #0]
    d1a4:	1c5a      	adds	r2, r3, #1
    d1a6:	6022      	str	r2, [r4, #0]
    d1a8:	7818      	ldrb	r0, [r3, #0]
    d1aa:	bd70      	pop	{r4, r5, r6, pc}
    d1ac:	69a2      	ldr	r2, [r4, #24]
    d1ae:	4293      	cmp	r3, r2
    d1b0:	db12      	blt.n	d1d8 <_putc_r+0x68>
    d1b2:	6823      	ldr	r3, [r4, #0]
    d1b4:	701e      	strb	r6, [r3, #0]
    d1b6:	6823      	ldr	r3, [r4, #0]
    d1b8:	781a      	ldrb	r2, [r3, #0]
    d1ba:	2a0a      	cmp	r2, #10
    d1bc:	d1f2      	bne.n	d1a4 <_putc_r+0x34>
    d1be:	1c28      	adds	r0, r5, #0
    d1c0:	210a      	movs	r1, #10
    d1c2:	1c22      	adds	r2, r4, #0
    d1c4:	f000 fb84 	bl	d8d0 <__swbuf_r>
    d1c8:	e7ef      	b.n	d1aa <_putc_r+0x3a>
    d1ca:	f000 fd8f 	bl	dcec <__sinit>
    d1ce:	4b07      	ldr	r3, [pc, #28]	; (d1ec <_putc_r+0x7c>)
    d1d0:	429c      	cmp	r4, r3
    d1d2:	d1d9      	bne.n	d188 <_putc_r+0x18>
    d1d4:	686c      	ldr	r4, [r5, #4]
    d1d6:	e7dd      	b.n	d194 <_putc_r+0x24>
    d1d8:	1c28      	adds	r0, r5, #0
    d1da:	1c31      	adds	r1, r6, #0
    d1dc:	1c22      	adds	r2, r4, #0
    d1de:	f000 fb77 	bl	d8d0 <__swbuf_r>
    d1e2:	e7e2      	b.n	d1aa <_putc_r+0x3a>
    d1e4:	68ac      	ldr	r4, [r5, #8]
    d1e6:	e7d5      	b.n	d194 <_putc_r+0x24>
    d1e8:	68ec      	ldr	r4, [r5, #12]
    d1ea:	e7d3      	b.n	d194 <_putc_r+0x24>
    d1ec:	0000f8f0 	.word	0x0000f8f0
    d1f0:	0000f8d0 	.word	0x0000f8d0
    d1f4:	0000f8b0 	.word	0x0000f8b0

0000d1f8 <putc>:
    d1f8:	4b1f      	ldr	r3, [pc, #124]	; (d278 <putc+0x80>)
    d1fa:	b570      	push	{r4, r5, r6, lr}
    d1fc:	681d      	ldr	r5, [r3, #0]
    d1fe:	1c06      	adds	r6, r0, #0
    d200:	1c0c      	adds	r4, r1, #0
    d202:	2d00      	cmp	r5, #0
    d204:	d002      	beq.n	d20c <putc+0x14>
    d206:	69aa      	ldr	r2, [r5, #24]
    d208:	2a00      	cmp	r2, #0
    d20a:	d023      	beq.n	d254 <putc+0x5c>
    d20c:	4b1b      	ldr	r3, [pc, #108]	; (d27c <putc+0x84>)
    d20e:	429c      	cmp	r4, r3
    d210:	d026      	beq.n	d260 <putc+0x68>
    d212:	4b1b      	ldr	r3, [pc, #108]	; (d280 <putc+0x88>)
    d214:	429c      	cmp	r4, r3
    d216:	d02b      	beq.n	d270 <putc+0x78>
    d218:	4b1a      	ldr	r3, [pc, #104]	; (d284 <putc+0x8c>)
    d21a:	429c      	cmp	r4, r3
    d21c:	d02a      	beq.n	d274 <putc+0x7c>
    d21e:	68a3      	ldr	r3, [r4, #8]
    d220:	3b01      	subs	r3, #1
    d222:	60a3      	str	r3, [r4, #8]
    d224:	2b00      	cmp	r3, #0
    d226:	db06      	blt.n	d236 <putc+0x3e>
    d228:	6822      	ldr	r2, [r4, #0]
    d22a:	7016      	strb	r6, [r2, #0]
    d22c:	6823      	ldr	r3, [r4, #0]
    d22e:	1c5a      	adds	r2, r3, #1
    d230:	6022      	str	r2, [r4, #0]
    d232:	7818      	ldrb	r0, [r3, #0]
    d234:	bd70      	pop	{r4, r5, r6, pc}
    d236:	69a2      	ldr	r2, [r4, #24]
    d238:	4293      	cmp	r3, r2
    d23a:	db13      	blt.n	d264 <putc+0x6c>
    d23c:	6823      	ldr	r3, [r4, #0]
    d23e:	701e      	strb	r6, [r3, #0]
    d240:	6823      	ldr	r3, [r4, #0]
    d242:	781a      	ldrb	r2, [r3, #0]
    d244:	2a0a      	cmp	r2, #10
    d246:	d1f2      	bne.n	d22e <putc+0x36>
    d248:	1c28      	adds	r0, r5, #0
    d24a:	210a      	movs	r1, #10
    d24c:	1c22      	adds	r2, r4, #0
    d24e:	f000 fb3f 	bl	d8d0 <__swbuf_r>
    d252:	e7ef      	b.n	d234 <putc+0x3c>
    d254:	1c28      	adds	r0, r5, #0
    d256:	f000 fd49 	bl	dcec <__sinit>
    d25a:	4b08      	ldr	r3, [pc, #32]	; (d27c <putc+0x84>)
    d25c:	429c      	cmp	r4, r3
    d25e:	d1d8      	bne.n	d212 <putc+0x1a>
    d260:	686c      	ldr	r4, [r5, #4]
    d262:	e7dc      	b.n	d21e <putc+0x26>
    d264:	1c28      	adds	r0, r5, #0
    d266:	1c31      	adds	r1, r6, #0
    d268:	1c22      	adds	r2, r4, #0
    d26a:	f000 fb31 	bl	d8d0 <__swbuf_r>
    d26e:	e7e1      	b.n	d234 <putc+0x3c>
    d270:	68ac      	ldr	r4, [r5, #8]
    d272:	e7d4      	b.n	d21e <putc+0x26>
    d274:	68ec      	ldr	r4, [r5, #12]
    d276:	e7d2      	b.n	d21e <putc+0x26>
    d278:	2000003c 	.word	0x2000003c
    d27c:	0000f8f0 	.word	0x0000f8f0
    d280:	0000f8d0 	.word	0x0000f8d0
    d284:	0000f8b0 	.word	0x0000f8b0

0000d288 <_puts_r>:
    d288:	b570      	push	{r4, r5, r6, lr}
    d28a:	1c06      	adds	r6, r0, #0
    d28c:	1c0d      	adds	r5, r1, #0
    d28e:	2800      	cmp	r0, #0
    d290:	d002      	beq.n	d298 <_puts_r+0x10>
    d292:	6982      	ldr	r2, [r0, #24]
    d294:	2a00      	cmp	r2, #0
    d296:	d047      	beq.n	d328 <_puts_r+0xa0>
    d298:	68b4      	ldr	r4, [r6, #8]
    d29a:	89a3      	ldrh	r3, [r4, #12]
    d29c:	071a      	lsls	r2, r3, #28
    d29e:	d53c      	bpl.n	d31a <_puts_r+0x92>
    d2a0:	6923      	ldr	r3, [r4, #16]
    d2a2:	2b00      	cmp	r3, #0
    d2a4:	d039      	beq.n	d31a <_puts_r+0x92>
    d2a6:	782b      	ldrb	r3, [r5, #0]
    d2a8:	2b00      	cmp	r3, #0
    d2aa:	d00e      	beq.n	d2ca <_puts_r+0x42>
    d2ac:	68a3      	ldr	r3, [r4, #8]
    d2ae:	3b01      	subs	r3, #1
    d2b0:	60a3      	str	r3, [r4, #8]
    d2b2:	2b00      	cmp	r3, #0
    d2b4:	db16      	blt.n	d2e4 <_puts_r+0x5c>
    d2b6:	782b      	ldrb	r3, [r5, #0]
    d2b8:	6822      	ldr	r2, [r4, #0]
    d2ba:	7013      	strb	r3, [r2, #0]
    d2bc:	6823      	ldr	r3, [r4, #0]
    d2be:	3301      	adds	r3, #1
    d2c0:	6023      	str	r3, [r4, #0]
    d2c2:	3501      	adds	r5, #1
    d2c4:	782b      	ldrb	r3, [r5, #0]
    d2c6:	2b00      	cmp	r3, #0
    d2c8:	d1f0      	bne.n	d2ac <_puts_r+0x24>
    d2ca:	68a3      	ldr	r3, [r4, #8]
    d2cc:	3b01      	subs	r3, #1
    d2ce:	60a3      	str	r3, [r4, #8]
    d2d0:	2b00      	cmp	r3, #0
    d2d2:	db2c      	blt.n	d32e <_puts_r+0xa6>
    d2d4:	6822      	ldr	r2, [r4, #0]
    d2d6:	230a      	movs	r3, #10
    d2d8:	7013      	strb	r3, [r2, #0]
    d2da:	6823      	ldr	r3, [r4, #0]
    d2dc:	3301      	adds	r3, #1
    d2de:	6023      	str	r3, [r4, #0]
    d2e0:	200a      	movs	r0, #10
    d2e2:	e019      	b.n	d318 <_puts_r+0x90>
    d2e4:	69a2      	ldr	r2, [r4, #24]
    d2e6:	4293      	cmp	r3, r2
    d2e8:	db09      	blt.n	d2fe <_puts_r+0x76>
    d2ea:	782b      	ldrb	r3, [r5, #0]
    d2ec:	6822      	ldr	r2, [r4, #0]
    d2ee:	7013      	strb	r3, [r2, #0]
    d2f0:	6823      	ldr	r3, [r4, #0]
    d2f2:	781a      	ldrb	r2, [r3, #0]
    d2f4:	2a0a      	cmp	r2, #10
    d2f6:	d1e2      	bne.n	d2be <_puts_r+0x36>
    d2f8:	1c30      	adds	r0, r6, #0
    d2fa:	210a      	movs	r1, #10
    d2fc:	e001      	b.n	d302 <_puts_r+0x7a>
    d2fe:	7829      	ldrb	r1, [r5, #0]
    d300:	1c30      	adds	r0, r6, #0
    d302:	1c22      	adds	r2, r4, #0
    d304:	f000 fae4 	bl	d8d0 <__swbuf_r>
    d308:	1c43      	adds	r3, r0, #1
    d30a:	425a      	negs	r2, r3
    d30c:	4153      	adcs	r3, r2
    d30e:	b2db      	uxtb	r3, r3
    d310:	2b00      	cmp	r3, #0
    d312:	d0d6      	beq.n	d2c2 <_puts_r+0x3a>
    d314:	2001      	movs	r0, #1
    d316:	4240      	negs	r0, r0
    d318:	bd70      	pop	{r4, r5, r6, pc}
    d31a:	1c30      	adds	r0, r6, #0
    d31c:	1c21      	adds	r1, r4, #0
    d31e:	f000 fb49 	bl	d9b4 <__swsetup_r>
    d322:	2800      	cmp	r0, #0
    d324:	d0bf      	beq.n	d2a6 <_puts_r+0x1e>
    d326:	e7f5      	b.n	d314 <_puts_r+0x8c>
    d328:	f000 fce0 	bl	dcec <__sinit>
    d32c:	e7b4      	b.n	d298 <_puts_r+0x10>
    d32e:	69a2      	ldr	r2, [r4, #24]
    d330:	4293      	cmp	r3, r2
    d332:	db06      	blt.n	d342 <_puts_r+0xba>
    d334:	6822      	ldr	r2, [r4, #0]
    d336:	230a      	movs	r3, #10
    d338:	7013      	strb	r3, [r2, #0]
    d33a:	6823      	ldr	r3, [r4, #0]
    d33c:	781a      	ldrb	r2, [r3, #0]
    d33e:	2a0a      	cmp	r2, #10
    d340:	d1cc      	bne.n	d2dc <_puts_r+0x54>
    d342:	1c22      	adds	r2, r4, #0
    d344:	1c30      	adds	r0, r6, #0
    d346:	210a      	movs	r1, #10
    d348:	f000 fac2 	bl	d8d0 <__swbuf_r>
    d34c:	1c43      	adds	r3, r0, #1
    d34e:	425a      	negs	r2, r3
    d350:	4153      	adcs	r3, r2
    d352:	b2db      	uxtb	r3, r3
    d354:	2b00      	cmp	r3, #0
    d356:	d1dd      	bne.n	d314 <_puts_r+0x8c>
    d358:	200a      	movs	r0, #10
    d35a:	e7dd      	b.n	d318 <_puts_r+0x90>

0000d35c <puts>:
    d35c:	b508      	push	{r3, lr}
    d35e:	4b03      	ldr	r3, [pc, #12]	; (d36c <puts+0x10>)
    d360:	1c01      	adds	r1, r0, #0
    d362:	6818      	ldr	r0, [r3, #0]
    d364:	f7ff ff90 	bl	d288 <_puts_r>
    d368:	bd08      	pop	{r3, pc}
    d36a:	46c0      	nop			; (mov r8, r8)
    d36c:	2000003c 	.word	0x2000003c

0000d370 <srand>:
    d370:	b538      	push	{r3, r4, r5, lr}
    d372:	4b11      	ldr	r3, [pc, #68]	; (d3b8 <srand+0x48>)
    d374:	1c05      	adds	r5, r0, #0
    d376:	681c      	ldr	r4, [r3, #0]
    d378:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    d37a:	2b00      	cmp	r3, #0
    d37c:	d003      	beq.n	d386 <srand+0x16>
    d37e:	2200      	movs	r2, #0
    d380:	611d      	str	r5, [r3, #16]
    d382:	615a      	str	r2, [r3, #20]
    d384:	bd38      	pop	{r3, r4, r5, pc}
    d386:	2018      	movs	r0, #24
    d388:	f000 ffc8 	bl	e31c <malloc>
    d38c:	4b0b      	ldr	r3, [pc, #44]	; (d3bc <srand+0x4c>)
    d38e:	63a0      	str	r0, [r4, #56]	; 0x38
    d390:	8003      	strh	r3, [r0, #0]
    d392:	4b0b      	ldr	r3, [pc, #44]	; (d3c0 <srand+0x50>)
    d394:	8043      	strh	r3, [r0, #2]
    d396:	4b0b      	ldr	r3, [pc, #44]	; (d3c4 <srand+0x54>)
    d398:	8083      	strh	r3, [r0, #4]
    d39a:	4b0b      	ldr	r3, [pc, #44]	; (d3c8 <srand+0x58>)
    d39c:	80c3      	strh	r3, [r0, #6]
    d39e:	4b0b      	ldr	r3, [pc, #44]	; (d3cc <srand+0x5c>)
    d3a0:	8103      	strh	r3, [r0, #8]
    d3a2:	2305      	movs	r3, #5
    d3a4:	8143      	strh	r3, [r0, #10]
    d3a6:	230b      	movs	r3, #11
    d3a8:	8183      	strh	r3, [r0, #12]
    d3aa:	2201      	movs	r2, #1
    d3ac:	2300      	movs	r3, #0
    d3ae:	6102      	str	r2, [r0, #16]
    d3b0:	6143      	str	r3, [r0, #20]
    d3b2:	1c03      	adds	r3, r0, #0
    d3b4:	e7e3      	b.n	d37e <srand+0xe>
    d3b6:	46c0      	nop			; (mov r8, r8)
    d3b8:	2000003c 	.word	0x2000003c
    d3bc:	0000330e 	.word	0x0000330e
    d3c0:	ffffabcd 	.word	0xffffabcd
    d3c4:	00001234 	.word	0x00001234
    d3c8:	ffffe66d 	.word	0xffffe66d
    d3cc:	ffffdeec 	.word	0xffffdeec

0000d3d0 <rand>:
    d3d0:	b538      	push	{r3, r4, r5, lr}
    d3d2:	4b1b      	ldr	r3, [pc, #108]	; (d440 <rand+0x70>)
    d3d4:	681d      	ldr	r5, [r3, #0]
    d3d6:	6bac      	ldr	r4, [r5, #56]	; 0x38
    d3d8:	2c00      	cmp	r4, #0
    d3da:	d00e      	beq.n	d3fa <rand+0x2a>
    d3dc:	4b15      	ldr	r3, [pc, #84]	; (d434 <rand+0x64>)
    d3de:	4a14      	ldr	r2, [pc, #80]	; (d430 <rand+0x60>)
    d3e0:	6920      	ldr	r0, [r4, #16]
    d3e2:	6961      	ldr	r1, [r4, #20]
    d3e4:	f7ff fd86 	bl	cef4 <__aeabi_lmul>
    d3e8:	2201      	movs	r2, #1
    d3ea:	2300      	movs	r3, #0
    d3ec:	1812      	adds	r2, r2, r0
    d3ee:	414b      	adcs	r3, r1
    d3f0:	0058      	lsls	r0, r3, #1
    d3f2:	0840      	lsrs	r0, r0, #1
    d3f4:	6122      	str	r2, [r4, #16]
    d3f6:	6163      	str	r3, [r4, #20]
    d3f8:	bd38      	pop	{r3, r4, r5, pc}
    d3fa:	2018      	movs	r0, #24
    d3fc:	f000 ff8e 	bl	e31c <malloc>
    d400:	4b10      	ldr	r3, [pc, #64]	; (d444 <rand+0x74>)
    d402:	63a8      	str	r0, [r5, #56]	; 0x38
    d404:	8003      	strh	r3, [r0, #0]
    d406:	4b10      	ldr	r3, [pc, #64]	; (d448 <rand+0x78>)
    d408:	1c04      	adds	r4, r0, #0
    d40a:	8043      	strh	r3, [r0, #2]
    d40c:	4b0f      	ldr	r3, [pc, #60]	; (d44c <rand+0x7c>)
    d40e:	8083      	strh	r3, [r0, #4]
    d410:	4b0f      	ldr	r3, [pc, #60]	; (d450 <rand+0x80>)
    d412:	80c3      	strh	r3, [r0, #6]
    d414:	4b0f      	ldr	r3, [pc, #60]	; (d454 <rand+0x84>)
    d416:	8103      	strh	r3, [r0, #8]
    d418:	2305      	movs	r3, #5
    d41a:	8143      	strh	r3, [r0, #10]
    d41c:	230b      	movs	r3, #11
    d41e:	8183      	strh	r3, [r0, #12]
    d420:	2201      	movs	r2, #1
    d422:	2300      	movs	r3, #0
    d424:	6102      	str	r2, [r0, #16]
    d426:	6143      	str	r3, [r0, #20]
    d428:	4a03      	ldr	r2, [pc, #12]	; (d438 <rand+0x68>)
    d42a:	4b04      	ldr	r3, [pc, #16]	; (d43c <rand+0x6c>)
    d42c:	480a      	ldr	r0, [pc, #40]	; (d458 <rand+0x88>)
    d42e:	e7e1      	b.n	d3f4 <rand+0x24>
    d430:	4c957f2d 	.word	0x4c957f2d
    d434:	5851f42d 	.word	0x5851f42d
    d438:	4c957f2e 	.word	0x4c957f2e
    d43c:	5851f42d 	.word	0x5851f42d
    d440:	2000003c 	.word	0x2000003c
    d444:	0000330e 	.word	0x0000330e
    d448:	ffffabcd 	.word	0xffffabcd
    d44c:	00001234 	.word	0x00001234
    d450:	ffffe66d 	.word	0xffffe66d
    d454:	ffffdeec 	.word	0xffffdeec
    d458:	5851f42d 	.word	0x5851f42d
    d45c:	46c0      	nop			; (mov r8, r8)
    d45e:	46c0      	nop			; (mov r8, r8)

0000d460 <setbuf>:
    d460:	b508      	push	{r3, lr}
    d462:	424a      	negs	r2, r1
    d464:	414a      	adcs	r2, r1
    d466:	2380      	movs	r3, #128	; 0x80
    d468:	0052      	lsls	r2, r2, #1
    d46a:	00db      	lsls	r3, r3, #3
    d46c:	f000 f802 	bl	d474 <setvbuf>
    d470:	bd08      	pop	{r3, pc}
    d472:	46c0      	nop			; (mov r8, r8)

0000d474 <setvbuf>:
    d474:	b5f0      	push	{r4, r5, r6, r7, lr}
    d476:	4647      	mov	r7, r8
    d478:	b480      	push	{r7}
    d47a:	1c1f      	adds	r7, r3, #0
    d47c:	4b43      	ldr	r3, [pc, #268]	; (d58c <setvbuf+0x118>)
    d47e:	1c04      	adds	r4, r0, #0
    d480:	681d      	ldr	r5, [r3, #0]
    d482:	4688      	mov	r8, r1
    d484:	1c16      	adds	r6, r2, #0
    d486:	2d00      	cmp	r5, #0
    d488:	d002      	beq.n	d490 <setvbuf+0x1c>
    d48a:	69ab      	ldr	r3, [r5, #24]
    d48c:	2b00      	cmp	r3, #0
    d48e:	d051      	beq.n	d534 <setvbuf+0xc0>
    d490:	4b3f      	ldr	r3, [pc, #252]	; (d590 <setvbuf+0x11c>)
    d492:	429c      	cmp	r4, r3
    d494:	d054      	beq.n	d540 <setvbuf+0xcc>
    d496:	4b3f      	ldr	r3, [pc, #252]	; (d594 <setvbuf+0x120>)
    d498:	429c      	cmp	r4, r3
    d49a:	d053      	beq.n	d544 <setvbuf+0xd0>
    d49c:	4b3e      	ldr	r3, [pc, #248]	; (d598 <setvbuf+0x124>)
    d49e:	429c      	cmp	r4, r3
    d4a0:	d061      	beq.n	d566 <setvbuf+0xf2>
    d4a2:	2e02      	cmp	r6, #2
    d4a4:	d861      	bhi.n	d56a <setvbuf+0xf6>
    d4a6:	2f00      	cmp	r7, #0
    d4a8:	db5f      	blt.n	d56a <setvbuf+0xf6>
    d4aa:	1c28      	adds	r0, r5, #0
    d4ac:	1c21      	adds	r1, r4, #0
    d4ae:	f000 fb99 	bl	dbe4 <_fflush_r>
    d4b2:	89a2      	ldrh	r2, [r4, #12]
    d4b4:	2300      	movs	r3, #0
    d4b6:	6063      	str	r3, [r4, #4]
    d4b8:	61a3      	str	r3, [r4, #24]
    d4ba:	0613      	lsls	r3, r2, #24
    d4bc:	d423      	bmi.n	d506 <setvbuf+0x92>
    d4be:	2383      	movs	r3, #131	; 0x83
    d4c0:	439a      	bics	r2, r3
    d4c2:	81a2      	strh	r2, [r4, #12]
    d4c4:	2e02      	cmp	r6, #2
    d4c6:	d028      	beq.n	d51a <setvbuf+0xa6>
    d4c8:	4643      	mov	r3, r8
    d4ca:	2b00      	cmp	r3, #0
    d4cc:	d03c      	beq.n	d548 <setvbuf+0xd4>
    d4ce:	2e01      	cmp	r6, #1
    d4d0:	d013      	beq.n	d4fa <setvbuf+0x86>
    d4d2:	4b32      	ldr	r3, [pc, #200]	; (d59c <setvbuf+0x128>)
    d4d4:	b292      	uxth	r2, r2
    d4d6:	62ab      	str	r3, [r5, #40]	; 0x28
    d4d8:	4643      	mov	r3, r8
    d4da:	6023      	str	r3, [r4, #0]
    d4dc:	6123      	str	r3, [r4, #16]
    d4de:	6167      	str	r7, [r4, #20]
    d4e0:	2000      	movs	r0, #0
    d4e2:	0713      	lsls	r3, r2, #28
    d4e4:	d506      	bpl.n	d4f4 <setvbuf+0x80>
    d4e6:	2303      	movs	r3, #3
    d4e8:	401a      	ands	r2, r3
    d4ea:	4253      	negs	r3, r2
    d4ec:	415a      	adcs	r2, r3
    d4ee:	4252      	negs	r2, r2
    d4f0:	4017      	ands	r7, r2
    d4f2:	60a7      	str	r7, [r4, #8]
    d4f4:	bc04      	pop	{r2}
    d4f6:	4690      	mov	r8, r2
    d4f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d4fa:	2301      	movs	r3, #1
    d4fc:	431a      	orrs	r2, r3
    d4fe:	427b      	negs	r3, r7
    d500:	81a2      	strh	r2, [r4, #12]
    d502:	61a3      	str	r3, [r4, #24]
    d504:	e7e5      	b.n	d4d2 <setvbuf+0x5e>
    d506:	1c28      	adds	r0, r5, #0
    d508:	6921      	ldr	r1, [r4, #16]
    d50a:	f000 ffaf 	bl	e46c <_free_r>
    d50e:	89a2      	ldrh	r2, [r4, #12]
    d510:	2383      	movs	r3, #131	; 0x83
    d512:	439a      	bics	r2, r3
    d514:	81a2      	strh	r2, [r4, #12]
    d516:	2e02      	cmp	r6, #2
    d518:	d1d6      	bne.n	d4c8 <setvbuf+0x54>
    d51a:	2000      	movs	r0, #0
    d51c:	2302      	movs	r3, #2
    d51e:	431a      	orrs	r2, r3
    d520:	2300      	movs	r3, #0
    d522:	60a3      	str	r3, [r4, #8]
    d524:	1c23      	adds	r3, r4, #0
    d526:	3347      	adds	r3, #71	; 0x47
    d528:	6023      	str	r3, [r4, #0]
    d52a:	6123      	str	r3, [r4, #16]
    d52c:	2301      	movs	r3, #1
    d52e:	81a2      	strh	r2, [r4, #12]
    d530:	6163      	str	r3, [r4, #20]
    d532:	e7df      	b.n	d4f4 <setvbuf+0x80>
    d534:	1c28      	adds	r0, r5, #0
    d536:	f000 fbd9 	bl	dcec <__sinit>
    d53a:	4b15      	ldr	r3, [pc, #84]	; (d590 <setvbuf+0x11c>)
    d53c:	429c      	cmp	r4, r3
    d53e:	d1aa      	bne.n	d496 <setvbuf+0x22>
    d540:	686c      	ldr	r4, [r5, #4]
    d542:	e7ae      	b.n	d4a2 <setvbuf+0x2e>
    d544:	68ac      	ldr	r4, [r5, #8]
    d546:	e7ac      	b.n	d4a2 <setvbuf+0x2e>
    d548:	2f00      	cmp	r7, #0
    d54a:	d101      	bne.n	d550 <setvbuf+0xdc>
    d54c:	2780      	movs	r7, #128	; 0x80
    d54e:	00ff      	lsls	r7, r7, #3
    d550:	1c38      	adds	r0, r7, #0
    d552:	f000 fee3 	bl	e31c <malloc>
    d556:	4680      	mov	r8, r0
    d558:	2800      	cmp	r0, #0
    d55a:	d009      	beq.n	d570 <setvbuf+0xfc>
    d55c:	89a2      	ldrh	r2, [r4, #12]
    d55e:	2380      	movs	r3, #128	; 0x80
    d560:	431a      	orrs	r2, r3
    d562:	81a2      	strh	r2, [r4, #12]
    d564:	e7b3      	b.n	d4ce <setvbuf+0x5a>
    d566:	68ec      	ldr	r4, [r5, #12]
    d568:	e79b      	b.n	d4a2 <setvbuf+0x2e>
    d56a:	2001      	movs	r0, #1
    d56c:	4240      	negs	r0, r0
    d56e:	e7c1      	b.n	d4f4 <setvbuf+0x80>
    d570:	2080      	movs	r0, #128	; 0x80
    d572:	00c0      	lsls	r0, r0, #3
    d574:	f000 fed2 	bl	e31c <malloc>
    d578:	4680      	mov	r8, r0
    d57a:	2800      	cmp	r0, #0
    d57c:	d103      	bne.n	d586 <setvbuf+0x112>
    d57e:	2001      	movs	r0, #1
    d580:	89a2      	ldrh	r2, [r4, #12]
    d582:	4240      	negs	r0, r0
    d584:	e7ca      	b.n	d51c <setvbuf+0xa8>
    d586:	2780      	movs	r7, #128	; 0x80
    d588:	00ff      	lsls	r7, r7, #3
    d58a:	e7e7      	b.n	d55c <setvbuf+0xe8>
    d58c:	2000003c 	.word	0x2000003c
    d590:	0000f8f0 	.word	0x0000f8f0
    d594:	0000f8d0 	.word	0x0000f8d0
    d598:	0000f8b0 	.word	0x0000f8b0
    d59c:	0000dc75 	.word	0x0000dc75

0000d5a0 <__sfputc_r>:
    d5a0:	6893      	ldr	r3, [r2, #8]
    d5a2:	b510      	push	{r4, lr}
    d5a4:	3b01      	subs	r3, #1
    d5a6:	6093      	str	r3, [r2, #8]
    d5a8:	2b00      	cmp	r3, #0
    d5aa:	db06      	blt.n	d5ba <__sfputc_r+0x1a>
    d5ac:	6813      	ldr	r3, [r2, #0]
    d5ae:	1c58      	adds	r0, r3, #1
    d5b0:	6010      	str	r0, [r2, #0]
    d5b2:	20ff      	movs	r0, #255	; 0xff
    d5b4:	7019      	strb	r1, [r3, #0]
    d5b6:	4008      	ands	r0, r1
    d5b8:	bd10      	pop	{r4, pc}
    d5ba:	6994      	ldr	r4, [r2, #24]
    d5bc:	42a3      	cmp	r3, r4
    d5be:	db02      	blt.n	d5c6 <__sfputc_r+0x26>
    d5c0:	b2cb      	uxtb	r3, r1
    d5c2:	2b0a      	cmp	r3, #10
    d5c4:	d1f2      	bne.n	d5ac <__sfputc_r+0xc>
    d5c6:	f000 f983 	bl	d8d0 <__swbuf_r>
    d5ca:	e7f5      	b.n	d5b8 <__sfputc_r+0x18>

0000d5cc <__sfputs_r>:
    d5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d5ce:	464f      	mov	r7, r9
    d5d0:	4646      	mov	r6, r8
    d5d2:	b4c0      	push	{r6, r7}
    d5d4:	4681      	mov	r9, r0
    d5d6:	4688      	mov	r8, r1
    d5d8:	1c17      	adds	r7, r2, #0
    d5da:	1c1e      	adds	r6, r3, #0
    d5dc:	2500      	movs	r5, #0
    d5de:	2400      	movs	r4, #0
    d5e0:	2b00      	cmp	r3, #0
    d5e2:	d104      	bne.n	d5ee <__sfputs_r+0x22>
    d5e4:	e00e      	b.n	d604 <__sfputs_r+0x38>
    d5e6:	3401      	adds	r4, #1
    d5e8:	1e25      	subs	r5, r4, #0
    d5ea:	42b5      	cmp	r5, r6
    d5ec:	d00a      	beq.n	d604 <__sfputs_r+0x38>
    d5ee:	5d79      	ldrb	r1, [r7, r5]
    d5f0:	4648      	mov	r0, r9
    d5f2:	4642      	mov	r2, r8
    d5f4:	f7ff ffd4 	bl	d5a0 <__sfputc_r>
    d5f8:	1c43      	adds	r3, r0, #1
    d5fa:	d1f4      	bne.n	d5e6 <__sfputs_r+0x1a>
    d5fc:	bc0c      	pop	{r2, r3}
    d5fe:	4690      	mov	r8, r2
    d600:	4699      	mov	r9, r3
    d602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d604:	2000      	movs	r0, #0
    d606:	e7f9      	b.n	d5fc <__sfputs_r+0x30>

0000d608 <__sprint_r>:
    d608:	6893      	ldr	r3, [r2, #8]
    d60a:	b510      	push	{r4, lr}
    d60c:	1c14      	adds	r4, r2, #0
    d60e:	2b00      	cmp	r3, #0
    d610:	d102      	bne.n	d618 <__sprint_r+0x10>
    d612:	6053      	str	r3, [r2, #4]
    d614:	2000      	movs	r0, #0
    d616:	bd10      	pop	{r4, pc}
    d618:	f000 fc5a 	bl	ded0 <__sfvwrite_r>
    d61c:	2300      	movs	r3, #0
    d61e:	60a3      	str	r3, [r4, #8]
    d620:	6063      	str	r3, [r4, #4]
    d622:	e7f8      	b.n	d616 <__sprint_r+0xe>

0000d624 <_vfiprintf_r>:
    d624:	b5f0      	push	{r4, r5, r6, r7, lr}
    d626:	465f      	mov	r7, fp
    d628:	4656      	mov	r6, sl
    d62a:	464d      	mov	r5, r9
    d62c:	4644      	mov	r4, r8
    d62e:	b4f0      	push	{r4, r5, r6, r7}
    d630:	b09f      	sub	sp, #124	; 0x7c
    d632:	9004      	str	r0, [sp, #16]
    d634:	468b      	mov	fp, r1
    d636:	1c17      	adds	r7, r2, #0
    d638:	9305      	str	r3, [sp, #20]
    d63a:	2800      	cmp	r0, #0
    d63c:	d003      	beq.n	d646 <_vfiprintf_r+0x22>
    d63e:	6982      	ldr	r2, [r0, #24]
    d640:	2a00      	cmp	r2, #0
    d642:	d100      	bne.n	d646 <_vfiprintf_r+0x22>
    d644:	e109      	b.n	d85a <_vfiprintf_r+0x236>
    d646:	4b93      	ldr	r3, [pc, #588]	; (d894 <_vfiprintf_r+0x270>)
    d648:	459b      	cmp	fp, r3
    d64a:	d100      	bne.n	d64e <_vfiprintf_r+0x2a>
    d64c:	e10b      	b.n	d866 <_vfiprintf_r+0x242>
    d64e:	4b92      	ldr	r3, [pc, #584]	; (d898 <_vfiprintf_r+0x274>)
    d650:	459b      	cmp	fp, r3
    d652:	d100      	bne.n	d656 <_vfiprintf_r+0x32>
    d654:	e10b      	b.n	d86e <_vfiprintf_r+0x24a>
    d656:	4b91      	ldr	r3, [pc, #580]	; (d89c <_vfiprintf_r+0x278>)
    d658:	459b      	cmp	fp, r3
    d65a:	d100      	bne.n	d65e <_vfiprintf_r+0x3a>
    d65c:	e10b      	b.n	d876 <_vfiprintf_r+0x252>
    d65e:	4659      	mov	r1, fp
    d660:	898b      	ldrh	r3, [r1, #12]
    d662:	071a      	lsls	r2, r3, #28
    d664:	d400      	bmi.n	d668 <_vfiprintf_r+0x44>
    d666:	e0ec      	b.n	d842 <_vfiprintf_r+0x21e>
    d668:	690b      	ldr	r3, [r1, #16]
    d66a:	2b00      	cmp	r3, #0
    d66c:	d100      	bne.n	d670 <_vfiprintf_r+0x4c>
    d66e:	e0e8      	b.n	d842 <_vfiprintf_r+0x21e>
    d670:	ad06      	add	r5, sp, #24
    d672:	2300      	movs	r3, #0
    d674:	616b      	str	r3, [r5, #20]
    d676:	498a      	ldr	r1, [pc, #552]	; (d8a0 <_vfiprintf_r+0x27c>)
    d678:	2320      	movs	r3, #32
    d67a:	766b      	strb	r3, [r5, #25]
    d67c:	4e89      	ldr	r6, [pc, #548]	; (d8a4 <_vfiprintf_r+0x280>)
    d67e:	2330      	movs	r3, #48	; 0x30
    d680:	76ab      	strb	r3, [r5, #26]
    d682:	4689      	mov	r9, r1
    d684:	783b      	ldrb	r3, [r7, #0]
    d686:	1c3c      	adds	r4, r7, #0
    d688:	2b00      	cmp	r3, #0
    d68a:	d00d      	beq.n	d6a8 <_vfiprintf_r+0x84>
    d68c:	2b25      	cmp	r3, #37	; 0x25
    d68e:	d102      	bne.n	d696 <_vfiprintf_r+0x72>
    d690:	e00a      	b.n	d6a8 <_vfiprintf_r+0x84>
    d692:	2b25      	cmp	r3, #37	; 0x25
    d694:	d070      	beq.n	d778 <_vfiprintf_r+0x154>
    d696:	3401      	adds	r4, #1
    d698:	7823      	ldrb	r3, [r4, #0]
    d69a:	2b00      	cmp	r3, #0
    d69c:	d1f9      	bne.n	d692 <_vfiprintf_r+0x6e>
    d69e:	1be2      	subs	r2, r4, r7
    d6a0:	4690      	mov	r8, r2
    d6a2:	4641      	mov	r1, r8
    d6a4:	2900      	cmp	r1, #0
    d6a6:	d16c      	bne.n	d782 <_vfiprintf_r+0x15e>
    d6a8:	7823      	ldrb	r3, [r4, #0]
    d6aa:	2b00      	cmp	r3, #0
    d6ac:	d078      	beq.n	d7a0 <_vfiprintf_r+0x17c>
    d6ae:	2201      	movs	r2, #1
    d6b0:	4252      	negs	r2, r2
    d6b2:	2300      	movs	r3, #0
    d6b4:	606a      	str	r2, [r5, #4]
    d6b6:	2243      	movs	r2, #67	; 0x43
    d6b8:	3401      	adds	r4, #1
    d6ba:	602b      	str	r3, [r5, #0]
    d6bc:	60eb      	str	r3, [r5, #12]
    d6be:	60ab      	str	r3, [r5, #8]
    d6c0:	54ab      	strb	r3, [r5, r2]
    d6c2:	65ab      	str	r3, [r5, #88]	; 0x58
    d6c4:	2701      	movs	r7, #1
    d6c6:	e007      	b.n	d6d8 <_vfiprintf_r+0xb4>
    d6c8:	1b80      	subs	r0, r0, r6
    d6ca:	1c3b      	adds	r3, r7, #0
    d6cc:	6829      	ldr	r1, [r5, #0]
    d6ce:	4083      	lsls	r3, r0
    d6d0:	1c18      	adds	r0, r3, #0
    d6d2:	4308      	orrs	r0, r1
    d6d4:	6028      	str	r0, [r5, #0]
    d6d6:	3401      	adds	r4, #1
    d6d8:	7821      	ldrb	r1, [r4, #0]
    d6da:	1c30      	adds	r0, r6, #0
    d6dc:	2205      	movs	r2, #5
    d6de:	f000 fe31 	bl	e344 <memchr>
    d6e2:	2800      	cmp	r0, #0
    d6e4:	d1f0      	bne.n	d6c8 <_vfiprintf_r+0xa4>
    d6e6:	682b      	ldr	r3, [r5, #0]
    d6e8:	1c22      	adds	r2, r4, #0
    d6ea:	06d9      	lsls	r1, r3, #27
    d6ec:	d502      	bpl.n	d6f4 <_vfiprintf_r+0xd0>
    d6ee:	2020      	movs	r0, #32
    d6f0:	2143      	movs	r1, #67	; 0x43
    d6f2:	5468      	strb	r0, [r5, r1]
    d6f4:	0719      	lsls	r1, r3, #28
    d6f6:	d502      	bpl.n	d6fe <_vfiprintf_r+0xda>
    d6f8:	202b      	movs	r0, #43	; 0x2b
    d6fa:	2143      	movs	r1, #67	; 0x43
    d6fc:	5468      	strb	r0, [r5, r1]
    d6fe:	7821      	ldrb	r1, [r4, #0]
    d700:	292a      	cmp	r1, #42	; 0x2a
    d702:	d100      	bne.n	d706 <_vfiprintf_r+0xe2>
    d704:	e06f      	b.n	d7e6 <_vfiprintf_r+0x1c2>
    d706:	1c0b      	adds	r3, r1, #0
    d708:	3b30      	subs	r3, #48	; 0x30
    d70a:	2b09      	cmp	r3, #9
    d70c:	d80b      	bhi.n	d726 <_vfiprintf_r+0x102>
    d70e:	68ea      	ldr	r2, [r5, #12]
    d710:	0091      	lsls	r1, r2, #2
    d712:	3401      	adds	r4, #1
    d714:	188a      	adds	r2, r1, r2
    d716:	7821      	ldrb	r1, [r4, #0]
    d718:	0052      	lsls	r2, r2, #1
    d71a:	189a      	adds	r2, r3, r2
    d71c:	1c0b      	adds	r3, r1, #0
    d71e:	3b30      	subs	r3, #48	; 0x30
    d720:	2b09      	cmp	r3, #9
    d722:	d9f5      	bls.n	d710 <_vfiprintf_r+0xec>
    d724:	60ea      	str	r2, [r5, #12]
    d726:	292e      	cmp	r1, #46	; 0x2e
    d728:	d046      	beq.n	d7b8 <_vfiprintf_r+0x194>
    d72a:	4648      	mov	r0, r9
    d72c:	2203      	movs	r2, #3
    d72e:	f000 fe09 	bl	e344 <memchr>
    d732:	2800      	cmp	r0, #0
    d734:	d008      	beq.n	d748 <_vfiprintf_r+0x124>
    d736:	464a      	mov	r2, r9
    d738:	1a80      	subs	r0, r0, r2
    d73a:	2340      	movs	r3, #64	; 0x40
    d73c:	4083      	lsls	r3, r0
    d73e:	1c18      	adds	r0, r3, #0
    d740:	682b      	ldr	r3, [r5, #0]
    d742:	3401      	adds	r4, #1
    d744:	4318      	orrs	r0, r3
    d746:	6028      	str	r0, [r5, #0]
    d748:	7821      	ldrb	r1, [r4, #0]
    d74a:	4857      	ldr	r0, [pc, #348]	; (d8a8 <_vfiprintf_r+0x284>)
    d74c:	2206      	movs	r2, #6
    d74e:	1c67      	adds	r7, r4, #1
    d750:	7629      	strb	r1, [r5, #24]
    d752:	f000 fdf7 	bl	e344 <memchr>
    d756:	2800      	cmp	r0, #0
    d758:	d060      	beq.n	d81c <_vfiprintf_r+0x1f8>
    d75a:	4b54      	ldr	r3, [pc, #336]	; (d8ac <_vfiprintf_r+0x288>)
    d75c:	2b00      	cmp	r3, #0
    d75e:	d000      	beq.n	d762 <_vfiprintf_r+0x13e>
    d760:	e08d      	b.n	d87e <_vfiprintf_r+0x25a>
    d762:	9b05      	ldr	r3, [sp, #20]
    d764:	2207      	movs	r2, #7
    d766:	3307      	adds	r3, #7
    d768:	4393      	bics	r3, r2
    d76a:	3308      	adds	r3, #8
    d76c:	9305      	str	r3, [sp, #20]
    d76e:	696a      	ldr	r2, [r5, #20]
    d770:	1c13      	adds	r3, r2, #0
    d772:	4453      	add	r3, sl
    d774:	616b      	str	r3, [r5, #20]
    d776:	e785      	b.n	d684 <_vfiprintf_r+0x60>
    d778:	1be3      	subs	r3, r4, r7
    d77a:	4698      	mov	r8, r3
    d77c:	4641      	mov	r1, r8
    d77e:	2900      	cmp	r1, #0
    d780:	d092      	beq.n	d6a8 <_vfiprintf_r+0x84>
    d782:	9804      	ldr	r0, [sp, #16]
    d784:	4659      	mov	r1, fp
    d786:	1c3a      	adds	r2, r7, #0
    d788:	4643      	mov	r3, r8
    d78a:	f7ff ff1f 	bl	d5cc <__sfputs_r>
    d78e:	3001      	adds	r0, #1
    d790:	d006      	beq.n	d7a0 <_vfiprintf_r+0x17c>
    d792:	696a      	ldr	r2, [r5, #20]
    d794:	1c13      	adds	r3, r2, #0
    d796:	4443      	add	r3, r8
    d798:	616b      	str	r3, [r5, #20]
    d79a:	7823      	ldrb	r3, [r4, #0]
    d79c:	2b00      	cmp	r3, #0
    d79e:	d186      	bne.n	d6ae <_vfiprintf_r+0x8a>
    d7a0:	4659      	mov	r1, fp
    d7a2:	898b      	ldrh	r3, [r1, #12]
    d7a4:	065a      	lsls	r2, r3, #25
    d7a6:	d449      	bmi.n	d83c <_vfiprintf_r+0x218>
    d7a8:	6968      	ldr	r0, [r5, #20]
    d7aa:	b01f      	add	sp, #124	; 0x7c
    d7ac:	bc3c      	pop	{r2, r3, r4, r5}
    d7ae:	4690      	mov	r8, r2
    d7b0:	4699      	mov	r9, r3
    d7b2:	46a2      	mov	sl, r4
    d7b4:	46ab      	mov	fp, r5
    d7b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d7b8:	7861      	ldrb	r1, [r4, #1]
    d7ba:	292a      	cmp	r1, #42	; 0x2a
    d7bc:	d01d      	beq.n	d7fa <_vfiprintf_r+0x1d6>
    d7be:	2300      	movs	r3, #0
    d7c0:	606b      	str	r3, [r5, #4]
    d7c2:	1c0b      	adds	r3, r1, #0
    d7c4:	3b30      	subs	r3, #48	; 0x30
    d7c6:	3401      	adds	r4, #1
    d7c8:	2b09      	cmp	r3, #9
    d7ca:	d8ae      	bhi.n	d72a <_vfiprintf_r+0x106>
    d7cc:	2200      	movs	r2, #0
    d7ce:	0091      	lsls	r1, r2, #2
    d7d0:	3401      	adds	r4, #1
    d7d2:	188a      	adds	r2, r1, r2
    d7d4:	7821      	ldrb	r1, [r4, #0]
    d7d6:	0052      	lsls	r2, r2, #1
    d7d8:	189a      	adds	r2, r3, r2
    d7da:	1c0b      	adds	r3, r1, #0
    d7dc:	3b30      	subs	r3, #48	; 0x30
    d7de:	2b09      	cmp	r3, #9
    d7e0:	d9f5      	bls.n	d7ce <_vfiprintf_r+0x1aa>
    d7e2:	606a      	str	r2, [r5, #4]
    d7e4:	e7a1      	b.n	d72a <_vfiprintf_r+0x106>
    d7e6:	9905      	ldr	r1, [sp, #20]
    d7e8:	1d08      	adds	r0, r1, #4
    d7ea:	6809      	ldr	r1, [r1, #0]
    d7ec:	9005      	str	r0, [sp, #20]
    d7ee:	2900      	cmp	r1, #0
    d7f0:	db0e      	blt.n	d810 <_vfiprintf_r+0x1ec>
    d7f2:	60e9      	str	r1, [r5, #12]
    d7f4:	3401      	adds	r4, #1
    d7f6:	7851      	ldrb	r1, [r2, #1]
    d7f8:	e795      	b.n	d726 <_vfiprintf_r+0x102>
    d7fa:	9b05      	ldr	r3, [sp, #20]
    d7fc:	1ca0      	adds	r0, r4, #2
    d7fe:	1d1a      	adds	r2, r3, #4
    d800:	681b      	ldr	r3, [r3, #0]
    d802:	9205      	str	r2, [sp, #20]
    d804:	606b      	str	r3, [r5, #4]
    d806:	2b00      	cmp	r3, #0
    d808:	db23      	blt.n	d852 <_vfiprintf_r+0x22e>
    d80a:	78a1      	ldrb	r1, [r4, #2]
    d80c:	1c04      	adds	r4, r0, #0
    d80e:	e78c      	b.n	d72a <_vfiprintf_r+0x106>
    d810:	4249      	negs	r1, r1
    d812:	60e9      	str	r1, [r5, #12]
    d814:	2102      	movs	r1, #2
    d816:	430b      	orrs	r3, r1
    d818:	602b      	str	r3, [r5, #0]
    d81a:	e7eb      	b.n	d7f4 <_vfiprintf_r+0x1d0>
    d81c:	ab05      	add	r3, sp, #20
    d81e:	9300      	str	r3, [sp, #0]
    d820:	9804      	ldr	r0, [sp, #16]
    d822:	1c29      	adds	r1, r5, #0
    d824:	465a      	mov	r2, fp
    d826:	4b22      	ldr	r3, [pc, #136]	; (d8b0 <_vfiprintf_r+0x28c>)
    d828:	f000 ffd6 	bl	e7d8 <_printf_i>
    d82c:	4682      	mov	sl, r0
    d82e:	4651      	mov	r1, sl
    d830:	3101      	adds	r1, #1
    d832:	d19c      	bne.n	d76e <_vfiprintf_r+0x14a>
    d834:	4659      	mov	r1, fp
    d836:	898b      	ldrh	r3, [r1, #12]
    d838:	065a      	lsls	r2, r3, #25
    d83a:	d5b5      	bpl.n	d7a8 <_vfiprintf_r+0x184>
    d83c:	2001      	movs	r0, #1
    d83e:	4240      	negs	r0, r0
    d840:	e7b3      	b.n	d7aa <_vfiprintf_r+0x186>
    d842:	9804      	ldr	r0, [sp, #16]
    d844:	4659      	mov	r1, fp
    d846:	f000 f8b5 	bl	d9b4 <__swsetup_r>
    d84a:	2800      	cmp	r0, #0
    d84c:	d100      	bne.n	d850 <_vfiprintf_r+0x22c>
    d84e:	e70f      	b.n	d670 <_vfiprintf_r+0x4c>
    d850:	e7f4      	b.n	d83c <_vfiprintf_r+0x218>
    d852:	2301      	movs	r3, #1
    d854:	425b      	negs	r3, r3
    d856:	606b      	str	r3, [r5, #4]
    d858:	e7d7      	b.n	d80a <_vfiprintf_r+0x1e6>
    d85a:	f000 fa47 	bl	dcec <__sinit>
    d85e:	4b0d      	ldr	r3, [pc, #52]	; (d894 <_vfiprintf_r+0x270>)
    d860:	459b      	cmp	fp, r3
    d862:	d000      	beq.n	d866 <_vfiprintf_r+0x242>
    d864:	e6f3      	b.n	d64e <_vfiprintf_r+0x2a>
    d866:	9904      	ldr	r1, [sp, #16]
    d868:	684b      	ldr	r3, [r1, #4]
    d86a:	469b      	mov	fp, r3
    d86c:	e6f7      	b.n	d65e <_vfiprintf_r+0x3a>
    d86e:	9b04      	ldr	r3, [sp, #16]
    d870:	689a      	ldr	r2, [r3, #8]
    d872:	4693      	mov	fp, r2
    d874:	e6f3      	b.n	d65e <_vfiprintf_r+0x3a>
    d876:	9a04      	ldr	r2, [sp, #16]
    d878:	68d1      	ldr	r1, [r2, #12]
    d87a:	468b      	mov	fp, r1
    d87c:	e6ef      	b.n	d65e <_vfiprintf_r+0x3a>
    d87e:	ab05      	add	r3, sp, #20
    d880:	9300      	str	r3, [sp, #0]
    d882:	9804      	ldr	r0, [sp, #16]
    d884:	1c29      	adds	r1, r5, #0
    d886:	465a      	mov	r2, fp
    d888:	4b09      	ldr	r3, [pc, #36]	; (d8b0 <_vfiprintf_r+0x28c>)
    d88a:	e000      	b.n	d88e <_vfiprintf_r+0x26a>
    d88c:	bf00      	nop
    d88e:	4682      	mov	sl, r0
    d890:	e7cd      	b.n	d82e <_vfiprintf_r+0x20a>
    d892:	46c0      	nop			; (mov r8, r8)
    d894:	0000f8f0 	.word	0x0000f8f0
    d898:	0000f8d0 	.word	0x0000f8d0
    d89c:	0000f8b0 	.word	0x0000f8b0
    d8a0:	0000f8a4 	.word	0x0000f8a4
    d8a4:	0000f89c 	.word	0x0000f89c
    d8a8:	0000f8a8 	.word	0x0000f8a8
    d8ac:	00000000 	.word	0x00000000
    d8b0:	0000d5cd 	.word	0x0000d5cd

0000d8b4 <vfiprintf>:
    d8b4:	b538      	push	{r3, r4, r5, lr}
    d8b6:	1c13      	adds	r3, r2, #0
    d8b8:	4a04      	ldr	r2, [pc, #16]	; (d8cc <vfiprintf+0x18>)
    d8ba:	1c05      	adds	r5, r0, #0
    d8bc:	1c0c      	adds	r4, r1, #0
    d8be:	6810      	ldr	r0, [r2, #0]
    d8c0:	1c29      	adds	r1, r5, #0
    d8c2:	1c22      	adds	r2, r4, #0
    d8c4:	f7ff feae 	bl	d624 <_vfiprintf_r>
    d8c8:	bd38      	pop	{r3, r4, r5, pc}
    d8ca:	46c0      	nop			; (mov r8, r8)
    d8cc:	2000003c 	.word	0x2000003c

0000d8d0 <__swbuf_r>:
    d8d0:	b570      	push	{r4, r5, r6, lr}
    d8d2:	1c05      	adds	r5, r0, #0
    d8d4:	1c0e      	adds	r6, r1, #0
    d8d6:	1c14      	adds	r4, r2, #0
    d8d8:	2800      	cmp	r0, #0
    d8da:	d002      	beq.n	d8e2 <__swbuf_r+0x12>
    d8dc:	6981      	ldr	r1, [r0, #24]
    d8de:	2900      	cmp	r1, #0
    d8e0:	d047      	beq.n	d972 <__swbuf_r+0xa2>
    d8e2:	4b2b      	ldr	r3, [pc, #172]	; (d990 <__swbuf_r+0xc0>)
    d8e4:	429c      	cmp	r4, r3
    d8e6:	d049      	beq.n	d97c <__swbuf_r+0xac>
    d8e8:	4b2a      	ldr	r3, [pc, #168]	; (d994 <__swbuf_r+0xc4>)
    d8ea:	429c      	cmp	r4, r3
    d8ec:	d048      	beq.n	d980 <__swbuf_r+0xb0>
    d8ee:	4b2a      	ldr	r3, [pc, #168]	; (d998 <__swbuf_r+0xc8>)
    d8f0:	429c      	cmp	r4, r3
    d8f2:	d047      	beq.n	d984 <__swbuf_r+0xb4>
    d8f4:	69a2      	ldr	r2, [r4, #24]
    d8f6:	89a3      	ldrh	r3, [r4, #12]
    d8f8:	60a2      	str	r2, [r4, #8]
    d8fa:	0719      	lsls	r1, r3, #28
    d8fc:	d522      	bpl.n	d944 <__swbuf_r+0x74>
    d8fe:	6922      	ldr	r2, [r4, #16]
    d900:	2a00      	cmp	r2, #0
    d902:	d01f      	beq.n	d944 <__swbuf_r+0x74>
    d904:	23ff      	movs	r3, #255	; 0xff
    d906:	401e      	ands	r6, r3
    d908:	6961      	ldr	r1, [r4, #20]
    d90a:	6823      	ldr	r3, [r4, #0]
    d90c:	1a9a      	subs	r2, r3, r2
    d90e:	428a      	cmp	r2, r1
    d910:	da26      	bge.n	d960 <__swbuf_r+0x90>
    d912:	3201      	adds	r2, #1
    d914:	68a1      	ldr	r1, [r4, #8]
    d916:	3901      	subs	r1, #1
    d918:	60a1      	str	r1, [r4, #8]
    d91a:	1c59      	adds	r1, r3, #1
    d91c:	6021      	str	r1, [r4, #0]
    d91e:	701e      	strb	r6, [r3, #0]
    d920:	6963      	ldr	r3, [r4, #20]
    d922:	4293      	cmp	r3, r2
    d924:	d006      	beq.n	d934 <__swbuf_r+0x64>
    d926:	89a3      	ldrh	r3, [r4, #12]
    d928:	1c30      	adds	r0, r6, #0
    d92a:	07d9      	lsls	r1, r3, #31
    d92c:	d501      	bpl.n	d932 <__swbuf_r+0x62>
    d92e:	2e0a      	cmp	r6, #10
    d930:	d000      	beq.n	d934 <__swbuf_r+0x64>
    d932:	bd70      	pop	{r4, r5, r6, pc}
    d934:	1c28      	adds	r0, r5, #0
    d936:	1c21      	adds	r1, r4, #0
    d938:	f000 f954 	bl	dbe4 <_fflush_r>
    d93c:	2800      	cmp	r0, #0
    d93e:	d123      	bne.n	d988 <__swbuf_r+0xb8>
    d940:	1c30      	adds	r0, r6, #0
    d942:	e7f6      	b.n	d932 <__swbuf_r+0x62>
    d944:	1c28      	adds	r0, r5, #0
    d946:	1c21      	adds	r1, r4, #0
    d948:	f000 f834 	bl	d9b4 <__swsetup_r>
    d94c:	2800      	cmp	r0, #0
    d94e:	d11b      	bne.n	d988 <__swbuf_r+0xb8>
    d950:	23ff      	movs	r3, #255	; 0xff
    d952:	6922      	ldr	r2, [r4, #16]
    d954:	401e      	ands	r6, r3
    d956:	6961      	ldr	r1, [r4, #20]
    d958:	6823      	ldr	r3, [r4, #0]
    d95a:	1a9a      	subs	r2, r3, r2
    d95c:	428a      	cmp	r2, r1
    d95e:	dbd8      	blt.n	d912 <__swbuf_r+0x42>
    d960:	1c28      	adds	r0, r5, #0
    d962:	1c21      	adds	r1, r4, #0
    d964:	f000 f93e 	bl	dbe4 <_fflush_r>
    d968:	2800      	cmp	r0, #0
    d96a:	d10d      	bne.n	d988 <__swbuf_r+0xb8>
    d96c:	6823      	ldr	r3, [r4, #0]
    d96e:	2201      	movs	r2, #1
    d970:	e7d0      	b.n	d914 <__swbuf_r+0x44>
    d972:	f000 f9bb 	bl	dcec <__sinit>
    d976:	4b06      	ldr	r3, [pc, #24]	; (d990 <__swbuf_r+0xc0>)
    d978:	429c      	cmp	r4, r3
    d97a:	d1b5      	bne.n	d8e8 <__swbuf_r+0x18>
    d97c:	686c      	ldr	r4, [r5, #4]
    d97e:	e7b9      	b.n	d8f4 <__swbuf_r+0x24>
    d980:	68ac      	ldr	r4, [r5, #8]
    d982:	e7b7      	b.n	d8f4 <__swbuf_r+0x24>
    d984:	68ec      	ldr	r4, [r5, #12]
    d986:	e7b5      	b.n	d8f4 <__swbuf_r+0x24>
    d988:	2001      	movs	r0, #1
    d98a:	4240      	negs	r0, r0
    d98c:	e7d1      	b.n	d932 <__swbuf_r+0x62>
    d98e:	46c0      	nop			; (mov r8, r8)
    d990:	0000f8f0 	.word	0x0000f8f0
    d994:	0000f8d0 	.word	0x0000f8d0
    d998:	0000f8b0 	.word	0x0000f8b0

0000d99c <__swbuf>:
    d99c:	b508      	push	{r3, lr}
    d99e:	1c0a      	adds	r2, r1, #0
    d9a0:	4903      	ldr	r1, [pc, #12]	; (d9b0 <__swbuf+0x14>)
    d9a2:	1c03      	adds	r3, r0, #0
    d9a4:	6808      	ldr	r0, [r1, #0]
    d9a6:	1c19      	adds	r1, r3, #0
    d9a8:	f7ff ff92 	bl	d8d0 <__swbuf_r>
    d9ac:	bd08      	pop	{r3, pc}
    d9ae:	46c0      	nop			; (mov r8, r8)
    d9b0:	2000003c 	.word	0x2000003c

0000d9b4 <__swsetup_r>:
    d9b4:	4b3b      	ldr	r3, [pc, #236]	; (daa4 <__swsetup_r+0xf0>)
    d9b6:	b570      	push	{r4, r5, r6, lr}
    d9b8:	681d      	ldr	r5, [r3, #0]
    d9ba:	1c06      	adds	r6, r0, #0
    d9bc:	1c0c      	adds	r4, r1, #0
    d9be:	2d00      	cmp	r5, #0
    d9c0:	d002      	beq.n	d9c8 <__swsetup_r+0x14>
    d9c2:	69a8      	ldr	r0, [r5, #24]
    d9c4:	2800      	cmp	r0, #0
    d9c6:	d044      	beq.n	da52 <__swsetup_r+0x9e>
    d9c8:	4b37      	ldr	r3, [pc, #220]	; (daa8 <__swsetup_r+0xf4>)
    d9ca:	429c      	cmp	r4, r3
    d9cc:	d047      	beq.n	da5e <__swsetup_r+0xaa>
    d9ce:	4b37      	ldr	r3, [pc, #220]	; (daac <__swsetup_r+0xf8>)
    d9d0:	429c      	cmp	r4, r3
    d9d2:	d05a      	beq.n	da8a <__swsetup_r+0xd6>
    d9d4:	4b36      	ldr	r3, [pc, #216]	; (dab0 <__swsetup_r+0xfc>)
    d9d6:	429c      	cmp	r4, r3
    d9d8:	d059      	beq.n	da8e <__swsetup_r+0xda>
    d9da:	89a5      	ldrh	r5, [r4, #12]
    d9dc:	b2ab      	uxth	r3, r5
    d9de:	0719      	lsls	r1, r3, #28
    d9e0:	d50d      	bpl.n	d9fe <__swsetup_r+0x4a>
    d9e2:	6922      	ldr	r2, [r4, #16]
    d9e4:	2a00      	cmp	r2, #0
    d9e6:	d015      	beq.n	da14 <__swsetup_r+0x60>
    d9e8:	07d9      	lsls	r1, r3, #31
    d9ea:	d521      	bpl.n	da30 <__swsetup_r+0x7c>
    d9ec:	6960      	ldr	r0, [r4, #20]
    d9ee:	2300      	movs	r3, #0
    d9f0:	60a3      	str	r3, [r4, #8]
    d9f2:	4243      	negs	r3, r0
    d9f4:	61a3      	str	r3, [r4, #24]
    d9f6:	2000      	movs	r0, #0
    d9f8:	2a00      	cmp	r2, #0
    d9fa:	d021      	beq.n	da40 <__swsetup_r+0x8c>
    d9fc:	bd70      	pop	{r4, r5, r6, pc}
    d9fe:	06da      	lsls	r2, r3, #27
    da00:	d547      	bpl.n	da92 <__swsetup_r+0xde>
    da02:	0758      	lsls	r0, r3, #29
    da04:	d42d      	bmi.n	da62 <__swsetup_r+0xae>
    da06:	6922      	ldr	r2, [r4, #16]
    da08:	2308      	movs	r3, #8
    da0a:	431d      	orrs	r5, r3
    da0c:	81a5      	strh	r5, [r4, #12]
    da0e:	b2ab      	uxth	r3, r5
    da10:	2a00      	cmp	r2, #0
    da12:	d1e9      	bne.n	d9e8 <__swsetup_r+0x34>
    da14:	20a0      	movs	r0, #160	; 0xa0
    da16:	0080      	lsls	r0, r0, #2
    da18:	2180      	movs	r1, #128	; 0x80
    da1a:	4018      	ands	r0, r3
    da1c:	0089      	lsls	r1, r1, #2
    da1e:	4288      	cmp	r0, r1
    da20:	d0e2      	beq.n	d9e8 <__swsetup_r+0x34>
    da22:	1c30      	adds	r0, r6, #0
    da24:	1c21      	adds	r1, r4, #0
    da26:	f000 fc27 	bl	e278 <__smakebuf_r>
    da2a:	89a3      	ldrh	r3, [r4, #12]
    da2c:	6922      	ldr	r2, [r4, #16]
    da2e:	e7db      	b.n	d9e8 <__swsetup_r+0x34>
    da30:	2100      	movs	r1, #0
    da32:	0798      	lsls	r0, r3, #30
    da34:	d400      	bmi.n	da38 <__swsetup_r+0x84>
    da36:	6961      	ldr	r1, [r4, #20]
    da38:	60a1      	str	r1, [r4, #8]
    da3a:	2000      	movs	r0, #0
    da3c:	2a00      	cmp	r2, #0
    da3e:	d1dd      	bne.n	d9fc <__swsetup_r+0x48>
    da40:	89a3      	ldrh	r3, [r4, #12]
    da42:	0619      	lsls	r1, r3, #24
    da44:	d5da      	bpl.n	d9fc <__swsetup_r+0x48>
    da46:	2240      	movs	r2, #64	; 0x40
    da48:	4313      	orrs	r3, r2
    da4a:	2001      	movs	r0, #1
    da4c:	81a3      	strh	r3, [r4, #12]
    da4e:	4240      	negs	r0, r0
    da50:	e7d4      	b.n	d9fc <__swsetup_r+0x48>
    da52:	1c28      	adds	r0, r5, #0
    da54:	f000 f94a 	bl	dcec <__sinit>
    da58:	4b13      	ldr	r3, [pc, #76]	; (daa8 <__swsetup_r+0xf4>)
    da5a:	429c      	cmp	r4, r3
    da5c:	d1b7      	bne.n	d9ce <__swsetup_r+0x1a>
    da5e:	686c      	ldr	r4, [r5, #4]
    da60:	e7bb      	b.n	d9da <__swsetup_r+0x26>
    da62:	6b61      	ldr	r1, [r4, #52]	; 0x34
    da64:	2900      	cmp	r1, #0
    da66:	d009      	beq.n	da7c <__swsetup_r+0xc8>
    da68:	1c23      	adds	r3, r4, #0
    da6a:	3344      	adds	r3, #68	; 0x44
    da6c:	4299      	cmp	r1, r3
    da6e:	d003      	beq.n	da78 <__swsetup_r+0xc4>
    da70:	1c30      	adds	r0, r6, #0
    da72:	f000 fcfb 	bl	e46c <_free_r>
    da76:	89a5      	ldrh	r5, [r4, #12]
    da78:	2300      	movs	r3, #0
    da7a:	6363      	str	r3, [r4, #52]	; 0x34
    da7c:	2324      	movs	r3, #36	; 0x24
    da7e:	6922      	ldr	r2, [r4, #16]
    da80:	439d      	bics	r5, r3
    da82:	2300      	movs	r3, #0
    da84:	6063      	str	r3, [r4, #4]
    da86:	6022      	str	r2, [r4, #0]
    da88:	e7be      	b.n	da08 <__swsetup_r+0x54>
    da8a:	68ac      	ldr	r4, [r5, #8]
    da8c:	e7a5      	b.n	d9da <__swsetup_r+0x26>
    da8e:	68ec      	ldr	r4, [r5, #12]
    da90:	e7a3      	b.n	d9da <__swsetup_r+0x26>
    da92:	2309      	movs	r3, #9
    da94:	6033      	str	r3, [r6, #0]
    da96:	2340      	movs	r3, #64	; 0x40
    da98:	431d      	orrs	r5, r3
    da9a:	2001      	movs	r0, #1
    da9c:	81a5      	strh	r5, [r4, #12]
    da9e:	4240      	negs	r0, r0
    daa0:	e7ac      	b.n	d9fc <__swsetup_r+0x48>
    daa2:	46c0      	nop			; (mov r8, r8)
    daa4:	2000003c 	.word	0x2000003c
    daa8:	0000f8f0 	.word	0x0000f8f0
    daac:	0000f8d0 	.word	0x0000f8d0
    dab0:	0000f8b0 	.word	0x0000f8b0

0000dab4 <__sflush_r>:
    dab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    dab6:	4647      	mov	r7, r8
    dab8:	b480      	push	{r7}
    daba:	898b      	ldrh	r3, [r1, #12]
    dabc:	4680      	mov	r8, r0
    dabe:	1c0d      	adds	r5, r1, #0
    dac0:	0719      	lsls	r1, r3, #28
    dac2:	d434      	bmi.n	db2e <__sflush_r+0x7a>
    dac4:	686a      	ldr	r2, [r5, #4]
    dac6:	2a00      	cmp	r2, #0
    dac8:	dd52      	ble.n	db70 <__sflush_r+0xbc>
    daca:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    dacc:	2c00      	cmp	r4, #0
    dace:	d02a      	beq.n	db26 <__sflush_r+0x72>
    dad0:	4641      	mov	r1, r8
    dad2:	2200      	movs	r2, #0
    dad4:	680e      	ldr	r6, [r1, #0]
    dad6:	600a      	str	r2, [r1, #0]
    dad8:	04da      	lsls	r2, r3, #19
    dada:	d54d      	bpl.n	db78 <__sflush_r+0xc4>
    dadc:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    dade:	075f      	lsls	r7, r3, #29
    dae0:	d506      	bpl.n	daf0 <__sflush_r+0x3c>
    dae2:	6869      	ldr	r1, [r5, #4]
    dae4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    dae6:	1a52      	subs	r2, r2, r1
    dae8:	2b00      	cmp	r3, #0
    daea:	d001      	beq.n	daf0 <__sflush_r+0x3c>
    daec:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    daee:	1bd2      	subs	r2, r2, r7
    daf0:	6a29      	ldr	r1, [r5, #32]
    daf2:	4640      	mov	r0, r8
    daf4:	2300      	movs	r3, #0
    daf6:	47a0      	blx	r4
    daf8:	1c41      	adds	r1, r0, #1
    dafa:	d048      	beq.n	db8e <__sflush_r+0xda>
    dafc:	2300      	movs	r3, #0
    dafe:	606b      	str	r3, [r5, #4]
    db00:	6929      	ldr	r1, [r5, #16]
    db02:	89ab      	ldrh	r3, [r5, #12]
    db04:	6029      	str	r1, [r5, #0]
    db06:	04da      	lsls	r2, r3, #19
    db08:	d44b      	bmi.n	dba2 <__sflush_r+0xee>
    db0a:	6b69      	ldr	r1, [r5, #52]	; 0x34
    db0c:	4643      	mov	r3, r8
    db0e:	601e      	str	r6, [r3, #0]
    db10:	2900      	cmp	r1, #0
    db12:	d008      	beq.n	db26 <__sflush_r+0x72>
    db14:	1c2b      	adds	r3, r5, #0
    db16:	3344      	adds	r3, #68	; 0x44
    db18:	4299      	cmp	r1, r3
    db1a:	d002      	beq.n	db22 <__sflush_r+0x6e>
    db1c:	4640      	mov	r0, r8
    db1e:	f000 fca5 	bl	e46c <_free_r>
    db22:	2300      	movs	r3, #0
    db24:	636b      	str	r3, [r5, #52]	; 0x34
    db26:	2000      	movs	r0, #0
    db28:	bc04      	pop	{r2}
    db2a:	4690      	mov	r8, r2
    db2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    db2e:	692e      	ldr	r6, [r5, #16]
    db30:	2e00      	cmp	r6, #0
    db32:	d0f8      	beq.n	db26 <__sflush_r+0x72>
    db34:	682f      	ldr	r7, [r5, #0]
    db36:	2200      	movs	r2, #0
    db38:	1bbc      	subs	r4, r7, r6
    db3a:	602e      	str	r6, [r5, #0]
    db3c:	0799      	lsls	r1, r3, #30
    db3e:	d100      	bne.n	db42 <__sflush_r+0x8e>
    db40:	696a      	ldr	r2, [r5, #20]
    db42:	60aa      	str	r2, [r5, #8]
    db44:	2c00      	cmp	r4, #0
    db46:	dc04      	bgt.n	db52 <__sflush_r+0x9e>
    db48:	e7ed      	b.n	db26 <__sflush_r+0x72>
    db4a:	1836      	adds	r6, r6, r0
    db4c:	1a24      	subs	r4, r4, r0
    db4e:	2c00      	cmp	r4, #0
    db50:	dde9      	ble.n	db26 <__sflush_r+0x72>
    db52:	4640      	mov	r0, r8
    db54:	6a29      	ldr	r1, [r5, #32]
    db56:	1c32      	adds	r2, r6, #0
    db58:	1c23      	adds	r3, r4, #0
    db5a:	6aaf      	ldr	r7, [r5, #40]	; 0x28
    db5c:	47b8      	blx	r7
    db5e:	2800      	cmp	r0, #0
    db60:	dcf3      	bgt.n	db4a <__sflush_r+0x96>
    db62:	89aa      	ldrh	r2, [r5, #12]
    db64:	2340      	movs	r3, #64	; 0x40
    db66:	4313      	orrs	r3, r2
    db68:	2001      	movs	r0, #1
    db6a:	81ab      	strh	r3, [r5, #12]
    db6c:	4240      	negs	r0, r0
    db6e:	e7db      	b.n	db28 <__sflush_r+0x74>
    db70:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    db72:	2f00      	cmp	r7, #0
    db74:	dca9      	bgt.n	daca <__sflush_r+0x16>
    db76:	e7d6      	b.n	db26 <__sflush_r+0x72>
    db78:	2200      	movs	r2, #0
    db7a:	4640      	mov	r0, r8
    db7c:	6a29      	ldr	r1, [r5, #32]
    db7e:	2301      	movs	r3, #1
    db80:	47a0      	blx	r4
    db82:	1c02      	adds	r2, r0, #0
    db84:	1c43      	adds	r3, r0, #1
    db86:	d017      	beq.n	dbb8 <__sflush_r+0x104>
    db88:	89ab      	ldrh	r3, [r5, #12]
    db8a:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    db8c:	e7a7      	b.n	dade <__sflush_r+0x2a>
    db8e:	4642      	mov	r2, r8
    db90:	6813      	ldr	r3, [r2, #0]
    db92:	2b00      	cmp	r3, #0
    db94:	d107      	bne.n	dba6 <__sflush_r+0xf2>
    db96:	606b      	str	r3, [r5, #4]
    db98:	692f      	ldr	r7, [r5, #16]
    db9a:	89ab      	ldrh	r3, [r5, #12]
    db9c:	602f      	str	r7, [r5, #0]
    db9e:	04d9      	lsls	r1, r3, #19
    dba0:	d5b3      	bpl.n	db0a <__sflush_r+0x56>
    dba2:	6568      	str	r0, [r5, #84]	; 0x54
    dba4:	e7b1      	b.n	db0a <__sflush_r+0x56>
    dba6:	2b1d      	cmp	r3, #29
    dba8:	d001      	beq.n	dbae <__sflush_r+0xfa>
    dbaa:	2b16      	cmp	r3, #22
    dbac:	d115      	bne.n	dbda <__sflush_r+0x126>
    dbae:	2300      	movs	r3, #0
    dbb0:	606b      	str	r3, [r5, #4]
    dbb2:	692b      	ldr	r3, [r5, #16]
    dbb4:	602b      	str	r3, [r5, #0]
    dbb6:	e7a8      	b.n	db0a <__sflush_r+0x56>
    dbb8:	4647      	mov	r7, r8
    dbba:	683b      	ldr	r3, [r7, #0]
    dbbc:	2b00      	cmp	r3, #0
    dbbe:	d0e3      	beq.n	db88 <__sflush_r+0xd4>
    dbc0:	2b1d      	cmp	r3, #29
    dbc2:	d006      	beq.n	dbd2 <__sflush_r+0x11e>
    dbc4:	2b16      	cmp	r3, #22
    dbc6:	d004      	beq.n	dbd2 <__sflush_r+0x11e>
    dbc8:	89a9      	ldrh	r1, [r5, #12]
    dbca:	2340      	movs	r3, #64	; 0x40
    dbcc:	430b      	orrs	r3, r1
    dbce:	81ab      	strh	r3, [r5, #12]
    dbd0:	e7aa      	b.n	db28 <__sflush_r+0x74>
    dbd2:	4641      	mov	r1, r8
    dbd4:	600e      	str	r6, [r1, #0]
    dbd6:	2000      	movs	r0, #0
    dbd8:	e7a6      	b.n	db28 <__sflush_r+0x74>
    dbda:	89aa      	ldrh	r2, [r5, #12]
    dbdc:	2340      	movs	r3, #64	; 0x40
    dbde:	4313      	orrs	r3, r2
    dbe0:	81ab      	strh	r3, [r5, #12]
    dbe2:	e7a1      	b.n	db28 <__sflush_r+0x74>

0000dbe4 <_fflush_r>:
    dbe4:	690a      	ldr	r2, [r1, #16]
    dbe6:	b538      	push	{r3, r4, r5, lr}
    dbe8:	1c05      	adds	r5, r0, #0
    dbea:	1c0c      	adds	r4, r1, #0
    dbec:	2a00      	cmp	r2, #0
    dbee:	d011      	beq.n	dc14 <_fflush_r+0x30>
    dbf0:	2800      	cmp	r0, #0
    dbf2:	d002      	beq.n	dbfa <_fflush_r+0x16>
    dbf4:	6983      	ldr	r3, [r0, #24]
    dbf6:	2b00      	cmp	r3, #0
    dbf8:	d013      	beq.n	dc22 <_fflush_r+0x3e>
    dbfa:	4b0f      	ldr	r3, [pc, #60]	; (dc38 <_fflush_r+0x54>)
    dbfc:	429c      	cmp	r4, r3
    dbfe:	d015      	beq.n	dc2c <_fflush_r+0x48>
    dc00:	4b0e      	ldr	r3, [pc, #56]	; (dc3c <_fflush_r+0x58>)
    dc02:	429c      	cmp	r4, r3
    dc04:	d014      	beq.n	dc30 <_fflush_r+0x4c>
    dc06:	4b0e      	ldr	r3, [pc, #56]	; (dc40 <_fflush_r+0x5c>)
    dc08:	429c      	cmp	r4, r3
    dc0a:	d013      	beq.n	dc34 <_fflush_r+0x50>
    dc0c:	220c      	movs	r2, #12
    dc0e:	5ea3      	ldrsh	r3, [r4, r2]
    dc10:	2b00      	cmp	r3, #0
    dc12:	d101      	bne.n	dc18 <_fflush_r+0x34>
    dc14:	2000      	movs	r0, #0
    dc16:	bd38      	pop	{r3, r4, r5, pc}
    dc18:	1c28      	adds	r0, r5, #0
    dc1a:	1c21      	adds	r1, r4, #0
    dc1c:	f7ff ff4a 	bl	dab4 <__sflush_r>
    dc20:	e7f9      	b.n	dc16 <_fflush_r+0x32>
    dc22:	f000 f863 	bl	dcec <__sinit>
    dc26:	4b04      	ldr	r3, [pc, #16]	; (dc38 <_fflush_r+0x54>)
    dc28:	429c      	cmp	r4, r3
    dc2a:	d1e9      	bne.n	dc00 <_fflush_r+0x1c>
    dc2c:	686c      	ldr	r4, [r5, #4]
    dc2e:	e7ed      	b.n	dc0c <_fflush_r+0x28>
    dc30:	68ac      	ldr	r4, [r5, #8]
    dc32:	e7eb      	b.n	dc0c <_fflush_r+0x28>
    dc34:	68ec      	ldr	r4, [r5, #12]
    dc36:	e7e9      	b.n	dc0c <_fflush_r+0x28>
    dc38:	0000f8f0 	.word	0x0000f8f0
    dc3c:	0000f8d0 	.word	0x0000f8d0
    dc40:	0000f8b0 	.word	0x0000f8b0

0000dc44 <fflush>:
    dc44:	b508      	push	{r3, lr}
    dc46:	1e01      	subs	r1, r0, #0
    dc48:	d004      	beq.n	dc54 <fflush+0x10>
    dc4a:	4b05      	ldr	r3, [pc, #20]	; (dc60 <fflush+0x1c>)
    dc4c:	6818      	ldr	r0, [r3, #0]
    dc4e:	f7ff ffc9 	bl	dbe4 <_fflush_r>
    dc52:	bd08      	pop	{r3, pc}
    dc54:	4b03      	ldr	r3, [pc, #12]	; (dc64 <fflush+0x20>)
    dc56:	4904      	ldr	r1, [pc, #16]	; (dc68 <fflush+0x24>)
    dc58:	6818      	ldr	r0, [r3, #0]
    dc5a:	f000 fae7 	bl	e22c <_fwalk_reent>
    dc5e:	e7f8      	b.n	dc52 <fflush+0xe>
    dc60:	2000003c 	.word	0x2000003c
    dc64:	0000f894 	.word	0x0000f894
    dc68:	0000dbe5 	.word	0x0000dbe5

0000dc6c <__fp_lock>:
    dc6c:	2000      	movs	r0, #0
    dc6e:	4770      	bx	lr

0000dc70 <__fp_unlock>:
    dc70:	2000      	movs	r0, #0
    dc72:	4770      	bx	lr

0000dc74 <_cleanup_r>:
    dc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc76:	1c06      	adds	r6, r0, #0
    dc78:	3648      	adds	r6, #72	; 0x48
    dc7a:	1c07      	adds	r7, r0, #0
    dc7c:	2e00      	cmp	r6, #0
    dc7e:	d014      	beq.n	dcaa <_cleanup_r+0x36>
    dc80:	6875      	ldr	r5, [r6, #4]
    dc82:	68b4      	ldr	r4, [r6, #8]
    dc84:	3d01      	subs	r5, #1
    dc86:	d40d      	bmi.n	dca4 <_cleanup_r+0x30>
    dc88:	89a3      	ldrh	r3, [r4, #12]
    dc8a:	2b01      	cmp	r3, #1
    dc8c:	d907      	bls.n	dc9e <_cleanup_r+0x2a>
    dc8e:	220e      	movs	r2, #14
    dc90:	5ea3      	ldrsh	r3, [r4, r2]
    dc92:	3301      	adds	r3, #1
    dc94:	d003      	beq.n	dc9e <_cleanup_r+0x2a>
    dc96:	1c38      	adds	r0, r7, #0
    dc98:	1c21      	adds	r1, r4, #0
    dc9a:	f7ff ffa3 	bl	dbe4 <_fflush_r>
    dc9e:	3468      	adds	r4, #104	; 0x68
    dca0:	3d01      	subs	r5, #1
    dca2:	d2f1      	bcs.n	dc88 <_cleanup_r+0x14>
    dca4:	6836      	ldr	r6, [r6, #0]
    dca6:	2e00      	cmp	r6, #0
    dca8:	d1ea      	bne.n	dc80 <_cleanup_r+0xc>
    dcaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000dcac <__sfmoreglue>:
    dcac:	b570      	push	{r4, r5, r6, lr}
    dcae:	1e4b      	subs	r3, r1, #1
    dcb0:	2568      	movs	r5, #104	; 0x68
    dcb2:	435d      	muls	r5, r3
    dcb4:	1c0e      	adds	r6, r1, #0
    dcb6:	1c29      	adds	r1, r5, #0
    dcb8:	3174      	adds	r1, #116	; 0x74
    dcba:	f000 fc1f 	bl	e4fc <_malloc_r>
    dcbe:	1e04      	subs	r4, r0, #0
    dcc0:	d009      	beq.n	dcd6 <__sfmoreglue+0x2a>
    dcc2:	2300      	movs	r3, #0
    dcc4:	6003      	str	r3, [r0, #0]
    dcc6:	6046      	str	r6, [r0, #4]
    dcc8:	1c2a      	adds	r2, r5, #0
    dcca:	300c      	adds	r0, #12
    dccc:	60a0      	str	r0, [r4, #8]
    dcce:	3268      	adds	r2, #104	; 0x68
    dcd0:	2100      	movs	r1, #0
    dcd2:	f7ff f997 	bl	d004 <memset>
    dcd6:	1c20      	adds	r0, r4, #0
    dcd8:	bd70      	pop	{r4, r5, r6, pc}
    dcda:	46c0      	nop			; (mov r8, r8)

0000dcdc <_cleanup>:
    dcdc:	b508      	push	{r3, lr}
    dcde:	4b02      	ldr	r3, [pc, #8]	; (dce8 <_cleanup+0xc>)
    dce0:	6818      	ldr	r0, [r3, #0]
    dce2:	f7ff ffc7 	bl	dc74 <_cleanup_r>
    dce6:	bd08      	pop	{r3, pc}
    dce8:	0000f894 	.word	0x0000f894

0000dcec <__sinit>:
    dcec:	b5f0      	push	{r4, r5, r6, r7, lr}
    dcee:	464d      	mov	r5, r9
    dcf0:	465f      	mov	r7, fp
    dcf2:	4656      	mov	r6, sl
    dcf4:	4644      	mov	r4, r8
    dcf6:	b4f0      	push	{r4, r5, r6, r7}
    dcf8:	6983      	ldr	r3, [r0, #24]
    dcfa:	b083      	sub	sp, #12
    dcfc:	1c05      	adds	r5, r0, #0
    dcfe:	2b00      	cmp	r3, #0
    dd00:	d169      	bne.n	ddd6 <__sinit+0xea>
    dd02:	6483      	str	r3, [r0, #72]	; 0x48
    dd04:	64c3      	str	r3, [r0, #76]	; 0x4c
    dd06:	6503      	str	r3, [r0, #80]	; 0x50
    dd08:	4b38      	ldr	r3, [pc, #224]	; (ddec <__sinit+0x100>)
    dd0a:	4a39      	ldr	r2, [pc, #228]	; (ddf0 <__sinit+0x104>)
    dd0c:	681b      	ldr	r3, [r3, #0]
    dd0e:	6282      	str	r2, [r0, #40]	; 0x28
    dd10:	4298      	cmp	r0, r3
    dd12:	d067      	beq.n	dde4 <__sinit+0xf8>
    dd14:	1c28      	adds	r0, r5, #0
    dd16:	f000 f875 	bl	de04 <__sfp>
    dd1a:	6068      	str	r0, [r5, #4]
    dd1c:	1c28      	adds	r0, r5, #0
    dd1e:	f000 f871 	bl	de04 <__sfp>
    dd22:	60a8      	str	r0, [r5, #8]
    dd24:	1c28      	adds	r0, r5, #0
    dd26:	f000 f86d 	bl	de04 <__sfp>
    dd2a:	686e      	ldr	r6, [r5, #4]
    dd2c:	2400      	movs	r4, #0
    dd2e:	60e8      	str	r0, [r5, #12]
    dd30:	2304      	movs	r3, #4
    dd32:	1c30      	adds	r0, r6, #0
    dd34:	81b3      	strh	r3, [r6, #12]
    dd36:	6034      	str	r4, [r6, #0]
    dd38:	6074      	str	r4, [r6, #4]
    dd3a:	60b4      	str	r4, [r6, #8]
    dd3c:	6674      	str	r4, [r6, #100]	; 0x64
    dd3e:	81f4      	strh	r4, [r6, #14]
    dd40:	6134      	str	r4, [r6, #16]
    dd42:	6174      	str	r4, [r6, #20]
    dd44:	61b4      	str	r4, [r6, #24]
    dd46:	2100      	movs	r1, #0
    dd48:	2208      	movs	r2, #8
    dd4a:	305c      	adds	r0, #92	; 0x5c
    dd4c:	f7ff f95a 	bl	d004 <memset>
    dd50:	4b28      	ldr	r3, [pc, #160]	; (ddf4 <__sinit+0x108>)
    dd52:	4f29      	ldr	r7, [pc, #164]	; (ddf8 <__sinit+0x10c>)
    dd54:	469a      	mov	sl, r3
    dd56:	6273      	str	r3, [r6, #36]	; 0x24
    dd58:	4b28      	ldr	r3, [pc, #160]	; (ddfc <__sinit+0x110>)
    dd5a:	6236      	str	r6, [r6, #32]
    dd5c:	4699      	mov	r9, r3
    dd5e:	62b3      	str	r3, [r6, #40]	; 0x28
    dd60:	4b27      	ldr	r3, [pc, #156]	; (de00 <__sinit+0x114>)
    dd62:	6337      	str	r7, [r6, #48]	; 0x30
    dd64:	62f3      	str	r3, [r6, #44]	; 0x2c
    dd66:	68ae      	ldr	r6, [r5, #8]
    dd68:	4698      	mov	r8, r3
    dd6a:	2309      	movs	r3, #9
    dd6c:	81b3      	strh	r3, [r6, #12]
    dd6e:	1c30      	adds	r0, r6, #0
    dd70:	2301      	movs	r3, #1
    dd72:	81f3      	strh	r3, [r6, #14]
    dd74:	6034      	str	r4, [r6, #0]
    dd76:	6074      	str	r4, [r6, #4]
    dd78:	60b4      	str	r4, [r6, #8]
    dd7a:	6674      	str	r4, [r6, #100]	; 0x64
    dd7c:	6134      	str	r4, [r6, #16]
    dd7e:	6174      	str	r4, [r6, #20]
    dd80:	61b4      	str	r4, [r6, #24]
    dd82:	2100      	movs	r1, #0
    dd84:	2208      	movs	r2, #8
    dd86:	305c      	adds	r0, #92	; 0x5c
    dd88:	469b      	mov	fp, r3
    dd8a:	f7ff f93b 	bl	d004 <memset>
    dd8e:	4653      	mov	r3, sl
    dd90:	6273      	str	r3, [r6, #36]	; 0x24
    dd92:	464b      	mov	r3, r9
    dd94:	62b3      	str	r3, [r6, #40]	; 0x28
    dd96:	4643      	mov	r3, r8
    dd98:	62f3      	str	r3, [r6, #44]	; 0x2c
    dd9a:	6236      	str	r6, [r6, #32]
    dd9c:	6337      	str	r7, [r6, #48]	; 0x30
    dd9e:	68ee      	ldr	r6, [r5, #12]
    dda0:	2312      	movs	r3, #18
    dda2:	81b3      	strh	r3, [r6, #12]
    dda4:	1c30      	adds	r0, r6, #0
    dda6:	2302      	movs	r3, #2
    dda8:	81f3      	strh	r3, [r6, #14]
    ddaa:	6034      	str	r4, [r6, #0]
    ddac:	6074      	str	r4, [r6, #4]
    ddae:	60b4      	str	r4, [r6, #8]
    ddb0:	6674      	str	r4, [r6, #100]	; 0x64
    ddb2:	6134      	str	r4, [r6, #16]
    ddb4:	6174      	str	r4, [r6, #20]
    ddb6:	61b4      	str	r4, [r6, #24]
    ddb8:	305c      	adds	r0, #92	; 0x5c
    ddba:	2100      	movs	r1, #0
    ddbc:	2208      	movs	r2, #8
    ddbe:	f7ff f921 	bl	d004 <memset>
    ddc2:	4653      	mov	r3, sl
    ddc4:	6273      	str	r3, [r6, #36]	; 0x24
    ddc6:	464b      	mov	r3, r9
    ddc8:	62b3      	str	r3, [r6, #40]	; 0x28
    ddca:	4643      	mov	r3, r8
    ddcc:	62f3      	str	r3, [r6, #44]	; 0x2c
    ddce:	465b      	mov	r3, fp
    ddd0:	6236      	str	r6, [r6, #32]
    ddd2:	6337      	str	r7, [r6, #48]	; 0x30
    ddd4:	61ab      	str	r3, [r5, #24]
    ddd6:	b003      	add	sp, #12
    ddd8:	bc3c      	pop	{r2, r3, r4, r5}
    ddda:	4690      	mov	r8, r2
    dddc:	4699      	mov	r9, r3
    ddde:	46a2      	mov	sl, r4
    dde0:	46ab      	mov	fp, r5
    dde2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dde4:	2301      	movs	r3, #1
    dde6:	6183      	str	r3, [r0, #24]
    dde8:	e794      	b.n	dd14 <__sinit+0x28>
    ddea:	46c0      	nop			; (mov r8, r8)
    ddec:	0000f894 	.word	0x0000f894
    ddf0:	0000dc75 	.word	0x0000dc75
    ddf4:	0000e62d 	.word	0x0000e62d
    ddf8:	0000e6bd 	.word	0x0000e6bd
    ddfc:	0000e659 	.word	0x0000e659
    de00:	0000e691 	.word	0x0000e691

0000de04 <__sfp>:
    de04:	4b21      	ldr	r3, [pc, #132]	; (de8c <__sfp+0x88>)
    de06:	b570      	push	{r4, r5, r6, lr}
    de08:	681d      	ldr	r5, [r3, #0]
    de0a:	1c06      	adds	r6, r0, #0
    de0c:	69a9      	ldr	r1, [r5, #24]
    de0e:	2900      	cmp	r1, #0
    de10:	d02a      	beq.n	de68 <__sfp+0x64>
    de12:	3548      	adds	r5, #72	; 0x48
    de14:	686b      	ldr	r3, [r5, #4]
    de16:	68ac      	ldr	r4, [r5, #8]
    de18:	3b01      	subs	r3, #1
    de1a:	d503      	bpl.n	de24 <__sfp+0x20>
    de1c:	e01f      	b.n	de5e <__sfp+0x5a>
    de1e:	3468      	adds	r4, #104	; 0x68
    de20:	3b01      	subs	r3, #1
    de22:	d31c      	bcc.n	de5e <__sfp+0x5a>
    de24:	210c      	movs	r1, #12
    de26:	5e62      	ldrsh	r2, [r4, r1]
    de28:	2a00      	cmp	r2, #0
    de2a:	d1f8      	bne.n	de1e <__sfp+0x1a>
    de2c:	2301      	movs	r3, #1
    de2e:	425b      	negs	r3, r3
    de30:	2500      	movs	r5, #0
    de32:	81e3      	strh	r3, [r4, #14]
    de34:	1c20      	adds	r0, r4, #0
    de36:	2301      	movs	r3, #1
    de38:	81a3      	strh	r3, [r4, #12]
    de3a:	6665      	str	r5, [r4, #100]	; 0x64
    de3c:	6025      	str	r5, [r4, #0]
    de3e:	60a5      	str	r5, [r4, #8]
    de40:	6065      	str	r5, [r4, #4]
    de42:	6125      	str	r5, [r4, #16]
    de44:	6165      	str	r5, [r4, #20]
    de46:	61a5      	str	r5, [r4, #24]
    de48:	305c      	adds	r0, #92	; 0x5c
    de4a:	2100      	movs	r1, #0
    de4c:	2208      	movs	r2, #8
    de4e:	f7ff f8d9 	bl	d004 <memset>
    de52:	6365      	str	r5, [r4, #52]	; 0x34
    de54:	63a5      	str	r5, [r4, #56]	; 0x38
    de56:	64a5      	str	r5, [r4, #72]	; 0x48
    de58:	64e5      	str	r5, [r4, #76]	; 0x4c
    de5a:	1c20      	adds	r0, r4, #0
    de5c:	bd70      	pop	{r4, r5, r6, pc}
    de5e:	682b      	ldr	r3, [r5, #0]
    de60:	2b00      	cmp	r3, #0
    de62:	d005      	beq.n	de70 <__sfp+0x6c>
    de64:	1c1d      	adds	r5, r3, #0
    de66:	e7d5      	b.n	de14 <__sfp+0x10>
    de68:	1c28      	adds	r0, r5, #0
    de6a:	f7ff ff3f 	bl	dcec <__sinit>
    de6e:	e7d0      	b.n	de12 <__sfp+0xe>
    de70:	1c30      	adds	r0, r6, #0
    de72:	2104      	movs	r1, #4
    de74:	f7ff ff1a 	bl	dcac <__sfmoreglue>
    de78:	6028      	str	r0, [r5, #0]
    de7a:	2800      	cmp	r0, #0
    de7c:	d001      	beq.n	de82 <__sfp+0x7e>
    de7e:	1c05      	adds	r5, r0, #0
    de80:	e7c8      	b.n	de14 <__sfp+0x10>
    de82:	230c      	movs	r3, #12
    de84:	6033      	str	r3, [r6, #0]
    de86:	2000      	movs	r0, #0
    de88:	e7e8      	b.n	de5c <__sfp+0x58>
    de8a:	46c0      	nop			; (mov r8, r8)
    de8c:	0000f894 	.word	0x0000f894

0000de90 <__sfp_lock_acquire>:
    de90:	4770      	bx	lr
    de92:	46c0      	nop			; (mov r8, r8)

0000de94 <__sfp_lock_release>:
    de94:	4770      	bx	lr
    de96:	46c0      	nop			; (mov r8, r8)

0000de98 <__sinit_lock_acquire>:
    de98:	4770      	bx	lr
    de9a:	46c0      	nop			; (mov r8, r8)

0000de9c <__sinit_lock_release>:
    de9c:	4770      	bx	lr
    de9e:	46c0      	nop			; (mov r8, r8)

0000dea0 <__fp_lock_all>:
    dea0:	b508      	push	{r3, lr}
    dea2:	4b03      	ldr	r3, [pc, #12]	; (deb0 <__fp_lock_all+0x10>)
    dea4:	4903      	ldr	r1, [pc, #12]	; (deb4 <__fp_lock_all+0x14>)
    dea6:	6818      	ldr	r0, [r3, #0]
    dea8:	f000 f99e 	bl	e1e8 <_fwalk>
    deac:	bd08      	pop	{r3, pc}
    deae:	46c0      	nop			; (mov r8, r8)
    deb0:	2000003c 	.word	0x2000003c
    deb4:	0000dc6d 	.word	0x0000dc6d

0000deb8 <__fp_unlock_all>:
    deb8:	b508      	push	{r3, lr}
    deba:	4b03      	ldr	r3, [pc, #12]	; (dec8 <__fp_unlock_all+0x10>)
    debc:	4903      	ldr	r1, [pc, #12]	; (decc <__fp_unlock_all+0x14>)
    debe:	6818      	ldr	r0, [r3, #0]
    dec0:	f000 f992 	bl	e1e8 <_fwalk>
    dec4:	bd08      	pop	{r3, pc}
    dec6:	46c0      	nop			; (mov r8, r8)
    dec8:	2000003c 	.word	0x2000003c
    decc:	0000dc71 	.word	0x0000dc71

0000ded0 <__sfvwrite_r>:
    ded0:	b5f0      	push	{r4, r5, r6, r7, lr}
    ded2:	4656      	mov	r6, sl
    ded4:	4644      	mov	r4, r8
    ded6:	465f      	mov	r7, fp
    ded8:	464d      	mov	r5, r9
    deda:	b4f0      	push	{r4, r5, r6, r7}
    dedc:	b085      	sub	sp, #20
    dede:	9003      	str	r0, [sp, #12]
    dee0:	6890      	ldr	r0, [r2, #8]
    dee2:	1c0c      	adds	r4, r1, #0
    dee4:	4692      	mov	sl, r2
    dee6:	2800      	cmp	r0, #0
    dee8:	d024      	beq.n	df34 <__sfvwrite_r+0x64>
    deea:	898b      	ldrh	r3, [r1, #12]
    deec:	0719      	lsls	r1, r3, #28
    deee:	d529      	bpl.n	df44 <__sfvwrite_r+0x74>
    def0:	6922      	ldr	r2, [r4, #16]
    def2:	2a00      	cmp	r2, #0
    def4:	d026      	beq.n	df44 <__sfvwrite_r+0x74>
    def6:	4657      	mov	r7, sl
    def8:	683e      	ldr	r6, [r7, #0]
    defa:	46b3      	mov	fp, r6
    defc:	0798      	lsls	r0, r3, #30
    defe:	d52e      	bpl.n	df5e <__sfvwrite_r+0x8e>
    df00:	49b6      	ldr	r1, [pc, #728]	; (e1dc <__sfvwrite_r+0x30c>)
    df02:	2600      	movs	r6, #0
    df04:	2500      	movs	r5, #0
    df06:	4688      	mov	r8, r1
    df08:	2d00      	cmp	r5, #0
    df0a:	d065      	beq.n	dfd8 <__sfvwrite_r+0x108>
    df0c:	6a21      	ldr	r1, [r4, #32]
    df0e:	1e2b      	subs	r3, r5, #0
    df10:	4543      	cmp	r3, r8
    df12:	d900      	bls.n	df16 <__sfvwrite_r+0x46>
    df14:	4bb1      	ldr	r3, [pc, #708]	; (e1dc <__sfvwrite_r+0x30c>)
    df16:	9803      	ldr	r0, [sp, #12]
    df18:	1c32      	adds	r2, r6, #0
    df1a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    df1c:	47b8      	blx	r7
    df1e:	2800      	cmp	r0, #0
    df20:	dc00      	bgt.n	df24 <__sfvwrite_r+0x54>
    df22:	e080      	b.n	e026 <__sfvwrite_r+0x156>
    df24:	4651      	mov	r1, sl
    df26:	6889      	ldr	r1, [r1, #8]
    df28:	1836      	adds	r6, r6, r0
    df2a:	1a2d      	subs	r5, r5, r0
    df2c:	4652      	mov	r2, sl
    df2e:	1a08      	subs	r0, r1, r0
    df30:	6090      	str	r0, [r2, #8]
    df32:	d1e9      	bne.n	df08 <__sfvwrite_r+0x38>
    df34:	2000      	movs	r0, #0
    df36:	b005      	add	sp, #20
    df38:	bc3c      	pop	{r2, r3, r4, r5}
    df3a:	4690      	mov	r8, r2
    df3c:	4699      	mov	r9, r3
    df3e:	46a2      	mov	sl, r4
    df40:	46ab      	mov	fp, r5
    df42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    df44:	9803      	ldr	r0, [sp, #12]
    df46:	1c21      	adds	r1, r4, #0
    df48:	f7ff fd34 	bl	d9b4 <__swsetup_r>
    df4c:	2800      	cmp	r0, #0
    df4e:	d000      	beq.n	df52 <__sfvwrite_r+0x82>
    df50:	e13b      	b.n	e1ca <__sfvwrite_r+0x2fa>
    df52:	4657      	mov	r7, sl
    df54:	683e      	ldr	r6, [r7, #0]
    df56:	89a3      	ldrh	r3, [r4, #12]
    df58:	46b3      	mov	fp, r6
    df5a:	0798      	lsls	r0, r3, #30
    df5c:	d4d0      	bmi.n	df00 <__sfvwrite_r+0x30>
    df5e:	07de      	lsls	r6, r3, #31
    df60:	d568      	bpl.n	e034 <__sfvwrite_r+0x164>
    df62:	2600      	movs	r6, #0
    df64:	2700      	movs	r7, #0
    df66:	9601      	str	r6, [sp, #4]
    df68:	46b1      	mov	r9, r6
    df6a:	2500      	movs	r5, #0
    df6c:	2d00      	cmp	r5, #0
    df6e:	d02a      	beq.n	dfc6 <__sfvwrite_r+0xf6>
    df70:	9e01      	ldr	r6, [sp, #4]
    df72:	2e00      	cmp	r6, #0
    df74:	d100      	bne.n	df78 <__sfvwrite_r+0xa8>
    df76:	e0af      	b.n	e0d8 <__sfvwrite_r+0x208>
    df78:	46b8      	mov	r8, r7
    df7a:	42af      	cmp	r7, r5
    df7c:	d900      	bls.n	df80 <__sfvwrite_r+0xb0>
    df7e:	46a8      	mov	r8, r5
    df80:	6820      	ldr	r0, [r4, #0]
    df82:	6921      	ldr	r1, [r4, #16]
    df84:	4646      	mov	r6, r8
    df86:	68a2      	ldr	r2, [r4, #8]
    df88:	6963      	ldr	r3, [r4, #20]
    df8a:	4288      	cmp	r0, r1
    df8c:	d904      	bls.n	df98 <__sfvwrite_r+0xc8>
    df8e:	18d2      	adds	r2, r2, r3
    df90:	9202      	str	r2, [sp, #8]
    df92:	4590      	cmp	r8, r2
    df94:	dd00      	ble.n	df98 <__sfvwrite_r+0xc8>
    df96:	e0f0      	b.n	e17a <__sfvwrite_r+0x2aa>
    df98:	4598      	cmp	r8, r3
    df9a:	da00      	bge.n	df9e <__sfvwrite_r+0xce>
    df9c:	e080      	b.n	e0a0 <__sfvwrite_r+0x1d0>
    df9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    dfa0:	9803      	ldr	r0, [sp, #12]
    dfa2:	6a21      	ldr	r1, [r4, #32]
    dfa4:	464a      	mov	r2, r9
    dfa6:	47b0      	blx	r6
    dfa8:	1e06      	subs	r6, r0, #0
    dfaa:	dd3c      	ble.n	e026 <__sfvwrite_r+0x156>
    dfac:	1bbf      	subs	r7, r7, r6
    dfae:	d100      	bne.n	dfb2 <__sfvwrite_r+0xe2>
    dfb0:	e085      	b.n	e0be <__sfvwrite_r+0x1ee>
    dfb2:	4650      	mov	r0, sl
    dfb4:	6880      	ldr	r0, [r0, #8]
    dfb6:	44b1      	add	r9, r6
    dfb8:	1bad      	subs	r5, r5, r6
    dfba:	4651      	mov	r1, sl
    dfbc:	1b86      	subs	r6, r0, r6
    dfbe:	608e      	str	r6, [r1, #8]
    dfc0:	d0b8      	beq.n	df34 <__sfvwrite_r+0x64>
    dfc2:	2d00      	cmp	r5, #0
    dfc4:	d1d4      	bne.n	df70 <__sfvwrite_r+0xa0>
    dfc6:	465b      	mov	r3, fp
    dfc8:	2608      	movs	r6, #8
    dfca:	681a      	ldr	r2, [r3, #0]
    dfcc:	44b3      	add	fp, r6
    dfce:	2600      	movs	r6, #0
    dfd0:	4691      	mov	r9, r2
    dfd2:	685d      	ldr	r5, [r3, #4]
    dfd4:	9601      	str	r6, [sp, #4]
    dfd6:	e7c9      	b.n	df6c <__sfvwrite_r+0x9c>
    dfd8:	465a      	mov	r2, fp
    dfda:	2308      	movs	r3, #8
    dfdc:	6816      	ldr	r6, [r2, #0]
    dfde:	6855      	ldr	r5, [r2, #4]
    dfe0:	449b      	add	fp, r3
    dfe2:	e791      	b.n	df08 <__sfvwrite_r+0x38>
    dfe4:	6820      	ldr	r0, [r4, #0]
    dfe6:	6923      	ldr	r3, [r4, #16]
    dfe8:	4298      	cmp	r0, r3
    dfea:	d804      	bhi.n	dff6 <__sfvwrite_r+0x126>
    dfec:	6966      	ldr	r6, [r4, #20]
    dfee:	46b1      	mov	r9, r6
    dff0:	42b5      	cmp	r5, r6
    dff2:	d300      	bcc.n	dff6 <__sfvwrite_r+0x126>
    dff4:	e0ad      	b.n	e152 <__sfvwrite_r+0x282>
    dff6:	46a9      	mov	r9, r5
    dff8:	4545      	cmp	r5, r8
    dffa:	d900      	bls.n	dffe <__sfvwrite_r+0x12e>
    dffc:	46c1      	mov	r9, r8
    dffe:	9901      	ldr	r1, [sp, #4]
    e000:	464a      	mov	r2, r9
    e002:	f000 f9e1 	bl	e3c8 <memmove>
    e006:	6826      	ldr	r6, [r4, #0]
    e008:	68a0      	ldr	r0, [r4, #8]
    e00a:	4649      	mov	r1, r9
    e00c:	1c32      	adds	r2, r6, #0
    e00e:	1a43      	subs	r3, r0, r1
    e010:	444a      	add	r2, r9
    e012:	60a3      	str	r3, [r4, #8]
    e014:	6022      	str	r2, [r4, #0]
    e016:	2b00      	cmp	r3, #0
    e018:	d140      	bne.n	e09c <__sfvwrite_r+0x1cc>
    e01a:	9803      	ldr	r0, [sp, #12]
    e01c:	1c21      	adds	r1, r4, #0
    e01e:	f7ff fde1 	bl	dbe4 <_fflush_r>
    e022:	2800      	cmp	r0, #0
    e024:	d03a      	beq.n	e09c <__sfvwrite_r+0x1cc>
    e026:	89a2      	ldrh	r2, [r4, #12]
    e028:	2340      	movs	r3, #64	; 0x40
    e02a:	4313      	orrs	r3, r2
    e02c:	2001      	movs	r0, #1
    e02e:	81a3      	strh	r3, [r4, #12]
    e030:	4240      	negs	r0, r0
    e032:	e780      	b.n	df36 <__sfvwrite_r+0x66>
    e034:	2600      	movs	r6, #0
    e036:	2500      	movs	r5, #0
    e038:	9601      	str	r6, [sp, #4]
    e03a:	465f      	mov	r7, fp
    e03c:	2d00      	cmp	r5, #0
    e03e:	d028      	beq.n	e092 <__sfvwrite_r+0x1c2>
    e040:	68a0      	ldr	r0, [r4, #8]
    e042:	2180      	movs	r1, #128	; 0x80
    e044:	0089      	lsls	r1, r1, #2
    e046:	4680      	mov	r8, r0
    e048:	420b      	tst	r3, r1
    e04a:	d0cb      	beq.n	dfe4 <__sfvwrite_r+0x114>
    e04c:	4285      	cmp	r5, r0
    e04e:	d33f      	bcc.n	e0d0 <__sfvwrite_r+0x200>
    e050:	2290      	movs	r2, #144	; 0x90
    e052:	00d2      	lsls	r2, r2, #3
    e054:	4213      	tst	r3, r2
    e056:	d14c      	bne.n	e0f2 <__sfvwrite_r+0x222>
    e058:	6820      	ldr	r0, [r4, #0]
    e05a:	46c1      	mov	r9, r8
    e05c:	9901      	ldr	r1, [sp, #4]
    e05e:	464a      	mov	r2, r9
    e060:	f000 f9b2 	bl	e3c8 <memmove>
    e064:	68a0      	ldr	r0, [r4, #8]
    e066:	6822      	ldr	r2, [r4, #0]
    e068:	4641      	mov	r1, r8
    e06a:	1a43      	subs	r3, r0, r1
    e06c:	60a3      	str	r3, [r4, #8]
    e06e:	1c13      	adds	r3, r2, #0
    e070:	444b      	add	r3, r9
    e072:	6023      	str	r3, [r4, #0]
    e074:	1c2a      	adds	r2, r5, #0
    e076:	4650      	mov	r0, sl
    e078:	9e01      	ldr	r6, [sp, #4]
    e07a:	6880      	ldr	r0, [r0, #8]
    e07c:	18b6      	adds	r6, r6, r2
    e07e:	1aad      	subs	r5, r5, r2
    e080:	4651      	mov	r1, sl
    e082:	1a82      	subs	r2, r0, r2
    e084:	9601      	str	r6, [sp, #4]
    e086:	608a      	str	r2, [r1, #8]
    e088:	d100      	bne.n	e08c <__sfvwrite_r+0x1bc>
    e08a:	e753      	b.n	df34 <__sfvwrite_r+0x64>
    e08c:	89a3      	ldrh	r3, [r4, #12]
    e08e:	2d00      	cmp	r5, #0
    e090:	d1d6      	bne.n	e040 <__sfvwrite_r+0x170>
    e092:	683e      	ldr	r6, [r7, #0]
    e094:	687d      	ldr	r5, [r7, #4]
    e096:	9601      	str	r6, [sp, #4]
    e098:	3708      	adds	r7, #8
    e09a:	e7cf      	b.n	e03c <__sfvwrite_r+0x16c>
    e09c:	464a      	mov	r2, r9
    e09e:	e7ea      	b.n	e076 <__sfvwrite_r+0x1a6>
    e0a0:	4649      	mov	r1, r9
    e0a2:	4642      	mov	r2, r8
    e0a4:	f000 f990 	bl	e3c8 <memmove>
    e0a8:	68a0      	ldr	r0, [r4, #8]
    e0aa:	6822      	ldr	r2, [r4, #0]
    e0ac:	4641      	mov	r1, r8
    e0ae:	1a43      	subs	r3, r0, r1
    e0b0:	60a3      	str	r3, [r4, #8]
    e0b2:	1c13      	adds	r3, r2, #0
    e0b4:	4443      	add	r3, r8
    e0b6:	6023      	str	r3, [r4, #0]
    e0b8:	1bbf      	subs	r7, r7, r6
    e0ba:	d000      	beq.n	e0be <__sfvwrite_r+0x1ee>
    e0bc:	e779      	b.n	dfb2 <__sfvwrite_r+0xe2>
    e0be:	9803      	ldr	r0, [sp, #12]
    e0c0:	1c21      	adds	r1, r4, #0
    e0c2:	f7ff fd8f 	bl	dbe4 <_fflush_r>
    e0c6:	2800      	cmp	r0, #0
    e0c8:	d1ad      	bne.n	e026 <__sfvwrite_r+0x156>
    e0ca:	2300      	movs	r3, #0
    e0cc:	9301      	str	r3, [sp, #4]
    e0ce:	e770      	b.n	dfb2 <__sfvwrite_r+0xe2>
    e0d0:	46a8      	mov	r8, r5
    e0d2:	6820      	ldr	r0, [r4, #0]
    e0d4:	46a9      	mov	r9, r5
    e0d6:	e7c1      	b.n	e05c <__sfvwrite_r+0x18c>
    e0d8:	4648      	mov	r0, r9
    e0da:	210a      	movs	r1, #10
    e0dc:	1c2a      	adds	r2, r5, #0
    e0de:	f000 f931 	bl	e344 <memchr>
    e0e2:	2800      	cmp	r0, #0
    e0e4:	d06d      	beq.n	e1c2 <__sfvwrite_r+0x2f2>
    e0e6:	1c47      	adds	r7, r0, #1
    e0e8:	2601      	movs	r6, #1
    e0ea:	4648      	mov	r0, r9
    e0ec:	1a3f      	subs	r7, r7, r0
    e0ee:	9601      	str	r6, [sp, #4]
    e0f0:	e742      	b.n	df78 <__sfvwrite_r+0xa8>
    e0f2:	6962      	ldr	r2, [r4, #20]
    e0f4:	6921      	ldr	r1, [r4, #16]
    e0f6:	0050      	lsls	r0, r2, #1
    e0f8:	1882      	adds	r2, r0, r2
    e0fa:	6826      	ldr	r6, [r4, #0]
    e0fc:	0fd0      	lsrs	r0, r2, #31
    e0fe:	1882      	adds	r2, r0, r2
    e100:	1a76      	subs	r6, r6, r1
    e102:	1052      	asrs	r2, r2, #1
    e104:	4691      	mov	r9, r2
    e106:	1c32      	adds	r2, r6, #0
    e108:	3201      	adds	r2, #1
    e10a:	1952      	adds	r2, r2, r5
    e10c:	46b3      	mov	fp, r6
    e10e:	4591      	cmp	r9, r2
    e110:	d243      	bcs.n	e19a <__sfvwrite_r+0x2ca>
    e112:	4691      	mov	r9, r2
    e114:	0558      	lsls	r0, r3, #21
    e116:	d543      	bpl.n	e1a0 <__sfvwrite_r+0x2d0>
    e118:	9803      	ldr	r0, [sp, #12]
    e11a:	1c11      	adds	r1, r2, #0
    e11c:	f000 f9ee 	bl	e4fc <_malloc_r>
    e120:	4680      	mov	r8, r0
    e122:	2800      	cmp	r0, #0
    e124:	d054      	beq.n	e1d0 <__sfvwrite_r+0x300>
    e126:	465a      	mov	r2, fp
    e128:	6921      	ldr	r1, [r4, #16]
    e12a:	f7fe ff29 	bl	cf80 <memcpy>
    e12e:	89a2      	ldrh	r2, [r4, #12]
    e130:	4b2b      	ldr	r3, [pc, #172]	; (e1e0 <__sfvwrite_r+0x310>)
    e132:	4013      	ands	r3, r2
    e134:	2280      	movs	r2, #128	; 0x80
    e136:	4313      	orrs	r3, r2
    e138:	81a3      	strh	r3, [r4, #12]
    e13a:	4640      	mov	r0, r8
    e13c:	464a      	mov	r2, r9
    e13e:	465e      	mov	r6, fp
    e140:	6120      	str	r0, [r4, #16]
    e142:	1b93      	subs	r3, r2, r6
    e144:	4458      	add	r0, fp
    e146:	6020      	str	r0, [r4, #0]
    e148:	6162      	str	r2, [r4, #20]
    e14a:	46a8      	mov	r8, r5
    e14c:	60a3      	str	r3, [r4, #8]
    e14e:	46a9      	mov	r9, r5
    e150:	e784      	b.n	e05c <__sfvwrite_r+0x18c>
    e152:	4924      	ldr	r1, [pc, #144]	; (e1e4 <__sfvwrite_r+0x314>)
    e154:	1e28      	subs	r0, r5, #0
    e156:	4288      	cmp	r0, r1
    e158:	d900      	bls.n	e15c <__sfvwrite_r+0x28c>
    e15a:	1c08      	adds	r0, r1, #0
    e15c:	4649      	mov	r1, r9
    e15e:	f7fe fe67 	bl	ce30 <__aeabi_idiv>
    e162:	464b      	mov	r3, r9
    e164:	4343      	muls	r3, r0
    e166:	6a21      	ldr	r1, [r4, #32]
    e168:	9803      	ldr	r0, [sp, #12]
    e16a:	9a01      	ldr	r2, [sp, #4]
    e16c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    e16e:	47b0      	blx	r6
    e170:	2800      	cmp	r0, #0
    e172:	dc00      	bgt.n	e176 <__sfvwrite_r+0x2a6>
    e174:	e757      	b.n	e026 <__sfvwrite_r+0x156>
    e176:	1c02      	adds	r2, r0, #0
    e178:	e77d      	b.n	e076 <__sfvwrite_r+0x1a6>
    e17a:	4649      	mov	r1, r9
    e17c:	f000 f924 	bl	e3c8 <memmove>
    e180:	6822      	ldr	r2, [r4, #0]
    e182:	9e02      	ldr	r6, [sp, #8]
    e184:	9803      	ldr	r0, [sp, #12]
    e186:	1993      	adds	r3, r2, r6
    e188:	6023      	str	r3, [r4, #0]
    e18a:	1c21      	adds	r1, r4, #0
    e18c:	f7ff fd2a 	bl	dbe4 <_fflush_r>
    e190:	2800      	cmp	r0, #0
    e192:	d000      	beq.n	e196 <__sfvwrite_r+0x2c6>
    e194:	e747      	b.n	e026 <__sfvwrite_r+0x156>
    e196:	9e02      	ldr	r6, [sp, #8]
    e198:	e708      	b.n	dfac <__sfvwrite_r+0xdc>
    e19a:	464a      	mov	r2, r9
    e19c:	0558      	lsls	r0, r3, #21
    e19e:	d4bb      	bmi.n	e118 <__sfvwrite_r+0x248>
    e1a0:	9803      	ldr	r0, [sp, #12]
    e1a2:	f000 fa07 	bl	e5b4 <_realloc_r>
    e1a6:	4680      	mov	r8, r0
    e1a8:	2800      	cmp	r0, #0
    e1aa:	d1c6      	bne.n	e13a <__sfvwrite_r+0x26a>
    e1ac:	9803      	ldr	r0, [sp, #12]
    e1ae:	6921      	ldr	r1, [r4, #16]
    e1b0:	f000 f95c 	bl	e46c <_free_r>
    e1b4:	89a2      	ldrh	r2, [r4, #12]
    e1b6:	2380      	movs	r3, #128	; 0x80
    e1b8:	9f03      	ldr	r7, [sp, #12]
    e1ba:	439a      	bics	r2, r3
    e1bc:	230c      	movs	r3, #12
    e1be:	603b      	str	r3, [r7, #0]
    e1c0:	e732      	b.n	e028 <__sfvwrite_r+0x158>
    e1c2:	2601      	movs	r6, #1
    e1c4:	1c6f      	adds	r7, r5, #1
    e1c6:	9601      	str	r6, [sp, #4]
    e1c8:	e6d6      	b.n	df78 <__sfvwrite_r+0xa8>
    e1ca:	2001      	movs	r0, #1
    e1cc:	4240      	negs	r0, r0
    e1ce:	e6b2      	b.n	df36 <__sfvwrite_r+0x66>
    e1d0:	9e03      	ldr	r6, [sp, #12]
    e1d2:	230c      	movs	r3, #12
    e1d4:	6033      	str	r3, [r6, #0]
    e1d6:	89a2      	ldrh	r2, [r4, #12]
    e1d8:	e726      	b.n	e028 <__sfvwrite_r+0x158>
    e1da:	46c0      	nop			; (mov r8, r8)
    e1dc:	7ffffc00 	.word	0x7ffffc00
    e1e0:	fffffb7f 	.word	0xfffffb7f
    e1e4:	7fffffff 	.word	0x7fffffff

0000e1e8 <_fwalk>:
    e1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1ea:	4647      	mov	r7, r8
    e1ec:	b480      	push	{r7}
    e1ee:	1c07      	adds	r7, r0, #0
    e1f0:	3748      	adds	r7, #72	; 0x48
    e1f2:	4688      	mov	r8, r1
    e1f4:	2600      	movs	r6, #0
    e1f6:	2f00      	cmp	r7, #0
    e1f8:	d013      	beq.n	e222 <_fwalk+0x3a>
    e1fa:	687d      	ldr	r5, [r7, #4]
    e1fc:	68bc      	ldr	r4, [r7, #8]
    e1fe:	3d01      	subs	r5, #1
    e200:	d40c      	bmi.n	e21c <_fwalk+0x34>
    e202:	89a3      	ldrh	r3, [r4, #12]
    e204:	2b01      	cmp	r3, #1
    e206:	d906      	bls.n	e216 <_fwalk+0x2e>
    e208:	220e      	movs	r2, #14
    e20a:	5ea3      	ldrsh	r3, [r4, r2]
    e20c:	3301      	adds	r3, #1
    e20e:	d002      	beq.n	e216 <_fwalk+0x2e>
    e210:	1c20      	adds	r0, r4, #0
    e212:	47c0      	blx	r8
    e214:	4306      	orrs	r6, r0
    e216:	3468      	adds	r4, #104	; 0x68
    e218:	3d01      	subs	r5, #1
    e21a:	d2f2      	bcs.n	e202 <_fwalk+0x1a>
    e21c:	683f      	ldr	r7, [r7, #0]
    e21e:	2f00      	cmp	r7, #0
    e220:	d1eb      	bne.n	e1fa <_fwalk+0x12>
    e222:	1c30      	adds	r0, r6, #0
    e224:	bc04      	pop	{r2}
    e226:	4690      	mov	r8, r2
    e228:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e22a:	46c0      	nop			; (mov r8, r8)

0000e22c <_fwalk_reent>:
    e22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e22e:	464f      	mov	r7, r9
    e230:	4646      	mov	r6, r8
    e232:	b4c0      	push	{r6, r7}
    e234:	1c06      	adds	r6, r0, #0
    e236:	3648      	adds	r6, #72	; 0x48
    e238:	4680      	mov	r8, r0
    e23a:	4689      	mov	r9, r1
    e23c:	2700      	movs	r7, #0
    e23e:	2e00      	cmp	r6, #0
    e240:	d014      	beq.n	e26c <_fwalk_reent+0x40>
    e242:	6875      	ldr	r5, [r6, #4]
    e244:	68b4      	ldr	r4, [r6, #8]
    e246:	3d01      	subs	r5, #1
    e248:	d40d      	bmi.n	e266 <_fwalk_reent+0x3a>
    e24a:	89a3      	ldrh	r3, [r4, #12]
    e24c:	2b01      	cmp	r3, #1
    e24e:	d907      	bls.n	e260 <_fwalk_reent+0x34>
    e250:	220e      	movs	r2, #14
    e252:	5ea3      	ldrsh	r3, [r4, r2]
    e254:	3301      	adds	r3, #1
    e256:	d003      	beq.n	e260 <_fwalk_reent+0x34>
    e258:	4640      	mov	r0, r8
    e25a:	1c21      	adds	r1, r4, #0
    e25c:	47c8      	blx	r9
    e25e:	4307      	orrs	r7, r0
    e260:	3468      	adds	r4, #104	; 0x68
    e262:	3d01      	subs	r5, #1
    e264:	d2f1      	bcs.n	e24a <_fwalk_reent+0x1e>
    e266:	6836      	ldr	r6, [r6, #0]
    e268:	2e00      	cmp	r6, #0
    e26a:	d1ea      	bne.n	e242 <_fwalk_reent+0x16>
    e26c:	1c38      	adds	r0, r7, #0
    e26e:	bc0c      	pop	{r2, r3}
    e270:	4690      	mov	r8, r2
    e272:	4699      	mov	r9, r3
    e274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e276:	46c0      	nop			; (mov r8, r8)

0000e278 <__smakebuf_r>:
    e278:	b5f0      	push	{r4, r5, r6, r7, lr}
    e27a:	898b      	ldrh	r3, [r1, #12]
    e27c:	b091      	sub	sp, #68	; 0x44
    e27e:	1c05      	adds	r5, r0, #0
    e280:	1c0c      	adds	r4, r1, #0
    e282:	079a      	lsls	r2, r3, #30
    e284:	d433      	bmi.n	e2ee <__smakebuf_r+0x76>
    e286:	220e      	movs	r2, #14
    e288:	5e89      	ldrsh	r1, [r1, r2]
    e28a:	2900      	cmp	r1, #0
    e28c:	db22      	blt.n	e2d4 <__smakebuf_r+0x5c>
    e28e:	aa01      	add	r2, sp, #4
    e290:	f000 fc04 	bl	ea9c <_fstat_r>
    e294:	2800      	cmp	r0, #0
    e296:	db1c      	blt.n	e2d2 <__smakebuf_r+0x5a>
    e298:	9b02      	ldr	r3, [sp, #8]
    e29a:	27f0      	movs	r7, #240	; 0xf0
    e29c:	023f      	lsls	r7, r7, #8
    e29e:	401f      	ands	r7, r3
    e2a0:	4b1c      	ldr	r3, [pc, #112]	; (e314 <__smakebuf_r+0x9c>)
    e2a2:	2680      	movs	r6, #128	; 0x80
    e2a4:	18ff      	adds	r7, r7, r3
    e2a6:	427b      	negs	r3, r7
    e2a8:	415f      	adcs	r7, r3
    e2aa:	00f6      	lsls	r6, r6, #3
    e2ac:	1c28      	adds	r0, r5, #0
    e2ae:	1c31      	adds	r1, r6, #0
    e2b0:	f000 f924 	bl	e4fc <_malloc_r>
    e2b4:	2800      	cmp	r0, #0
    e2b6:	d014      	beq.n	e2e2 <__smakebuf_r+0x6a>
    e2b8:	4b17      	ldr	r3, [pc, #92]	; (e318 <__smakebuf_r+0xa0>)
    e2ba:	62ab      	str	r3, [r5, #40]	; 0x28
    e2bc:	89a2      	ldrh	r2, [r4, #12]
    e2be:	2380      	movs	r3, #128	; 0x80
    e2c0:	4313      	orrs	r3, r2
    e2c2:	81a3      	strh	r3, [r4, #12]
    e2c4:	6020      	str	r0, [r4, #0]
    e2c6:	6120      	str	r0, [r4, #16]
    e2c8:	6166      	str	r6, [r4, #20]
    e2ca:	2f00      	cmp	r7, #0
    e2cc:	d116      	bne.n	e2fc <__smakebuf_r+0x84>
    e2ce:	b011      	add	sp, #68	; 0x44
    e2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e2d2:	89a3      	ldrh	r3, [r4, #12]
    e2d4:	2700      	movs	r7, #0
    e2d6:	2640      	movs	r6, #64	; 0x40
    e2d8:	061a      	lsls	r2, r3, #24
    e2da:	d4e7      	bmi.n	e2ac <__smakebuf_r+0x34>
    e2dc:	2680      	movs	r6, #128	; 0x80
    e2de:	00f6      	lsls	r6, r6, #3
    e2e0:	e7e4      	b.n	e2ac <__smakebuf_r+0x34>
    e2e2:	89a3      	ldrh	r3, [r4, #12]
    e2e4:	059a      	lsls	r2, r3, #22
    e2e6:	d4f2      	bmi.n	e2ce <__smakebuf_r+0x56>
    e2e8:	2202      	movs	r2, #2
    e2ea:	4313      	orrs	r3, r2
    e2ec:	81a3      	strh	r3, [r4, #12]
    e2ee:	1c23      	adds	r3, r4, #0
    e2f0:	3347      	adds	r3, #71	; 0x47
    e2f2:	6023      	str	r3, [r4, #0]
    e2f4:	6123      	str	r3, [r4, #16]
    e2f6:	2301      	movs	r3, #1
    e2f8:	6163      	str	r3, [r4, #20]
    e2fa:	e7e8      	b.n	e2ce <__smakebuf_r+0x56>
    e2fc:	230e      	movs	r3, #14
    e2fe:	5ee1      	ldrsh	r1, [r4, r3]
    e300:	1c28      	adds	r0, r5, #0
    e302:	f000 fbdf 	bl	eac4 <_isatty_r>
    e306:	2800      	cmp	r0, #0
    e308:	d0e1      	beq.n	e2ce <__smakebuf_r+0x56>
    e30a:	89a2      	ldrh	r2, [r4, #12]
    e30c:	2301      	movs	r3, #1
    e30e:	4313      	orrs	r3, r2
    e310:	81a3      	strh	r3, [r4, #12]
    e312:	e7dc      	b.n	e2ce <__smakebuf_r+0x56>
    e314:	ffffe000 	.word	0xffffe000
    e318:	0000dc75 	.word	0x0000dc75

0000e31c <malloc>:
    e31c:	b508      	push	{r3, lr}
    e31e:	4b03      	ldr	r3, [pc, #12]	; (e32c <malloc+0x10>)
    e320:	1c01      	adds	r1, r0, #0
    e322:	6818      	ldr	r0, [r3, #0]
    e324:	f000 f8ea 	bl	e4fc <_malloc_r>
    e328:	bd08      	pop	{r3, pc}
    e32a:	46c0      	nop			; (mov r8, r8)
    e32c:	2000003c 	.word	0x2000003c

0000e330 <free>:
    e330:	b508      	push	{r3, lr}
    e332:	4b03      	ldr	r3, [pc, #12]	; (e340 <free+0x10>)
    e334:	1c01      	adds	r1, r0, #0
    e336:	6818      	ldr	r0, [r3, #0]
    e338:	f000 f898 	bl	e46c <_free_r>
    e33c:	bd08      	pop	{r3, pc}
    e33e:	46c0      	nop			; (mov r8, r8)
    e340:	2000003c 	.word	0x2000003c

0000e344 <memchr>:
    e344:	b5f0      	push	{r4, r5, r6, r7, lr}
    e346:	b2cc      	uxtb	r4, r1
    e348:	0783      	lsls	r3, r0, #30
    e34a:	d037      	beq.n	e3bc <memchr+0x78>
    e34c:	1e53      	subs	r3, r2, #1
    e34e:	2a00      	cmp	r2, #0
    e350:	d01f      	beq.n	e392 <memchr+0x4e>
    e352:	7802      	ldrb	r2, [r0, #0]
    e354:	42a2      	cmp	r2, r4
    e356:	d01d      	beq.n	e394 <memchr+0x50>
    e358:	2503      	movs	r5, #3
    e35a:	e005      	b.n	e368 <memchr+0x24>
    e35c:	2b00      	cmp	r3, #0
    e35e:	d018      	beq.n	e392 <memchr+0x4e>
    e360:	7802      	ldrb	r2, [r0, #0]
    e362:	3b01      	subs	r3, #1
    e364:	42a2      	cmp	r2, r4
    e366:	d015      	beq.n	e394 <memchr+0x50>
    e368:	3001      	adds	r0, #1
    e36a:	4228      	tst	r0, r5
    e36c:	d1f6      	bne.n	e35c <memchr+0x18>
    e36e:	2b03      	cmp	r3, #3
    e370:	d811      	bhi.n	e396 <memchr+0x52>
    e372:	2b00      	cmp	r3, #0
    e374:	d00d      	beq.n	e392 <memchr+0x4e>
    e376:	7802      	ldrb	r2, [r0, #0]
    e378:	42a2      	cmp	r2, r4
    e37a:	d00b      	beq.n	e394 <memchr+0x50>
    e37c:	1c42      	adds	r2, r0, #1
    e37e:	18c3      	adds	r3, r0, r3
    e380:	e004      	b.n	e38c <memchr+0x48>
    e382:	3201      	adds	r2, #1
    e384:	1e51      	subs	r1, r2, #1
    e386:	7809      	ldrb	r1, [r1, #0]
    e388:	42a1      	cmp	r1, r4
    e38a:	d003      	beq.n	e394 <memchr+0x50>
    e38c:	1e10      	subs	r0, r2, #0
    e38e:	4298      	cmp	r0, r3
    e390:	d1f7      	bne.n	e382 <memchr+0x3e>
    e392:	2000      	movs	r0, #0
    e394:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e396:	26ff      	movs	r6, #255	; 0xff
    e398:	4031      	ands	r1, r6
    e39a:	020e      	lsls	r6, r1, #8
    e39c:	4331      	orrs	r1, r6
    e39e:	040e      	lsls	r6, r1, #16
    e3a0:	4d07      	ldr	r5, [pc, #28]	; (e3c0 <memchr+0x7c>)
    e3a2:	430e      	orrs	r6, r1
    e3a4:	6802      	ldr	r2, [r0, #0]
    e3a6:	4f07      	ldr	r7, [pc, #28]	; (e3c4 <memchr+0x80>)
    e3a8:	4072      	eors	r2, r6
    e3aa:	19d1      	adds	r1, r2, r7
    e3ac:	4391      	bics	r1, r2
    e3ae:	4229      	tst	r1, r5
    e3b0:	d1df      	bne.n	e372 <memchr+0x2e>
    e3b2:	3b04      	subs	r3, #4
    e3b4:	3004      	adds	r0, #4
    e3b6:	2b03      	cmp	r3, #3
    e3b8:	d8f4      	bhi.n	e3a4 <memchr+0x60>
    e3ba:	e7da      	b.n	e372 <memchr+0x2e>
    e3bc:	1c13      	adds	r3, r2, #0
    e3be:	e7d6      	b.n	e36e <memchr+0x2a>
    e3c0:	80808080 	.word	0x80808080
    e3c4:	fefefeff 	.word	0xfefefeff

0000e3c8 <memmove>:
    e3c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e3ca:	4288      	cmp	r0, r1
    e3cc:	d90e      	bls.n	e3ec <memmove+0x24>
    e3ce:	188d      	adds	r5, r1, r2
    e3d0:	42a8      	cmp	r0, r5
    e3d2:	d20b      	bcs.n	e3ec <memmove+0x24>
    e3d4:	1886      	adds	r6, r0, r2
    e3d6:	1e53      	subs	r3, r2, #1
    e3d8:	4251      	negs	r1, r2
    e3da:	2a00      	cmp	r2, #0
    e3dc:	d005      	beq.n	e3ea <memmove+0x22>
    e3de:	186a      	adds	r2, r5, r1
    e3e0:	5cd4      	ldrb	r4, [r2, r3]
    e3e2:	1872      	adds	r2, r6, r1
    e3e4:	54d4      	strb	r4, [r2, r3]
    e3e6:	3b01      	subs	r3, #1
    e3e8:	d2f9      	bcs.n	e3de <memmove+0x16>
    e3ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e3ec:	2a0f      	cmp	r2, #15
    e3ee:	d809      	bhi.n	e404 <memmove+0x3c>
    e3f0:	1c05      	adds	r5, r0, #0
    e3f2:	2a00      	cmp	r2, #0
    e3f4:	d0f9      	beq.n	e3ea <memmove+0x22>
    e3f6:	2300      	movs	r3, #0
    e3f8:	5ccc      	ldrb	r4, [r1, r3]
    e3fa:	54ec      	strb	r4, [r5, r3]
    e3fc:	3301      	adds	r3, #1
    e3fe:	4293      	cmp	r3, r2
    e400:	d1fa      	bne.n	e3f8 <memmove+0x30>
    e402:	e7f2      	b.n	e3ea <memmove+0x22>
    e404:	1c03      	adds	r3, r0, #0
    e406:	430b      	orrs	r3, r1
    e408:	079c      	lsls	r4, r3, #30
    e40a:	d12a      	bne.n	e462 <memmove+0x9a>
    e40c:	1c16      	adds	r6, r2, #0
    e40e:	3e10      	subs	r6, #16
    e410:	0936      	lsrs	r6, r6, #4
    e412:	0135      	lsls	r5, r6, #4
    e414:	1945      	adds	r5, r0, r5
    e416:	3510      	adds	r5, #16
    e418:	1c0c      	adds	r4, r1, #0
    e41a:	1c03      	adds	r3, r0, #0
    e41c:	6827      	ldr	r7, [r4, #0]
    e41e:	601f      	str	r7, [r3, #0]
    e420:	6867      	ldr	r7, [r4, #4]
    e422:	605f      	str	r7, [r3, #4]
    e424:	68a7      	ldr	r7, [r4, #8]
    e426:	609f      	str	r7, [r3, #8]
    e428:	68e7      	ldr	r7, [r4, #12]
    e42a:	3410      	adds	r4, #16
    e42c:	60df      	str	r7, [r3, #12]
    e42e:	3310      	adds	r3, #16
    e430:	42ab      	cmp	r3, r5
    e432:	d1f3      	bne.n	e41c <memmove+0x54>
    e434:	1c73      	adds	r3, r6, #1
    e436:	011b      	lsls	r3, r3, #4
    e438:	18c5      	adds	r5, r0, r3
    e43a:	18c9      	adds	r1, r1, r3
    e43c:	230f      	movs	r3, #15
    e43e:	4013      	ands	r3, r2
    e440:	2b03      	cmp	r3, #3
    e442:	d910      	bls.n	e466 <memmove+0x9e>
    e444:	1f1c      	subs	r4, r3, #4
    e446:	08a4      	lsrs	r4, r4, #2
    e448:	3401      	adds	r4, #1
    e44a:	00a4      	lsls	r4, r4, #2
    e44c:	2300      	movs	r3, #0
    e44e:	58ce      	ldr	r6, [r1, r3]
    e450:	50ee      	str	r6, [r5, r3]
    e452:	3304      	adds	r3, #4
    e454:	42a3      	cmp	r3, r4
    e456:	d1fa      	bne.n	e44e <memmove+0x86>
    e458:	18ed      	adds	r5, r5, r3
    e45a:	18c9      	adds	r1, r1, r3
    e45c:	2303      	movs	r3, #3
    e45e:	401a      	ands	r2, r3
    e460:	e7c7      	b.n	e3f2 <memmove+0x2a>
    e462:	1c05      	adds	r5, r0, #0
    e464:	e7c7      	b.n	e3f6 <memmove+0x2e>
    e466:	1c1a      	adds	r2, r3, #0
    e468:	e7c3      	b.n	e3f2 <memmove+0x2a>
    e46a:	46c0      	nop			; (mov r8, r8)

0000e46c <_free_r>:
    e46c:	b530      	push	{r4, r5, lr}
    e46e:	2900      	cmp	r1, #0
    e470:	d00f      	beq.n	e492 <_free_r+0x26>
    e472:	3904      	subs	r1, #4
    e474:	680b      	ldr	r3, [r1, #0]
    e476:	2b00      	cmp	r3, #0
    e478:	db1e      	blt.n	e4b8 <_free_r+0x4c>
    e47a:	4b1f      	ldr	r3, [pc, #124]	; (e4f8 <_free_r+0x8c>)
    e47c:	681a      	ldr	r2, [r3, #0]
    e47e:	2a00      	cmp	r2, #0
    e480:	d005      	beq.n	e48e <_free_r+0x22>
    e482:	428a      	cmp	r2, r1
    e484:	d909      	bls.n	e49a <_free_r+0x2e>
    e486:	6808      	ldr	r0, [r1, #0]
    e488:	180c      	adds	r4, r1, r0
    e48a:	42a2      	cmp	r2, r4
    e48c:	d016      	beq.n	e4bc <_free_r+0x50>
    e48e:	604a      	str	r2, [r1, #4]
    e490:	6019      	str	r1, [r3, #0]
    e492:	bd30      	pop	{r4, r5, pc}
    e494:	428b      	cmp	r3, r1
    e496:	d803      	bhi.n	e4a0 <_free_r+0x34>
    e498:	1c1a      	adds	r2, r3, #0
    e49a:	6853      	ldr	r3, [r2, #4]
    e49c:	2b00      	cmp	r3, #0
    e49e:	d1f9      	bne.n	e494 <_free_r+0x28>
    e4a0:	6815      	ldr	r5, [r2, #0]
    e4a2:	1954      	adds	r4, r2, r5
    e4a4:	428c      	cmp	r4, r1
    e4a6:	d013      	beq.n	e4d0 <_free_r+0x64>
    e4a8:	d80f      	bhi.n	e4ca <_free_r+0x5e>
    e4aa:	6808      	ldr	r0, [r1, #0]
    e4ac:	180c      	adds	r4, r1, r0
    e4ae:	429c      	cmp	r4, r3
    e4b0:	d01a      	beq.n	e4e8 <_free_r+0x7c>
    e4b2:	604b      	str	r3, [r1, #4]
    e4b4:	6051      	str	r1, [r2, #4]
    e4b6:	e7ec      	b.n	e492 <_free_r+0x26>
    e4b8:	18c9      	adds	r1, r1, r3
    e4ba:	e7de      	b.n	e47a <_free_r+0xe>
    e4bc:	6814      	ldr	r4, [r2, #0]
    e4be:	6852      	ldr	r2, [r2, #4]
    e4c0:	1900      	adds	r0, r0, r4
    e4c2:	6008      	str	r0, [r1, #0]
    e4c4:	604a      	str	r2, [r1, #4]
    e4c6:	6019      	str	r1, [r3, #0]
    e4c8:	e7e3      	b.n	e492 <_free_r+0x26>
    e4ca:	230c      	movs	r3, #12
    e4cc:	6003      	str	r3, [r0, #0]
    e4ce:	e7e0      	b.n	e492 <_free_r+0x26>
    e4d0:	6809      	ldr	r1, [r1, #0]
    e4d2:	186d      	adds	r5, r5, r1
    e4d4:	1951      	adds	r1, r2, r5
    e4d6:	6015      	str	r5, [r2, #0]
    e4d8:	4299      	cmp	r1, r3
    e4da:	d1da      	bne.n	e492 <_free_r+0x26>
    e4dc:	6819      	ldr	r1, [r3, #0]
    e4de:	685b      	ldr	r3, [r3, #4]
    e4e0:	186d      	adds	r5, r5, r1
    e4e2:	6015      	str	r5, [r2, #0]
    e4e4:	6053      	str	r3, [r2, #4]
    e4e6:	e7d4      	b.n	e492 <_free_r+0x26>
    e4e8:	681c      	ldr	r4, [r3, #0]
    e4ea:	685b      	ldr	r3, [r3, #4]
    e4ec:	1900      	adds	r0, r0, r4
    e4ee:	6008      	str	r0, [r1, #0]
    e4f0:	604b      	str	r3, [r1, #4]
    e4f2:	6051      	str	r1, [r2, #4]
    e4f4:	e7cd      	b.n	e492 <_free_r+0x26>
    e4f6:	46c0      	nop			; (mov r8, r8)
    e4f8:	20001214 	.word	0x20001214

0000e4fc <_malloc_r>:
    e4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e4fe:	1ccd      	adds	r5, r1, #3
    e500:	2303      	movs	r3, #3
    e502:	439d      	bics	r5, r3
    e504:	3508      	adds	r5, #8
    e506:	1c07      	adds	r7, r0, #0
    e508:	2d0c      	cmp	r5, #12
    e50a:	d227      	bcs.n	e55c <_malloc_r+0x60>
    e50c:	250c      	movs	r5, #12
    e50e:	42a9      	cmp	r1, r5
    e510:	d826      	bhi.n	e560 <_malloc_r+0x64>
    e512:	4e27      	ldr	r6, [pc, #156]	; (e5b0 <_malloc_r+0xb4>)
    e514:	6833      	ldr	r3, [r6, #0]
    e516:	2b00      	cmp	r3, #0
    e518:	d00a      	beq.n	e530 <_malloc_r+0x34>
    e51a:	6819      	ldr	r1, [r3, #0]
    e51c:	1b4a      	subs	r2, r1, r5
    e51e:	d404      	bmi.n	e52a <_malloc_r+0x2e>
    e520:	e040      	b.n	e5a4 <_malloc_r+0xa8>
    e522:	6821      	ldr	r1, [r4, #0]
    e524:	1b4a      	subs	r2, r1, r5
    e526:	d51f      	bpl.n	e568 <_malloc_r+0x6c>
    e528:	1c23      	adds	r3, r4, #0
    e52a:	685c      	ldr	r4, [r3, #4]
    e52c:	2c00      	cmp	r4, #0
    e52e:	d1f8      	bne.n	e522 <_malloc_r+0x26>
    e530:	6871      	ldr	r1, [r6, #4]
    e532:	2900      	cmp	r1, #0
    e534:	d030      	beq.n	e598 <_malloc_r+0x9c>
    e536:	1c38      	adds	r0, r7, #0
    e538:	1c29      	adds	r1, r5, #0
    e53a:	f000 f865 	bl	e608 <_sbrk_r>
    e53e:	1c43      	adds	r3, r0, #1
    e540:	d00e      	beq.n	e560 <_malloc_r+0x64>
    e542:	1cc4      	adds	r4, r0, #3
    e544:	2303      	movs	r3, #3
    e546:	439c      	bics	r4, r3
    e548:	42a0      	cmp	r0, r4
    e54a:	d005      	beq.n	e558 <_malloc_r+0x5c>
    e54c:	1a21      	subs	r1, r4, r0
    e54e:	1c38      	adds	r0, r7, #0
    e550:	f000 f85a 	bl	e608 <_sbrk_r>
    e554:	3001      	adds	r0, #1
    e556:	d003      	beq.n	e560 <_malloc_r+0x64>
    e558:	6025      	str	r5, [r4, #0]
    e55a:	e00a      	b.n	e572 <_malloc_r+0x76>
    e55c:	2d00      	cmp	r5, #0
    e55e:	dad6      	bge.n	e50e <_malloc_r+0x12>
    e560:	230c      	movs	r3, #12
    e562:	603b      	str	r3, [r7, #0]
    e564:	2000      	movs	r0, #0
    e566:	e00d      	b.n	e584 <_malloc_r+0x88>
    e568:	2a0b      	cmp	r2, #11
    e56a:	d90c      	bls.n	e586 <_malloc_r+0x8a>
    e56c:	6022      	str	r2, [r4, #0]
    e56e:	18a4      	adds	r4, r4, r2
    e570:	6025      	str	r5, [r4, #0]
    e572:	1c20      	adds	r0, r4, #0
    e574:	300b      	adds	r0, #11
    e576:	2207      	movs	r2, #7
    e578:	1d23      	adds	r3, r4, #4
    e57a:	4390      	bics	r0, r2
    e57c:	1ac3      	subs	r3, r0, r3
    e57e:	d001      	beq.n	e584 <_malloc_r+0x88>
    e580:	425a      	negs	r2, r3
    e582:	50e2      	str	r2, [r4, r3]
    e584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e586:	429c      	cmp	r4, r3
    e588:	d002      	beq.n	e590 <_malloc_r+0x94>
    e58a:	6862      	ldr	r2, [r4, #4]
    e58c:	605a      	str	r2, [r3, #4]
    e58e:	e7f0      	b.n	e572 <_malloc_r+0x76>
    e590:	1c1a      	adds	r2, r3, #0
    e592:	6032      	str	r2, [r6, #0]
    e594:	1c1c      	adds	r4, r3, #0
    e596:	e7ec      	b.n	e572 <_malloc_r+0x76>
    e598:	1c38      	adds	r0, r7, #0
    e59a:	2100      	movs	r1, #0
    e59c:	f000 f834 	bl	e608 <_sbrk_r>
    e5a0:	6070      	str	r0, [r6, #4]
    e5a2:	e7c8      	b.n	e536 <_malloc_r+0x3a>
    e5a4:	2a0b      	cmp	r2, #11
    e5a6:	d801      	bhi.n	e5ac <_malloc_r+0xb0>
    e5a8:	685a      	ldr	r2, [r3, #4]
    e5aa:	e7f2      	b.n	e592 <_malloc_r+0x96>
    e5ac:	1c1c      	adds	r4, r3, #0
    e5ae:	e7dd      	b.n	e56c <_malloc_r+0x70>
    e5b0:	20001214 	.word	0x20001214

0000e5b4 <_realloc_r>:
    e5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e5b6:	1c06      	adds	r6, r0, #0
    e5b8:	1c0c      	adds	r4, r1, #0
    e5ba:	1c15      	adds	r5, r2, #0
    e5bc:	2900      	cmp	r1, #0
    e5be:	d01d      	beq.n	e5fc <_realloc_r+0x48>
    e5c0:	2a00      	cmp	r2, #0
    e5c2:	d017      	beq.n	e5f4 <_realloc_r+0x40>
    e5c4:	f000 faa4 	bl	eb10 <_malloc_usable_size_r>
    e5c8:	4285      	cmp	r5, r0
    e5ca:	d801      	bhi.n	e5d0 <_realloc_r+0x1c>
    e5cc:	1c20      	adds	r0, r4, #0
    e5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e5d0:	1c30      	adds	r0, r6, #0
    e5d2:	1c29      	adds	r1, r5, #0
    e5d4:	f7ff ff92 	bl	e4fc <_malloc_r>
    e5d8:	1e07      	subs	r7, r0, #0
    e5da:	d009      	beq.n	e5f0 <_realloc_r+0x3c>
    e5dc:	1c21      	adds	r1, r4, #0
    e5de:	1c2a      	adds	r2, r5, #0
    e5e0:	f7fe fcce 	bl	cf80 <memcpy>
    e5e4:	1c21      	adds	r1, r4, #0
    e5e6:	1c30      	adds	r0, r6, #0
    e5e8:	f7ff ff40 	bl	e46c <_free_r>
    e5ec:	1c3c      	adds	r4, r7, #0
    e5ee:	e7ed      	b.n	e5cc <_realloc_r+0x18>
    e5f0:	2400      	movs	r4, #0
    e5f2:	e7eb      	b.n	e5cc <_realloc_r+0x18>
    e5f4:	f7ff ff3a 	bl	e46c <_free_r>
    e5f8:	2400      	movs	r4, #0
    e5fa:	e7e7      	b.n	e5cc <_realloc_r+0x18>
    e5fc:	1c11      	adds	r1, r2, #0
    e5fe:	f7ff ff7d 	bl	e4fc <_malloc_r>
    e602:	1c04      	adds	r4, r0, #0
    e604:	e7e2      	b.n	e5cc <_realloc_r+0x18>
    e606:	46c0      	nop			; (mov r8, r8)

0000e608 <_sbrk_r>:
    e608:	b538      	push	{r3, r4, r5, lr}
    e60a:	4c07      	ldr	r4, [pc, #28]	; (e628 <_sbrk_r+0x20>)
    e60c:	2300      	movs	r3, #0
    e60e:	1c05      	adds	r5, r0, #0
    e610:	1c08      	adds	r0, r1, #0
    e612:	6023      	str	r3, [r4, #0]
    e614:	f7f3 fcdc 	bl	1fd0 <_sbrk>
    e618:	1c43      	adds	r3, r0, #1
    e61a:	d000      	beq.n	e61e <_sbrk_r+0x16>
    e61c:	bd38      	pop	{r3, r4, r5, pc}
    e61e:	6823      	ldr	r3, [r4, #0]
    e620:	2b00      	cmp	r3, #0
    e622:	d0fb      	beq.n	e61c <_sbrk_r+0x14>
    e624:	602b      	str	r3, [r5, #0]
    e626:	e7f9      	b.n	e61c <_sbrk_r+0x14>
    e628:	20001c3c 	.word	0x20001c3c

0000e62c <__sread>:
    e62c:	b538      	push	{r3, r4, r5, lr}
    e62e:	1c0c      	adds	r4, r1, #0
    e630:	250e      	movs	r5, #14
    e632:	5f49      	ldrsh	r1, [r1, r5]
    e634:	f000 fa76 	bl	eb24 <_read_r>
    e638:	2800      	cmp	r0, #0
    e63a:	db03      	blt.n	e644 <__sread+0x18>
    e63c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    e63e:	1813      	adds	r3, r2, r0
    e640:	6563      	str	r3, [r4, #84]	; 0x54
    e642:	bd38      	pop	{r3, r4, r5, pc}
    e644:	89a2      	ldrh	r2, [r4, #12]
    e646:	4b02      	ldr	r3, [pc, #8]	; (e650 <__sread+0x24>)
    e648:	4013      	ands	r3, r2
    e64a:	81a3      	strh	r3, [r4, #12]
    e64c:	e7f9      	b.n	e642 <__sread+0x16>
    e64e:	46c0      	nop			; (mov r8, r8)
    e650:	ffffefff 	.word	0xffffefff

0000e654 <__seofread>:
    e654:	2000      	movs	r0, #0
    e656:	4770      	bx	lr

0000e658 <__swrite>:
    e658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e65a:	1c0c      	adds	r4, r1, #0
    e65c:	8989      	ldrh	r1, [r1, #12]
    e65e:	1c05      	adds	r5, r0, #0
    e660:	1c17      	adds	r7, r2, #0
    e662:	1c1e      	adds	r6, r3, #0
    e664:	05cb      	lsls	r3, r1, #23
    e666:	d506      	bpl.n	e676 <__swrite+0x1e>
    e668:	230e      	movs	r3, #14
    e66a:	5ee1      	ldrsh	r1, [r4, r3]
    e66c:	2200      	movs	r2, #0
    e66e:	2302      	movs	r3, #2
    e670:	f000 fa3a 	bl	eae8 <_lseek_r>
    e674:	89a1      	ldrh	r1, [r4, #12]
    e676:	4b05      	ldr	r3, [pc, #20]	; (e68c <__swrite+0x34>)
    e678:	1c28      	adds	r0, r5, #0
    e67a:	4019      	ands	r1, r3
    e67c:	81a1      	strh	r1, [r4, #12]
    e67e:	1c3a      	adds	r2, r7, #0
    e680:	230e      	movs	r3, #14
    e682:	5ee1      	ldrsh	r1, [r4, r3]
    e684:	1c33      	adds	r3, r6, #0
    e686:	f000 f9e3 	bl	ea50 <_write_r>
    e68a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e68c:	ffffefff 	.word	0xffffefff

0000e690 <__sseek>:
    e690:	b538      	push	{r3, r4, r5, lr}
    e692:	1c0c      	adds	r4, r1, #0
    e694:	250e      	movs	r5, #14
    e696:	5f49      	ldrsh	r1, [r1, r5]
    e698:	f000 fa26 	bl	eae8 <_lseek_r>
    e69c:	89a2      	ldrh	r2, [r4, #12]
    e69e:	1c43      	adds	r3, r0, #1
    e6a0:	d005      	beq.n	e6ae <__sseek+0x1e>
    e6a2:	2380      	movs	r3, #128	; 0x80
    e6a4:	015b      	lsls	r3, r3, #5
    e6a6:	4313      	orrs	r3, r2
    e6a8:	81a3      	strh	r3, [r4, #12]
    e6aa:	6560      	str	r0, [r4, #84]	; 0x54
    e6ac:	bd38      	pop	{r3, r4, r5, pc}
    e6ae:	4b02      	ldr	r3, [pc, #8]	; (e6b8 <__sseek+0x28>)
    e6b0:	4013      	ands	r3, r2
    e6b2:	81a3      	strh	r3, [r4, #12]
    e6b4:	e7fa      	b.n	e6ac <__sseek+0x1c>
    e6b6:	46c0      	nop			; (mov r8, r8)
    e6b8:	ffffefff 	.word	0xffffefff

0000e6bc <__sclose>:
    e6bc:	b508      	push	{r3, lr}
    e6be:	230e      	movs	r3, #14
    e6c0:	5ec9      	ldrsh	r1, [r1, r3]
    e6c2:	f000 f9d9 	bl	ea78 <_close_r>
    e6c6:	bd08      	pop	{r3, pc}

0000e6c8 <_printf_common>:
    e6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e6ca:	464e      	mov	r6, r9
    e6cc:	4657      	mov	r7, sl
    e6ce:	4645      	mov	r5, r8
    e6d0:	b4e0      	push	{r5, r6, r7}
    e6d2:	4691      	mov	r9, r2
    e6d4:	1c06      	adds	r6, r0, #0
    e6d6:	1c1f      	adds	r7, r3, #0
    e6d8:	9808      	ldr	r0, [sp, #32]
    e6da:	690a      	ldr	r2, [r1, #16]
    e6dc:	688b      	ldr	r3, [r1, #8]
    e6de:	1c0c      	adds	r4, r1, #0
    e6e0:	4680      	mov	r8, r0
    e6e2:	4293      	cmp	r3, r2
    e6e4:	da00      	bge.n	e6e8 <_printf_common+0x20>
    e6e6:	1c13      	adds	r3, r2, #0
    e6e8:	4649      	mov	r1, r9
    e6ea:	600b      	str	r3, [r1, #0]
    e6ec:	2243      	movs	r2, #67	; 0x43
    e6ee:	5ca2      	ldrb	r2, [r4, r2]
    e6f0:	2a00      	cmp	r2, #0
    e6f2:	d001      	beq.n	e6f8 <_printf_common+0x30>
    e6f4:	3301      	adds	r3, #1
    e6f6:	600b      	str	r3, [r1, #0]
    e6f8:	6822      	ldr	r2, [r4, #0]
    e6fa:	0693      	lsls	r3, r2, #26
    e6fc:	d504      	bpl.n	e708 <_printf_common+0x40>
    e6fe:	4648      	mov	r0, r9
    e700:	6803      	ldr	r3, [r0, #0]
    e702:	3302      	adds	r3, #2
    e704:	6003      	str	r3, [r0, #0]
    e706:	6822      	ldr	r2, [r4, #0]
    e708:	2306      	movs	r3, #6
    e70a:	4213      	tst	r3, r2
    e70c:	d120      	bne.n	e750 <_printf_common+0x88>
    e70e:	4648      	mov	r0, r9
    e710:	68e1      	ldr	r1, [r4, #12]
    e712:	6800      	ldr	r0, [r0, #0]
    e714:	1a0b      	subs	r3, r1, r0
    e716:	2b00      	cmp	r3, #0
    e718:	dd1a      	ble.n	e750 <_printf_common+0x88>
    e71a:	2119      	movs	r1, #25
    e71c:	1909      	adds	r1, r1, r4
    e71e:	468a      	mov	sl, r1
    e720:	2500      	movs	r5, #0
    e722:	e006      	b.n	e732 <_printf_common+0x6a>
    e724:	4648      	mov	r0, r9
    e726:	68e2      	ldr	r2, [r4, #12]
    e728:	6800      	ldr	r0, [r0, #0]
    e72a:	3501      	adds	r5, #1
    e72c:	1a13      	subs	r3, r2, r0
    e72e:	42ab      	cmp	r3, r5
    e730:	dd0d      	ble.n	e74e <_printf_common+0x86>
    e732:	1c30      	adds	r0, r6, #0
    e734:	1c39      	adds	r1, r7, #0
    e736:	4652      	mov	r2, sl
    e738:	2301      	movs	r3, #1
    e73a:	47c0      	blx	r8
    e73c:	3001      	adds	r0, #1
    e73e:	d1f1      	bne.n	e724 <_printf_common+0x5c>
    e740:	2001      	movs	r0, #1
    e742:	4240      	negs	r0, r0
    e744:	bc1c      	pop	{r2, r3, r4}
    e746:	4690      	mov	r8, r2
    e748:	4699      	mov	r9, r3
    e74a:	46a2      	mov	sl, r4
    e74c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e74e:	6822      	ldr	r2, [r4, #0]
    e750:	2343      	movs	r3, #67	; 0x43
    e752:	5ce3      	ldrb	r3, [r4, r3]
    e754:	1e59      	subs	r1, r3, #1
    e756:	418b      	sbcs	r3, r1
    e758:	0691      	lsls	r1, r2, #26
    e75a:	d426      	bmi.n	e7aa <_printf_common+0xe2>
    e75c:	1c22      	adds	r2, r4, #0
    e75e:	1c30      	adds	r0, r6, #0
    e760:	1c39      	adds	r1, r7, #0
    e762:	3243      	adds	r2, #67	; 0x43
    e764:	47c0      	blx	r8
    e766:	3001      	adds	r0, #1
    e768:	d0ea      	beq.n	e740 <_printf_common+0x78>
    e76a:	464b      	mov	r3, r9
    e76c:	6820      	ldr	r0, [r4, #0]
    e76e:	681a      	ldr	r2, [r3, #0]
    e770:	2306      	movs	r3, #6
    e772:	4003      	ands	r3, r0
    e774:	2000      	movs	r0, #0
    e776:	68e1      	ldr	r1, [r4, #12]
    e778:	4681      	mov	r9, r0
    e77a:	2b04      	cmp	r3, #4
    e77c:	d026      	beq.n	e7cc <_printf_common+0x104>
    e77e:	68a2      	ldr	r2, [r4, #8]
    e780:	6923      	ldr	r3, [r4, #16]
    e782:	429a      	cmp	r2, r3
    e784:	dc1d      	bgt.n	e7c2 <_printf_common+0xfa>
    e786:	341a      	adds	r4, #26
    e788:	4649      	mov	r1, r9
    e78a:	46a2      	mov	sl, r4
    e78c:	2400      	movs	r4, #0
    e78e:	2900      	cmp	r1, #0
    e790:	dc03      	bgt.n	e79a <_printf_common+0xd2>
    e792:	e019      	b.n	e7c8 <_printf_common+0x100>
    e794:	3401      	adds	r4, #1
    e796:	454c      	cmp	r4, r9
    e798:	d016      	beq.n	e7c8 <_printf_common+0x100>
    e79a:	1c30      	adds	r0, r6, #0
    e79c:	1c39      	adds	r1, r7, #0
    e79e:	4652      	mov	r2, sl
    e7a0:	2301      	movs	r3, #1
    e7a2:	47c0      	blx	r8
    e7a4:	3001      	adds	r0, #1
    e7a6:	d1f5      	bne.n	e794 <_printf_common+0xcc>
    e7a8:	e7ca      	b.n	e740 <_printf_common+0x78>
    e7aa:	18e1      	adds	r1, r4, r3
    e7ac:	3140      	adds	r1, #64	; 0x40
    e7ae:	2030      	movs	r0, #48	; 0x30
    e7b0:	70c8      	strb	r0, [r1, #3]
    e7b2:	1c5a      	adds	r2, r3, #1
    e7b4:	2145      	movs	r1, #69	; 0x45
    e7b6:	5c61      	ldrb	r1, [r4, r1]
    e7b8:	18a2      	adds	r2, r4, r2
    e7ba:	3240      	adds	r2, #64	; 0x40
    e7bc:	3302      	adds	r3, #2
    e7be:	70d1      	strb	r1, [r2, #3]
    e7c0:	e7cc      	b.n	e75c <_printf_common+0x94>
    e7c2:	1ad3      	subs	r3, r2, r3
    e7c4:	4499      	add	r9, r3
    e7c6:	e7de      	b.n	e786 <_printf_common+0xbe>
    e7c8:	2000      	movs	r0, #0
    e7ca:	e7bb      	b.n	e744 <_printf_common+0x7c>
    e7cc:	1a8a      	subs	r2, r1, r2
    e7ce:	43d3      	mvns	r3, r2
    e7d0:	17db      	asrs	r3, r3, #31
    e7d2:	401a      	ands	r2, r3
    e7d4:	4691      	mov	r9, r2
    e7d6:	e7d2      	b.n	e77e <_printf_common+0xb6>

0000e7d8 <_printf_i>:
    e7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e7da:	4644      	mov	r4, r8
    e7dc:	4656      	mov	r6, sl
    e7de:	464d      	mov	r5, r9
    e7e0:	465f      	mov	r7, fp
    e7e2:	b4f0      	push	{r4, r5, r6, r7}
    e7e4:	1c0c      	adds	r4, r1, #0
    e7e6:	469a      	mov	sl, r3
    e7e8:	7e23      	ldrb	r3, [r4, #24]
    e7ea:	b087      	sub	sp, #28
    e7ec:	3143      	adds	r1, #67	; 0x43
    e7ee:	4691      	mov	r9, r2
    e7f0:	4680      	mov	r8, r0
    e7f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    e7f4:	9103      	str	r1, [sp, #12]
    e7f6:	2b6e      	cmp	r3, #110	; 0x6e
    e7f8:	d054      	beq.n	e8a4 <_printf_i+0xcc>
    e7fa:	d815      	bhi.n	e828 <_printf_i+0x50>
    e7fc:	2b63      	cmp	r3, #99	; 0x63
    e7fe:	d100      	bne.n	e802 <_printf_i+0x2a>
    e800:	e0d0      	b.n	e9a4 <_printf_i+0x1cc>
    e802:	d900      	bls.n	e806 <_printf_i+0x2e>
    e804:	e0ba      	b.n	e97c <_printf_i+0x1a4>
    e806:	2b00      	cmp	r3, #0
    e808:	d059      	beq.n	e8be <_printf_i+0xe6>
    e80a:	2b58      	cmp	r3, #88	; 0x58
    e80c:	d000      	beq.n	e810 <_printf_i+0x38>
    e80e:	e0ed      	b.n	e9ec <_printf_i+0x214>
    e810:	2145      	movs	r1, #69	; 0x45
    e812:	5463      	strb	r3, [r4, r1]
    e814:	498c      	ldr	r1, [pc, #560]	; (ea48 <_printf_i+0x270>)
    e816:	6823      	ldr	r3, [r4, #0]
    e818:	468b      	mov	fp, r1
    e81a:	0619      	lsls	r1, r3, #24
    e81c:	d51a      	bpl.n	e854 <_printf_i+0x7c>
    e81e:	6811      	ldr	r1, [r2, #0]
    e820:	1d08      	adds	r0, r1, #4
    e822:	6010      	str	r0, [r2, #0]
    e824:	680d      	ldr	r5, [r1, #0]
    e826:	e01b      	b.n	e860 <_printf_i+0x88>
    e828:	2b73      	cmp	r3, #115	; 0x73
    e82a:	d100      	bne.n	e82e <_printf_i+0x56>
    e82c:	e0cf      	b.n	e9ce <_printf_i+0x1f6>
    e82e:	d900      	bls.n	e832 <_printf_i+0x5a>
    e830:	e07f      	b.n	e932 <_printf_i+0x15a>
    e832:	2b6f      	cmp	r3, #111	; 0x6f
    e834:	d100      	bne.n	e838 <_printf_i+0x60>
    e836:	e0e0      	b.n	e9fa <_printf_i+0x222>
    e838:	2b70      	cmp	r3, #112	; 0x70
    e83a:	d000      	beq.n	e83e <_printf_i+0x66>
    e83c:	e0d6      	b.n	e9ec <_printf_i+0x214>
    e83e:	6821      	ldr	r1, [r4, #0]
    e840:	2320      	movs	r3, #32
    e842:	430b      	orrs	r3, r1
    e844:	6023      	str	r3, [r4, #0]
    e846:	2145      	movs	r1, #69	; 0x45
    e848:	2078      	movs	r0, #120	; 0x78
    e84a:	5460      	strb	r0, [r4, r1]
    e84c:	497f      	ldr	r1, [pc, #508]	; (ea4c <_printf_i+0x274>)
    e84e:	468b      	mov	fp, r1
    e850:	0619      	lsls	r1, r3, #24
    e852:	d4e4      	bmi.n	e81e <_printf_i+0x46>
    e854:	0659      	lsls	r1, r3, #25
    e856:	d5e2      	bpl.n	e81e <_printf_i+0x46>
    e858:	6811      	ldr	r1, [r2, #0]
    e85a:	1d08      	adds	r0, r1, #4
    e85c:	880d      	ldrh	r5, [r1, #0]
    e85e:	6010      	str	r0, [r2, #0]
    e860:	07da      	lsls	r2, r3, #31
    e862:	d502      	bpl.n	e86a <_printf_i+0x92>
    e864:	2220      	movs	r2, #32
    e866:	4313      	orrs	r3, r2
    e868:	6023      	str	r3, [r4, #0]
    e86a:	2710      	movs	r7, #16
    e86c:	2d00      	cmp	r5, #0
    e86e:	d103      	bne.n	e878 <_printf_i+0xa0>
    e870:	6821      	ldr	r1, [r4, #0]
    e872:	2320      	movs	r3, #32
    e874:	4399      	bics	r1, r3
    e876:	6021      	str	r1, [r4, #0]
    e878:	2200      	movs	r2, #0
    e87a:	2343      	movs	r3, #67	; 0x43
    e87c:	54e2      	strb	r2, [r4, r3]
    e87e:	6863      	ldr	r3, [r4, #4]
    e880:	60a3      	str	r3, [r4, #8]
    e882:	2b00      	cmp	r3, #0
    e884:	db5b      	blt.n	e93e <_printf_i+0x166>
    e886:	6821      	ldr	r1, [r4, #0]
    e888:	2204      	movs	r2, #4
    e88a:	4391      	bics	r1, r2
    e88c:	6021      	str	r1, [r4, #0]
    e88e:	2d00      	cmp	r5, #0
    e890:	d158      	bne.n	e944 <_printf_i+0x16c>
    e892:	9e03      	ldr	r6, [sp, #12]
    e894:	2b00      	cmp	r3, #0
    e896:	d154      	bne.n	e942 <_printf_i+0x16a>
    e898:	2f08      	cmp	r7, #8
    e89a:	d064      	beq.n	e966 <_printf_i+0x18e>
    e89c:	9903      	ldr	r1, [sp, #12]
    e89e:	1b8b      	subs	r3, r1, r6
    e8a0:	6123      	str	r3, [r4, #16]
    e8a2:	e00f      	b.n	e8c4 <_printf_i+0xec>
    e8a4:	6823      	ldr	r3, [r4, #0]
    e8a6:	0619      	lsls	r1, r3, #24
    e8a8:	d500      	bpl.n	e8ac <_printf_i+0xd4>
    e8aa:	e089      	b.n	e9c0 <_printf_i+0x1e8>
    e8ac:	0659      	lsls	r1, r3, #25
    e8ae:	d400      	bmi.n	e8b2 <_printf_i+0xda>
    e8b0:	e086      	b.n	e9c0 <_printf_i+0x1e8>
    e8b2:	6813      	ldr	r3, [r2, #0]
    e8b4:	1d19      	adds	r1, r3, #4
    e8b6:	6011      	str	r1, [r2, #0]
    e8b8:	681b      	ldr	r3, [r3, #0]
    e8ba:	6962      	ldr	r2, [r4, #20]
    e8bc:	801a      	strh	r2, [r3, #0]
    e8be:	2300      	movs	r3, #0
    e8c0:	9e03      	ldr	r6, [sp, #12]
    e8c2:	6123      	str	r3, [r4, #16]
    e8c4:	4653      	mov	r3, sl
    e8c6:	9300      	str	r3, [sp, #0]
    e8c8:	4640      	mov	r0, r8
    e8ca:	1c21      	adds	r1, r4, #0
    e8cc:	aa05      	add	r2, sp, #20
    e8ce:	464b      	mov	r3, r9
    e8d0:	f7ff fefa 	bl	e6c8 <_printf_common>
    e8d4:	3001      	adds	r0, #1
    e8d6:	d01f      	beq.n	e918 <_printf_i+0x140>
    e8d8:	4640      	mov	r0, r8
    e8da:	4649      	mov	r1, r9
    e8dc:	1c32      	adds	r2, r6, #0
    e8de:	6923      	ldr	r3, [r4, #16]
    e8e0:	47d0      	blx	sl
    e8e2:	3001      	adds	r0, #1
    e8e4:	d018      	beq.n	e918 <_printf_i+0x140>
    e8e6:	6821      	ldr	r1, [r4, #0]
    e8e8:	68e0      	ldr	r0, [r4, #12]
    e8ea:	9b05      	ldr	r3, [sp, #20]
    e8ec:	0789      	lsls	r1, r1, #30
    e8ee:	d51c      	bpl.n	e92a <_printf_i+0x152>
    e8f0:	1ac2      	subs	r2, r0, r3
    e8f2:	2a00      	cmp	r2, #0
    e8f4:	dd19      	ble.n	e92a <_printf_i+0x152>
    e8f6:	1c26      	adds	r6, r4, #0
    e8f8:	3619      	adds	r6, #25
    e8fa:	2500      	movs	r5, #0
    e8fc:	e005      	b.n	e90a <_printf_i+0x132>
    e8fe:	68e0      	ldr	r0, [r4, #12]
    e900:	9b05      	ldr	r3, [sp, #20]
    e902:	3501      	adds	r5, #1
    e904:	1ac2      	subs	r2, r0, r3
    e906:	42aa      	cmp	r2, r5
    e908:	dd0f      	ble.n	e92a <_printf_i+0x152>
    e90a:	4640      	mov	r0, r8
    e90c:	4649      	mov	r1, r9
    e90e:	1c32      	adds	r2, r6, #0
    e910:	2301      	movs	r3, #1
    e912:	47d0      	blx	sl
    e914:	3001      	adds	r0, #1
    e916:	d1f2      	bne.n	e8fe <_printf_i+0x126>
    e918:	2001      	movs	r0, #1
    e91a:	4240      	negs	r0, r0
    e91c:	b007      	add	sp, #28
    e91e:	bc3c      	pop	{r2, r3, r4, r5}
    e920:	4690      	mov	r8, r2
    e922:	4699      	mov	r9, r3
    e924:	46a2      	mov	sl, r4
    e926:	46ab      	mov	fp, r5
    e928:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e92a:	4298      	cmp	r0, r3
    e92c:	daf6      	bge.n	e91c <_printf_i+0x144>
    e92e:	1c18      	adds	r0, r3, #0
    e930:	e7f4      	b.n	e91c <_printf_i+0x144>
    e932:	2b75      	cmp	r3, #117	; 0x75
    e934:	d061      	beq.n	e9fa <_printf_i+0x222>
    e936:	2b78      	cmp	r3, #120	; 0x78
    e938:	d158      	bne.n	e9ec <_printf_i+0x214>
    e93a:	6823      	ldr	r3, [r4, #0]
    e93c:	e783      	b.n	e846 <_printf_i+0x6e>
    e93e:	2d00      	cmp	r5, #0
    e940:	d100      	bne.n	e944 <_printf_i+0x16c>
    e942:	2500      	movs	r5, #0
    e944:	9e03      	ldr	r6, [sp, #12]
    e946:	1c28      	adds	r0, r5, #0
    e948:	1c39      	adds	r1, r7, #0
    e94a:	f7fe fa67 	bl	ce1c <__aeabi_uidivmod>
    e94e:	465a      	mov	r2, fp
    e950:	5c53      	ldrb	r3, [r2, r1]
    e952:	3e01      	subs	r6, #1
    e954:	1c28      	adds	r0, r5, #0
    e956:	7033      	strb	r3, [r6, #0]
    e958:	1c39      	adds	r1, r7, #0
    e95a:	f7fe fa1b 	bl	cd94 <__aeabi_uidiv>
    e95e:	1e05      	subs	r5, r0, #0
    e960:	d1f1      	bne.n	e946 <_printf_i+0x16e>
    e962:	2f08      	cmp	r7, #8
    e964:	d19a      	bne.n	e89c <_printf_i+0xc4>
    e966:	6823      	ldr	r3, [r4, #0]
    e968:	07db      	lsls	r3, r3, #31
    e96a:	d597      	bpl.n	e89c <_printf_i+0xc4>
    e96c:	6861      	ldr	r1, [r4, #4]
    e96e:	6922      	ldr	r2, [r4, #16]
    e970:	4291      	cmp	r1, r2
    e972:	dc93      	bgt.n	e89c <_printf_i+0xc4>
    e974:	3e01      	subs	r6, #1
    e976:	2330      	movs	r3, #48	; 0x30
    e978:	7033      	strb	r3, [r6, #0]
    e97a:	e78f      	b.n	e89c <_printf_i+0xc4>
    e97c:	2b64      	cmp	r3, #100	; 0x64
    e97e:	d001      	beq.n	e984 <_printf_i+0x1ac>
    e980:	2b69      	cmp	r3, #105	; 0x69
    e982:	d133      	bne.n	e9ec <_printf_i+0x214>
    e984:	6823      	ldr	r3, [r4, #0]
    e986:	0619      	lsls	r1, r3, #24
    e988:	d401      	bmi.n	e98e <_printf_i+0x1b6>
    e98a:	0659      	lsls	r1, r3, #25
    e98c:	d44c      	bmi.n	ea28 <_printf_i+0x250>
    e98e:	6813      	ldr	r3, [r2, #0]
    e990:	1d19      	adds	r1, r3, #4
    e992:	681b      	ldr	r3, [r3, #0]
    e994:	6011      	str	r1, [r2, #0]
    e996:	1c1d      	adds	r5, r3, #0
    e998:	2b00      	cmp	r3, #0
    e99a:	db4c      	blt.n	ea36 <_printf_i+0x25e>
    e99c:	4b2a      	ldr	r3, [pc, #168]	; (ea48 <_printf_i+0x270>)
    e99e:	270a      	movs	r7, #10
    e9a0:	469b      	mov	fp, r3
    e9a2:	e76c      	b.n	e87e <_printf_i+0xa6>
    e9a4:	6813      	ldr	r3, [r2, #0]
    e9a6:	1c26      	adds	r6, r4, #0
    e9a8:	1d19      	adds	r1, r3, #4
    e9aa:	6011      	str	r1, [r2, #0]
    e9ac:	681a      	ldr	r2, [r3, #0]
    e9ae:	2342      	movs	r3, #66	; 0x42
    e9b0:	54e2      	strb	r2, [r4, r3]
    e9b2:	2301      	movs	r3, #1
    e9b4:	3642      	adds	r6, #66	; 0x42
    e9b6:	6123      	str	r3, [r4, #16]
    e9b8:	2200      	movs	r2, #0
    e9ba:	2343      	movs	r3, #67	; 0x43
    e9bc:	54e2      	strb	r2, [r4, r3]
    e9be:	e781      	b.n	e8c4 <_printf_i+0xec>
    e9c0:	6813      	ldr	r3, [r2, #0]
    e9c2:	1d19      	adds	r1, r3, #4
    e9c4:	6011      	str	r1, [r2, #0]
    e9c6:	681b      	ldr	r3, [r3, #0]
    e9c8:	6962      	ldr	r2, [r4, #20]
    e9ca:	601a      	str	r2, [r3, #0]
    e9cc:	e777      	b.n	e8be <_printf_i+0xe6>
    e9ce:	6813      	ldr	r3, [r2, #0]
    e9d0:	1d19      	adds	r1, r3, #4
    e9d2:	6011      	str	r1, [r2, #0]
    e9d4:	681e      	ldr	r6, [r3, #0]
    e9d6:	1c30      	adds	r0, r6, #0
    e9d8:	f000 f8b8 	bl	eb4c <strlen>
    e9dc:	6863      	ldr	r3, [r4, #4]
    e9de:	6120      	str	r0, [r4, #16]
    e9e0:	4298      	cmp	r0, r3
    e9e2:	d901      	bls.n	e9e8 <_printf_i+0x210>
    e9e4:	6123      	str	r3, [r4, #16]
    e9e6:	1c18      	adds	r0, r3, #0
    e9e8:	6060      	str	r0, [r4, #4]
    e9ea:	e7e5      	b.n	e9b8 <_printf_i+0x1e0>
    e9ec:	2242      	movs	r2, #66	; 0x42
    e9ee:	54a3      	strb	r3, [r4, r2]
    e9f0:	1c26      	adds	r6, r4, #0
    e9f2:	2301      	movs	r3, #1
    e9f4:	3642      	adds	r6, #66	; 0x42
    e9f6:	6123      	str	r3, [r4, #16]
    e9f8:	e7de      	b.n	e9b8 <_printf_i+0x1e0>
    e9fa:	6823      	ldr	r3, [r4, #0]
    e9fc:	0619      	lsls	r1, r3, #24
    e9fe:	d401      	bmi.n	ea04 <_printf_i+0x22c>
    ea00:	0659      	lsls	r1, r3, #25
    ea02:	d40c      	bmi.n	ea1e <_printf_i+0x246>
    ea04:	6813      	ldr	r3, [r2, #0]
    ea06:	1d19      	adds	r1, r3, #4
    ea08:	681d      	ldr	r5, [r3, #0]
    ea0a:	6011      	str	r1, [r2, #0]
    ea0c:	4a0e      	ldr	r2, [pc, #56]	; (ea48 <_printf_i+0x270>)
    ea0e:	7e23      	ldrb	r3, [r4, #24]
    ea10:	4693      	mov	fp, r2
    ea12:	2708      	movs	r7, #8
    ea14:	2b6f      	cmp	r3, #111	; 0x6f
    ea16:	d100      	bne.n	ea1a <_printf_i+0x242>
    ea18:	e72e      	b.n	e878 <_printf_i+0xa0>
    ea1a:	270a      	movs	r7, #10
    ea1c:	e72c      	b.n	e878 <_printf_i+0xa0>
    ea1e:	6813      	ldr	r3, [r2, #0]
    ea20:	1d19      	adds	r1, r3, #4
    ea22:	6011      	str	r1, [r2, #0]
    ea24:	881d      	ldrh	r5, [r3, #0]
    ea26:	e7f1      	b.n	ea0c <_printf_i+0x234>
    ea28:	6813      	ldr	r3, [r2, #0]
    ea2a:	1d19      	adds	r1, r3, #4
    ea2c:	6011      	str	r1, [r2, #0]
    ea2e:	2200      	movs	r2, #0
    ea30:	5e9d      	ldrsh	r5, [r3, r2]
    ea32:	1c2b      	adds	r3, r5, #0
    ea34:	e7b0      	b.n	e998 <_printf_i+0x1c0>
    ea36:	2343      	movs	r3, #67	; 0x43
    ea38:	222d      	movs	r2, #45	; 0x2d
    ea3a:	54e2      	strb	r2, [r4, r3]
    ea3c:	4b02      	ldr	r3, [pc, #8]	; (ea48 <_printf_i+0x270>)
    ea3e:	426d      	negs	r5, r5
    ea40:	469b      	mov	fp, r3
    ea42:	270a      	movs	r7, #10
    ea44:	e71b      	b.n	e87e <_printf_i+0xa6>
    ea46:	46c0      	nop			; (mov r8, r8)
    ea48:	0000f910 	.word	0x0000f910
    ea4c:	0000f924 	.word	0x0000f924

0000ea50 <_write_r>:
    ea50:	b570      	push	{r4, r5, r6, lr}
    ea52:	4c08      	ldr	r4, [pc, #32]	; (ea74 <_write_r+0x24>)
    ea54:	1c06      	adds	r6, r0, #0
    ea56:	2500      	movs	r5, #0
    ea58:	1c08      	adds	r0, r1, #0
    ea5a:	1c11      	adds	r1, r2, #0
    ea5c:	1c1a      	adds	r2, r3, #0
    ea5e:	6025      	str	r5, [r4, #0]
    ea60:	f7f3 fa8c 	bl	1f7c <_write>
    ea64:	1c43      	adds	r3, r0, #1
    ea66:	d000      	beq.n	ea6a <_write_r+0x1a>
    ea68:	bd70      	pop	{r4, r5, r6, pc}
    ea6a:	6823      	ldr	r3, [r4, #0]
    ea6c:	2b00      	cmp	r3, #0
    ea6e:	d0fb      	beq.n	ea68 <_write_r+0x18>
    ea70:	6033      	str	r3, [r6, #0]
    ea72:	e7f9      	b.n	ea68 <_write_r+0x18>
    ea74:	20001c3c 	.word	0x20001c3c

0000ea78 <_close_r>:
    ea78:	b538      	push	{r3, r4, r5, lr}
    ea7a:	4c07      	ldr	r4, [pc, #28]	; (ea98 <_close_r+0x20>)
    ea7c:	2300      	movs	r3, #0
    ea7e:	1c05      	adds	r5, r0, #0
    ea80:	1c08      	adds	r0, r1, #0
    ea82:	6023      	str	r3, [r4, #0]
    ea84:	f7f3 fab6 	bl	1ff4 <_close>
    ea88:	1c43      	adds	r3, r0, #1
    ea8a:	d000      	beq.n	ea8e <_close_r+0x16>
    ea8c:	bd38      	pop	{r3, r4, r5, pc}
    ea8e:	6823      	ldr	r3, [r4, #0]
    ea90:	2b00      	cmp	r3, #0
    ea92:	d0fb      	beq.n	ea8c <_close_r+0x14>
    ea94:	602b      	str	r3, [r5, #0]
    ea96:	e7f9      	b.n	ea8c <_close_r+0x14>
    ea98:	20001c3c 	.word	0x20001c3c

0000ea9c <_fstat_r>:
    ea9c:	b538      	push	{r3, r4, r5, lr}
    ea9e:	4c08      	ldr	r4, [pc, #32]	; (eac0 <_fstat_r+0x24>)
    eaa0:	2300      	movs	r3, #0
    eaa2:	1c05      	adds	r5, r0, #0
    eaa4:	1c08      	adds	r0, r1, #0
    eaa6:	1c11      	adds	r1, r2, #0
    eaa8:	6023      	str	r3, [r4, #0]
    eaaa:	f7f3 faa7 	bl	1ffc <_fstat>
    eaae:	1c43      	adds	r3, r0, #1
    eab0:	d000      	beq.n	eab4 <_fstat_r+0x18>
    eab2:	bd38      	pop	{r3, r4, r5, pc}
    eab4:	6823      	ldr	r3, [r4, #0]
    eab6:	2b00      	cmp	r3, #0
    eab8:	d0fb      	beq.n	eab2 <_fstat_r+0x16>
    eaba:	602b      	str	r3, [r5, #0]
    eabc:	e7f9      	b.n	eab2 <_fstat_r+0x16>
    eabe:	46c0      	nop			; (mov r8, r8)
    eac0:	20001c3c 	.word	0x20001c3c

0000eac4 <_isatty_r>:
    eac4:	b538      	push	{r3, r4, r5, lr}
    eac6:	4c07      	ldr	r4, [pc, #28]	; (eae4 <_isatty_r+0x20>)
    eac8:	2300      	movs	r3, #0
    eaca:	1c05      	adds	r5, r0, #0
    eacc:	1c08      	adds	r0, r1, #0
    eace:	6023      	str	r3, [r4, #0]
    ead0:	f7f3 fa9a 	bl	2008 <_isatty>
    ead4:	1c43      	adds	r3, r0, #1
    ead6:	d000      	beq.n	eada <_isatty_r+0x16>
    ead8:	bd38      	pop	{r3, r4, r5, pc}
    eada:	6823      	ldr	r3, [r4, #0]
    eadc:	2b00      	cmp	r3, #0
    eade:	d0fb      	beq.n	ead8 <_isatty_r+0x14>
    eae0:	602b      	str	r3, [r5, #0]
    eae2:	e7f9      	b.n	ead8 <_isatty_r+0x14>
    eae4:	20001c3c 	.word	0x20001c3c

0000eae8 <_lseek_r>:
    eae8:	b570      	push	{r4, r5, r6, lr}
    eaea:	4c08      	ldr	r4, [pc, #32]	; (eb0c <_lseek_r+0x24>)
    eaec:	1c06      	adds	r6, r0, #0
    eaee:	2500      	movs	r5, #0
    eaf0:	1c08      	adds	r0, r1, #0
    eaf2:	1c11      	adds	r1, r2, #0
    eaf4:	1c1a      	adds	r2, r3, #0
    eaf6:	6025      	str	r5, [r4, #0]
    eaf8:	f7f3 fa88 	bl	200c <_lseek>
    eafc:	1c43      	adds	r3, r0, #1
    eafe:	d000      	beq.n	eb02 <_lseek_r+0x1a>
    eb00:	bd70      	pop	{r4, r5, r6, pc}
    eb02:	6823      	ldr	r3, [r4, #0]
    eb04:	2b00      	cmp	r3, #0
    eb06:	d0fb      	beq.n	eb00 <_lseek_r+0x18>
    eb08:	6033      	str	r3, [r6, #0]
    eb0a:	e7f9      	b.n	eb00 <_lseek_r+0x18>
    eb0c:	20001c3c 	.word	0x20001c3c

0000eb10 <_malloc_usable_size_r>:
    eb10:	3904      	subs	r1, #4
    eb12:	680b      	ldr	r3, [r1, #0]
    eb14:	1f18      	subs	r0, r3, #4
    eb16:	2b00      	cmp	r3, #0
    eb18:	db00      	blt.n	eb1c <_malloc_usable_size_r+0xc>
    eb1a:	4770      	bx	lr
    eb1c:	58c8      	ldr	r0, [r1, r3]
    eb1e:	181b      	adds	r3, r3, r0
    eb20:	1f18      	subs	r0, r3, #4
    eb22:	e7fa      	b.n	eb1a <_malloc_usable_size_r+0xa>

0000eb24 <_read_r>:
    eb24:	b570      	push	{r4, r5, r6, lr}
    eb26:	4c08      	ldr	r4, [pc, #32]	; (eb48 <_read_r+0x24>)
    eb28:	1c06      	adds	r6, r0, #0
    eb2a:	2500      	movs	r5, #0
    eb2c:	1c08      	adds	r0, r1, #0
    eb2e:	1c11      	adds	r1, r2, #0
    eb30:	1c1a      	adds	r2, r3, #0
    eb32:	6025      	str	r5, [r4, #0]
    eb34:	f7f3 fa00 	bl	1f38 <_read>
    eb38:	1c43      	adds	r3, r0, #1
    eb3a:	d000      	beq.n	eb3e <_read_r+0x1a>
    eb3c:	bd70      	pop	{r4, r5, r6, pc}
    eb3e:	6823      	ldr	r3, [r4, #0]
    eb40:	2b00      	cmp	r3, #0
    eb42:	d0fb      	beq.n	eb3c <_read_r+0x18>
    eb44:	6033      	str	r3, [r6, #0]
    eb46:	e7f9      	b.n	eb3c <_read_r+0x18>
    eb48:	20001c3c 	.word	0x20001c3c

0000eb4c <strlen>:
    eb4c:	2300      	movs	r3, #0
    eb4e:	5cc2      	ldrb	r2, [r0, r3]
    eb50:	3301      	adds	r3, #1
    eb52:	2a00      	cmp	r2, #0
    eb54:	d1fb      	bne.n	eb4e <strlen+0x2>
    eb56:	1e58      	subs	r0, r3, #1
    eb58:	4770      	bx	lr
    eb5a:	46c0      	nop			; (mov r8, r8)
    eb5c:	42000800 	.word	0x42000800
    eb60:	42000c00 	.word	0x42000c00
    eb64:	42001000 	.word	0x42001000
    eb68:	42001400 	.word	0x42001400
    eb6c:	42001800 	.word	0x42001800
    eb70:	42001c00 	.word	0x42001c00
    eb74:	0c0b0a09 	.word	0x0c0b0a09
    eb78:	00000e0d 	.word	0x00000e0d
    eb7c:	00001380 	.word	0x00001380
    eb80:	000013da 	.word	0x000013da
    eb84:	000013da 	.word	0x000013da
    eb88:	0000137a 	.word	0x0000137a
    eb8c:	0000137a 	.word	0x0000137a
    eb90:	00001396 	.word	0x00001396
    eb94:	00001386 	.word	0x00001386
    eb98:	0000139c 	.word	0x0000139c
    eb9c:	000013ca 	.word	0x000013ca
    eba0:	00001550 	.word	0x00001550
    eba4:	000015b6 	.word	0x000015b6
    eba8:	000015b6 	.word	0x000015b6
    ebac:	00001530 	.word	0x00001530
    ebb0:	00001542 	.word	0x00001542
    ebb4:	00001560 	.word	0x00001560
    ebb8:	00001534 	.word	0x00001534
    ebbc:	00001570 	.word	0x00001570
    ebc0:	000015a4 	.word	0x000015a4
    ebc4:	42002c00 	.word	0x42002c00
    ebc8:	42003000 	.word	0x42003000
    ebcc:	42003400 	.word	0x42003400
    ebd0:	001c1c1b 	.word	0x001c1c1b
    ebd4:	10000800 	.word	0x10000800
    ebd8:	00002000 	.word	0x00002000
    ebdc:	00003ec4 	.word	0x00003ec4
    ebe0:	00003e4e 	.word	0x00003e4e
    ebe4:	00003e5a 	.word	0x00003e5a
    ebe8:	00003e70 	.word	0x00003e70
    ebec:	000044b8 	.word	0x000044b8
    ebf0:	000044b8 	.word	0x000044b8
    ebf4:	000044b8 	.word	0x000044b8
    ebf8:	000044b8 	.word	0x000044b8
    ebfc:	00003e7c 	.word	0x00003e7c
    ec00:	00003eb8 	.word	0x00003eb8
    ec04:	000042da 	.word	0x000042da
    ec08:	00003f40 	.word	0x00003f40
    ec0c:	000042da 	.word	0x000042da
    ec10:	00003f4a 	.word	0x00003f4a
    ec14:	00003f54 	.word	0x00003f54
    ec18:	00003f82 	.word	0x00003f82
    ec1c:	00003f6e 	.word	0x00003f6e
    ec20:	00003f78 	.word	0x00003f78
    ec24:	000042da 	.word	0x000042da
    ec28:	00003f8c 	.word	0x00003f8c
    ec2c:	000042e2 	.word	0x000042e2
    ec30:	0000429e 	.word	0x0000429e
    ec34:	000042e2 	.word	0x000042e2
    ec38:	00004268 	.word	0x00004268
    ec3c:	000042a8 	.word	0x000042a8
    ec40:	000042e2 	.word	0x000042e2
    ec44:	000042c2 	.word	0x000042c2
    ec48:	0000428c 	.word	0x0000428c
    ec4c:	00004282 	.word	0x00004282
    ec50:	000044aa 	.word	0x000044aa
    ec54:	00004424 	.word	0x00004424
    ec58:	000044aa 	.word	0x000044aa
    ec5c:	0000442c 	.word	0x0000442c
    ec60:	00004438 	.word	0x00004438
    ec64:	000044aa 	.word	0x000044aa
    ec68:	0000444e 	.word	0x0000444e
    ec6c:	00004456 	.word	0x00004456
    ec70:	00004466 	.word	0x00004466

0000ec74 <dispatch_table>:
    ec74:	00003c41 00002699 00002985 000067f1     A<...&...)...g..
    ec84:	00006c71 00004ca5 000076fd 00007299     ql...L...v...r..
    ec94:	000076bd 0000716d 0000854d 00008c95     .v..mq..M.......
    eca4:	000055a1 00009045 000077f9 000093a5     .U..E....w......
    ecb4:	00003315 000031b5 00003359 000033c1     .3...1..Y3...3..
    ecc4:	00003389 000035e9 00003559 00003405     .3...5..Y5...4..
    ecd4:	0000383d 0000386d 00003675 00003759     =8..m8..u6..Y7..
    ece4:	0000346d 0000380d 00003641 000037ad     m4...8..A6...7..
    ecf4:	000036f9 00003729 000037dd 000036c9     .6..)7...7...6..

0000ed04 <minCAPLength>:
    ed04:	01020409 000073f8 00007488 000073f8     .....s...t...s..
    ed14:	000073f8 000073f8 00007488 00007488     .s...s...t...t..
    ed24:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed34:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed44:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed54:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed64:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed74:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed84:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ed94:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eda4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    edb4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    edc4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    edd4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ede4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    edf4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ee04:	00007488 00007488 0000732e 00007310     .t...t...s...s..
    ee14:	000073f8 00007324 00007338 00007346     .s..$s..8s..Fs..
    ee24:	000073f8 00007488 00007358 00007370     .s...t..Xs..ps..
    ee34:	000073ba 000073c8 0000731a 000073f8     .s...s...s...s..
    ee44:	000073f8 000073f8 00007488 000073d2     .s...s...t...s..
    ee54:	000073f8 000073f8 00007362 000072ea     .s...s..bs...r..
    ee64:	000073f8 000072f4 000073f8 00007302     .s...r...s...s..
    ee74:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ee84:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ee94:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eea4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eeb4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eec4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eed4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eee4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eef4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef04:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef14:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef24:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef34:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef44:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef54:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef64:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef74:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef84:	00007488 00007488 00007488 00007488     .t...t...t...t..
    ef94:	00007488 00007488 00007488 00007488     .t...t...t...t..
    efa4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    efb4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    efc4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    efd4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    efe4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    eff4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f004:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f014:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f024:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f034:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f044:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f054:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f064:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f074:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f084:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f094:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f0a4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f0b4:	00007488 00007488 00007488 00007488     .t...t...t...t..
    f0c4:	00007488 000073f8 00007652 0000765c     .t...s..Rv..\v..
    f0d4:	0000766a 00007674 00007538 00007542     jv..tv..8u..Bu..
    f0e4:	00007550 0000755c 0000767e 0000767e     Pu..\u..~v..~v..
    f0f4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f104:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f114:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f124:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f134:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f144:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f154:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f164:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f174:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f184:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f194:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f1a4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f1b4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f1c4:	0000767e 0000767e 0000767e 000075a8     ~v..~v..~v...u..
    f1d4:	00007568 00007572 0000757c 000075b2     hu..ru..|u...u..
    f1e4:	000075c2 00007594 00007586 000075cc     .u...u...u...u..
    f1f4:	000075e4 000075f2 00007600 0000767e     .u...u...v..~v..
    f204:	0000760a 00007614 0000761e 0000767e     .v...v...v..~v..
    f214:	0000762c 00007636 0000759e 000075d6     ,v..6v...u...u..
    f224:	000074f0 000074fa 00007506 00007514     .t...t...u...u..
    f234:	00007520 0000767e 0000767e 0000752e      u..~v..~v...u..
    f244:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f254:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f264:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f274:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f284:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f294:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2a4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2b4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2c4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2d4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2e4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f2f4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f304:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f314:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f324:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f334:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f344:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f354:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f364:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f374:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f384:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f394:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3a4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3b4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3c4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3d4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3e4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f3f4:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f404:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f414:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f424:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f434:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f444:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f454:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f464:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f474:	0000767e 0000767e 0000767e 0000767e     ~v..~v..~v..~v..
    f484:	0000767e 0000767e 00007644              ~v..~v..Dv..

0000f490 <phy_pib_size>:
    f490:	01010401 01010201                       ........

0000f498 <mac_pib_size>:
    f498:	01010101 01010101 02080104 01010101     ................
    f4a8:	02010102 01010201 02020102 01010101     ................
    f4b8:	00008408 000081fa 000082fc 0000819a     ................
    f4c8:	00008256 0000834e 00008408 00008408     V...N...........
    f4d8:	00008372 00008408 0000832e 00008392     r...............
    f4e8:	00008256 0000817c 00008074 0000a350     V...|...t...P...
    f4f8:	0000a39e 0000a47a 0000a3bc 0000a47a     ....z.......z...
    f508:	0000a336 0000a36a 0000a47a 0000a47a     6...j...z...z...
    f518:	0000a47a 0000a47a 0000a47a 0000a2d4     z...z...z.......
    f528:	0000a47a 0000a47a 0000a47a 0000a47a     z...z...z...z...
    f538:	0000a47a 0000a47a 0000a3fc 0000a47a     z...z.......z...
    f548:	0000a47a 0000a43c 0000a47a 0000a47a     z...<...z...z...
    f558:	0000a47a 0000a47a 0000a47a 0000a47a     z...z...z...z...
    f568:	0000a2d4 0000ad66 0000adac 0000adac     ....f...........
    f578:	0000adac 0000ad70 0000ad84 0000adac     ....p...........
    f588:	0000adac 0000adac 0000adac 0000adac     ................
    f598:	0000ad5c 0000adac 0000adac 0000adac     \...............
    f5a8:	0000adac 0000adac 0000ad7a 0000adac     ........z.......
    f5b8:	0000adac 0000adac 0000adac 0000ad50     ............P...

0000f5c8 <tx_pwr_table>:
    f5c8:	03030304 00010203 fcfdfeff eff4f8fa     ................
    f5d8:	0000b7bc 0000b862 0000b7f8 0000b800     ....b...........
    f5e8:	0000b808 0000b7f0 0000b7ae 0000b904     ................
    f5f8:	0000b918 0000b914 0000b908 0000b914     ................
    f608:	0000b90c 0000b914 0000b910              ............

0000f614 <tc_interrupt_vectors.11623>:
    f614:	00141312                                ....

0000f618 <Display_Associated_Device>:
    f618:	69766544 25206563 73612075 69636f73     Device %u associ
    f628:	64657461 00000a0d                       ated....

0000f630 <Dispaly_Result_Frame>:
    f630:	75736552 6620746c 656d6172 74697720     Result frame wit
    f640:	61682068 656c646e 20752520 0000203a     h handle %u : ..

0000f650 <Display_Rx_Frame_Address>:
    f650:	66207852 656d6172 6f726620 6544206d     Rx frame from De
    f660:	65636976 64644120 3a782572 00000020     vice Addr%x: ...

0000f670 <Display_Queue_Device_Data>:
    f670:	75657551 61642065 66206174 6420726f     Queue data for d
    f680:	63697665 75252065 00000020              evice %u ...

0000f68c <Display_MSDU_Handle>:
    f68c:	44534d28 61682055 656c646e 2520203a     (MSDU handle:  %
    f69c:	0a0d2975 00000000                       u)......

0000f6a4 <Display_Broadcast_Tx_Count>:
    f6a4:	616f7242 73616364 72662074 20656d61     Broadcast frame 
    f6b4:	63207854 746e756f 2520203a 0a0d756c     Tx count:  %lu..
    f6c4:	00000000 69646e49 74636572 74614420     ....Indirect Dat
    f6d4:	72662061 43206d6f 64726f6f 74616e69     a from Coordinat
    f6e4:	0000726f 6165420a 5f6e6f63 6c707041     or...Beacon_Appl
    f6f4:	74616369 0d6e6f69 0000000a 6f6f430a     ication......Coo
    f704:	6e696472 726f7461 00000a0d 53200a0d     rdinator...... S
    f714:	72756365 20797469 6c6f6f54 786f4220     ecurity Tool Box
    f724:	206e4f20 204c4153 6e45203a 656c6261      On SAL : Enable
    f734:	00000064 4d200a0d 44204341 20617461     d..... MAC Data 
    f744:	65532026 69727563 4d207974 6c75646f     & Security Modul
    f754:	203a2065 61736944 64656c62 00000000     e : Disabled....
    f764:	4d200a0d 42204341 6f636165 6553206e     .. MAC Beacon Se
    f774:	69727563 3a207974 73694420 656c6261     curity : Disable
    f784:	00000064 48200a0d 20686769 61746144     d..... High Data
    f794:	74615220 75532065 726f7070 203a2074      Rate Support : 
    f7a4:	61736944 64656c62 00000000 4d200a0d     Disabled...... M
    f7b4:	47204341 53205354 6f707075 3a207472     AC GTS Support :
    f7c4:	616e4520 64656c62 00000000 63637553      Enabled....Succ
    f7d4:	0d737365 00000000 6e617254 74636173     ess.....Transact
    f7e4:	206e6f69 7265766f 776f6c66 0000000d     ion overflow....
    f7f4:	6e617254 74636173 206e6f69 69707865     Transaction expi
    f804:	0d646572 00000000 6d617246 72542065     red.....Frame Tr
    f814:	6d736e61 65747469 414d2064 6f4e2043     ansmitted MAC No
    f824:	6b634120 0000000d 2043414d 6e616843      Ack....MAC Chan
    f834:	206c656e 65636341 46207373 756c6961     nel Access Failu
    f844:	000d6572 72617453 20646574 63616562     re..Started beac
    f854:	652d6e6f 6c62616e 6e206465 6f777465     on-enabled netwo
    f864:	69206b72 6843206e 656e6e61 202d206c     rk in Channel - 
    f874:	0a0d6425 00000000                       %d......

0000f87c <Display_GTS_Data>:
    f87c:	20535447 61746164 726f6620 76656420     GTS data for dev
    f88c:	20656369 00207525                       ice %u .

0000f894 <_global_impure_ptr>:
    f894:	20000040 00000043 2b302d23 00000020     @.. C...#-0+ ...
    f8a4:	004c6c68 45676665 00004746              hlL.efgEFG..

0000f8b0 <__sf_fake_stderr>:
	...

0000f8d0 <__sf_fake_stdout>:
	...

0000f8f0 <__sf_fake_stdin>:
	...
    f910:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    f920:	00000000 33323130 37363534 62613938     ....0123456789ab
    f930:	66656463 00000000                       cdef....

0000f938 <_init>:
    f938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f93a:	46c0      	nop			; (mov r8, r8)
    f93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f93e:	bc08      	pop	{r3}
    f940:	469e      	mov	lr, r3
    f942:	4770      	bx	lr

0000f944 <__init_array_start>:
    f944:	00000131 	.word	0x00000131

0000f948 <_fini>:
    f948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f94a:	46c0      	nop			; (mov r8, r8)
    f94c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f94e:	bc08      	pop	{r3}
    f950:	469e      	mov	lr, r3
    f952:	4770      	bx	lr

0000f954 <__fini_array_start>:
    f954:	00000105 	.word	0x00000105
