
---------- Begin Simulation Statistics ----------
final_tick                                13472887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8224836                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30935.46                       # Real time elapsed on the host
host_tick_rate                                 318016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8007761                       # Number of instructions simulated
sim_ops                                       8193625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009838                       # Number of seconds simulated
sim_ticks                                  9837972500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.721564                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  382791                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               391716                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3209                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389162                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1153                       # Number of indirect misses.
system.cpu.branchPred.lookups                  410043                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2431404                       # Number of instructions committed
system.cpu.committedOps                       2468223                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.384520                       # CPI: cycles per instruction
system.cpu.discardedOps                          8783                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1233959                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76234                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           758536                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2520004                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295463                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      496                       # number of quiesce instructions executed
system.cpu.numCycles                          8229135                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       496                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1611924     65.31%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1091      0.04%     65.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81488      3.30%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                773720     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2468223                       # Class of committed instruction
system.cpu.quiesceCycles                      7511621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5709131                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        717185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              226063                       # Transaction distribution
system.membus.trans_dist::ReadResp             226687                       # Transaction distribution
system.membus.trans_dist::WriteReq             136917                       # Transaction distribution
system.membus.trans_dist::WriteResp            136917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          326                       # Transaction distribution
system.membus.trans_dist::WriteClean               83                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               169                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           354                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       357901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        357901                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       717400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       727609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       715802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       715802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1444014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11302                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22997862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1079806                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004714                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1079806                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1844415460                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10299749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              545937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2032875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8570910                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1385866350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1355250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       272384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       272384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       462828                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       462828                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1470424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23408342                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2476256750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1978388997                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1280748000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6661535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4996151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11657687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6661535                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4996151                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11657687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6661535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11657687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4996151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23315373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4996151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11657687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16653838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4996151                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1717834                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6713985                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4996151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16653838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1717834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23367823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       225549                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       225549                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132352                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       704512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       715802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448050                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448050    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448050                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1045949915                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1260091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    564184541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19984606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    584169147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19984606                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13340554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     33325159                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    584169147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     33325159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    617494306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25034752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14286848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24051712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4438016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       446464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2887680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6661535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1698691473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    839353434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2544706442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    992568743                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1452214671                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2444783414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6661535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691260216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2291568105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4989489857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19778059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1665384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     21443443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8326919                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6661535                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14988454                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     28104978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8326919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     36431897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     25819954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6661535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     32481489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6661535                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13323070                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19984606                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     32481489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13323070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6661535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     52466095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1756459                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       156130                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1912589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1756459                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1756459                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1756459                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       156130                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1912589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14466928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8496704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       223232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132761                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6661535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6679018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1452214671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1717834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3246197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1470519256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2660711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19984606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1665384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    839353434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863664134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2660711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6661535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26663624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1665384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2291568105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1717834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3246197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2334183390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    352103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327325250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132761                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7314734970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1129465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13244426220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32381.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58631.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   210654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123567                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226047                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.183436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.937524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.589143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          650      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          564      2.31%      4.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          368      1.51%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          364      1.49%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          464      1.90%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.48%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          366      1.50%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.55%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20922     85.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1276.327684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.447830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             46     25.99%     25.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.56%     26.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.56%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     27.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     26.55%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.56%     54.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.56%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     39.55%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      3.39%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            2      1.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     750.107345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    426.315085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    430.962038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             23     12.99%     12.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.56%     13.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      5.08%     18.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      5.08%     23.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.13%     24.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.13%     25.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.69%     27.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.56%     28.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.56%     28.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.56%     29.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.56%     29.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.52%     34.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     65.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14457152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8497216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14466928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8496704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1469.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1470.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9837672500                       # Total gap between requests
system.mem_ctrls.avgGap                      27417.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14277056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6661535.189288239926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6679018.466457392089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1451219344.229717969894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1717833.628829517402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3233186.512769780587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2810335.157980976161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19984605.567864719778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1665383.797322059982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 839255852.768443942070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       223232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59470925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59804515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13077175860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25696490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22278430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11432591065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2306660125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1600297390                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 169717017065                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58077.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58175.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58581.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     96967.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44646.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27952545.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    750865.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6251161.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1315391.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5114160515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    532140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4192806985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 992                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9465636.088710                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2631646.812494                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         8250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11953750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8777932000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4694955500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1300766                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1300766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1300766                       # number of overall hits
system.cpu.icache.overall_hits::total         1300766                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11720000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11720000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11720000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11720000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1301036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1301036                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1301036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1301036                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43407.407407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43407.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43407.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43407.407407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11295500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11295500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.185185                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1300766                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1300766                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1301036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1301036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43407.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43407.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.185185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.415789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              737686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                63                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11709.301587                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.415789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.756671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.756671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2602342                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2602342                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135653                       # number of overall hits
system.cpu.dcache.overall_hits::total          135653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          642                       # number of overall misses
system.cpu.dcache.overall_misses::total           642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49709125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49709125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49709125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49709125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136295                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136295                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136295                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136295                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004710                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77428.543614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77428.543614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77428.543614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77428.543614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          326                       # number of writebacks
system.cpu.dcache.writebacks::total               326                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5079                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5079                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39678125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39678125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39678125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39678125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11117750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11117750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003837                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75866.395793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75866.395793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75866.395793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75866.395793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2188.964363                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2188.964363                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        82764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           82764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79286.723164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79286.723164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          514                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          514                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27517625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27517625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11117750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11117750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77733.403955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77733.403955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21629.863813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21629.863813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21641625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21641625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75144.531250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75144.531250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4565                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4565                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71955.621302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71955.621302                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       357901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       357901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3725393250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3725393250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.004864                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.004864                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        86871                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        86871                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       271030                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       271030                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3613687420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3613687420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13333.163930                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13333.163930                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.465911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9834                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.308458                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.465911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3408911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3408911                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13472887500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13473038125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8224836                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30935.54                       # Real time elapsed on the host
host_tick_rate                                 318020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8007770                       # Number of instructions simulated
sim_ops                                       8193640                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009838                       # Number of seconds simulated
sim_ticks                                  9838123125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.720821                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  382792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               391720                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                497                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3211                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389163                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1154                       # Number of indirect misses.
system.cpu.branchPred.lookups                  410049                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2431413                       # Number of instructions committed
system.cpu.committedOps                       2468238                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.384606                       # CPI: cycles per instruction
system.cpu.discardedOps                          8788                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1233973                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76235                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           758538                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2520199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295455                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      496                       # number of quiesce instructions executed
system.cpu.numCycles                          8229376                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       496                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1611932     65.31%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1091      0.04%     65.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81494      3.30%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                773720     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2468238                       # Class of committed instruction
system.cpu.quiesceCycles                      7511621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5709177                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        717189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              226063                       # Transaction distribution
system.membus.trans_dist::ReadResp             226689                       # Transaction distribution
system.membus.trans_dist::WriteReq             136917                       # Transaction distribution
system.membus.trans_dist::WriteResp            136917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          328                       # Transaction distribution
system.membus.trans_dist::WriteClean               83                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               169                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           356                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       357901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        357901                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       717406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       727615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       715802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       715802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1444020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11302                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22998118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1079808                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004714                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1079808                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1844429335                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10299749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              545937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2032875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8582410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1385866350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1355250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       272384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       272384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       462828                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       462828                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1470424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23408342                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2476256750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1978388997                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1280748000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6661433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4996075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11657508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6661433                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4996075                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11657508                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6661433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11657508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4996075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23315016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4996075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11657508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16653583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4996075                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1717807                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6713882                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4996075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16653583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1717807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23367465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       225549                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       225549                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132352                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       704512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       715802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22905520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448050                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448050    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448050                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1045949915                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1260091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    564175903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19984300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    584160203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19984300                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13340349                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     33324649                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    584160203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     33324649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    617484852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25034752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14286848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24051712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4438016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       446464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2887680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6661433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1698665466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    839340583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2544667482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    992553547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1452192437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2444745984                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6661433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691219012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2291533020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4989413466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19777756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1665358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     21443114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8326791                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6661433                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14988225                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     28104548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8326791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     36431339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     25819559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6661433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     32480992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6661433                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13322866                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19984300                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     32480992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13322866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6661433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     52465292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1756433                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       156127                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1912560                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1756433                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1756433                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1756433                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       156127                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1912560                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14467056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8496832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       223232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6661433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6678916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1452192437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1717807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3259158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1470509752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2673681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19984300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1665358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    839340583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863663922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2673681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6661433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26663216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1665358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2291533020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1717807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3259158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2334173674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    352103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327325250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132763                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132763                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7314734970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1129475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13244478720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32381.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58631.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   210656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123567                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132763                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.183436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.937524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.589143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          650      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          564      2.31%      4.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          368      1.51%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          364      1.49%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          464      1.90%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.48%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          366      1.50%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.55%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20922     85.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1276.327684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.447830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             46     25.99%     25.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.56%     26.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.56%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     27.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     26.55%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.56%     54.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.56%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     39.55%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      3.39%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            2      1.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     750.107345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    426.315085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    430.962038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             23     12.99%     12.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.56%     13.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      5.08%     18.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      5.08%     23.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.13%     24.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.13%     25.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.69%     27.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.56%     28.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.56%     28.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.56%     29.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.56%     29.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.52%     34.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     65.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14457280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8497216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14467056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8496832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1469.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1470.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9838132500                       # Total gap between requests
system.mem_ctrls.avgGap                      27418.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14277056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6661433.198926344514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6678916.208420597017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1451197125.569619178772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1717807.328214343637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3246147.623304927722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2810292.130797051825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19984299.596779033542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1665358.299731586128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 839243003.476844549179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       223232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59470925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59804515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13077175860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25696490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22330930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11432591065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2306660125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1600297390                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 169717017065                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58077.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58175.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58581.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     96967.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44572.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27816523.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    750865.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6251161.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1315391.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5114160515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    532140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4192957610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 992                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9465636.088710                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2631646.812494                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         8250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11953750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8778082625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4694955500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1300777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1300777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1300777                       # number of overall hits
system.cpu.icache.overall_hits::total         1300777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11720000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11720000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11720000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11720000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1301047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1301047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1301047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1301047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43407.407407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43407.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43407.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43407.407407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11295500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11295500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.185185                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1300777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1300777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1301047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1301047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43407.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43407.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.185185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.185185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.415982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2880503                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6221.388769                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.415982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.756672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.756672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2602364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2602364                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135658                       # number of overall hits
system.cpu.dcache.overall_hits::total          135658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          644                       # number of overall misses
system.cpu.dcache.overall_misses::total           644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49829750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49829750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49829750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49829750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136302                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136302                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004725                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004725                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004725                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004725                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77375.388199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77375.388199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77375.388199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77375.388199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.dcache.writebacks::total               328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5079                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5079                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39795625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39795625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39795625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39795625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11117750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11117750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75801.190476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75801.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75801.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75801.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2188.964363                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2188.964363                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    522                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        82769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           82769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28188125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28188125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79180.126404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79180.126404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          514                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          514                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27635125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27635125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11117750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11117750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77626.755618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77626.755618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21629.863813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21629.863813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21641625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21641625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75144.531250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75144.531250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4565                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4565                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71955.621302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71955.621302                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       357901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       357901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3725393250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3725393250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.004864                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.004864                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        86871                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        86871                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       271030                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       271030                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3613687420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3613687420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13333.163930                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13333.163930                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.464832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.683703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.464832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3408941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3408941                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13473038125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
