$date
	Wed Jan 28 22:09:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_sub_tb $end
$var wire 1 ! d $end
$var wire 1 " bo $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " bo $end
$var wire 1 % c $end
$var wire 1 ! d $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#20000
0"
0!
0(
0'
0&
0%
0$
0#
#30000
1"
1!
1(
1%
#40000
0(
1&
1'
0%
1$
#50000
0!
1%
#60000
0"
1!
0'
0%
0$
1#
#70000
0!
1%
#80000
0&
0%
1$
#90000
1"
1!
1(
1%
#100000
