#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f45fa477c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f45fa47950 .scope module, "VGA_Coord_Calc_tb" "VGA_Coord_Calc_tb" 3 3;
 .timescale -9 -12;
P_000001f45fa49230 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000101000>;
v000001f45fabae10_0 .net "active", 0 0, L_000001f45fa58b00;  1 drivers
v000001f45fabaaf0_0 .var "clk", 0 0;
v000001f45fabb1d0_0 .net "hs", 0 0, L_000001f45fa58010;  1 drivers
v000001f45fabaff0_0 .var "rst_n", 0 0;
v000001f45faba7d0_0 .net "vs", 0 0, L_000001f45fa57fa0;  1 drivers
v000001f45fab9970_0 .net "x", 9 0, L_000001f45fa580f0;  1 drivers
v000001f45fabb090_0 .net "xcoor", 9 0, v000001f45fa43cf0_0;  1 drivers
v000001f45fab9fb0_0 .net "y", 9 0, L_000001f45fa58470;  1 drivers
v000001f45faba870_0 .net "ycoor", 9 0, v000001f45fa42fd0_0;  1 drivers
S_000001f45fa52a70 .scope module, "DUT" "VGA_Coord_Calc" 3 31, 4 3 0, S_000001f45fa47950;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "x";
    .port_info 1 /INPUT 10 "y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 10 "xcoor";
    .port_info 5 /OUTPUT 10 "ycoor";
v000001f45fa439d0_0 .net "clk", 0 0, v000001f45fabaaf0_0;  1 drivers
v000001f45fa43570_0 .net "rst_n", 0 0, v000001f45fabaff0_0;  1 drivers
v000001f45fa436b0_0 .net "x", 9 0, L_000001f45fa580f0;  alias, 1 drivers
v000001f45fa43cf0_0 .var "xcoor", 9 0;
v000001f45fa43930_0 .net "y", 9 0, L_000001f45fa58470;  alias, 1 drivers
v000001f45fa42fd0_0 .var "ycoor", 9 0;
E_000001f45fa4a070/0 .event negedge, v000001f45fa43570_0;
E_000001f45fa4a070/1 .event posedge, v000001f45fa439d0_0;
E_000001f45fa4a070 .event/or E_000001f45fa4a070/0, E_000001f45fa4a070/1;
S_000001f45fa44b30 .scope module, "DUT_timing" "vga_timing_gen" 3 20, 5 3 0, S_000001f45fa47950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hs";
    .port_info 3 /OUTPUT 1 "vs";
    .port_info 4 /OUTPUT 10 "x";
    .port_info 5 /OUTPUT 10 "y";
    .port_info 6 /OUTPUT 1 "active";
P_000001f45fa52c00 .param/l "H_ACTIVE" 1 5 16, +C4<00000000000000000000001010000000>;
P_000001f45fa52c38 .param/l "H_BACK_PORCH" 1 5 15, +C4<00000000000000000000000000110000>;
P_000001f45fa52c70 .param/l "H_FRONT_PORCH" 1 5 17, +C4<00000000000000000000000000010000>;
P_000001f45fa52ca8 .param/l "H_SYNC_CYCLES" 1 5 14, C4<0001100000>;
P_000001f45fa52ce0 .param/l "H_TOTAL" 1 5 18, C4<1100100000>;
P_000001f45fa52d18 .param/l "V_ACTIVE" 1 5 22, +C4<00000000000000000000000111100000>;
P_000001f45fa52d50 .param/l "V_BACK_PORCH" 1 5 21, +C4<00000000000000000000000000100001>;
P_000001f45fa52d88 .param/l "V_FRONT_PORCH" 1 5 23, +C4<00000000000000000000000000001010>;
P_000001f45fa52dc0 .param/l "V_SYNC_CYCLES" 1 5 20, C4<0000000010>;
P_000001f45fa52df8 .param/l "V_TOTAL" 1 5 24, C4<1000001101>;
L_000001f45fa58010 .functor BUFZ 1, v000001f45fa43bb0_0, C4<0>, C4<0>, C4<0>;
L_000001f45fa57fa0 .functor NOT 1, v000001f45fa43610_0, C4<0>, C4<0>, C4<0>;
L_000001f45fa58b70 .functor AND 1, L_000001f45faba4b0, L_000001f45fabb130, C4<1>, C4<1>;
L_000001f45fa58390 .functor AND 1, L_000001f45fa58b70, L_000001f45fabb270, C4<1>, C4<1>;
L_000001f45fa58b00 .functor AND 1, L_000001f45fa58390, L_000001f45fabb810, C4<1>, C4<1>;
L_000001f45fa580f0 .functor BUFZ 10, v000001f45fabaf50_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f45fa58470 .functor BUFZ 10, v000001f45fab9bf0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001f45fa437f0_0 .net *"_ivl_12", 31 0, L_000001f45faba410;  1 drivers
L_000001f45fb001a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f45fa432f0_0 .net *"_ivl_15", 21 0, L_000001f45fb001a8;  1 drivers
L_000001f45fb001f0 .functor BUFT 1, C4<00000000000000000000000010010000>, C4<0>, C4<0>, C4<0>;
v000001f45fa43890_0 .net/2u *"_ivl_16", 31 0, L_000001f45fb001f0;  1 drivers
v000001f45faba910_0 .net *"_ivl_18", 0 0, L_000001f45faba4b0;  1 drivers
v000001f45faba550_0 .net *"_ivl_20", 31 0, L_000001f45fab9ab0;  1 drivers
L_000001f45fb00238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f45faba5f0_0 .net *"_ivl_23", 21 0, L_000001f45fb00238;  1 drivers
L_000001f45fb00280 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v000001f45fabb450_0 .net/2u *"_ivl_24", 31 0, L_000001f45fb00280;  1 drivers
v000001f45faba190_0 .net *"_ivl_26", 0 0, L_000001f45fabb130;  1 drivers
v000001f45faba050_0 .net *"_ivl_29", 0 0, L_000001f45fa58b70;  1 drivers
v000001f45fabb590_0 .net *"_ivl_30", 31 0, L_000001f45fabb4f0;  1 drivers
L_000001f45fb002c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f45faba690_0 .net *"_ivl_33", 21 0, L_000001f45fb002c8;  1 drivers
L_000001f45fb00310 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v000001f45fabb3b0_0 .net/2u *"_ivl_34", 31 0, L_000001f45fb00310;  1 drivers
v000001f45faba730_0 .net *"_ivl_36", 0 0, L_000001f45fabb270;  1 drivers
v000001f45fab9b50_0 .net *"_ivl_39", 0 0, L_000001f45fa58390;  1 drivers
v000001f45fabad70_0 .net *"_ivl_40", 31 0, L_000001f45fabb770;  1 drivers
L_000001f45fb00358 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f45faba2d0_0 .net *"_ivl_43", 21 0, L_000001f45fb00358;  1 drivers
L_000001f45fb003a0 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v000001f45fabac30_0 .net/2u *"_ivl_44", 31 0, L_000001f45fb003a0;  1 drivers
v000001f45faba370_0 .net *"_ivl_46", 0 0, L_000001f45fabb810;  1 drivers
v000001f45fabaeb0_0 .net "active", 0 0, L_000001f45fa58b00;  alias, 1 drivers
v000001f45fabab90_0 .net "clk", 0 0, v000001f45fabaaf0_0;  alias, 1 drivers
v000001f45fabaf50_0 .var "h_count", 9 0;
v000001f45faba9b0_0 .net "hs", 0 0, L_000001f45fa58010;  alias, 1 drivers
v000001f45fab9dd0_0 .net "hs_pwm", 0 0, v000001f45fa43bb0_0;  1 drivers
v000001f45fabaa50_0 .net "rst_n", 0 0, v000001f45fabaff0_0;  alias, 1 drivers
v000001f45fab9bf0_0 .var "v_count", 9 0;
v000001f45fabacd0_0 .net "vs", 0 0, L_000001f45fa57fa0;  alias, 1 drivers
v000001f45fabb6d0_0 .net "vs_pwm", 0 0, v000001f45fa43610_0;  1 drivers
v000001f45faba0f0_0 .net "x", 9 0, L_000001f45fa580f0;  alias, 1 drivers
v000001f45faba230_0 .net "y", 9 0, L_000001f45fa58470;  alias, 1 drivers
L_000001f45faba410 .concat [ 10 22 0 0], v000001f45fabaf50_0, L_000001f45fb001a8;
L_000001f45faba4b0 .cmp/ge 32, L_000001f45faba410, L_000001f45fb001f0;
L_000001f45fab9ab0 .concat [ 10 22 0 0], v000001f45fabaf50_0, L_000001f45fb00238;
L_000001f45fabb130 .cmp/gt 32, L_000001f45fb00280, L_000001f45fab9ab0;
L_000001f45fabb4f0 .concat [ 10 22 0 0], v000001f45fab9bf0_0, L_000001f45fb002c8;
L_000001f45fabb270 .cmp/ge 32, L_000001f45fabb4f0, L_000001f45fb00310;
L_000001f45fabb770 .concat [ 10 22 0 0], v000001f45fab9bf0_0, L_000001f45fb00358;
L_000001f45fabb810 .cmp/gt 32, L_000001f45fb003a0, L_000001f45fabb770;
S_000001f45fa12b30 .scope module, "hs_pwm_gen" "pwm_module" 5 33, 6 4 0, S_000001f45fa44b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_000001f45fa499f0 .param/l "bit_width" 0 6 5, +C4<00000000000000000000000000001010>;
v000001f45fa42f30_0 .net "clk", 0 0, v000001f45fabaaf0_0;  alias, 1 drivers
v000001f45fa43c50_0 .var "counter", 10 0;
L_000001f45fb00088 .functor BUFT 1, C4<0001100000>, C4<0>, C4<0>, C4<0>;
v000001f45fa43750_0 .net "duty", 9 0, L_000001f45fb00088;  1 drivers
L_000001f45fb000d0 .functor BUFT 1, C4<1100100000>, C4<0>, C4<0>, C4<0>;
v000001f45fa43b10_0 .net "max_value", 9 0, L_000001f45fb000d0;  1 drivers
v000001f45fa43bb0_0 .var "pwm_out", 0 0;
v000001f45fa43a70_0 .net "rst_n", 0 0, v000001f45fabaff0_0;  alias, 1 drivers
E_000001f45fa493b0 .event posedge, v000001f45fa439d0_0;
S_000001f45fa12cc0 .scope module, "vs_pwm_gen" "pwm_module" 5 42, 6 4 0, S_000001f45fa44b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_000001f45fa492b0 .param/l "bit_width" 0 6 5, +C4<00000000000000000000000000001010>;
v000001f45fa43d90_0 .net "clk", 0 0, v000001f45fa43bb0_0;  alias, 1 drivers
v000001f45fa43250_0 .var "counter", 10 0;
L_000001f45fb00118 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v000001f45fa43e30_0 .net "duty", 9 0, L_000001f45fb00118;  1 drivers
L_000001f45fb00160 .functor BUFT 1, C4<1000001101>, C4<0>, C4<0>, C4<0>;
v000001f45fa43070_0 .net "max_value", 9 0, L_000001f45fb00160;  1 drivers
v000001f45fa43610_0 .var "pwm_out", 0 0;
v000001f45fa43430_0 .net "rst_n", 0 0, v000001f45fabaff0_0;  alias, 1 drivers
E_000001f45fa494b0 .event posedge, v000001f45fa43bb0_0;
    .scope S_000001f45fa12b30;
T_0 ;
    %wait E_000001f45fa493b0;
    %load/vec4 v000001f45fa43a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f45fa43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f45fa43bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f45fa43c50_0;
    %load/vec4 v000001f45fa43b10_0;
    %pad/u 11;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f45fa43c50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f45fa43c50_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001f45fa43c50_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000001f45fa43c50_0;
    %load/vec4 v000001f45fa43750_0;
    %pad/u 11;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001f45fa43bb0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f45fa12cc0;
T_1 ;
    %wait E_000001f45fa494b0;
    %load/vec4 v000001f45fa43430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f45fa43250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f45fa43610_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f45fa43250_0;
    %load/vec4 v000001f45fa43070_0;
    %pad/u 11;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f45fa43250_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f45fa43250_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001f45fa43250_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v000001f45fa43250_0;
    %load/vec4 v000001f45fa43e30_0;
    %pad/u 11;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001f45fa43610_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f45fa44b30;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f45fabaf50_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f45fab9bf0_0, 0, 10;
    %end;
    .thread T_2, $init;
    .scope S_000001f45fa44b30;
T_3 ;
    %wait E_000001f45fa493b0;
    %load/vec4 v000001f45fabaa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fabaf50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fab9bf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f45fabaf50_0;
    %pad/u 32;
    %cmpi/e 799, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fabaf50_0, 0;
    %load/vec4 v000001f45fab9bf0_0;
    %pad/u 32;
    %cmpi/e 524, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fab9bf0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001f45fab9bf0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f45fab9bf0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f45fabaf50_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f45fabaf50_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f45fa52a70;
T_4 ;
    %wait E_000001f45fa4a070;
    %load/vec4 v000001f45fa43570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fa43cf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f45fa436b0_0;
    %pad/u 32;
    %cmpi/u 145, 0, 32;
    %jmp/1 T_4.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v000001f45fa436b0_0;
    %pad/u 32;
    %cmpi/u 624, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_4.4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fa43cf0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001f45fa436b0_0;
    %subi 144, 0, 10;
    %assign/vec4 v000001f45fa43cf0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f45fa52a70;
T_5 ;
    %wait E_000001f45fa4a070;
    %load/vec4 v000001f45fa43570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f45fa42fd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f45fa43930_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %jmp/1 T_5.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v000001f45fa43930_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_5.4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v000001f45fa43930_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 480, 0, 10;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v000001f45fa42fd0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f45fa43930_0;
    %subi 12, 0, 10;
    %assign/vec4 v000001f45fa42fd0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f45fa47950;
T_6 ;
    %delay 40000, 0;
    %load/vec4 v000001f45fabaaf0_0;
    %inv;
    %store/vec4 v000001f45fabaaf0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f45fa47950;
T_7 ;
    %vpi_call/w 3 48 "$dumpfile", "vga_wave.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f45fa47950 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f45fabaaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f45fabaff0_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f45fabaff0_0, 0, 1;
    %delay 3535228928, 7;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001f45fa47950;
T_8 ;
    %vpi_call/w 3 69 "$monitor", "At time %t, x=%d, y=%d, xcoor=%d, ycoor=%d, hs=%b, vs=%b, active=%b", $time, v000001f45fab9970_0, v000001f45fab9fb0_0, v000001f45fabb090_0, v000001f45faba870_0, v000001f45fabb1d0_0, v000001f45faba7d0_0, v000001f45fabae10_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb_vga_coord_calc.v";
    ".\src\vga_coord_calc.v";
    ".\src\vga_timing.v";
    ".\src\pwm_module.v";
