TRACE::2022-09-07.00:56:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-07.00:56:33::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:33::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-09-07.00:56:33::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper"
		}]
}
TRACE::2022-09-07.00:56:34::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-09-07.00:56:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-07.00:56:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-07.00:56:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:34::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-09-07.00:56:34::SCWPlatform::Generating the sources  .
TRACE::2022-09-07.00:56:34::SCWBDomain::Generating boot domain sources.
TRACE::2022-09-07.00:56:34::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:34::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:34::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-07.00:56:34::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:34::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-07.00:56:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-09-07.00:56:34::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-09-07.00:56:34::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-07.00:56:44::SCWPlatform::Generating sources Done.
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-07.00:56:44::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-07.00:56:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-07.00:56:44::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:44::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-07.00:56:44::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:44::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-07.00:56:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-07.00:56:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:44::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:44::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:44::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.00:56:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-09-07.00:56:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-09-07.00:56:44::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.00:56:44::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-07.00:56:47::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-07.00:56:47::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-07.00:56:47::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-07.00:56:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-07.00:56:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-07.00:56:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-07.00:56:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-07.00:56:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.00:56:47::SCWSystem::Not a boot domain 
LOG::2022-09-07.00:56:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:56:47::SCWDomain::Generating domain artifcats
TRACE::2022-09-07.00:56:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-07.00:56:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.00:56:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.00:56:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-07.00:56:47::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:56:47::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying to export directory.
TRACE::2022-09-07.00:56:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-07.00:56:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-09-07.00:56:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-09-07.00:56:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.00:56:47::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-07.00:56:47::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWPlatform::Started preparing the platform 
TRACE::2022-09-07.00:56:47::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWSystem::dir created 
TRACE::2022-09-07.00:56:47::SCWSystem::Writing the bif 
TRACE::2022-09-07.00:56:47::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-07.00:56:47::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-07.00:56:47::SCWPlatform::Completed generating the platform
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-07.00:56:47::SCWPlatform::updated the xpfm file.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-07.00:56:47::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-07.00:56:47::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-07.00:56:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:56:47::SCWDomain::Generating domain artifcats
TRACE::2022-09-07.00:56:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-07.00:56:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.00:56:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.00:56:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-07.00:56:47::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:56:47::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-07.00:56:47::SCWMssOS::Copying to export directory.
TRACE::2022-09-07.00:56:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-07.00:56:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-09-07.00:56:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-09-07.00:56:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.00:56:47::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-07.00:56:47::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWPlatform::Started preparing the platform 
TRACE::2022-09-07.00:56:47::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-07.00:56:47::SCWSystem::dir created 
TRACE::2022-09-07.00:56:47::SCWSystem::Writing the bif 
TRACE::2022-09-07.00:56:47::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-07.00:56:47::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-07.00:56:47::SCWPlatform::Completed generating the platform
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:56:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:56:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:56:47::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:56:47::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:56:47::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-07.00:56:47::SCWPlatform::updated the xpfm file.
LOG::2022-09-07.00:57:10::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-07.00:57:10::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-07.00:57:10::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-07.00:57:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-07.00:57:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-07.00:57:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-07.00:57:10::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-09-07.00:57:10::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:10::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:10::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:10::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:10::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:10::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:10::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:10::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:10::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-07.00:57:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.00:57:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-07.00:57:10::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-09-07.00:57:10::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsb
TRACE::2022-09-07.00:57:10::SCWBDomain::l_bsp'

TRACE::2022-09-07.00:57:10::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-09-07.00:57:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.00:57:10::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.00:57:10::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.00:57:11::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.00:57:11::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:11::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:11::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:11::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:12::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:12::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:13::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:14::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:14::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:14::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:14::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:14::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:14::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:14::SCWBDomain::"Compiling PmodAD2"

TRACE::2022-09-07.00:57:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:16::SCWBDomain::"Compiling PmodTMP3"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-09-07.00:57:18::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.00:57:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.00:57:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.00:57:18::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.00:57:18::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:18::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:18::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:18::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-07.00:57:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-07.00:57:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:18::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:18::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:19::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:19::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:20::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:21::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:21::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:21::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:21::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:22::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.00:57:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:22::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:25::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-09-07.00:57:25::SCWBDomain::make --no-print-directory archive

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-07.00:57:25::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-09-07.00:57:25::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-09-07.00:57:25::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-09-07.00:57:25::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-09-07.00:57:25::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-09-07.00:57:25::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-09-07.00:57:25::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-09-07.00:57:25::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-09-07.00:57:25::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-09-07.00:57:25::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-09-07.00:57:25::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-09-07.00:57:25::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-09-07.00:57:25::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-09-07.00:57:25::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-09-07.00:57:25::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-09-07.00:57:25::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-09-07.00:57:25::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-09-07.00:57:25::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-09-07.00:57:25::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-09-07.00:57:25::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-09-07.00:57:25::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-09-07.00:57:25::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-09-07.00:57:25::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-09-07.00:57:25::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-09-07.00:57:25::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-09-07.00:57:25::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-09-07.00:57:25::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-09-07.00:57:25::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-09-07.00:57:25::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-09-07.00:57:25::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-09-07.00:57:25::SCWBDomain::'Finished building libraries'

TRACE::2022-09-07.00:57:25::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2022-09-07.00:57:25::SCWBDomain::_bsp'

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-09-07.00:57:25::SCWBDomain::exa9_0/include -I.

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.00:57:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.00:57:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-09-07.00:57:25::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.00:57:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.00:57:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-09-07.00:57:25::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.00:57:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.00:57:26::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.00:57:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-09-07.00:57:26::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.00:57:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-09-07.00:57:26::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.00:57:26::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-09-07.00:57:26::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-09-07.00:57:26::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-09-07.00:57:26::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2022-09-07.00:57:26::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-09-07.00:57:27::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.00:57:27::SCWSystem::Not a boot domain 
LOG::2022-09-07.00:57:27::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:57:27::SCWDomain::Generating domain artifcats
TRACE::2022-09-07.00:57:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-07.00:57:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-07.00:57:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-07.00:57:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-07.00:57:27::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:27::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:27::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:27::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:27::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:27::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:27::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:27::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:27::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:27::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.00:57:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.00:57:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-07.00:57:27::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-07.00:57:27::SCWMssOS::doing bsp build ... 
TRACE::2022-09-07.00:57:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-09-07.00:57:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.00:57:27::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.00:57:27::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.00:57:27::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.00:57:27::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:27::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:27::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:27::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:27::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:28::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:28::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:28::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:28::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:28::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:28::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:28::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:29::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:29::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:29::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:29::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:29::SCWMssOS::"Compiling PmodAD2"

TRACE::2022-09-07.00:57:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:31::SCWMssOS::"Compiling PmodTMP3"

TRACE::2022-09-07.00:57:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-09-07.00:57:32::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.00:57:33::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.00:57:33::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.00:57:33::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.00:57:33::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:33::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.00:57:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.00:57:33::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.00:57:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.00:57:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-07.00:57:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-07.00:57:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.00:57:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.00:57:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.00:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.00:57:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.00:57:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.00:57:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.00:57:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.00:57:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.00:57:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.00:57:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.00:57:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.00:57:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.00:57:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.00:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.00:57:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.00:57:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.00:57:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-09-07.00:57:38::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-07.00:57:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-07.00:57:38::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-09-07.00:57:38::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-09-07.00:57:38::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-09-07.00:57:38::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-09-07.00:57:38::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-09-07.00:57:38::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-09-07.00:57:38::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-09-07.00:57:38::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-09-07.00:57:38::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-09-07.00:57:38::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-09-07.00:57:38::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-09-07.00:57:38::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-09-07.00:57:38::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-09-07.00:57:38::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-09-07.00:57:38::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-09-07.00:57:38::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-09-07.00:57:38::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-09-07.00:57:38::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-09-07.00:57:38::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-09-07.00:57:38::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-09-07.00:57:38::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-09-07.00:57:38::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-09-07.00:57:38::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-09-07.00:57:38::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-09-07.00:57:38::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-09-07.00:57:38::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-09-07.00:57:38::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-09-07.00:57:38::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-09-07.00:57:38::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-09-07.00:57:38::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-09-07.00:57:38::SCWMssOS::'Finished building libraries'

TRACE::2022-09-07.00:57:39::SCWMssOS::Copying to export directory.
TRACE::2022-09-07.00:57:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-07.00:57:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-07.00:57:41::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.00:57:41::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-07.00:57:41::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-07.00:57:41::SCWPlatform::Started preparing the platform 
TRACE::2022-09-07.00:57:41::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-07.00:57:41::SCWSystem::dir created 
TRACE::2022-09-07.00:57:41::SCWSystem::Writing the bif 
TRACE::2022-09-07.00:57:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-07.00:57:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-07.00:57:41::SCWPlatform::Completed generating the platform
TRACE::2022-09-07.00:57:41::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:57:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:57:41::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:57:41::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.00:57:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.00:57:41::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-07.00:57:41::SCWPlatform::updated the xpfm file.
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.00:57:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.00:57:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.00:57:41::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_0
TRACE::2022-09-07.00:57:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.00:57:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.00:57:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.00:57:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWReader::Active system found as  All_Sensors_wrapper
TRACE::2022-09-07.22:31:52::SCWReader::Handling sysconfig All_Sensors_wrapper
TRACE::2022-09-07.22:31:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-07.22:31:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-07.22:31:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-07.22:31:52::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-07.22:31:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-07.22:31:52::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:31:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:31:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-07.22:31:52::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.22:31:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.22:31:52::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.22:31:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-07.22:31:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:31:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWReader::No isolation master present  
TRACE::2022-09-07.22:31:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-07.22:31:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-07.22:31:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:31:52::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-07.22:31:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-07.22:31:52::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.22:31:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.22:31:52::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.22:31:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-07.22:31:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:31:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:31:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:31:52::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:31:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:31:52::SCWReader::No isolation master present  
TRACE::2022-09-07.22:31:52::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl & make clean
TRACE::2022-09-07.22:31:52::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-09-07.22:31:52::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-09-07.22:31:52::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2022-09-07.22:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-09-07.22:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-09-07.22:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-09-07.22:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-09-07.22:31:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s clean 

TRACE::2022-09-07.22:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s clean 

TRACE::2022-09-07.22:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-09-07.22:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-09-07.22:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-09-07.22:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s clean 

TRACE::2022-09-07.22:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2022-09-07.22:31:55::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-09-07.22:31:55::SCWMssOS::cleaning the bsp 
TRACE::2022-09-07.22:31:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s clean 

TRACE::2022-09-07.22:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-09-07.22:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-09-07.22:31:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-09-07.22:31:57::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2022-09-07.22:32:01::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-07.22:32:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-07.22:32:01::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-07.22:32:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-07.22:32:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-07.22:32:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-07.22:32:01::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-09-07.22:32:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:32:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:32:01::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:01::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:32:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:32:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:32:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:32:01::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-07.22:32:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.22:32:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-07.22:32:01::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-09-07.22:32:01::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsb
TRACE::2022-09-07.22:32:01::SCWBDomain::l_bsp'

TRACE::2022-09-07.22:32:01::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-09-07.22:32:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.22:32:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.22:32:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.22:32:01::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.22:32:01::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:02::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:02::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:02::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.22:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:03::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:03::SCWBDomain::"Compiling PmodAD2"

TRACE::2022-09-07.22:32:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:05::SCWBDomain::"Compiling PmodTMP3"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-09-07.22:32:07::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.22:32:07::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.22:32:07::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.22:32:07::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.22:32:07::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:07::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:07::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:07::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:07::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:07::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-07.22:32:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-07.22:32:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:07::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:07::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:08::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:08::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:08::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:09::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:09::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:09::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:09::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:09::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:09::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:10::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:10::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:10::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-07.22:32:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:10::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:13::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-09-07.22:32:13::SCWBDomain::make --no-print-directory archive

TRACE::2022-09-07.22:32:13::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-07.22:32:13::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-09-07.22:32:13::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-09-07.22:32:13::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-09-07.22:32:13::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-09-07.22:32:13::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-09-07.22:32:13::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-09-07.22:32:13::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-09-07.22:32:13::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-09-07.22:32:13::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-09-07.22:32:13::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-09-07.22:32:13::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-09-07.22:32:13::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-09-07.22:32:13::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-09-07.22:32:13::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-09-07.22:32:13::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-09-07.22:32:13::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-09-07.22:32:13::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-09-07.22:32:13::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-09-07.22:32:13::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-09-07.22:32:13::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-09-07.22:32:13::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-09-07.22:32:13::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-09-07.22:32:13::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-09-07.22:32:13::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-09-07.22:32:13::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-09-07.22:32:13::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-09-07.22:32:13::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-09-07.22:32:13::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-09-07.22:32:13::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-09-07.22:32:13::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-09-07.22:32:13::SCWBDomain::'Finished building libraries'

TRACE::2022-09-07.22:32:13::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2022-09-07.22:32:13::SCWBDomain::_bsp'

TRACE::2022-09-07.22:32:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-09-07.22:32:13::SCWBDomain::exa9_0/include -I.

TRACE::2022-09-07.22:32:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.22:32:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.22:32:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-09-07.22:32:13::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.22:32:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.22:32:14::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.22:32:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-09-07.22:32:14::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.22:32:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.22:32:14::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.22:32:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.22:32:14::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.22:32:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-07.22:32:15::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-07.22:32:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.22:32:15::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.22:32:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-09-07.22:32:15::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.22:32:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-07.22:32:15::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-07.22:32:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-09-07.22:32:16::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-07.22:32:16::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-09-07.22:32:16::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-09-07.22:32:16::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-09-07.22:32:16::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2022-09-07.22:32:16::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-09-07.22:32:16::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.22:32:16::SCWSystem::Not a boot domain 
LOG::2022-09-07.22:32:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-07.22:32:16::SCWDomain::Generating domain artifcats
TRACE::2022-09-07.22:32:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-07.22:32:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-07.22:32:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-07.22:32:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-07.22:32:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:32:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:32:16::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:16::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:32:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:32:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:16::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-07.22:32:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-07.22:32:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-07.22:32:16::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-07.22:32:16::SCWMssOS::doing bsp build ... 
TRACE::2022-09-07.22:32:16::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-09-07.22:32:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.22:32:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.22:32:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.22:32:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.22:32:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:17::SCWMssOS::"Compiling PmodAD2"

TRACE::2022-09-07.22:32:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:19::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:19::SCWMssOS::"Compiling PmodTMP3"

TRACE::2022-09-07.22:32:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-09-07.22:32:21::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-09-07.22:32:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-07.22:32:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-07.22:32:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-07.22:32:21::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-07.22:32:21::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:22::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-07.22:32:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-07.22:32:22::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-07.22:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-07.22:32:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-07.22:32:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-07.22:32:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-07.22:32:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-07.22:32:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-07.22:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-07.22:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:23::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-07.22:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-07.22:32:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-07.22:32:23::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-07.22:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:23::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-07.22:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-07.22:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-07.22:32:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-07.22:32:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-07.22:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-07.22:32:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-07.22:32:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-07.22:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-07.22:32:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-07.22:32:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-07.22:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-07.22:32:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-07.22:32:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-07.22:32:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-09-07.22:32:26::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-07.22:32:26::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-07.22:32:26::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-09-07.22:32:26::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-09-07.22:32:26::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-09-07.22:32:26::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-09-07.22:32:26::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-09-07.22:32:26::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-09-07.22:32:26::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-09-07.22:32:26::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-09-07.22:32:26::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-09-07.22:32:26::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-09-07.22:32:26::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-09-07.22:32:26::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-09-07.22:32:26::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-09-07.22:32:26::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-09-07.22:32:26::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-09-07.22:32:26::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-09-07.22:32:26::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-09-07.22:32:26::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-09-07.22:32:26::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-09-07.22:32:26::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-09-07.22:32:26::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-09-07.22:32:26::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-09-07.22:32:26::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-09-07.22:32:26::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-09-07.22:32:26::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-09-07.22:32:26::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-09-07.22:32:26::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-09-07.22:32:26::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-09-07.22:32:26::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-09-07.22:32:26::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-09-07.22:32:27::SCWMssOS::'Finished building libraries'

TRACE::2022-09-07.22:32:27::SCWMssOS::Copying to export directory.
TRACE::2022-09-07.22:32:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-07.22:32:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-07.22:32:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-07.22:32:28::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-07.22:32:28::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-07.22:32:28::SCWPlatform::Started preparing the platform 
TRACE::2022-09-07.22:32:28::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-07.22:32:28::SCWSystem::dir created 
TRACE::2022-09-07.22:32:28::SCWSystem::Writing the bif 
TRACE::2022-09-07.22:32:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-07.22:32:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-07.22:32:28::SCWPlatform::Completed generating the platform
TRACE::2022-09-07.22:32:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.22:32:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.22:32:28::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.22:32:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-07.22:32:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-07.22:32:28::SCWMssOS::Commit changes completed.
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:32:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:32:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:32:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:32:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:32:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:32:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-07.22:32:28::SCWPlatform::updated the xpfm file.
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-07.22:32:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-07.22:32:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-07.22:32:28::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_24
TRACE::2022-09-07.22:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-07.22:32:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-07.22:32:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-07.22:32:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:22::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:22::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:22::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:22::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:22::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWReader::Active system found as  All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWReader::Handling sysconfig All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-08.13:35:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-08.13:35:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-08.13:35:26::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-08.13:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-08.13:35:26::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-08.13:35:26::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-08.13:35:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-08.13:35:26::SCWMssOS::Commit changes completed.
TRACE::2022-09-08.13:35:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-08.13:35:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWReader::No isolation master present  
TRACE::2022-09-08.13:35:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-08.13:35:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-08.13:35:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-08.13:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-08.13:35:26::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-08.13:35:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-08.13:35:26::SCWMssOS::Commit changes completed.
TRACE::2022-09-08.13:35:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-08.13:35:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWReader::No isolation master present  
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:26::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::In reload Mss file.
TRACE::2022-09-08.13:35:27::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:27::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:27::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:27::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:27::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:27::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-08.13:35:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-08.13:35:27::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-08.13:35:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-08.13:35:27::SCWMssOS::Commit changes completed.
TRACE::2022-09-08.13:35:27::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-08.13:35:27::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-08.13:35:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-08.13:35:27::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-08.13:35:27::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-08.13:35:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-08.13:35:27::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-08.13:35:27::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-08.13:35:27::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:32::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:32::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:32::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:32::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:32::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-09.16:23:35::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:35::SCWReader::Active system found as  All_Sensors_wrapper
TRACE::2022-09-09.16:23:35::SCWReader::Handling sysconfig All_Sensors_wrapper
TRACE::2022-09-09.16:23:35::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-09.16:23:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-09.16:23:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-09.16:23:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:35::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:35::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-09.16:23:36::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-09.16:23:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-09.16:23:36::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-09.16:23:36::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:23:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:23:36::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:23:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-09.16:23:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWReader::No isolation master present  
TRACE::2022-09-09.16:23:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-09.16:23:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-09.16:23:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-09.16:23:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-09.16:23:36::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:23:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:23:36::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:23:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-09.16:23:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWReader::No isolation master present  
LOG::2022-09-09.16:23:36::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-09.16:23:36::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-09.16:23:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-09.16:23:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-09.16:23:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-09.16:23:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-09.16:23:36::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-09.16:23:36::SCWSystem::Not a boot domain 
LOG::2022-09-09.16:23:36::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:23:36::SCWDomain::Generating domain artifcats
TRACE::2022-09-09.16:23:36::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-09.16:23:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-09.16:23:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-09.16:23:36::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:36::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:36::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:36::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:36::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-09.16:23:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-09.16:23:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-09.16:23:36::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:23:36::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-09.16:23:36::SCWMssOS::Copying to export directory.
TRACE::2022-09-09.16:23:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-09.16:23:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-09.16:23:37::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-09.16:23:37::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-09.16:23:37::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Started preparing the platform 
TRACE::2022-09-09.16:23:37::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWSystem::dir created 
TRACE::2022-09-09.16:23:37::SCWSystem::Writing the bif 
TRACE::2022-09-09.16:23:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-09.16:23:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-09.16:23:37::SCWPlatform::Completed generating the platform
TRACE::2022-09-09.16:23:37::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:23:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:23:37::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:23:37::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:23:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:23:37::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:37::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:37::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:37::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:37::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-09.16:23:37::SCWPlatform::updated the xpfm file.
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:23:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:23:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:23:37::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Opened existing hwdb All_Sensors_wrapper
TRACE::2022-09-09.16:23:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:23:37::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:23:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:23:37::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:09::SCWPlatform::Clearing the existing platform
TRACE::2022-09-09.16:41:09::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-09.16:41:09::SCWBDomain::clearing the fsbl build
TRACE::2022-09-09.16:41:09::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:09::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:09::SCWSystem::Clearing the domains completed.
TRACE::2022-09-09.16:41:09::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-09.16:41:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:09::SCWPlatform::Removing the HwDB with name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-09.16:41:11::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWReader::Active system found as  All_Sensors_wrapper
TRACE::2022-09-09.16:41:11::SCWReader::Handling sysconfig All_Sensors_wrapper
TRACE::2022-09-09.16:41:11::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-09.16:41:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-09.16:41:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:11::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:11::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:11::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:11::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:11::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:11::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-09.16:41:11::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:11::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:11::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:11::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-09.16:41:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-09.16:41:12::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-09.16:41:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:12::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-09.16:41:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWReader::No isolation master present  
TRACE::2022-09-09.16:41:12::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-09.16:41:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-09.16:41:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:12::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-09.16:41:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-09.16:41:12::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:12::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-09.16:41:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:12::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:12::SCWReader::No isolation master present  
TRACE::2022-09-09.16:41:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:16::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa
TRACE::2022-09-09.16:41:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::update - Opened existing hwdb All_Sensors_wrapper_2
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_1
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/tempdsa/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::update - Opened existing hwdb All_Sensors_wrapper_2
TRACE::2022-09-09.16:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:19::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:19::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:19::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-09.16:41:19::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:19::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:41:19::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-09.16:41:22::SCWPlatform::Opened new HwDB with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:22::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-09.16:41:22::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:22::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-09.16:41:22::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:22::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:22::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:22::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:22::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:22::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:22::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:22::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:22::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:22::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:22::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:22::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:22::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-09.16:41:33::SCWPlatform::Started generating the artifacts platform All_Sensors_wrapper
TRACE::2022-09-09.16:41:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-09.16:41:33::SCWPlatform::Started generating the artifacts for system configuration All_Sensors_wrapper
LOG::2022-09-09.16:41:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-09.16:41:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-09.16:41:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-09.16:41:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-09.16:41:33::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-09.16:41:33::SCWSystem::Not a boot domain 
LOG::2022-09-09.16:41:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:41:33::SCWDomain::Generating domain artifcats
TRACE::2022-09-09.16:41:33::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-09.16:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/qemu/
TRACE::2022-09-09.16:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/sw/All_Sensors_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-09.16:41:33::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-09.16:41:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-09.16:41:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-09.16:41:33::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-09.16:41:33::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-09.16:41:33::SCWMssOS::Copying to export directory.
TRACE::2022-09-09.16:41:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-09.16:41:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-09.16:41:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-09.16:41:33::SCWSystem::Completed Processing the sysconfig All_Sensors_wrapper
LOG::2022-09-09.16:41:33::SCWPlatform::Completed generating the artifacts for system configuration All_Sensors_wrapper
TRACE::2022-09-09.16:41:33::SCWPlatform::Started preparing the platform 
TRACE::2022-09-09.16:41:33::SCWSystem::Writing the bif file for system config All_Sensors_wrapper
TRACE::2022-09-09.16:41:33::SCWSystem::dir created 
TRACE::2022-09-09.16:41:33::SCWSystem::Writing the bif 
TRACE::2022-09-09.16:41:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-09.16:41:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-09.16:41:33::SCWPlatform::Completed generating the platform
TRACE::2022-09-09.16:41:33::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:33::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:33::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-09.16:41:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-09.16:41:33::SCWMssOS::Commit changes completed.
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWWriter::formatted JSON is {
	"platformName":	"All_Sensors_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"All_Sensors_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/All_Sensors_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"All_Sensors_wrapper",
	"systems":	[{
			"systemName":	"All_Sensors_wrapper",
			"systemDesc":	"All_Sensors_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"All_Sensors_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"894aed4fca7efcbcc9a55a0882672481",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"651bff505a4d6c9b10221674249a512f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-09.16:41:33::SCWPlatform::updated the xpfm file.
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw
TRACE::2022-09-09.16:41:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa
TRACE::2022-09-09.16:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-09.16:41:33::SCWPlatform::Trying to set the existing hwdb with name All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Opened existing hwdb All_Sensors_wrapper_3
TRACE::2022-09-09.16:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-09.16:41:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-09.16:41:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-09.16:41:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
