<stg><name>softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config12></name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
fpga_resource_limit_hint.entry.2:2 %layer11_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer11_out

]]></Node>
<StgValue><ssdm name="layer11_out_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="48">
<![CDATA[
fpga_resource_limit_hint.entry.2:3 %trunc_ln199 = trunc i48 %layer11_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:4 %trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln199_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:5 %trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln199_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:6 %icmp_ln65 = icmp_slt  i16 %trunc_ln199, i16 %trunc_ln199_1

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:7 %xor_ln65 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:8 %select_ln65 = select i1 %xor_ln65, i16 %trunc_ln199, i16 %trunc_ln199_1

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:9 %icmp_ln65_1 = icmp_slt  i16 %select_ln65, i16 %trunc_ln199_2

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:10 %xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:11 %x_max = select i1 %xor_ln65_1, i16 %select_ln65, i16 %trunc_ln199_2

]]></Node>
<StgValue><ssdm name="x_max"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:12 %sext_ln215 = sext i16 %trunc_ln199

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:13 %sext_ln215_1 = sext i16 %x_max

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:14 %sub_ln215 = sub i17 %sext_ln215, i17 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:15 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:16 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:17 %xor_ln215 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:18 %and_ln215 = and i1 %tmp_5, i1 %xor_ln215

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:19 %xor_ln215_1 = xor i1 %tmp_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln215_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:20 %sext_ln215_2 = sext i16 %trunc_ln199_1

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:21 %sub_ln215_1 = sub i17 %sext_ln215_2, i17 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:22 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:23 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:24 %xor_ln215_2 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:25 %and_ln215_1 = and i1 %tmp_7, i1 %xor_ln215_2

]]></Node>
<StgValue><ssdm name="and_ln215_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:26 %xor_ln215_3 = xor i1 %tmp_6, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln215_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:27 %sext_ln215_3 = sext i16 %trunc_ln199_2

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:28 %sub_ln215_2 = sub i17 %sext_ln215_3, i17 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:29 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:30 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:31 %xor_ln215_4 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:32 %and_ln215_2 = and i1 %tmp_9, i1 %xor_ln215_4

]]></Node>
<StgValue><ssdm name="and_ln215_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.2:33 %xor_ln215_5 = xor i1 %tmp_8, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln215_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:34 %select_ln215 = select i1 %and_ln215, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:35 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:36 %select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:37 %zext_ln225 = zext i10 %select_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.2:38 %exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:39 %exp_table_load = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_table_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:41 %select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:42 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:43 %select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:44 %zext_ln225_1 = zext i10 %select_ln215_3

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.2:45 %exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:46 %exp_table_load_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_table_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:48 %select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:49 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:50 %select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:51 %zext_ln225_2 = zext i10 %select_ln215_5

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.2:52 %exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:53 %exp_table_load_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_table_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:39 %exp_table_load = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_table_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:40 %exp_table_load_cast1 = zext i17 %exp_table_load

]]></Node>
<StgValue><ssdm name="exp_table_load_cast1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:46 %exp_table_load_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_table_load_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:47 %exp_table_load_1_cast2 = zext i17 %exp_table_load_1

]]></Node>
<StgValue><ssdm name="exp_table_load_1_cast2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:53 %exp_table_load_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_table_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:54 %exp_table_load_2_cast3 = zext i17 %exp_table_load_2

]]></Node>
<StgValue><ssdm name="exp_table_load_2_cast3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.2:55 %add_ln50 = add i18 %exp_table_load_1_cast2, i18 %exp_table_load_cast1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:56 %add_ln50_2 = add i17 %exp_table_load_1, i17 %exp_table_load

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:57 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:58 %select_ln50 = select i1 %tmp_10, i17 131071, i17 %add_ln50_2

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:59 %zext_ln50 = zext i17 %select_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.2:60 %add_ln50_1 = add i18 %zext_ln50, i18 %exp_table_load_2_cast3

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:61 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:62 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_1, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:63 %select_ln50_1 = select i1 %tmp_11, i10 511, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:64 %zext_ln235 = zext i10 %select_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.2:65 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:66 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.2:66 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.2:68 %sext_ln244 = sext i18 %inv_exp_sum

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:69 %zext_ln244 = zext i17 %exp_table_load

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.2:70 %mul_ln244 = mul i26 %sext_ln244, i26 %zext_ln244

]]></Node>
<StgValue><ssdm name="mul_ln244"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:71 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:75 %zext_ln244_1 = zext i17 %exp_table_load_1

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.2:76 %mul_ln244_1 = mul i26 %sext_ln244, i26 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="mul_ln244_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:77 %trunc_ln244_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln244_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.2:81 %zext_ln244_2 = zext i17 %exp_table_load_2

]]></Node>
<StgValue><ssdm name="zext_ln244_2"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.2:82 %mul_ln244_2 = mul i26 %sext_ln244, i26 %zext_ln244_2

]]></Node>
<StgValue><ssdm name="mul_ln244_2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:83 %trunc_ln244_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln244_2"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.2:86 %p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %trunc_ln244_2, i16 %trunc_ln244_1, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
fpga_resource_limit_hint.entry.2:87 %write_ln246 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %layer12_out, i48 %p_0

]]></Node>
<StgValue><ssdm name="write_ln246"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer12_out, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer11_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:67 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:72 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:73 %rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:74 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:78 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:79 %rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:80 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:84 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.2:85 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.2:88 %ret_ln248 = ret

]]></Node>
<StgValue><ssdm name="ret_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="layer11_out" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="layer11_out"/></StgValue>
</port>
<port id="108" name="layer12_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer12_out"/></StgValue>
</port>
<port id="109" name="exp_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="invert_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="112" from="_ssdm_op_Read.ap_fifo.volatile.i48P0A" to="layer11_out_read" fromId="111" toId="8">
</dataflow>
<dataflow id="113" from="layer11_out" to="layer11_out_read" fromId="107" toId="8">
</dataflow>
<dataflow id="114" from="layer11_out_read" to="trunc_ln199" fromId="8" toId="9">
</dataflow>
<dataflow id="116" from="_ssdm_op_PartSelect.i16.i48.i32.i32" to="trunc_ln199_1" fromId="115" toId="10">
</dataflow>
<dataflow id="117" from="layer11_out_read" to="trunc_ln199_1" fromId="8" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_118" to="trunc_ln199_1" fromId="118" toId="10">
</dataflow>
<dataflow id="121" from="StgValue_120" to="trunc_ln199_1" fromId="120" toId="10">
</dataflow>
<dataflow id="122" from="_ssdm_op_PartSelect.i16.i48.i32.i32" to="trunc_ln199_2" fromId="115" toId="11">
</dataflow>
<dataflow id="123" from="layer11_out_read" to="trunc_ln199_2" fromId="8" toId="11">
</dataflow>
<dataflow id="125" from="StgValue_124" to="trunc_ln199_2" fromId="124" toId="11">
</dataflow>
<dataflow id="127" from="StgValue_126" to="trunc_ln199_2" fromId="126" toId="11">
</dataflow>
<dataflow id="128" from="trunc_ln199" to="icmp_ln65" fromId="9" toId="12">
</dataflow>
<dataflow id="129" from="trunc_ln199_1" to="icmp_ln65" fromId="10" toId="12">
</dataflow>
<dataflow id="130" from="icmp_ln65" to="xor_ln65" fromId="12" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="xor_ln65" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="xor_ln65" to="select_ln65" fromId="13" toId="14">
</dataflow>
<dataflow id="134" from="trunc_ln199" to="select_ln65" fromId="9" toId="14">
</dataflow>
<dataflow id="135" from="trunc_ln199_1" to="select_ln65" fromId="10" toId="14">
</dataflow>
<dataflow id="136" from="select_ln65" to="icmp_ln65_1" fromId="14" toId="15">
</dataflow>
<dataflow id="137" from="trunc_ln199_2" to="icmp_ln65_1" fromId="11" toId="15">
</dataflow>
<dataflow id="138" from="icmp_ln65_1" to="xor_ln65_1" fromId="15" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_131" to="xor_ln65_1" fromId="131" toId="16">
</dataflow>
<dataflow id="140" from="xor_ln65_1" to="x_max" fromId="16" toId="17">
</dataflow>
<dataflow id="141" from="select_ln65" to="x_max" fromId="14" toId="17">
</dataflow>
<dataflow id="142" from="trunc_ln199_2" to="x_max" fromId="11" toId="17">
</dataflow>
<dataflow id="143" from="trunc_ln199" to="sext_ln215" fromId="9" toId="18">
</dataflow>
<dataflow id="144" from="x_max" to="sext_ln215_1" fromId="17" toId="19">
</dataflow>
<dataflow id="145" from="sext_ln215" to="sub_ln215" fromId="18" toId="20">
</dataflow>
<dataflow id="146" from="sext_ln215_1" to="sub_ln215" fromId="19" toId="20">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_4" fromId="147" toId="21">
</dataflow>
<dataflow id="149" from="sub_ln215" to="tmp_4" fromId="20" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_118" to="tmp_4" fromId="118" toId="21">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_5" fromId="147" toId="22">
</dataflow>
<dataflow id="152" from="sub_ln215" to="tmp_5" fromId="20" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_5" fromId="153" toId="22">
</dataflow>
<dataflow id="155" from="tmp_4" to="xor_ln215" fromId="21" toId="23">
</dataflow>
<dataflow id="156" from="StgValue_131" to="xor_ln215" fromId="131" toId="23">
</dataflow>
<dataflow id="157" from="tmp_5" to="and_ln215" fromId="22" toId="24">
</dataflow>
<dataflow id="158" from="xor_ln215" to="and_ln215" fromId="23" toId="24">
</dataflow>
<dataflow id="159" from="tmp_4" to="xor_ln215_1" fromId="21" toId="25">
</dataflow>
<dataflow id="160" from="tmp_5" to="xor_ln215_1" fromId="22" toId="25">
</dataflow>
<dataflow id="161" from="trunc_ln199_1" to="sext_ln215_2" fromId="10" toId="26">
</dataflow>
<dataflow id="162" from="sext_ln215_2" to="sub_ln215_1" fromId="26" toId="27">
</dataflow>
<dataflow id="163" from="sext_ln215_1" to="sub_ln215_1" fromId="19" toId="27">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_6" fromId="147" toId="28">
</dataflow>
<dataflow id="165" from="sub_ln215_1" to="tmp_6" fromId="27" toId="28">
</dataflow>
<dataflow id="166" from="StgValue_118" to="tmp_6" fromId="118" toId="28">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_7" fromId="147" toId="29">
</dataflow>
<dataflow id="168" from="sub_ln215_1" to="tmp_7" fromId="27" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_153" to="tmp_7" fromId="153" toId="29">
</dataflow>
<dataflow id="170" from="tmp_6" to="xor_ln215_2" fromId="28" toId="30">
</dataflow>
<dataflow id="171" from="StgValue_131" to="xor_ln215_2" fromId="131" toId="30">
</dataflow>
<dataflow id="172" from="tmp_7" to="and_ln215_1" fromId="29" toId="31">
</dataflow>
<dataflow id="173" from="xor_ln215_2" to="and_ln215_1" fromId="30" toId="31">
</dataflow>
<dataflow id="174" from="tmp_6" to="xor_ln215_3" fromId="28" toId="32">
</dataflow>
<dataflow id="175" from="tmp_7" to="xor_ln215_3" fromId="29" toId="32">
</dataflow>
<dataflow id="176" from="trunc_ln199_2" to="sext_ln215_3" fromId="11" toId="33">
</dataflow>
<dataflow id="177" from="sext_ln215_3" to="sub_ln215_2" fromId="33" toId="34">
</dataflow>
<dataflow id="178" from="sext_ln215_1" to="sub_ln215_2" fromId="19" toId="34">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_8" fromId="147" toId="35">
</dataflow>
<dataflow id="180" from="sub_ln215_2" to="tmp_8" fromId="34" toId="35">
</dataflow>
<dataflow id="181" from="StgValue_118" to="tmp_8" fromId="118" toId="35">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_9" fromId="147" toId="36">
</dataflow>
<dataflow id="183" from="sub_ln215_2" to="tmp_9" fromId="34" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_153" to="tmp_9" fromId="153" toId="36">
</dataflow>
<dataflow id="185" from="tmp_8" to="xor_ln215_4" fromId="35" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_131" to="xor_ln215_4" fromId="131" toId="37">
</dataflow>
<dataflow id="187" from="tmp_9" to="and_ln215_2" fromId="36" toId="38">
</dataflow>
<dataflow id="188" from="xor_ln215_4" to="and_ln215_2" fromId="37" toId="38">
</dataflow>
<dataflow id="189" from="tmp_8" to="xor_ln215_5" fromId="35" toId="39">
</dataflow>
<dataflow id="190" from="tmp_9" to="xor_ln215_5" fromId="36" toId="39">
</dataflow>
<dataflow id="191" from="and_ln215" to="select_ln215" fromId="24" toId="40">
</dataflow>
<dataflow id="193" from="StgValue_192" to="select_ln215" fromId="192" toId="40">
</dataflow>
<dataflow id="195" from="StgValue_194" to="select_ln215" fromId="194" toId="40">
</dataflow>
<dataflow id="197" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp" fromId="196" toId="41">
</dataflow>
<dataflow id="198" from="sub_ln215" to="tmp" fromId="20" toId="41">
</dataflow>
<dataflow id="200" from="StgValue_199" to="tmp" fromId="199" toId="41">
</dataflow>
<dataflow id="201" from="StgValue_153" to="tmp" fromId="153" toId="41">
</dataflow>
<dataflow id="202" from="xor_ln215_1" to="select_ln215_1" fromId="25" toId="42">
</dataflow>
<dataflow id="203" from="select_ln215" to="select_ln215_1" fromId="40" toId="42">
</dataflow>
<dataflow id="204" from="tmp" to="select_ln215_1" fromId="41" toId="42">
</dataflow>
<dataflow id="205" from="select_ln215_1" to="zext_ln225" fromId="42" toId="43">
</dataflow>
<dataflow id="206" from="exp_table" to="exp_table_addr" fromId="109" toId="44">
</dataflow>
<dataflow id="208" from="StgValue_207" to="exp_table_addr" fromId="207" toId="44">
</dataflow>
<dataflow id="209" from="zext_ln225" to="exp_table_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="210" from="exp_table_addr" to="exp_table_load" fromId="44" toId="45">
</dataflow>
<dataflow id="211" from="and_ln215_1" to="select_ln215_2" fromId="31" toId="46">
</dataflow>
<dataflow id="212" from="StgValue_192" to="select_ln215_2" fromId="192" toId="46">
</dataflow>
<dataflow id="213" from="StgValue_194" to="select_ln215_2" fromId="194" toId="46">
</dataflow>
<dataflow id="214" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_1" fromId="196" toId="47">
</dataflow>
<dataflow id="215" from="sub_ln215_1" to="tmp_1" fromId="27" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_199" to="tmp_1" fromId="199" toId="47">
</dataflow>
<dataflow id="217" from="StgValue_153" to="tmp_1" fromId="153" toId="47">
</dataflow>
<dataflow id="218" from="xor_ln215_3" to="select_ln215_3" fromId="32" toId="48">
</dataflow>
<dataflow id="219" from="select_ln215_2" to="select_ln215_3" fromId="46" toId="48">
</dataflow>
<dataflow id="220" from="tmp_1" to="select_ln215_3" fromId="47" toId="48">
</dataflow>
<dataflow id="221" from="select_ln215_3" to="zext_ln225_1" fromId="48" toId="49">
</dataflow>
<dataflow id="222" from="exp_table" to="exp_table_addr_1" fromId="109" toId="50">
</dataflow>
<dataflow id="223" from="StgValue_207" to="exp_table_addr_1" fromId="207" toId="50">
</dataflow>
<dataflow id="224" from="zext_ln225_1" to="exp_table_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="225" from="exp_table_addr_1" to="exp_table_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="226" from="and_ln215_2" to="select_ln215_4" fromId="38" toId="52">
</dataflow>
<dataflow id="227" from="StgValue_192" to="select_ln215_4" fromId="192" toId="52">
</dataflow>
<dataflow id="228" from="StgValue_194" to="select_ln215_4" fromId="194" toId="52">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_2" fromId="196" toId="53">
</dataflow>
<dataflow id="230" from="sub_ln215_2" to="tmp_2" fromId="34" toId="53">
</dataflow>
<dataflow id="231" from="StgValue_199" to="tmp_2" fromId="199" toId="53">
</dataflow>
<dataflow id="232" from="StgValue_153" to="tmp_2" fromId="153" toId="53">
</dataflow>
<dataflow id="233" from="xor_ln215_5" to="select_ln215_5" fromId="39" toId="54">
</dataflow>
<dataflow id="234" from="select_ln215_4" to="select_ln215_5" fromId="52" toId="54">
</dataflow>
<dataflow id="235" from="tmp_2" to="select_ln215_5" fromId="53" toId="54">
</dataflow>
<dataflow id="236" from="select_ln215_5" to="zext_ln225_2" fromId="54" toId="55">
</dataflow>
<dataflow id="237" from="exp_table" to="exp_table_addr_2" fromId="109" toId="56">
</dataflow>
<dataflow id="238" from="StgValue_207" to="exp_table_addr_2" fromId="207" toId="56">
</dataflow>
<dataflow id="239" from="zext_ln225_2" to="exp_table_addr_2" fromId="55" toId="56">
</dataflow>
<dataflow id="240" from="exp_table_addr_2" to="exp_table_load_2" fromId="56" toId="57">
</dataflow>
<dataflow id="241" from="exp_table_addr" to="exp_table_load" fromId="44" toId="58">
</dataflow>
<dataflow id="242" from="exp_table_load" to="exp_table_load_cast1" fromId="58" toId="59">
</dataflow>
<dataflow id="243" from="exp_table_addr_1" to="exp_table_load_1" fromId="50" toId="60">
</dataflow>
<dataflow id="244" from="exp_table_load_1" to="exp_table_load_1_cast2" fromId="60" toId="61">
</dataflow>
<dataflow id="245" from="exp_table_addr_2" to="exp_table_load_2" fromId="56" toId="62">
</dataflow>
<dataflow id="246" from="exp_table_load_2" to="exp_table_load_2_cast3" fromId="62" toId="63">
</dataflow>
<dataflow id="247" from="exp_table_load_1_cast2" to="add_ln50" fromId="61" toId="64">
</dataflow>
<dataflow id="248" from="exp_table_load_cast1" to="add_ln50" fromId="59" toId="64">
</dataflow>
<dataflow id="249" from="exp_table_load_1" to="add_ln50_2" fromId="60" toId="65">
</dataflow>
<dataflow id="250" from="exp_table_load" to="add_ln50_2" fromId="58" toId="65">
</dataflow>
<dataflow id="252" from="_ssdm_op_BitSelect.i1.i18.i32" to="tmp_10" fromId="251" toId="66">
</dataflow>
<dataflow id="253" from="add_ln50" to="tmp_10" fromId="64" toId="66">
</dataflow>
<dataflow id="255" from="StgValue_254" to="tmp_10" fromId="254" toId="66">
</dataflow>
<dataflow id="256" from="tmp_10" to="select_ln50" fromId="66" toId="67">
</dataflow>
<dataflow id="258" from="StgValue_257" to="select_ln50" fromId="257" toId="67">
</dataflow>
<dataflow id="259" from="add_ln50_2" to="select_ln50" fromId="65" toId="67">
</dataflow>
<dataflow id="260" from="select_ln50" to="zext_ln50" fromId="67" toId="68">
</dataflow>
<dataflow id="261" from="zext_ln50" to="add_ln50_1" fromId="68" toId="69">
</dataflow>
<dataflow id="262" from="exp_table_load_2_cast3" to="add_ln50_1" fromId="63" toId="69">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitSelect.i1.i18.i32" to="tmp_11" fromId="251" toId="70">
</dataflow>
<dataflow id="264" from="add_ln50_1" to="tmp_11" fromId="69" toId="70">
</dataflow>
<dataflow id="265" from="StgValue_254" to="tmp_11" fromId="254" toId="70">
</dataflow>
<dataflow id="267" from="_ssdm_op_PartSelect.i10.i18.i32.i32" to="tmp_3" fromId="266" toId="71">
</dataflow>
<dataflow id="268" from="add_ln50_1" to="tmp_3" fromId="69" toId="71">
</dataflow>
<dataflow id="270" from="StgValue_269" to="tmp_3" fromId="269" toId="71">
</dataflow>
<dataflow id="271" from="StgValue_254" to="tmp_3" fromId="254" toId="71">
</dataflow>
<dataflow id="272" from="tmp_11" to="select_ln50_1" fromId="70" toId="72">
</dataflow>
<dataflow id="273" from="StgValue_192" to="select_ln50_1" fromId="192" toId="72">
</dataflow>
<dataflow id="274" from="tmp_3" to="select_ln50_1" fromId="71" toId="72">
</dataflow>
<dataflow id="275" from="select_ln50_1" to="zext_ln235" fromId="72" toId="73">
</dataflow>
<dataflow id="276" from="invert_table" to="invert_table_addr" fromId="110" toId="74">
</dataflow>
<dataflow id="277" from="StgValue_207" to="invert_table_addr" fromId="207" toId="74">
</dataflow>
<dataflow id="278" from="zext_ln235" to="invert_table_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="279" from="invert_table_addr" to="inv_exp_sum" fromId="74" toId="75">
</dataflow>
<dataflow id="280" from="invert_table_addr" to="inv_exp_sum" fromId="74" toId="76">
</dataflow>
<dataflow id="281" from="inv_exp_sum" to="sext_ln244" fromId="76" toId="77">
</dataflow>
<dataflow id="282" from="exp_table_load" to="zext_ln244" fromId="58" toId="78">
</dataflow>
<dataflow id="283" from="sext_ln244" to="mul_ln244" fromId="77" toId="79">
</dataflow>
<dataflow id="284" from="zext_ln244" to="mul_ln244" fromId="78" toId="79">
</dataflow>
<dataflow id="286" from="_ssdm_op_PartSelect.i16.i26.i32.i32" to="trunc_ln2" fromId="285" toId="80">
</dataflow>
<dataflow id="287" from="mul_ln244" to="trunc_ln2" fromId="79" toId="80">
</dataflow>
<dataflow id="289" from="StgValue_288" to="trunc_ln2" fromId="288" toId="80">
</dataflow>
<dataflow id="291" from="StgValue_290" to="trunc_ln2" fromId="290" toId="80">
</dataflow>
<dataflow id="292" from="exp_table_load_1" to="zext_ln244_1" fromId="60" toId="81">
</dataflow>
<dataflow id="293" from="sext_ln244" to="mul_ln244_1" fromId="77" toId="82">
</dataflow>
<dataflow id="294" from="zext_ln244_1" to="mul_ln244_1" fromId="81" toId="82">
</dataflow>
<dataflow id="295" from="_ssdm_op_PartSelect.i16.i26.i32.i32" to="trunc_ln244_1" fromId="285" toId="83">
</dataflow>
<dataflow id="296" from="mul_ln244_1" to="trunc_ln244_1" fromId="82" toId="83">
</dataflow>
<dataflow id="297" from="StgValue_288" to="trunc_ln244_1" fromId="288" toId="83">
</dataflow>
<dataflow id="298" from="StgValue_290" to="trunc_ln244_1" fromId="290" toId="83">
</dataflow>
<dataflow id="299" from="exp_table_load_2" to="zext_ln244_2" fromId="62" toId="84">
</dataflow>
<dataflow id="300" from="sext_ln244" to="mul_ln244_2" fromId="77" toId="85">
</dataflow>
<dataflow id="301" from="zext_ln244_2" to="mul_ln244_2" fromId="84" toId="85">
</dataflow>
<dataflow id="302" from="_ssdm_op_PartSelect.i16.i26.i32.i32" to="trunc_ln244_2" fromId="285" toId="86">
</dataflow>
<dataflow id="303" from="mul_ln244_2" to="trunc_ln244_2" fromId="85" toId="86">
</dataflow>
<dataflow id="304" from="StgValue_288" to="trunc_ln244_2" fromId="288" toId="86">
</dataflow>
<dataflow id="305" from="StgValue_290" to="trunc_ln244_2" fromId="290" toId="86">
</dataflow>
<dataflow id="307" from="_ssdm_op_BitConcatenate.i48.i16.i16.i16" to="p_0" fromId="306" toId="87">
</dataflow>
<dataflow id="308" from="trunc_ln244_2" to="p_0" fromId="86" toId="87">
</dataflow>
<dataflow id="309" from="trunc_ln244_1" to="p_0" fromId="83" toId="87">
</dataflow>
<dataflow id="310" from="trunc_ln2" to="p_0" fromId="80" toId="87">
</dataflow>
<dataflow id="312" from="_ssdm_op_Write.axis.volatile.i48P128A" to="write_ln246" fromId="311" toId="88">
</dataflow>
<dataflow id="313" from="layer12_out" to="write_ln246" fromId="108" toId="88">
</dataflow>
<dataflow id="314" from="p_0" to="write_ln246" fromId="87" toId="88">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="315" toId="89">
</dataflow>
<dataflow id="317" from="layer12_out" to="specinterface_ln0" fromId="108" toId="89">
</dataflow>
<dataflow id="319" from="empty_2" to="specinterface_ln0" fromId="318" toId="89">
</dataflow>
<dataflow id="321" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="322" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="324" from="empty_7" to="specinterface_ln0" fromId="323" toId="89">
</dataflow>
<dataflow id="325" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="326" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="328" from="empty" to="specinterface_ln0" fromId="327" toId="89">
</dataflow>
<dataflow id="329" from="empty" to="specinterface_ln0" fromId="327" toId="89">
</dataflow>
<dataflow id="330" from="empty" to="specinterface_ln0" fromId="327" toId="89">
</dataflow>
<dataflow id="331" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="332" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="333" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="334" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="335" from="empty" to="specinterface_ln0" fromId="327" toId="89">
</dataflow>
<dataflow id="336" from="empty" to="specinterface_ln0" fromId="327" toId="89">
</dataflow>
<dataflow id="338" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="89">
</dataflow>
<dataflow id="339" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="89">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="315" toId="90">
</dataflow>
<dataflow id="341" from="layer11_out" to="specinterface_ln0" fromId="107" toId="90">
</dataflow>
<dataflow id="343" from="empty_8" to="specinterface_ln0" fromId="342" toId="90">
</dataflow>
<dataflow id="344" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="345" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="346" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="347" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="348" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="349" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="350" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="351" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="352" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="353" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="354" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="355" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="356" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="357" from="empty" to="specinterface_ln0" fromId="327" toId="90">
</dataflow>
<dataflow id="358" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="90">
</dataflow>
<dataflow id="359" from="StgValue_320" to="specinterface_ln0" fromId="320" toId="90">
</dataflow>
<dataflow id="361" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="360" toId="91">
</dataflow>
<dataflow id="363" from="empty_1" to="rbegin4" fromId="362" toId="91">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="364" toId="92">
</dataflow>
<dataflow id="367" from="StgValue_366" to="specresourcelimit_ln245" fromId="366" toId="92">
</dataflow>
<dataflow id="369" from="empty_9" to="specresourcelimit_ln245" fromId="368" toId="92">
</dataflow>
<dataflow id="370" from="empty" to="specresourcelimit_ln245" fromId="327" toId="92">
</dataflow>
<dataflow id="371" from="empty" to="specresourcelimit_ln245" fromId="327" toId="92">
</dataflow>
<dataflow id="372" from="empty" to="specresourcelimit_ln245" fromId="327" toId="92">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecRegionEnd" to="rend5" fromId="373" toId="93">
</dataflow>
<dataflow id="375" from="empty_1" to="rend5" fromId="362" toId="93">
</dataflow>
<dataflow id="376" from="rbegin4" to="rend5" fromId="91" toId="93">
</dataflow>
<dataflow id="377" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="360" toId="94">
</dataflow>
<dataflow id="379" from="empty_0" to="rbegin2" fromId="378" toId="94">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="364" toId="95">
</dataflow>
<dataflow id="381" from="StgValue_366" to="specresourcelimit_ln245" fromId="366" toId="95">
</dataflow>
<dataflow id="382" from="empty_9" to="specresourcelimit_ln245" fromId="368" toId="95">
</dataflow>
<dataflow id="383" from="empty" to="specresourcelimit_ln245" fromId="327" toId="95">
</dataflow>
<dataflow id="384" from="empty" to="specresourcelimit_ln245" fromId="327" toId="95">
</dataflow>
<dataflow id="385" from="empty" to="specresourcelimit_ln245" fromId="327" toId="95">
</dataflow>
<dataflow id="386" from="_ssdm_op_SpecRegionEnd" to="rend3" fromId="373" toId="96">
</dataflow>
<dataflow id="387" from="empty_0" to="rend3" fromId="378" toId="96">
</dataflow>
<dataflow id="388" from="rbegin2" to="rend3" fromId="94" toId="96">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="360" toId="97">
</dataflow>
<dataflow id="391" from="empty_6" to="rbegin" fromId="390" toId="97">
</dataflow>
<dataflow id="392" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="364" toId="98">
</dataflow>
<dataflow id="393" from="StgValue_366" to="specresourcelimit_ln245" fromId="366" toId="98">
</dataflow>
<dataflow id="394" from="empty_9" to="specresourcelimit_ln245" fromId="368" toId="98">
</dataflow>
<dataflow id="395" from="empty" to="specresourcelimit_ln245" fromId="327" toId="98">
</dataflow>
<dataflow id="396" from="empty" to="specresourcelimit_ln245" fromId="327" toId="98">
</dataflow>
<dataflow id="397" from="empty" to="specresourcelimit_ln245" fromId="327" toId="98">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="373" toId="99">
</dataflow>
<dataflow id="399" from="empty_6" to="rend" fromId="390" toId="99">
</dataflow>
<dataflow id="400" from="rbegin" to="rend" fromId="97" toId="99">
</dataflow>
</dataflows>


</stg>
