INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol clk_pulse, assumed default net type wire [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:53]
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
