{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543437148016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437148146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 12:32:27 2018 " "Processing started: Wed Nov 28 12:32:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437148146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437148146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437148146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1543437149376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543437149376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.sv" "" { Text "U:/EE271/lab8/counter2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158266 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter2_testbench " "Found entity 2: counter2_testbench" {  } { { "counter2.sv" "" { Text "U:/EE271/lab8/counter2.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437158266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounds.sv 2 2 " "Found 2 design units, including 2 entities, in source file bounds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bounds " "Found entity 1: bounds" {  } { { "bounds.sv" "" { Text "U:/EE271/lab8/bounds.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158416 ""} { "Info" "ISGN_ENTITY_NAME" "2 bounds_testbench " "Found entity 2: bounds_testbench" {  } { { "bounds.sv" "" { Text "U:/EE271/lab8/bounds.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437158416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(18) " "Verilog HDL warning at seg7.sv(18): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "U:/EE271/lab8/seg7.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543437158596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "U:/EE271/lab8/seg7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158616 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "U:/EE271/lab8/seg7.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437158616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "useinput.sv 2 2 " "Found 2 design units, including 2 entities, in source file useinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 useInput " "Found entity 1: useInput" {  } { { "useInput.sv" "" { Text "U:/EE271/lab8/useInput.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158806 ""} { "Info" "ISGN_ENTITY_NAME" "2 useInput_testbench " "Found entity 2: useInput_testbench" {  } { { "useInput.sv" "" { Text "U:/EE271/lab8/useInput.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437158806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437158806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(4) " "Verilog HDL Declaration information at DE1_SoC.sv(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543437159006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(4) " "Verilog HDL Declaration information at DE1_SoC.sv(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543437159006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC.sv(4) " "Verilog HDL Declaration information at DE1_SoC.sv(4): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543437159006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC.sv(4) " "Verilog HDL Declaration information at DE1_SoC.sv(4): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543437159006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 3 3 " "Found 3 design units, including 3 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159036 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159036 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_testbench " "Found entity 3: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437159036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centerlight.sv 2 2 " "Found 2 design units, including 2 entities, in source file centerlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerLight " "Found entity 1: centerLight" {  } { { "centerLight.sv" "" { Text "U:/EE271/lab8/centerLight.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159306 ""} { "Info" "ISGN_ENTITY_NAME" "2 centerLight_testbench " "Found entity 2: centerLight_testbench" {  } { { "centerLight.sv" "" { Text "U:/EE271/lab8/centerLight.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437159306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normallight.sv 2 2 " "Found 2 design units, including 2 entities, in source file normallight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalLight " "Found entity 1: normalLight" {  } { { "normalLight.sv" "" { Text "U:/EE271/lab8/normalLight.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159556 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalLight_testbench " "Found entity 2: normalLight_testbench" {  } { { "normalLight.sv" "" { Text "U:/EE271/lab8/normalLight.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437159556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 2 2 " "Found 2 design units, including 2 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "U:/EE271/lab8/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159896 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "random.sv" "" { Text "U:/EE271/lab8/random.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437159896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437159896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 2 2 " "Found 2 design units, including 2 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "U:/EE271/lab8/compare.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160046 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_testbench " "Found entity 2: compare_testbench" {  } { { "compare.sv" "" { Text "U:/EE271/lab8/compare.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437160046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_driver.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_driver " "Found entity 1: matrix_driver" {  } { { "matrix_driver.sv" "" { Text "U:/EE271/lab8/matrix_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160336 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_driver_testbench " "Found entity 2: matrix_driver_testbench" {  } { { "matrix_driver.sv" "" { Text "U:/EE271/lab8/matrix_driver.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437160336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter1.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Found entity 1: counter1" {  } { { "counter1.sv" "" { Text "U:/EE271/lab8/counter1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160506 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter1_testbench " "Found entity 2: counter1_testbench" {  } { { "counter1.sv" "" { Text "U:/EE271/lab8/counter1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437160506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startcolumn.sv 2 2 " "Found 2 design units, including 2 entities, in source file startcolumn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startColumn " "Found entity 1: startColumn" {  } { { "startColumn.sv" "" { Text "U:/EE271/lab8/startColumn.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160746 ""} { "Info" "ISGN_ENTITY_NAME" "2 startColumn_testbench " "Found entity 2: startColumn_testbench" {  } { { "startColumn.sv" "" { Text "U:/EE271/lab8/startColumn.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437160746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter3 " "Found entity 1: counter3" {  } { { "counter3.sv" "" { Text "U:/EE271/lab8/counter3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160916 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter3_testbench " "Found entity 2: counter3_testbench" {  } { { "counter3.sv" "" { Text "U:/EE271/lab8/counter3.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437160916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437160916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalcolumn.sv 2 2 " "Found 2 design units, including 2 entities, in source file normalcolumn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalColumn " "Found entity 1: normalColumn" {  } { { "normalColumn.sv" "" { Text "U:/EE271/lab8/normalColumn.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161226 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalColumn_testbench " "Found entity 2: normalColumn_testbench" {  } { { "normalColumn.sv" "" { Text "U:/EE271/lab8/normalColumn.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437161226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.sv 2 2 " "Found 2 design units, including 2 entities, in source file collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.sv" "" { Text "U:/EE271/lab8/collision.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161396 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_testbench " "Found entity 2: collision_testbench" {  } { { "collision.sv" "" { Text "U:/EE271/lab8/collision.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437161396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 2 2 " "Found 2 design units, including 2 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.sv" "" { Text "U:/EE271/lab8/score.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161586 ""} { "Info" "ISGN_ENTITY_NAME" "2 score_testbench " "Found entity 2: score_testbench" {  } { { "score.sv" "" { Text "U:/EE271/lab8/score.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437161586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.sv 2 2 " "Found 2 design units, including 2 entities, in source file increment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "increment.sv" "" { Text "U:/EE271/lab8/increment.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161766 ""} { "Info" "ISGN_ENTITY_NAME" "2 increment_testbench " "Found entity 2: increment_testbench" {  } { { "increment.sv" "" { Text "U:/EE271/lab8/increment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437161766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437161766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highscore.sv 2 2 " "Found 2 design units, including 2 entities, in source file highscore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highscore " "Found entity 1: highscore" {  } { { "highscore.sv" "" { Text "U:/EE271/lab8/highscore.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 highscore_testbench " "Found entity 2: highscore_testbench" {  } { { "highscore.sv" "" { Text "U:/EE271/lab8/highscore.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pausegame.sv 2 2 " "Found 2 design units, including 2 entities, in source file pausegame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pauseGame " "Found entity 1: pauseGame" {  } { { "pauseGame.sv" "" { Text "U:/EE271/lab8/pauseGame.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437162306 ""} { "Info" "ISGN_ENTITY_NAME" "2 pauseGame_testbench " "Found entity 2: pauseGame_testbench" {  } { { "pauseGame.sv" "" { Text "U:/EE271/lab8/pauseGame.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437162306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437162306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pauseGame.sv(44) " "Verilog HDL Instantiation warning at pauseGame.sv(44): instance has no name" {  } { { "pauseGame.sv" "" { Text "U:/EE271/lab8/pauseGame.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543437162306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543437162396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.sv" "cdiv" { Text "U:/EE271/lab8/DE1_SoC.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437162776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "useInput useInput:player " "Elaborating entity \"useInput\" for hierarchy \"useInput:player\"" {  } { { "DE1_SoC.sv" "player" { Text "U:/EE271/lab8/DE1_SoC.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437163156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter1 counter1:countone " "Elaborating entity \"counter1\" for hierarchy \"counter1:countone\"" {  } { { "DE1_SoC.sv" "countone" { Text "U:/EE271/lab8/DE1_SoC.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437163606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:counttwo " "Elaborating entity \"counter2\" for hierarchy \"counter2:counttwo\"" {  } { { "DE1_SoC.sv" "counttwo" { Text "U:/EE271/lab8/DE1_SoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437163976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3 counter3:countthree " "Elaborating entity \"counter3\" for hierarchy \"counter3:countthree\"" {  } { { "DE1_SoC.sv" "countthree" { Text "U:/EE271/lab8/DE1_SoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437164376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalLight normalLight:bird8 " "Elaborating entity \"normalLight\" for hierarchy \"normalLight:bird8\"" {  } { { "DE1_SoC.sv" "bird8" { Text "U:/EE271/lab8/DE1_SoC.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437164986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centerLight centerLight:bird5 " "Elaborating entity \"centerLight\" for hierarchy \"centerLight:bird5\"" {  } { { "DE1_SoC.sv" "bird5" { Text "U:/EE271/lab8/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437165556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bounds bounds:dead1 " "Elaborating entity \"bounds\" for hierarchy \"bounds:dead1\"" {  } { { "DE1_SoC.sv" "dead1" { Text "U:/EE271/lab8/DE1_SoC.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437165996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startColumn startColumn:initialcol " "Elaborating entity \"startColumn\" for hierarchy \"startColumn:initialcol\"" {  } { { "DE1_SoC.sv" "initialcol" { Text "U:/EE271/lab8/DE1_SoC.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437166416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random startColumn:initialcol\|random:num " "Elaborating entity \"random\" for hierarchy \"startColumn:initialcol\|random:num\"" {  } { { "startColumn.sv" "num" { Text "U:/EE271/lab8/startColumn.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437166796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalColumn normalColumn:col1 " "Elaborating entity \"normalColumn\" for hierarchy \"normalColumn:col1\"" {  } { { "DE1_SoC.sv" "col1" { Text "U:/EE271/lab8/DE1_SoC.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437167356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:dead2 " "Elaborating entity \"collision\" for hierarchy \"collision:dead2\"" {  } { { "DE1_SoC.sv" "dead2" { Text "U:/EE271/lab8/DE1_SoC.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437167766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:s0 " "Elaborating entity \"score\" for hierarchy \"score:s0\"" {  } { { "DE1_SoC.sv" "s0" { Text "U:/EE271/lab8/DE1_SoC.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437168346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment increment:s1 " "Elaborating entity \"increment\" for hierarchy \"increment:s1\"" {  } { { "DE1_SoC.sv" "s1" { Text "U:/EE271/lab8/DE1_SoC.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437168826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highscore highscore:hi " "Elaborating entity \"highscore\" for hierarchy \"highscore:hi\"" {  } { { "DE1_SoC.sv" "hi" { Text "U:/EE271/lab8/DE1_SoC.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437169516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare highscore:hi\|compare:com0 " "Elaborating entity \"compare\" for hierarchy \"highscore:hi\|compare:com0\"" {  } { { "highscore.sv" "com0" { Text "U:/EE271/lab8/highscore.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437170006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 highscore:hi\|seg7:seg0 " "Elaborating entity \"seg7\" for hierarchy \"highscore:hi\|seg7:seg0\"" {  } { { "highscore.sv" "seg0" { Text "U:/EE271/lab8/highscore.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437170546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pauseGame pauseGame:stop " "Elaborating entity \"pauseGame\" for hierarchy \"pauseGame:stop\"" {  } { { "DE1_SoC.sv" "stop" { Text "U:/EE271/lab8/DE1_SoC.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437171366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_driver matrix_driver:out " "Elaborating entity \"matrix_driver\" for hierarchy \"matrix_driver:out\"" {  } { { "DE1_SoC.sv" "out" { Text "U:/EE271/lab8/DE1_SoC.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437171936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543437176696 "|DE1_SoC|GPIO_0[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1543437176696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543437176856 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543437178776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE271/lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE271/lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437179086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543437181916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437181916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "U:/EE271/lab8/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543437183563 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1543437183563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543437183573 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543437183573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543437183573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543437183573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437184003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 12:33:03 2018 " "Processing ended: Wed Nov 28 12:33:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437184003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437184003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437184003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437184003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543437188426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437188556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 12:33:07 2018 " "Processing started: Wed Nov 28 12:33:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437188556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543437188556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543437188556 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543437189362 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1543437189362 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1543437189362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1543437190432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543437190462 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543437190572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543437190622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543437190622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543437191282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1543437191742 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543437203312 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 20 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543437203502 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543437203502 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437203502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543437203522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543437203522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543437203522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543437203522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543437203522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543437203522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543437204382 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543437204382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204432 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204432 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204432 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204442 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204452 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204462 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204472 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1543437204482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204482 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437204482 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1543437204482 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[14\] " "Node: clock_divider:cdiv\|divided_clocks\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register normalColumn:col2\|light1 clock_divider:cdiv\|divided_clocks\[14\] " "Register normalColumn:col2\|light1 is being clocked by clock_divider:cdiv\|divided_clocks\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437204482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1543437204482 "|DE1_SoC|clock_divider:cdiv|divided_clocks[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highscore:hi\|compare:com0\|out0\[0\]~4 " "Node: highscore:hi\|compare:com0\|out0\[0\]~4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch highscore:hi\|compare:com0\|out0\[1\]~5 highscore:hi\|compare:com0\|out0\[0\]~4 " "Latch highscore:hi\|compare:com0\|out0\[1\]~5 is being clocked by highscore:hi\|compare:com0\|out0\[0\]~4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437204482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1543437204482 "|DE1_SoC|highscore:hi|compare:com0|out0[0]~4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543437204482 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1543437204492 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543437204492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543437204492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543437204492 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543437204492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543437204512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543437204512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543437204512 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543437204622 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1543437204622 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437204652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543437209772 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1543437210212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437212962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543437217354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543437217844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437217844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543437219364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "U:/EE271/lab8/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543437223054 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543437223054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543437223734 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543437223734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543437223734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437223744 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543437227034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543437227064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543437227984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543437227984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543437228664 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437235720 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1543437236500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE271/lab8/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file U:/EE271/lab8/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543437236945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6905 " "Peak virtual memory: 6905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437244601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 12:34:04 2018 " "Processing ended: Wed Nov 28 12:34:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437244601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437244601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437244601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543437244601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543437251971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437252081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 12:34:11 2018 " "Processing started: Wed Nov 28 12:34:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437252081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543437252081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543437252081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1543437254151 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543437260858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437266858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 12:34:26 2018 " "Processing ended: Wed Nov 28 12:34:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437266858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437266858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437266858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543437266858 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543437268198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543437270349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437270408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 12:34:29 2018 " "Processing started: Wed Nov 28 12:34:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437270408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437270408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437270408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437270618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437272738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437272738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437272788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437272788 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437273438 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437274734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274774 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274784 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274794 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543437274804 ""}  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "U:/EE271/lab8/DE1_SoC.sdc" "" { Text "U:/EE271/lab8/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[14\] " "Node: clock_divider:cdiv\|divided_clocks\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register normalColumn:col2\|light1 clock_divider:cdiv\|divided_clocks\[14\] " "Register normalColumn:col2\|light1 is being clocked by clock_divider:cdiv\|divided_clocks\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437274934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274934 "|DE1_SoC|clock_divider:cdiv|divided_clocks[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highscore:hi\|compare:com0\|out0\[0\]~4 " "Node: highscore:hi\|compare:com0\|out0\[0\]~4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch highscore:hi\|compare:com0\|out0\[1\]~5 highscore:hi\|compare:com0\|out0\[0\]~4 " "Latch highscore:hi\|compare:com0\|out0\[1\]~5 is being clocked by highscore:hi\|compare:com0\|out0\[0\]~4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437274934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437274934 "|DE1_SoC|highscore:hi|compare:com0|out0[0]~4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437274934 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437274934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437275552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.709 " "Worst-case setup slack is 16.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.709               0.000 CLOCK_50  " "   16.709               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437277286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437277711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437277711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437277872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437278144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.930 " "Worst-case minimum pulse width slack is 8.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437278284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437278284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.930               0.000 CLOCK_50  " "    8.930               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437278284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437278284 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437278455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437278495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437279675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[14\] " "Node: clock_divider:cdiv\|divided_clocks\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register normalColumn:col2\|light1 clock_divider:cdiv\|divided_clocks\[14\] " "Register normalColumn:col2\|light1 is being clocked by clock_divider:cdiv\|divided_clocks\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437280426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437280426 "|DE1_SoC|clock_divider:cdiv|divided_clocks[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highscore:hi\|compare:com0\|out0\[0\]~4 " "Node: highscore:hi\|compare:com0\|out0\[0\]~4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch highscore:hi\|compare:com0\|out0\[1\]~5 highscore:hi\|compare:com0\|out0\[0\]~4 " "Latch highscore:hi\|compare:com0\|out0\[1\]~5 is being clocked by highscore:hi\|compare:com0\|out0\[0\]~4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437280426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437280426 "|DE1_SoC|highscore:hi|compare:com0|out0[0]~4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437280427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.426 " "Worst-case setup slack is 16.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.426               0.000 CLOCK_50  " "   16.426               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437281066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437281216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437281216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437281537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437281736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.873 " "Worst-case minimum pulse width slack is 8.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437282037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437282037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.873               0.000 CLOCK_50  " "    8.873               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437282037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437282037 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437282207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437282633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437283515 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[14\] " "Node: clock_divider:cdiv\|divided_clocks\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register normalColumn:col2\|light1 clock_divider:cdiv\|divided_clocks\[14\] " "Register normalColumn:col2\|light1 is being clocked by clock_divider:cdiv\|divided_clocks\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437284576 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437284576 "|DE1_SoC|clock_divider:cdiv|divided_clocks[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highscore:hi\|compare:com0\|out0\[0\]~4 " "Node: highscore:hi\|compare:com0\|out0\[0\]~4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch highscore:hi\|compare:com0\|out0\[1\]~5 highscore:hi\|compare:com0\|out0\[0\]~4 " "Latch highscore:hi\|compare:com0\|out0\[1\]~5 is being clocked by highscore:hi\|compare:com0\|out0\[0\]~4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437284576 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437284576 "|DE1_SoC|highscore:hi|compare:com0|out0[0]~4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437284576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.863 " "Worst-case setup slack is 17.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.863               0.000 CLOCK_50  " "   17.863               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437284746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437284896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437284896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437285036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437285206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.793 " "Worst-case minimum pulse width slack is 8.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437285406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437285406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.793               0.000 CLOCK_50  " "    8.793               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437285406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437285406 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543437285541 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[14\] " "Node: clock_divider:cdiv\|divided_clocks\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register normalColumn:col2\|light1 clock_divider:cdiv\|divided_clocks\[14\] " "Register normalColumn:col2\|light1 is being clocked by clock_divider:cdiv\|divided_clocks\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437285991 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437285991 "|DE1_SoC|clock_divider:cdiv|divided_clocks[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highscore:hi\|compare:com0\|out0\[0\]~4 " "Node: highscore:hi\|compare:com0\|out0\[0\]~4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch highscore:hi\|compare:com0\|out0\[1\]~5 highscore:hi\|compare:com0\|out0\[0\]~4 " "Latch highscore:hi\|compare:com0\|out0\[1\]~5 is being clocked by highscore:hi\|compare:com0\|out0\[0\]~4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543437285991 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1543437285991 "|DE1_SoC|highscore:hi|compare:com0|out0[0]~4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437285991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.943 " "Worst-case setup slack is 17.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.943               0.000 CLOCK_50  " "   17.943               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437286151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437286761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437286761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437286961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437287121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.733 " "Worst-case minimum pulse width slack is 8.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437287313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437287313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.733               0.000 CLOCK_50  " "    8.733               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437287313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437287313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437294592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437294592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE271/lab8/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file U:/EE271/lab8/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437295302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437296162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 12:34:56 2018 " "Processing ended: Wed Nov 28 12:34:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437296162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437296162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437296162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437296162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543437301944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437302104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 12:35:01 2018 " "Processing started: Wed Nov 28 12:35:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437302104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543437302104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543437302104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1543437304154 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 1 0 "EDA Netlist Writer" 0 -1 1543437304374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo U:/EE271/lab8/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"U:/EE271/lab8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543437305084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437305749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 12:35:05 2018 " "Processing ended: Wed Nov 28 12:35:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437305749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437305749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437305749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543437305749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Quartus Prime Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543437307309 ""}
