INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/EXE_Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage
INFO: [VRFC 10-2458] undeclared symbol rs2Addr_EXE, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/EXE_stage.v:88]
INFO: [VRFC 10-2458] undeclared symbol memWrite_EXE, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/EXE_stage.v:95]
INFO: [VRFC 10-2458] undeclared symbol dataToReg_bubble, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/EXE_stage.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2458] undeclared symbol memAccType_ID, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/ID_stage.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v:42]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v:43]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v:44]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RAM_B.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/REG_EX_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/VecDot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vdot
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_chip_stu_exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
