# Tiny Tapeout project information
project:
  title:        "24 H Clock"      # Project title
  author:       "UABC Team"      # Your name
  discord:      "Miguel Garcia"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "typical 23h-format 4 digits clock. Two digits for hours and the other for minutes."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_UABCReloj"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_UABCReloj.v"
    - "topReloj23B3.v"
    - "c_ame09.v"
    - "c_america09.v"
    - "c_div2.v"
    - "c_mel04.v"
    - "c_mel05.v"
    - "c_melissa05.v"
    - "c_uriel023c.v"
    - "count2b.v"
    - "decod.v"
    - "demux.v"
    - "divisorf_b.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "rst"
  ui[1]: "clk"
  ui[2]: "P0"
  ui[3]: "set"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "M0[0]"
  uo[1]: "M0[1]"
  uo[2]: "M0[2]"
  uo[3]: "M0[3]"
  uo[4]: "M1[0]"
  uo[5]: "M1[1]"
  uo[6]: "M1[2]"
  uo[7]: "M1[3]"

  # Bidirectional pins
  uio[0]: "H0[0]"
  uio[1]: "H0[1]"
  uio[2]: "H0[2]"
  uio[3]: "H0[3]"
  uio[4]: "H1[0]"
  uio[5]: "H1[1]"
  uio[6]: "Dots"
  uio[7]: ""

# Do not change!
yaml_version: 6
