// Seed: 831342705
`timescale 1ps / 1ps
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  reg id_5 = 1;
  assign id_1 = 1;
  initial begin
    id_4 <= id_2[1'h0];
    if (id_5) begin
      id_5 = 1;
      id_4 <= id_5;
    end
  end
endmodule
