
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001386                       # Number of seconds simulated (Second)
simTicks                                   1386436000                       # Number of ticks simulated (Tick)
finalTick                                418852668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.16                       # Real time elapsed on the host (Second)
hostTickRate                                225130278                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     787628                       # Number of bytes of host memory used (Byte)
simInsts                                      1628018                       # Number of instructions simulated (Count)
simOps                                        1637167                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   264356                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     265841                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2772872                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.703219                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.587123                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch         2467      0.95%      0.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         78267     30.19%     31.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        80046     30.88%     62.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        69625     26.86%     88.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        22552      8.70%     97.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         6266      2.42%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         259223                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1140      2.81%      2.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         8642     21.33%     24.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        10422     25.72%     49.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     49.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        11966     29.53%     79.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         6321     15.60%     95.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2026      5.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         40517                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         1327      2.98%      2.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         6234     14.02%     17.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        17852     40.13%     57.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     57.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12451     27.99%     85.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         5905     13.28%     98.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          711      1.60%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        44480                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         1327      0.61%      0.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        69625     31.83%     32.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        69624     31.83%     64.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     64.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        57659     26.36%     90.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        16231      7.42%     98.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         4240      1.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       218706                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         1327      2.98%      2.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         6234     14.02%     17.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        17852     40.13%     57.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     57.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12451     27.99%     85.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         5905     13.28%     98.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          711      1.60%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        44480                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        51153     19.73%     19.73% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       126643     48.85%     68.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        78267     30.19%     98.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         3160      1.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       259223                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         6478     63.50%     63.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         3723     36.49%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        10202                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             72092                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        35748                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             44480                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3205                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        40144                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          4336                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               259223                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                31992                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  151097                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.582884                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3285                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            6266                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3160                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3106                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2467      0.95%      0.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        78267     30.19%     31.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        80046     30.88%     62.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        69625     26.86%     88.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        22552      8.70%     97.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         6266      2.42%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       259223                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         2467      2.28%      2.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        76914     71.13%     73.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3496      3.23%     76.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     76.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        15046     13.92%     90.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4238      3.92%     94.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         5965      5.52%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        108126                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        17852     55.80%     55.80% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     55.80% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         8742     27.33%     83.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         5398     16.87%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        31992                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        17852     55.80%     55.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     55.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         8742     27.33%     83.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         5398     16.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        31992                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         6266                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         3160                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3106                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          591                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         6977                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                88688                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  88689                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              19064                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  69625                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               63391                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              6234                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              1628018                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                1637167                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.703219                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.587123                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1327      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       855351     52.25%     52.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         3410      0.21%     52.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     52.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          662      0.04%     52.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         3148      0.19%     52.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          889      0.05%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         2026      0.12%     52.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          106      0.01%     52.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          106      0.01%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp          596      0.04%     53.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        13610      0.83%     53.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc          501      0.03%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         1760      0.11%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       423609     25.87%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       301453     18.41%     98.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         7412      0.45%     98.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          889      0.05%     98.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     98.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     98.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         7120      0.43%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         1456      0.09%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad         1264      0.08%     99.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore          840      0.05%     99.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         2217      0.14%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         7415      0.45%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      1637167                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data         691307                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            691307                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        691307                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           691307                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         2765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            2765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         2765                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           2765                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    155663500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    155663500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    155663500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    155663500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       694072                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        694072                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       694072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       694072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003984                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003984                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003984                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003984                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56297.830018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56297.830018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56297.830018                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56297.830018                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1438                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1438                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          263                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           263                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          263                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          263                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2502                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2502                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    137149500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    137149500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    137149500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    137149500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003605                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003605                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54815.947242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54815.947242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54815.947242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54815.947242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   2502                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       387380                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          387380                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1991                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1991                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    106775000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    106775000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       389371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       389371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005113                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005113                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53628.829734                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53628.829734                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1984                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1984                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    104715500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    104715500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52779.989919                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52779.989919                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       303927                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         303927                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          774                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          774                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     48888500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     48888500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       304701                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       304701                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002540                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002540                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63163.436693                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63163.436693                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          256                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          256                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          518                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          518                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     32434000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     32434000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001700                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001700                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 62613.899614                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 62613.899614                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7437128                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2502                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            2972.473221                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          151                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          265                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1390646                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1390646                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps        56991                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             1005971                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 6106                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               29801                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions             513240                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            360806                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         620091                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            620091                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        620091                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           620091                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         8321                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            8321                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         8321                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           8321                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    125006500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    125006500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    125006500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    125006500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       628412                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        628412                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       628412                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       628412                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.013241                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.013241                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.013241                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.013241                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 15023.014061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 15023.014061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 15023.014061                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 15023.014061                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         8314                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              8314                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         8321                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         8321                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         8321                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         8321                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    116686500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    116686500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    116686500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    116686500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.013241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.013241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.013241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.013241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 14023.134239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 14023.134239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 14023.134239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 14023.134239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   8314                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       620091                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          620091                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         8321                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          8321                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    125006500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    125006500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       628412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       628412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.013241                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.013241                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 15023.014061                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 15023.014061                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         8321                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         8321                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    116686500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    116686500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.013241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.013241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 14023.134239                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 14023.134239                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.954020                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             19228137                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               8314                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2312.742001                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.954020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          359                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1265144                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1265144                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  1628018                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1637167                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1327                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   8086                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1090                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      9176                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  8086                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1090                       # number of overall hits (Count)
system.l2.overallHits::total                     9176                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  235                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1395                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1630                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 235                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1395                       # number of overall misses (Count)
system.l2.overallMisses::total                   1630                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19304000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       121456500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          140760500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19304000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      121456500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         140760500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               8321                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               2485                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10806                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              8321                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              2485                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10806                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.028242                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.561368                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.150842                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.028242                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.561368                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.150842                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82144.680851                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 87065.591398                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86356.134969                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82144.680851                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 87065.591398                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86356.134969                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1419                       # number of writebacks (Count)
system.l2.writebacks::total                      1419                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              235                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1395                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1630                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             235                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1395                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1630                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16954000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    107506500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      124460500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16954000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    107506500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     124460500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.028242                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.561368                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.150842                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.028242                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.561368                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.150842                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72144.680851                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77065.591398                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76356.134969                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72144.680851                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77065.591398                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76356.134969                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1790                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           17                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              17                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           17                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           17                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       322500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       322500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18970.588235                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18970.588235                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            8086                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               8086                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           235                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              235                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19304000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19304000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         8321                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           8321                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.028242                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.028242                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82144.680851                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82144.680851                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          235                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          235                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16954000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16954000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.028242                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.028242                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72144.680851                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72144.680851                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                155                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   155                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              346                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 346                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     29536500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       29536500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            501                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               501                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.690619                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.690619                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85365.606936                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85365.606936                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          346                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             346                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     26076500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     26076500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.690619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.690619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75365.606936                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75365.606936                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            935                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               935                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1049                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1049                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     91920000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     91920000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1984                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1984                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.528730                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.528730                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87626.310772                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87626.310772                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1049                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1049                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     81430000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     81430000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.528730                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.528730                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77626.310772                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77626.310772                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         8314                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             8314                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         8314                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         8314                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1438                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1438                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1438                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1438                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1159182                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1790                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     647.587709                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     472.314696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       619.123169                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3004.562135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.115311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.151153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.733536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   17                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  884                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2313                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  771                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     174902                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    174902                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1419.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       235.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1395.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000235104500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4972                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1340                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1630                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1419                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1630                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1419                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1630                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1419                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.698795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.102143                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.539085                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 2      2.41%      2.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      1.20%      3.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                1      1.20%      4.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                3      3.61%      8.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                2      2.41%     10.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                1      1.20%     12.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5      6.02%     18.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                2      2.41%     20.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                5      6.02%     26.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                7      8.43%     34.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                7      8.43%     43.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                8      9.64%     53.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21               13     15.66%     68.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                7      8.43%     77.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                3      3.61%     80.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                3      3.61%     84.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25                4      4.82%     89.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                3      3.61%     92.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27                4      4.82%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28                1      1.20%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29                1      1.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.120482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.087787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.063790                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               38     45.78%     45.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      1.20%     46.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               40     48.19%     95.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      4.82%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  104320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                90816                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              75243285.66194184                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              65503203.89834078                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1385798000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     454509.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        89280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        90944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 10847958.362304499373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 64395327.299637340009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 65595526.948232732713                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          235                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1395                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1419                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7300750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     49995250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  33308189250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31067.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35838.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  23473001.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        89280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         104320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        90816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        90816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1395                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1630                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1419                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1419                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       10847958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       64395327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          75243286                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     10847958                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10847958                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     65503204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         65503204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     65503204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      10847958                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      64395327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        140746490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1630                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1421                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           77                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                26733500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               8150000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           57296000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16400.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35150.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 584                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                327                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            35.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    91.193262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    79.706797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    74.703412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1617     75.67%     75.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          440     20.59%     96.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           46      2.15%     98.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      0.89%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            7      0.33%     99.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.09%     99.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.14%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.05%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            104320                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          90944                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               75.243286                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               65.595527                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               29.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         7054320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3734280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        6154680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2865780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 109405920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    436182810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    165218880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     730616670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   526.974682                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    425317000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     46280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    915202000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         8253840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         4375635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5512080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       4551840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 109405920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    473052690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    135400320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     740552325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   534.141010                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    347490250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     46280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    996231250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1284                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1419                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               351                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                346                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               346                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1284                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             17                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         5047                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5047                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       195136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   195136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1647                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1647    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1647                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             9501500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            8852750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3417                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1770                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              10304                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2857                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         8314                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1435                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               501                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              501                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           8321                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1984                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            17                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           17                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24955                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         7506                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  32461                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1064576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       251072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1315648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1790                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     90816                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             12613                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002933                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.054084                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   12576     99.71%     99.71% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      37      0.29%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               12613                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 418852668000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           20571500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          12480000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           3736000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         21639                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        10816                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              37                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                          412598                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         2360274                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014847                       # Number of seconds simulated (Second)
simTicks                                  14847352500                       # Number of ticks simulated (Tick)
finalTick                                432313584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.75                       # Real time elapsed on the host (Second)
hostTickRate                                715654049                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     789676                       # Number of bytes of host memory used (Byte)
simInsts                                     10983343                       # Number of instructions simulated (Count)
simOps                                       10992492                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   529405                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     529846                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29694705                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.703613                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.369875                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch         2513      0.12%      0.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        639143     30.42%     30.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       641108     30.51%     61.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           74      0.00%     61.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       587987     27.98%     89.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       223729     10.65%     99.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         6836      0.33%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2101390                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1140      0.71%      0.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        32392     20.05%     20.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        34412     21.30%     42.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           21      0.01%     42.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        74502     46.11%     88.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        16917     10.47%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2181      1.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        161565                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         1372      1.45%      1.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         6838      7.24%      8.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        20399     21.59%     30.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.02%     30.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        57563     60.91%     91.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         7423      7.85%     99.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          891      0.94%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        94504                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         1372      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       606752     31.28%     31.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       606695     31.28%     62.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           53      0.00%     62.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       513484     26.47%     89.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       206810     10.66%     99.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         4655      0.24%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1939821                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         1372      1.45%      1.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         6838      7.24%      8.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        20399     21.59%     30.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.02%     30.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        57563     60.91%     91.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         7423      7.85%     99.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          891      0.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        94504                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       284826     13.55%     13.55% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1173791     55.86%     69.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       639143     30.42%     99.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         3630      0.17%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2101390                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        20976     38.64%     38.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        33312     61.36%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        54292                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            590500                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       323452                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             94504                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3908                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        60499                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         34005                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2101390                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                51591                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1377817                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.655669                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            4068                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            6910                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3630                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3280                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2513      0.12%      0.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       639143     30.42%     30.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       641108     30.51%     61.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           74      0.00%     61.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       587987     27.98%     89.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       223729     10.65%     99.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         6836      0.33%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2101390                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         2513      0.35%      0.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       637270     88.07%     88.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4307      0.60%     89.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           74      0.01%     89.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        68088      9.41%     98.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4786      0.66%     99.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         6535      0.90%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        723573                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        20399     39.54%     39.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     39.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        24315     47.13%     86.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         6877     13.33%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        51591                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        20399     39.54%     39.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     39.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        24315     47.13%     86.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         6877     13.33%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        51591                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         6910                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         3630                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3280                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          698                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         7819                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               673574                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 673576                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              66825                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 606752                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              599914                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              6838                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             10983343                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               10992492                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.703613                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.369875                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1373      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5914599     53.81%     53.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        23748      0.22%     54.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            2      0.00%     54.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          662      0.01%     54.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         3148      0.03%     54.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          889      0.01%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         2026      0.02%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          106      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          106      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp          596      0.01%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        13610      0.12%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc          501      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         1760      0.02%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2876673     26.17%     80.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2123130     19.31%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         7412      0.07%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          889      0.01%     99.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         7371      0.07%     99.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         1707      0.02%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad         1264      0.01%     99.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore          840      0.01%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         2217      0.02%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         7861      0.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     10992492                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        4336269                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4336269                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4336269                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4336269                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       178405                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          178405                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       178405                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         178405                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9100705500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9100705500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9100705500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9100705500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4514674                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4514674                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4514674                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4514674                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.039517                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.039517                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.039517                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.039517                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 51011.493512                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 51011.493512                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 51011.493512                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 51011.493512                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       124985                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            124985                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1312                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1312                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1312                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1312                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       177093                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       177093                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       177093                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       177093                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8880735500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8880735500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8880735500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8880735500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.039226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.039226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.039226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 50147.298312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 50147.298312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 50147.298312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 50147.298312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 177093                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2243425                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2243425                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       144620                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        144620                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7369500000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7369500000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2388045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2388045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.060560                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.060560                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50957.682202                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50957.682202                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          959                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          959                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       143661                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       143661                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7200958000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7200958000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.060158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.060158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50124.654569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50124.654569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2092844                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2092844                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        33785                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        33785                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1731205500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1731205500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2126629                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2126629                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.015887                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015887                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51241.838094                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51241.838094                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          353                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          353                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33432                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33432                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1679777500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1679777500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015721                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015721                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 50244.600981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 50244.600981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11896120                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             177605                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              66.980772                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          321                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9206441                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9206441                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       182087                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             6399531                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 6106                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               30399                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            3128325                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2279391                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4747767                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4747767                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4747767                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4747767                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        10616                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           10616                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        10616                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          10616                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    175184500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    175184500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    175184500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    175184500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4758383                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4758383                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4758383                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4758383                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002231                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002231                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002231                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002231                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 16501.931047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 16501.931047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 16501.931047                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 16501.931047                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        10610                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             10610                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        10616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        10616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        10616                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        10616                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    164568500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    164568500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    164568500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    164568500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 15501.931047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 15501.931047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 15501.931047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 15501.931047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  10610                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4747767                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4747767                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        10616                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         10616                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    175184500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    175184500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4758383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4758383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002231                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002231                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 16501.931047                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 16501.931047                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        10616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        10616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    164568500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    164568500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 15501.931047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 15501.931047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.995706                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             40498236                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              11122                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3641.272793                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.995706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          427                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9527382                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9527382                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 10983343                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10992492                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1373                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  10097                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  84573                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     94670                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 10097                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 84573                       # number of overall hits (Count)
system.l2.overallHits::total                    94670                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  519                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                92503                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   93022                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 519                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               92503                       # number of overall misses (Count)
system.l2.overallMisses::total                  93022                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        42598000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7717893500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7760491500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       42598000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7717893500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7760491500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              10616                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             177076                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                187692                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             10616                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            177076                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               187692                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.048888                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.522392                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.495610                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.048888                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.522392                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.495610                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82077.071291                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83433.980520                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83426.409882                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82077.071291                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83433.980520                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83426.409882                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                44988                       # number of writebacks (Count)
system.l2.writebacks::total                     44988                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              519                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            92503                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               93022                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             519                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           92503                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              93022                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6792863500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6830271500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37408000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6792863500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6830271500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.048888                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.522392                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.495610                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.048888                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.522392                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.495610                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72077.071291                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73433.980520                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73426.409882                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72077.071291                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73433.980520                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73426.409882                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          93395                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           31                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             31                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           17                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              17                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           17                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           17                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       322500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       322500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18970.588235                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18970.588235                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           10097                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              10097                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           519                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              519                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     42598000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     42598000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        10616                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          10616                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.048888                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.048888                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82077.071291                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82077.071291                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          519                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          519                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37408000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37408000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.048888                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.048888                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72077.071291                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72077.071291                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              18668                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 18668                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            14747                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               14747                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1428527500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1428527500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          33415                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             33415                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.441329                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.441329                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96869.024208                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96869.024208                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        14747                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           14747                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1281057500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1281057500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.441329                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.441329                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86869.024208                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86869.024208                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          65905                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             65905                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        77756                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           77756                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6289366000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6289366000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       143661                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        143661                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.541246                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.541246                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80885.925202                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80885.925202                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        77756                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        77756                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5511806000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5511806000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.541246                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.541246                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70885.925202                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70885.925202                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        10610                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            10610                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        10610                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        10610                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       124985                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           124985                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       124985                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       124985                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10653649                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      97491                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     109.278282                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      68.536297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        86.097465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3941.366239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.016732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.021020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.962248                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  192                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  334                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2444                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1124                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3096691                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3096691                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     44988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     92241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001799140500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2650                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2650                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              230541                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              42388                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       93022                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      44988                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     93022                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    44988                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    262                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 93022                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                44988                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   87496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.004906                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     27.964221                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     89.581505                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2621     98.91%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.19%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            6      0.23%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            6      0.23%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.08%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.978491                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.946406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.049146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1373     51.81%     51.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               69      2.60%     54.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1106     41.74%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               96      3.62%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5953408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2879232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              400974382.46987134                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              193922249.77483362                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14847268000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     107581.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        33216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5903424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2879552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2237166.525143119041                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 397607856.350147306919                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 193943802.438852310181                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          519                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        92503                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        44988                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16101500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2983307750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 358363596750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31024.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32250.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7965759.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        33216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5920192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5953408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        33216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        33216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2879232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2879232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        92503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           93022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        44988                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          44988                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2237167                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      398737216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         400974382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2237167                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2237167                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    193922250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        193922250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    193922250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2237167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     398737216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        594896632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                92760                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               44993                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1260159250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             463800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2999409250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13585.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32335.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               55603                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9337                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           20.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        72806                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.079252                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.812876                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.414983                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        47626     65.41%     65.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17465     23.99%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5411      7.43%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          924      1.27%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          228      0.31%     98.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           65      0.09%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           58      0.08%     98.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           63      0.09%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          966      1.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        72806                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           5936640                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2879552                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              399.845023                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              193.943802                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.52                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       261730980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       139098135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      331474500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     117392580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1172118480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5865382650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    762252960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    8649450285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   582.558425                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1926396250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    495820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12425499250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       258182400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       137200635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      330860460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     117470880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1172118480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5917248660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    719806080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    8652887595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   582.789935                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1815482250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    495820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12539615750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               78275                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         44988                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             47827                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14747                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14747                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          78275                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             17                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       278876                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  278876                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8832640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8832640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              93039                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    93039    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                93039                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           393590500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          500431000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         185854                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        92815                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             154277                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       169973                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        10610                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           100515                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             33415                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            33415                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          10616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        143661                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            17                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           17                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31842                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       531279                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 563121                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1358464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19331904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                20690368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           93395                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2879232                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            281104                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002177                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046609                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  280492     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     612      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              281104                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 432313584500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          323301000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          15924000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         265622500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        375412                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       187703                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             612                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        13504783                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        16189922                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
