Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Feb 09 22:37:44 2017
| Host         : lenovo1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file global_toplevel_timing_summary_routed.rpt -rpx global_toplevel_timing_summary_routed.rpx
| Design       : global_toplevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 517 register/latch pins with no clock driven by root clock pin: INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.390        0.000                      0                  845        0.037        0.000                      0                  845        2.750        0.000                       0                   459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK125_CLK  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125_CLK          1.390        0.000                      0                  845        0.037        0.000                      0                  845        2.750        0.000                       0                   459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125_CLK
  To Clock:  CLK125_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[2]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[3]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[4]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[5]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[6]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.444ns (22.911%)  route 4.859ns (77.089%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.752     5.204    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.419     5.623 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg[6]/Q
                         net (fo=4, routed)           0.983     6.606    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg_reg_n_0_[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.299     6.905 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21/O
                         net (fo=3, routed)           0.884     7.789    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iWB_DATA_i[7]_i_21_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.913 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11/O
                         net (fo=1, routed)           0.526     8.439    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_11_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.563 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_3/O
                         net (fo=42, routed)          1.089     9.652    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.152     9.804 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3/O
                         net (fo=1, routed)           0.805    10.609    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.326    10.935 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[7]_i_1/O
                         net (fo=7, routed)           0.572    11.507    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o[1]
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.570    12.765    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[7]/C
                         clock pessimism              0.372    13.137    
                         clock uncertainty           -0.035    13.102    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    12.897    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iLCD_IF_DATA_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 1.368ns (21.642%)  route 4.953ns (78.358%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.672     5.124    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.642 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/Q
                         net (fo=34, routed)          0.877     6.519    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state[3]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.152     6.671 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10/O
                         net (fo=5, routed)           1.016     7.687    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.013 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13/O
                         net (fo=1, routed)           0.622     8.635    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_4/O
                         net (fo=41, routed)          1.043     9.802    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[2]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.926 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3/O
                         net (fo=2, routed)           0.498    10.424    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.548 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1/O
                         net (fo=7, routed)           0.897    11.445    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.495    12.690    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[1]/C
                         clock pessimism              0.372    13.062    
                         clock uncertainty           -0.035    13.027    
    SLICE_X32Y32         FDCE (Setup_fdce_C_CE)      -0.169    12.858    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 1.368ns (21.642%)  route 4.953ns (78.358%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.672     5.124    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.642 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/Q
                         net (fo=34, routed)          0.877     6.519    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state[3]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.152     6.671 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10/O
                         net (fo=5, routed)           1.016     7.687    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.013 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13/O
                         net (fo=1, routed)           0.622     8.635    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_4/O
                         net (fo=41, routed)          1.043     9.802    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[2]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.926 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3/O
                         net (fo=2, routed)           0.498    10.424    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.548 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1/O
                         net (fo=7, routed)           0.897    11.445    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.495    12.690    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[2]/C
                         clock pessimism              0.372    13.062    
                         clock uncertainty           -0.035    13.027    
    SLICE_X32Y32         FDCE (Setup_fdce_C_CE)      -0.169    12.858    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK125_CLK rise@8.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 1.368ns (21.642%)  route 4.953ns (78.358%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.672     5.124    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.642 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state_reg[3]/Q
                         net (fo=34, routed)          0.877     6.519    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/state[3]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.152     6.671 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10/O
                         net (fo=5, routed)           1.016     7.687    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_10_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.013 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13/O
                         net (fo=1, routed)           0.622     8.635    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_13_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/lcd_cursor_ch_x_reg[7]_i_4/O
                         net (fo=41, routed)          1.043     9.802    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/next_state[2]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.926 f  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3/O
                         net (fo=2, routed)           0.498    10.424    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_3_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.548 r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1/O
                         net (fo=7, routed)           0.897    11.445    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o[6]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     8.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.495    12.690    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/CLK125M_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[5]/C
                         clock pessimism              0.372    13.062    
                         clock uncertainty           -0.035    13.027    
    SLICE_X32Y32         FDCE (Setup_fdce_C_CE)      -0.169    12.858    LCD_CONTROLLER_INST/LCD_CMD_DECODER_INST/iMEM_ASCII_CODE_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/scl_clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/SCL_ODDR2_INST/CE
                            (falling edge-triggered cell ODDR clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK125_CLK fall@4.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.496%)  route 1.437ns (73.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.748 - 4.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.742     5.194    LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/CLK125M_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/scl_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.712 r  LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/scl_clk_en_reg/Q
                         net (fo=3, routed)           1.437     7.149    LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/scl_clk_en
    OLOGIC_X0Y13         ODDR                                         r  LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/SCL_ODDR2_INST/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  CLK125M (IN)
                         net (fo=0)                   0.000     4.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.683     7.104    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.195 f  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.554     8.748    LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/CLK125M_IBUF_BUFG
    OLOGIC_X0Y13         ODDR                                         f  LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/SCL_ODDR2_INST/C
                         clock pessimism              0.372     9.121    
                         clock uncertainty           -0.035     9.085    
    OLOGIC_X0Y13         ODDR (Setup_oddr_C_CE)      -0.482     8.603    LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/SCL_ODDR2_INST
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  1.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/storage_delay_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/storage_delay_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/storage_delay_1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.631    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/DIA0
    SLICE_X38Y41         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/WCLK
    SLICE_X38Y41         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.594    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMS32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMS32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.203%)  route 0.260ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[1]/Q
                         net (fo=18, routed)          0.260     1.834    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/ADDRD1
    SLICE_X38Y40         RAMS32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/WCLK
    SLICE_X38Y40         RAMS32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y40         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.759    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK125_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK125_CLK rise@0.000ns - CLK125_CLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.896%)  route 0.263ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.434    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/CLK125M_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/writePTR_delay_1_reg[0]/Q
                         net (fo=18, routed)          0.263     1.838    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/ADDRD0
    SLICE_X38Y41         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     1.938    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/WCLK
    SLICE_X38Y41         RAMD32                                       r  LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.488     1.450    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y13    LCD_CONTROLLER_INST/LCD_MEM_CONTROL_INST/ASCII_LUT_BRAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y12    LCD_CONTROLLER_INST/LCD_MEM_CONTROL_INST/DISPLAY_COPY_BRAM/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK125M_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13    LCD_CONTROLLER_INST/LCD_SIGNAL_IF_INST/SCL_ODDR2_INST/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y44    INST_CLK_DIVIDER_BIKE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y46    INST_CLK_DIVIDER_BIKE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y44    INST_CLK_DIVIDER_BIKE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y47    INST_CLK_DIVIDER_BIKE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y47    INST_CLK_DIVIDER_BIKE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y44    INST_CLK_DIVIDER_BIKE/count_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y41    LCD_CONTROLLER_INST/BICYCLE_LCD_MASTER_INST/WB_CMD_FIFO/fifoMEM_reg_0_15_0_5/RAMA_D1/CLK



