Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 22:07:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_466_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.184ns (33.742%)  route 2.325ns (66.258%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.032ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.939ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=41433, routed)       2.055     3.006    Delay1No20_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X103Y550       FDCE                                         r  Delay1No20_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y550       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.085 r  Delay1No20_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.517     3.602    Delay1No20_instance/Q[0]
    SLICE_X100Y578       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.752 r  Delay1No20_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.013     3.765    Sum10_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X100Y578       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.957 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.983    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X100Y579       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.998 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.024    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X100Y580       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.076 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.238     4.314    Delay1No20_instance/CO[0]
    SLICE_X102Y580       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     4.464 f  Delay1No20_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=2, routed)           0.261     4.725    Delay1No20_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X103Y580       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.875 f  Delay1No20_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.140     5.015    Delay1No20_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X103Y580       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.065 r  Delay1No20_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.434     5.499    Delay1No21_instance/Y_reg[23]_0
    SLICE_X101Y574       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.646 r  Delay1No21_instance/shiftedFracY_d1[8]_i_3__1/O
                         net (fo=4, routed)           0.296     5.942    Delay1No21_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X103Y574       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.040 r  Delay1No21_instance/shiftedFracY_d1[4]_i_1__1/O
                         net (fo=2, routed)           0.316     6.356    Delay1No20_instance/Y_reg[26]_0[0]
    SLICE_X102Y577       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.457 r  Delay1No20_instance/shiftedFracY_d1[20]_i_1__1/O
                         net (fo=1, routed)           0.058     6.515    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X102Y577       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=41433, routed)       1.793     6.453    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X102Y577       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.433     6.887    
                         clock uncertainty           -0.035     6.851    
    SLICE_X102Y577       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.876    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.876    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  0.361    




