-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_lz77DivideStream_14_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    boosterStream_dout : IN STD_LOGIC_VECTOR (32 downto 0);
    boosterStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    boosterStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    boosterStream_empty_n : IN STD_LOGIC;
    boosterStream_read : OUT STD_LOGIC;
    lz77Stream_4_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    lz77Stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    lz77Stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    lz77Stream_4_full_n : IN STD_LOGIC;
    lz77Stream_4_write : OUT STD_LOGIC;
    lz77Tree_4_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_4_full_n : IN STD_LOGIC;
    lz77Tree_4_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_lz77DivideStream_14_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal resetTree_5 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal lz77Stream_4_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal lz77Tree_4_blk_n : STD_LOGIC;
    signal last_block_load_fu_149_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lcl_dyn_ltree_V_ce0 : STD_LOGIC;
    signal lcl_dyn_ltree_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal lcl_dyn_ltree_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lcl_dyn_ltree_V_ce1 : STD_LOGIC;
    signal lcl_dyn_ltree_V_we1 : STD_LOGIC;
    signal lcl_dyn_ltree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lcl_dyn_ltree_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lcl_dyn_dtree_V_ce0 : STD_LOGIC;
    signal lcl_dyn_dtree_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal lcl_dyn_dtree_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lcl_dyn_dtree_V_ce1 : STD_LOGIC;
    signal lcl_dyn_dtree_V_we1 : STD_LOGIC;
    signal lcl_dyn_dtree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lcl_dyn_dtree_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_done : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_idle : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_ready : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_done : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_idle : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_ready : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_idle : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_ready : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_boosterStream_read : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_din : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_write : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce0 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce0 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out_ap_vld : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_idle : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_ready : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_din : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_write : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_idle : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_ready : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_din : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_write : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_ce1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_we1 : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out_ap_vld : STD_LOGIC;
    signal grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call12 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call13 : BOOLEAN;
    signal grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_0_0_0246487_lcssa494_fu_62 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal p_0_fu_155_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_ltree_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        resetTree_12_load : IN STD_LOGIC_VECTOR (0 downto 0);
        lcl_dyn_ltree_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lcl_dyn_ltree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_dtree_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        resetTree_12_load : IN STD_LOGIC_VECTOR (0 downto 0);
        lcl_dyn_dtree_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        lcl_dyn_dtree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_lz77_divide IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        boosterStream_dout : IN STD_LOGIC_VECTOR (32 downto 0);
        boosterStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        boosterStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        boosterStream_empty_n : IN STD_LOGIC;
        boosterStream_read : OUT STD_LOGIC;
        lz77Stream_4_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        lz77Stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        lz77Stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        lz77Stream_4_full_n : IN STD_LOGIC;
        lz77Stream_4_write : OUT STD_LOGIC;
        lcl_dyn_ltree_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lcl_dyn_ltree_V_ce0 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        lcl_dyn_ltree_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lcl_dyn_ltree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        lcl_dyn_dtree_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        lcl_dyn_dtree_V_ce0 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        lcl_dyn_dtree_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        lcl_dyn_dtree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        just_started_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        just_started_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_read_write_ltree IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lz77Tree_4_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_full_n : IN STD_LOGIC;
        lz77Tree_4_write : OUT STD_LOGIC;
        lcl_dyn_ltree_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lcl_dyn_ltree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_ltree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        lcl_dyn_ltree_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_read_write_dtree IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lz77Tree_4_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_full_n : IN STD_LOGIC;
        lz77Tree_4_write : OUT STD_LOGIC;
        lcl_dyn_dtree_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        lcl_dyn_dtree_V_ce1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_we1 : OUT STD_LOGIC;
        lcl_dyn_dtree_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        lcl_dyn_dtree_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        p_0_0_0244_phi_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_0_0_0244_phi_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_0_s_lcl_dyn_ltree_V_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_lz77DivideStream_14_0_s_lcl_dyn_dtree_V_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    lcl_dyn_ltree_V_U : component gzipcMulticoreStreaming_lz77DivideStream_14_0_s_lcl_dyn_ltree_V_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address0,
        ce0 => lcl_dyn_ltree_V_ce0,
        q0 => lcl_dyn_ltree_V_q0,
        address1 => lcl_dyn_ltree_V_address1,
        ce1 => lcl_dyn_ltree_V_ce1,
        we1 => lcl_dyn_ltree_V_we1,
        d1 => lcl_dyn_ltree_V_d1,
        q1 => lcl_dyn_ltree_V_q1);

    lcl_dyn_dtree_V_U : component gzipcMulticoreStreaming_lz77DivideStream_14_0_s_lcl_dyn_dtree_V_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address0,
        ce0 => lcl_dyn_dtree_V_ce0,
        q0 => lcl_dyn_dtree_V_q0,
        address1 => lcl_dyn_dtree_V_address1,
        ce1 => lcl_dyn_dtree_V_ce1,
        we1 => lcl_dyn_dtree_V_we1,
        d1 => lcl_dyn_dtree_V_d1,
        q1 => lcl_dyn_dtree_V_q1);

    grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93 : component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_ltree_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start,
        ap_done => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_done,
        ap_idle => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_idle,
        ap_ready => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_ready,
        resetTree_12_load => resetTree_5,
        lcl_dyn_ltree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_address1,
        lcl_dyn_ltree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_ce1,
        lcl_dyn_ltree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_we1,
        lcl_dyn_ltree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_d1);

    grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100 : component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_dtree_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start,
        ap_done => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_done,
        ap_idle => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_idle,
        ap_ready => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_ready,
        resetTree_12_load => resetTree_5,
        lcl_dyn_dtree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_address1,
        lcl_dyn_dtree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_ce1,
        lcl_dyn_dtree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_we1,
        lcl_dyn_dtree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_d1);

    grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107 : component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_lz77_divide
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start,
        ap_done => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done,
        ap_idle => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_idle,
        ap_ready => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_ready,
        boosterStream_dout => boosterStream_dout,
        boosterStream_num_data_valid => ap_const_lv10_0,
        boosterStream_fifo_cap => ap_const_lv10_0,
        boosterStream_empty_n => boosterStream_empty_n,
        boosterStream_read => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_boosterStream_read,
        lz77Stream_4_din => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_din,
        lz77Stream_4_num_data_valid => ap_const_lv3_0,
        lz77Stream_4_fifo_cap => ap_const_lv3_0,
        lz77Stream_4_full_n => lz77Stream_4_full_n,
        lz77Stream_4_write => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_write,
        lcl_dyn_ltree_V_address0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address0,
        lcl_dyn_ltree_V_ce0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce0,
        lcl_dyn_ltree_V_q0 => lcl_dyn_ltree_V_q0,
        lcl_dyn_ltree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address1,
        lcl_dyn_ltree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce1,
        lcl_dyn_ltree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_we1,
        lcl_dyn_ltree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_d1,
        lcl_dyn_dtree_V_address0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address0,
        lcl_dyn_dtree_V_ce0 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce0,
        lcl_dyn_dtree_V_q0 => lcl_dyn_dtree_V_q0,
        lcl_dyn_dtree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address1,
        lcl_dyn_dtree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce1,
        lcl_dyn_dtree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_we1,
        lcl_dyn_dtree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_d1,
        just_started_1_out => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out,
        just_started_1_out_ap_vld => grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out_ap_vld);

    grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122 : component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_read_write_ltree
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start,
        ap_done => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done,
        ap_idle => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_idle,
        ap_ready => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_ready,
        lz77Tree_4_din => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_din,
        lz77Tree_4_num_data_valid => ap_const_lv6_0,
        lz77Tree_4_fifo_cap => ap_const_lv6_0,
        lz77Tree_4_full_n => lz77Tree_4_full_n,
        lz77Tree_4_write => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_write,
        lcl_dyn_ltree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_address1,
        lcl_dyn_ltree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_ce1,
        lcl_dyn_ltree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_we1,
        lcl_dyn_ltree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_d1,
        lcl_dyn_ltree_V_q1 => lcl_dyn_ltree_V_q1);

    grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129 : component gzipcMulticoreStreaming_lz77DivideStream_14_4_Pipeline_read_write_dtree
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start,
        ap_done => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done,
        ap_idle => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_idle,
        ap_ready => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_ready,
        lz77Tree_4_din => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_din,
        lz77Tree_4_num_data_valid => ap_const_lv6_0,
        lz77Tree_4_fifo_cap => ap_const_lv6_0,
        lz77Tree_4_full_n => lz77Tree_4_full_n,
        lz77Tree_4_write => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_write,
        lcl_dyn_dtree_V_address1 => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_address1,
        lcl_dyn_dtree_V_ce1 => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_ce1,
        lcl_dyn_dtree_V_we1 => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_we1,
        lcl_dyn_dtree_V_d1 => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_d1,
        lcl_dyn_dtree_V_q1 => lcl_dyn_dtree_V_q1,
        p_0_0_0244_phi_out => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out,
        p_0_0_0244_phi_out_ap_vld => grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_ready = ap_const_logic_1)) then 
                    grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_ready = ap_const_logic_1)) then 
                    grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_ready = ap_const_logic_1)) then 
                    grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0246487_lcssa494_fu_62 <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_p_0_0_0244_phi_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                resetTree_5 <= ap_const_lv1_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, last_block_load_fu_149_p1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (last_block_load_fu_149_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done)
    begin
        if ((grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done)
    begin
        if ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out)
    begin
        if (((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done)
    begin
        if ((grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call12_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call12 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call13_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call13 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_done, grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_done = ap_const_logic_0) or (grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_done = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out)
    begin
                ap_block_state5 <= ((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    boosterStream_read_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_boosterStream_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            boosterStream_read <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_boosterStream_read;
        else 
            boosterStream_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start <= grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_ap_start_reg;
    grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start <= grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_ap_start_reg;
    grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_ap_start_reg;
    grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_ap_start_reg;
    grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_ap_start_reg;
    last_block_load_fu_149_p1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out;

    lcl_dyn_dtree_V_address1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_address1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address1, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lcl_dyn_dtree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_dtree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_dtree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_address1;
        else 
            lcl_dyn_dtree_V_address1 <= "XXXXX";
        end if; 
    end process;


    lcl_dyn_dtree_V_ce0_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_dtree_V_ce0 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce0;
        else 
            lcl_dyn_dtree_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lcl_dyn_dtree_V_ce1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_ce1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce1, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lcl_dyn_dtree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_dtree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_dtree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_ce1;
        else 
            lcl_dyn_dtree_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lcl_dyn_dtree_V_d1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_d1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_d1, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_d1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lcl_dyn_dtree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_dtree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_dtree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_d1;
        else 
            lcl_dyn_dtree_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    lcl_dyn_dtree_V_we1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_we1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_we1, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_we1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lcl_dyn_dtree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lcl_dyn_dtree_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_dtree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_dtree_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_dtree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_dtree_init_fu_100_lcl_dyn_dtree_V_we1;
        else 
            lcl_dyn_dtree_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lcl_dyn_ltree_V_address1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_address1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address1, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lcl_dyn_ltree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_ltree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_ltree_V_address1 <= grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_address1;
        else 
            lcl_dyn_ltree_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    lcl_dyn_ltree_V_ce0_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_ltree_V_ce0 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce0;
        else 
            lcl_dyn_ltree_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lcl_dyn_ltree_V_ce1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_ce1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce1, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lcl_dyn_ltree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_ltree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_ltree_V_ce1 <= grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_ce1;
        else 
            lcl_dyn_ltree_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lcl_dyn_ltree_V_d1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_d1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_d1, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_d1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lcl_dyn_ltree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_ltree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_ltree_V_d1 <= grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_d1;
        else 
            lcl_dyn_ltree_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    lcl_dyn_ltree_V_we1_assign_proc : process(grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_we1, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_we1, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_we1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lcl_dyn_ltree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lcl_dyn_ltree_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lcl_dyn_ltree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lcl_dyn_ltree_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lcl_dyn_ltree_V_we1 <= grp_lz77DivideStream_14_4_Pipeline_ltree_init_fu_93_lcl_dyn_ltree_V_we1;
        else 
            lcl_dyn_ltree_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lz77Stream_4_blk_n_assign_proc : process(lz77Stream_4_full_n, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            lz77Stream_4_blk_n <= lz77Stream_4_full_n;
        else 
            lz77Stream_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Stream_4_din_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_din, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out, ap_CS_fsm_state4)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            lz77Stream_4_din <= ap_const_lv10_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lz77Stream_4_din <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_din;
        else 
            lz77Stream_4_din <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_din;
        end if; 
    end process;


    lz77Stream_4_write_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_write, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out, ap_CS_fsm_state4)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            lz77Stream_4_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lz77Stream_4_write <= grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_lz77Stream_4_write;
        else 
            lz77Stream_4_write <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_4_blk_n_assign_proc : process(lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out)
    begin
        if (((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            lz77Tree_4_blk_n <= lz77Tree_4_full_n;
        else 
            lz77Tree_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_4_din_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_din, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_din, ap_CS_fsm_state7, ap_CS_fsm_state10, p_0_fu_155_p3)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            lz77Tree_4_din <= p_0_fu_155_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lz77Tree_4_din <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lz77Tree_4_din <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_din;
        else 
            lz77Tree_4_din <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_din;
        end if; 
    end process;


    lz77Tree_4_write_assign_proc : process(lz77Stream_4_full_n, lz77Tree_4_full_n, ap_CS_fsm_state5, grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out, grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_write, grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_write, ap_CS_fsm_state7, ap_CS_fsm_state10)
    begin
        if ((not(((lz77Stream_4_full_n = ap_const_logic_0) or ((grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (lz77Tree_4_full_n = ap_const_logic_0)))) and (grp_lz77DivideStream_14_4_Pipeline_lz77_divide_fu_107_just_started_1_out = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            lz77Tree_4_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            lz77Tree_4_write <= grp_lz77DivideStream_14_4_Pipeline_read_write_dtree_fu_129_lz77Tree_4_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lz77Tree_4_write <= grp_lz77DivideStream_14_4_Pipeline_read_write_ltree_fu_122_lz77Tree_4_write;
        else 
            lz77Tree_4_write <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_155_p3 <= (ap_const_lv1_0 & p_0_0_0246487_lcssa494_fu_62);
end behav;
