
---------- Begin Simulation Statistics ----------
simSeconds                                   0.100781                       # Number of seconds simulated (Second)
simTicks                                 100780697000                       # Number of ticks simulated (Tick)
finalTick                                100780697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1516.23                       # Real time elapsed on the host (Second)
hostTickRate                                 66467729                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                    567631601                       # Number of instructions simulated (Count)
simOps                                      645343322                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   374369                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     425622                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        201561395                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       646395171                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      431                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      646145911                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2100                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1052279                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            999610                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 141                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           201418892                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.207971                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.521776                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  56753998     28.18%     28.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8705548      4.32%     32.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4479953      2.22%     34.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  35846427     17.80%     52.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  27805274     13.80%     66.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  33407794     16.59%     82.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   5843065      2.90%     85.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  20991944     10.42%     96.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   7584889      3.77%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             201418892                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34166      7.42%      7.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1180      0.26%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 410004     89.06%     96.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14978      3.25%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     38731012      5.99%      5.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     373187491     57.76%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7656      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2720      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     38727439      5.99%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     77460202     11.99%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     38727461      5.99%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     78196243     12.10%     99.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1105560      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      646145911                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.205703                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              460361                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000712                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                951454631                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               375973675                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       374806149                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                542718544                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites               271474315                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses       271107170                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   375058805                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   232816455                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         646091743                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      78174424                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     54168                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 454                       # Number of nop insts executed (Count)
system.cpu.numRefs                           79278395                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       55912353                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1103971                       # Number of stores executed (Count)
system.cpu.numRate                           3.205434                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1487                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          142503                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   567631601                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     645343322                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.355092                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.355092                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.816172                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.816172                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  583228600                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 276218748                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  580944344                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   241151886                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  241170576                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 487024429                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      229                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       78101665                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1111498                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11893                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18618                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                56113986                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          56031833                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             31443                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             22230024                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                23860                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                22227071                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999867                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17609                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 39                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6663                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1346                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5317                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          677                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          950595                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             290                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             31327                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    201270286                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.206352                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.424797                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        67651155     33.61%     33.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        34606283     17.19%     50.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        15203395      7.55%     58.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        11284126      5.61%     63.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7868478      3.91%     67.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          311259      0.15%     68.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          463399      0.23%     68.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          390140      0.19%     68.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        63492051     31.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    201270286                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            567631719                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              645343440                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    79003849                       # Number of memory references committed (Count)
system.cpu.commit.loads                      77931558                       # Number of loads committed (Count)
system.cpu.commit.amos                            114                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         122                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   55829884                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions        271043079                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   434849500                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11042                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     38720137      6.00%      6.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    372729381     57.76%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7081      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2572      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     38720075      6.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     77440151     12.00%     81.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     81.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     38720099      6.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     77931558     12.08%     99.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1072291      0.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    645343440                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      63492051                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       77561755                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          77561755                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      77561755                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         77561755                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1526139                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1526139                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1526139                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1526139                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 114748403979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 114748403979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 114748403979                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 114748403979                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     79087894                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      79087894                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     79087894                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     79087894                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019297                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019297                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019297                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019297                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 75188.697739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 75188.697739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 75188.697739                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 75188.697739                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1889590                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        34971                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      54.033056                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    60.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       864904                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            864904                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       108067                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        108067                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       108067                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       108067                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1418072                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1418072                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1418072                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1418072                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 106632757704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 106632757704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 106632757704                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 106632757704                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75195.587886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75195.587886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75195.587886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75195.587886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1417054                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     77356473                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        77356473                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       659230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        659230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  43482259500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  43482259500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     78015703                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     78015703                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008450                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008450                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65959.163721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65959.163721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       104605                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       104605                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       554625                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       554625                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  36437228500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  36437228500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65697.053865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65697.053865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          108                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             108                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       386000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       386000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          114                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          114                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.052632                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.052632                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 64333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 64333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       380000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       380000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.052632                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.052632                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 63333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 63333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       205282                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         205282                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       866778                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       866778                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  71261969571                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  71261969571                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1072060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1072060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.808516                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.808516                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82214.788067                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82214.788067                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3462                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3462                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       863316                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       863316                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  70191485296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  70191485296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.805287                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.805287                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81304.511090                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81304.511090                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.629237                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             78979941                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1418078                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              55.695061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.629237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          437                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          478                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          317770110                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         317770110                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 46393461                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              61279662                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  91069338                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2642865                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  33566                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             22189134                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   872                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              646836720                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2938                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           50327621                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      569297995                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    56113986                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           22246026                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     151051016                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   68820                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  768                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5022                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  50278929                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 20641                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          201418892                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.213278                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.627937                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                105768251     52.51%     52.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   678414      0.34%     52.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5221746      2.59%     55.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   315832      0.16%     55.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  7448416      3.70%     59.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 15998977      7.94%     67.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1058597      0.53%     67.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   423932      0.21%     67.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 64504727     32.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            201418892                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.278396                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.824440                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       50276248                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          50276248                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      50276248                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         50276248                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2681                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2681                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2681                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2681                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    179198499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    179198499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    179198499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    179198499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     50278929                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      50278929                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     50278929                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     50278929                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66840.171205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66840.171205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66840.171205                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66840.171205                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          642                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1841                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1841                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          583                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          583                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2098                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2098                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    141406000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    141406000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    141406000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    141406000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67400.381316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67400.381316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67400.381316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67400.381316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1841                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     50276248                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        50276248                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2681                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2681                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    179198499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    179198499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     50278929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     50278929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66840.171205                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66840.171205                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          583                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          583                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    141406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    141406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67400.381316                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67400.381316                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.961057                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             50278345                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2097                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           23976.320935                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.961057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          201117813                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         201117813                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     33566                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   53389630                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   866175                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              646396056                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2042                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 78101665                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1111498                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   425                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    439875                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    33583                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7861                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        25961                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                33822                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                645926824                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               645913319                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 522612107                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 806895981                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.204549                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.647682                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       39541                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  170107                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 110                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  39207                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9287                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  33726                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           77931558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.720719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            16.127893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               77261144     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5438      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               158356      0.20%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3645      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1359      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  689      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  675      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  611      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  705      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  849      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1470      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2638      0.00%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4491      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              11431      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             362815      0.47%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3203      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5487      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              26470      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2884      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8340      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              13462      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2195      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1087      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1556      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1847      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1241      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1898      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               5374      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1917      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2662      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            35619      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1891                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             77931558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  33566                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 47556776                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                56091247                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37862                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  92138771                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5560670                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              646661237                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                374578                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4407413                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102381                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  63212                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           845022176                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1608101499                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                583838240                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                310013665                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             843466753                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1555423                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     390                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  18944353                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        784044216                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1292737535                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                567631601                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  645343322                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    55                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    416                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 138206                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    138622                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   416                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                138206                       # number of overall hits (Count)
system.l2.overallHits::total                   138622                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1682                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1279725                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1281407                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1682                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1279725                       # number of overall misses (Count)
system.l2.overallMisses::total                1281407                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       133745000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    103005094500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       103138839500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      133745000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   103005094500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      103138839500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2098                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1417931                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1420029                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2098                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1417931                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1420029                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801716                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.902530                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.902381                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801716                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.902530                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.902381                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79515.457788                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80490.022856                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80488.743623                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79515.457788                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80490.022856                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80488.743623                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               862728                       # number of writebacks (Count)
system.l2.writebacks::total                    862728                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1682                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1279725                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1281407                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1682                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1279725                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1281407                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    116935000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  90207844500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    90324779500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    116935000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  90207844500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   90324779500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801716                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.902530                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.902381                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801716                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.902530                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.902381                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69521.403092                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70490.022856                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70488.751427                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69521.403092                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70490.022856                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70488.751427                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1277989                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8903                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8903                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             416                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                416                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1682                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1682                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    133745000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    133745000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801716                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801716                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79515.457788                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79515.457788                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1682                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1682                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    116935000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    116935000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801716                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801716                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69521.403092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69521.403092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           862668                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              862668                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  68845907000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    68845907000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         863306                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            863306                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999261                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999261                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79805.796668                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79805.796668                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       862668                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          862668                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  60219227000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  60219227000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999261                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999261                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69805.796668                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69805.796668                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         137568                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            137568                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       417057                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          417057                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  34159187500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  34159187500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       554625                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        554625                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.751962                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.751962                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81905.321095                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81905.321095                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       417057                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       417057                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  29988617500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  29988617500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.751962                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.751962                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71905.321095                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71905.321095                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1840                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1840                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1840                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1840                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       864904                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           864904                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       864904                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       864904                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4092.016160                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2830020                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1282086                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.207356                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.942474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.786080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4084.287606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000474                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.997141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  229                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1006                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2784                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   77                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   23994646                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  23994646                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    862728.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1681.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1279707.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000152062750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        53628                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        53628                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3373939                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             809863                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1281406                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     862728                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1281406                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   862728                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1281406                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               862728                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1193610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   64456                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   15399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    7890                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  51014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  52764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  53220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  54020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  53999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  53895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  53864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  53853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  54001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  55109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  53875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  54019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  54458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  53639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  53665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  53629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        53628                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.893414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.402771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     17.676732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         53574     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           40      0.07%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           11      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         53628                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        53628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.086858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.080887                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.460445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            51635     96.28%     96.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              126      0.23%     96.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1143      2.13%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              664      1.24%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               52      0.10%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         53628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                82009984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             55214592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              813746942.03593373                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              547868725.29766285                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  100780590500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      47002.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       107584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     81901248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     55213184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1067506.012584929820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 812668005.262952327728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 547854754.368289351463                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1681                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1279725                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       862728                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     47744250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  37533030750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2495540300000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28402.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29328.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2892615.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       107584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     81902400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       82009984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       107584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       107584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     55214592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     55214592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1279725                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1281406                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       862728                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         862728                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1067506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      812679436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         813746942                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1067506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1067506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    547868725                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        547868725                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    547868725                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1067506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     812679436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1361615667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1281388                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              862706                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        79915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        79916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        80018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        83726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        75937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        75498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        79102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        79119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        82873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        78971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        79315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        83539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        83526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        79897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        79985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        80051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        54353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        54325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        54413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        53963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        54410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        53800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        53229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        53434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        52786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        53274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        53858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        53793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        53844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        54441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        54322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        54461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             13554750000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6406940000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        37580775000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10578.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29328.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1161083                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             735321                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       247681                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   554.021019                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   422.468334                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   331.715663                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        22612      9.13%      9.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        30234     12.21%     21.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        25732     10.39%     31.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        30010     12.12%     43.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        44349     17.91%     61.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        15109      6.10%     67.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13666      5.52%     73.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13373      5.40%     78.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        52596     21.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       247681                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              82008832                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           55213184                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              813.735511                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              547.854754                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       880761840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       468109455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4521269340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2254658940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7955285520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  42677306190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2761003680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   61518394965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   610.418431                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6816007750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3365180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  90599509250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       887744760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       471839940                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4627840980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2248666380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7955285520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  42889158660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2582601600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   61663137840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   611.854648                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6350192250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3365180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  91065324750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              418738                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        862728                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            414619                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             862668                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            862668                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         418738                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            146                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3840305                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3840305                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    137224576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                137224576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1281552                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1281552    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1281552                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          6413710500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6767285500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2558899                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1277347                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             556722                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1727632                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1841                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           967411                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            863306                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           863306                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2098                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        554625                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           147                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          147                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6036                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4253210                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                4259246                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       252032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    146101440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               146353472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1277989                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  55214592                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2698165                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003538                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.059372                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2688620     99.65%     99.65% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9545      0.35%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2698165                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100780697000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2286280500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3146498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2126970000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2839071                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1418895                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            9544                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         9544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
