// Seed: 1121572309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(
      id_8, id_1, id_5, id_1, id_4, id_4, id_6
  );
  tri id_9, id_10, id_11 = 1;
  always @(posedge 1 or posedge id_1) begin
    wait (id_11);
  end
  wire id_12;
endprogram
