Fitter Status : Successful - Sat Jul 04 14:36:51 2015
Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Revision Name : DE4_DDR2
Top-level Entity Name : DE4_DDR2
Family : Stratix IV
Device : EP4SGX530KH40C2
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 8,958 / 424,960 ( 2 % )
    Memory ALUTs : 970 / 212,480 ( < 1 % )
    Dedicated logic registers : 11,896 / 424,960 ( 3 % )
Total registers : 12534
Total pins : 156 / 888 ( 18 % )
Total virtual pins : 0
Total block memory bits : 1,234,512 / 21,233,664 ( 6 % )
DSP block 18-bit elements : 4 / 1,024 ( < 1 % )
Total GXB Receiver Channel PCS : 0 / 24 ( 0 % )
Total GXB Receiver Channel PMA : 0 / 36 ( 0 % )
Total GXB Transmitter Channel PCS : 0 / 24 ( 0 % )
Total GXB Transmitter Channel PMA : 0 / 36 ( 0 % )
Total PLLs : 1 / 8 ( 13 % )
Total DLLs : 1 / 4 ( 25 % )
