Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\kpalani\Desktop\ece385_finalprj\final_soc.qsys --block-symbol-file --output-directory=C:\Users\kpalani\Desktop\ece385_finalprj\final_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ece385_finalprj/final_soc.qsys
Progress: Reading input file
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding PLL [altpll 18.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding VGA_Controller_0 [VGA_Controller 1.0]
Progress: Parameterizing module VGA_Controller_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_soc.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kpalani\Desktop\ece385_finalprj\final_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\kpalani\Desktop\ece385_finalprj\final_soc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ece385_finalprj/final_soc.qsys
Progress: Reading input file
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding PLL [altpll 18.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding VGA_Controller_0 [VGA_Controller 1.0]
Progress: Parameterizing module VGA_Controller_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_soc.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_soc: Generating final_soc "final_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: NIOS2: "final_soc" instantiated altera_nios2_gen2 "NIOS2"
Info: PLL: "final_soc" instantiated altpll "PLL"
Info: SDRAM: Starting RTL generation for module 'final_soc_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_SDRAM --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0641_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0641_SDRAM_gen//final_soc_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'final_soc_SDRAM'
Info: SDRAM: "final_soc" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: VGA_Controller_0: "final_soc" instantiated VGA_Controller "VGA_Controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'final_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_soc_jtag_uart_0 --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0643_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0643_jtag_uart_0_gen//final_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'final_soc_jtag_uart_0'
Info: jtag_uart_0: "final_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'final_soc_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_soc_timer_0 --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0644_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0644_timer_0_gen//final_soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'final_soc_timer_0'
Info: timer_0: "final_soc" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "final_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'final_soc_NIOS2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_soc_NIOS2_cpu --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0647_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_800585654700182973.dir/0647_cpu_gen//final_soc_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.12 22:17:46 (*) Starting Nios II generation
Info: cpu: # 2019.11.12 22:17:46 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.12 22:17:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.11.12 22:17:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.11.12 22:17:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.11.12 22:17:47 (*)   Plaintext license not found.
Info: cpu: # 2019.11.12 22:17:47 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.11.12 22:17:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.12 22:17:47 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.12 22:17:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.12 22:17:48 (*)   Creating plain-text RTL
Info: cpu: # 2019.11.12 22:17:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_soc_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: VGA_Controller_0_VGA_SLAVE_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "VGA_Controller_0_VGA_SLAVE_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: VGA_Controller_0_VGA_SLAVE_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "VGA_Controller_0_VGA_SLAVE_agent"
Info: VGA_Controller_0_VGA_SLAVE_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "VGA_Controller_0_VGA_SLAVE_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: VGA_Controller_0_VGA_SLAVE_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "VGA_Controller_0_VGA_SLAVE_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: VGA_Controller_0_VGA_SLAVE_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "VGA_Controller_0_VGA_SLAVE_rsp_width_adapter"
Info: Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: final_soc: Done "final_soc" with 30 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
