Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct 18 16:56:45 2023
| Host         : DESKTOP-8UFOBMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           3           
DPIR-1     Warning           Asynchronous driver check                       152         
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-18  Warning           Missing input or output delay                   22          
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.552        0.000                      0                56163        0.049        0.000                      0                56163        0.264        0.000                       0                 19874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.588        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.679        0.000                      0                 8588        0.063        0.000                      0                 8588        3.000        0.000                       0                  3134  
    clk_core                 0.552        0.000                      0                31603        0.053        0.000                      0                31603        8.750        0.000                       0                 16520  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.611        0.000                      0                   31        0.145        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.982        0.000                      0                   81        0.152        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.741        0.000                      0                    1        0.333        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             3.447        0.000                      0                  155        0.826        0.000                      0                  155  
clkout1       clk_core            4.890        0.000                      0                   89        0.049        0.000                      0                   89  
tck_dtmcs     clk_core           12.172        0.000                      0                    2        2.568        0.000                      0                    2  
clk_core      tck_dtmcs           8.454        0.000                      0                   32        2.428        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 6.509        0.000                      0                15490        0.367        0.000                      0                15490  
**async_default**  clkout1            clkout1                  0.568        0.000                      0                  326        0.573        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        tck_dtmcs     clk_core      
(none)                      clkout0       
(none)                      clkout1       
(none)        clkout1       clkout1       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_core                                  
(none)               clkfb                                     
(none)               clkout0                                   
(none)               clkout1                                   
(none)               clkout2                                   
(none)               clkout3                                   
(none)               subfragments_pll_fb                       
(none)                                    clk_core             
(none)                                    clkout1              
(none)                                    clkout2              
(none)                                    sys_clk_pin          
(none)                                    tck_dmi              
(none)                                    tck_dtmcs            
(none)                                    tck_idcode           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.228%)  route 0.770ns (59.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.770     6.599    ddr2/ldc/subfragments_reset0
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y145         FDRE (Setup_fdre_C_D)       -0.067    15.187    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     6.377    ddr2/ldc/subfragments_reset3
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y145         FDRE (Setup_fdre_C_D)       -0.058    15.218    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.605     6.372    ddr2/ldc/subfragments_reset2
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y145         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.478     5.789 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.172    ddr2/ldc/subfragments_reset5
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)       -0.216    15.060    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     6.349    ddr2/ldc/subfragments_reset6
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)       -0.028    15.248    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.288    ddr2/ldc/subfragments_reset1
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y145         FDRE (Setup_fdre_C_D)       -0.081    15.195    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     6.099    ddr2/ldc/subfragments_reset4
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)       -0.016    15.238    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.770    ddr2/ldc/subfragments_reset4
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.060     1.590    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.829    ddr2/ldc/subfragments_reset1
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.066     1.583    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.785    ddr2/ldc/subfragments_reset5
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)        -0.001     1.516    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.859    ddr2/ldc/subfragments_reset3
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.072     1.589    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.852    ddr2/ldc/subfragments_reset6
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.063     1.580    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.201     1.859    ddr2/ldc/subfragments_reset2
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.847%)  route 0.368ns (69.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.368     2.049    ddr2/ldc/subfragments_reset0
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.070     1.600    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.449    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y145    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y145    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y145    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y145    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y145    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y145    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y145    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y145    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y145    ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y145    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y145    ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y145    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y145    ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.456     9.800 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     9.989    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    10.814    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.530    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X87Y76         FDPE (Setup_fdpe_C_D)       -0.047    11.244    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.842ns (29.386%)  route 2.023ns (70.614%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     9.763 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.644    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.943 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           1.142    12.085    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y76         LUT3 (Prop_lut3_I0_O)        0.124    12.209 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.209    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.508    14.322    
                         clock uncertainty           -0.053    14.269    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.077    14.346    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.718ns (28.959%)  route 1.761ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     9.763 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.644    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.943 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.880    11.823    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.086    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.718ns (28.959%)  route 1.761ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     9.763 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.644    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.943 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.880    11.823    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.086    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.718ns (28.959%)  route 1.761ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     9.763 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.644    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.943 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.880    11.823    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.086    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.718ns (28.959%)  route 1.761ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     9.763 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.644    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.943 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.880    11.823    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.086    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.580ns (31.673%)  route 1.251ns (68.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.456     9.800 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.251    11.051    ddr2/ldc/reset_counter[0]
    SLICE_X89Y76         LUT1 (Prop_lut1_I0_O)        0.124    11.175 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.175    ddr2/ldc/reset_counter0[0]
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)        0.029    14.320    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.606ns (32.630%)  route 1.251ns (67.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.456     9.800 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.251    11.051    ddr2/ldc/reset_counter[0]
    SLICE_X89Y76         LUT2 (Prop_lut2_I0_O)        0.150    11.201 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.201    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.530    14.344    
                         clock uncertainty           -0.053    14.291    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)        0.075    14.366    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.419     9.763 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.537    10.299    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.508    14.322    
                         clock uncertainty           -0.053    14.269    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.604    13.665    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 13.814 - 5.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     9.344    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.419     9.763 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.537    10.299    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594    13.814    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.508    14.322    
                         clock uncertainty           -0.053    14.269    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.604    13.665    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  3.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     3.021 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.077    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.847     2.880    
    SLICE_X87Y76         FDPE (Hold_fdpe_C_D)         0.075     2.955    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ddr2/ldc/ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     3.044 r  ddr2/ldc/ic_reset_reg/Q
                         net (fo=2, routed)           0.175     3.220    ddr2/ldc/ic_reset
    SLICE_X88Y76         LUT3 (Prop_lut3_I1_O)        0.045     3.265 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.265    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.847     2.880    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.120     3.000    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.665%)  route 0.170ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     3.008 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.178    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I2_O)        0.103     3.281 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.281    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.847     2.880    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     2.987    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.238%)  route 0.170ns (42.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     3.008 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.178    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT3 (Prop_lut3_I0_O)        0.099     3.277 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.277    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.847     2.880    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.092     2.972    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.128     3.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.180     3.188    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.834     2.893    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.072     2.821    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.128     3.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.180     3.188    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.834     2.893    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.072     2.821    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.128     3.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.180     3.188    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.834     2.893    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.072     2.821    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.128     3.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.180     3.188    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.834     2.893    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.072     2.821    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.226ns (42.514%)  route 0.306ns (57.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     3.008 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.306     3.314    ddr2/ldc/reset_counter[1]
    SLICE_X89Y76         LUT2 (Prop_lut2_I1_O)        0.098     3.412 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.412    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.847     2.880    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     2.987    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     2.880    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     3.021 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.435     3.457    ddr2/ldc/reset_counter[0]
    SLICE_X89Y76         LUT1 (Prop_lut1_I0_O)        0.045     3.502 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.502    ddr2/ldc/reset_counter0[0]
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.847     2.880    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.091     2.971    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.530    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y76     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y76     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y76     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.419ns (4.966%)  route 8.019ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.019    17.787    ddr2/ldc/FDPE_3_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    ddr2/ldc/BUFG_1_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X64Y111        FDRE (Setup_fdre_C_R)       -0.604    18.466    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.419ns (4.966%)  route 8.019ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.019    17.787    ddr2/ldc/FDPE_3_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    ddr2/ldc/BUFG_1_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X64Y111        FDRE (Setup_fdre_C_R)       -0.604    18.466    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.419ns (4.966%)  route 8.019ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.019    17.787    ddr2/ldc/FDPE_3_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    ddr2/ldc/BUFG_1_0
    SLICE_X64Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X64Y111        FDRE (Setup_fdre_C_R)       -0.604    18.466    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 0.419ns (4.968%)  route 8.014ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.014    17.783    ddr2/ldc/FDPE_3_0
    SLICE_X65Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    ddr2/ldc/BUFG_1_0
    SLICE_X65Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X65Y111        FDRE (Setup_fdre_C_R)       -0.604    18.466    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -17.783    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 0.419ns (4.968%)  route 8.014ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.014    17.783    ddr2/ldc/FDPE_3_0
    SLICE_X65Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    ddr2/ldc/BUFG_1_0
    SLICE_X65Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X65Y111        FDRE (Setup_fdre_C_R)       -0.604    18.466    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -17.783    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.757ns (32.118%)  route 5.827ns (67.882%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.611     9.242    ddr2/ldc/BUFG_1_0
    SLICE_X58Y113        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     9.760 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/Q
                         net (fo=2, routed)           0.818    10.578    ddr2/ldc/read_ar_buffer_source_payload_addr[0]
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.124    10.702 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.000    10.702    ddr2/ldc/storage_2_reg_0_15_0_5_i_16_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.234 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.234    ddr2/ldc/storage_2_reg_0_15_0_5_i_9_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.348 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.348    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.661 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=2, routed)           0.931    12.593    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X63Y117        LUT4 (Prop_lut4_I0_O)        0.306    12.899 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.044    13.943    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I0_O)        0.152    14.095 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.385    14.480    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I2_O)        0.326    14.806 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.849    15.656    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.780 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=29, routed)          0.988    16.768    ddr2/ldc/grant_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I1_O)        0.124    16.892 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.276    17.167    ddr2/ldc/storage_11_reg_0_15_0_5_i_2_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.291 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.535    17.826    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.485    18.704    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X60Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.621    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.757ns (32.118%)  route 5.827ns (67.882%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.611     9.242    ddr2/ldc/BUFG_1_0
    SLICE_X58Y113        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     9.760 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/Q
                         net (fo=2, routed)           0.818    10.578    ddr2/ldc/read_ar_buffer_source_payload_addr[0]
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.124    10.702 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.000    10.702    ddr2/ldc/storage_2_reg_0_15_0_5_i_16_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.234 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.234    ddr2/ldc/storage_2_reg_0_15_0_5_i_9_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.348 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.348    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.661 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=2, routed)           0.931    12.593    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X63Y117        LUT4 (Prop_lut4_I0_O)        0.306    12.899 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.044    13.943    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I0_O)        0.152    14.095 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.385    14.480    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I2_O)        0.326    14.806 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.849    15.656    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.780 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=29, routed)          0.988    16.768    ddr2/ldc/grant_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I1_O)        0.124    16.892 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.276    17.167    ddr2/ldc/storage_11_reg_0_15_0_5_i_2_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.291 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.535    17.826    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.485    18.704    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X60Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.621    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.757ns (32.118%)  route 5.827ns (67.882%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.611     9.242    ddr2/ldc/BUFG_1_0
    SLICE_X58Y113        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     9.760 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/Q
                         net (fo=2, routed)           0.818    10.578    ddr2/ldc/read_ar_buffer_source_payload_addr[0]
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.124    10.702 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.000    10.702    ddr2/ldc/storage_2_reg_0_15_0_5_i_16_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.234 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.234    ddr2/ldc/storage_2_reg_0_15_0_5_i_9_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.348 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.348    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.661 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=2, routed)           0.931    12.593    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X63Y117        LUT4 (Prop_lut4_I0_O)        0.306    12.899 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.044    13.943    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I0_O)        0.152    14.095 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.385    14.480    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I2_O)        0.326    14.806 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.849    15.656    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.780 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=29, routed)          0.988    16.768    ddr2/ldc/grant_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I1_O)        0.124    16.892 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.276    17.167    ddr2/ldc/storage_11_reg_0_15_0_5_i_2_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.291 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.535    17.826    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.485    18.704    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X60Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.621    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.757ns (32.118%)  route 5.827ns (67.882%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.611     9.242    ddr2/ldc/BUFG_1_0
    SLICE_X58Y113        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     9.760 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/Q
                         net (fo=2, routed)           0.818    10.578    ddr2/ldc/read_ar_buffer_source_payload_addr[0]
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.124    10.702 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.000    10.702    ddr2/ldc/storage_2_reg_0_15_0_5_i_16_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.234 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.234    ddr2/ldc/storage_2_reg_0_15_0_5_i_9_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.348 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.348    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.661 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=2, routed)           0.931    12.593    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X63Y117        LUT4 (Prop_lut4_I0_O)        0.306    12.899 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.044    13.943    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I0_O)        0.152    14.095 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.385    14.480    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I2_O)        0.326    14.806 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.849    15.656    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.780 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=29, routed)          0.988    16.768    ddr2/ldc/grant_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I1_O)        0.124    16.892 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.276    17.167    ddr2/ldc/storage_11_reg_0_15_0_5_i_2_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.291 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.535    17.826    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.485    18.704    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X60Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.621    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.757ns (32.118%)  route 5.827ns (67.882%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.611     9.242    ddr2/ldc/BUFG_1_0
    SLICE_X58Y113        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     9.760 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[0]/Q
                         net (fo=2, routed)           0.818    10.578    ddr2/ldc/read_ar_buffer_source_payload_addr[0]
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.124    10.702 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.000    10.702    ddr2/ldc/storage_2_reg_0_15_0_5_i_16_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.234 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.234    ddr2/ldc/storage_2_reg_0_15_0_5_i_9_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.348 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.348    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.661 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=2, routed)           0.931    12.593    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X63Y117        LUT4 (Prop_lut4_I0_O)        0.306    12.899 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.044    13.943    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I0_O)        0.152    14.095 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.385    14.480    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I2_O)        0.326    14.806 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.849    15.656    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.780 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=29, routed)          0.988    16.768    ddr2/ldc/grant_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I1_O)        0.124    16.892 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.276    17.167    ddr2/ldc/storage_11_reg_0_15_0_5_i_2_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.291 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.535    17.826    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.485    18.704    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X60Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.621    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.552     2.839    ddr2/ldc/BUFG_1_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     2.980 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.247     3.228    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X60Y120        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y120        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.833     2.854    
    SLICE_X60Y120        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.164    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.558     2.845    ddr2/ldc/BUFG_1_0
    SLICE_X69Y117        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     2.986 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.250     3.236    ddr2/ldc/storage_3_reg_0_15_0_5/ADDRD0
    SLICE_X70Y116        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.829     3.695    ddr2/ldc/storage_3_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.834     2.860    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.170    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.558     2.845    ddr2/ldc/BUFG_1_0
    SLICE_X69Y117        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     2.986 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.250     3.236    ddr2/ldc/storage_3_reg_0_15_0_5/ADDRD0
    SLICE_X70Y116        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.829     3.695    ddr2/ldc/storage_3_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.834     2.860    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.170    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y52    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y25    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23    ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y103   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.127ns  (logic 5.031ns (26.304%)  route 14.096ns (73.696%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.070ns = ( 32.070 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.921    31.066    swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout_reg[2]_17
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.118    31.184 r  swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[13]_i_2__20/O
                         net (fo=1, routed)           0.608    31.792    swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[13]_i_2__20_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    32.118 r  swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[13]_i_1__66/O
                         net (fo=1, routed)           0.000    32.118    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[31]_7[13]
    SLICE_X40Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.516    32.070    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.631    32.701    
                         clock uncertainty           -0.062    32.639    
    SLICE_X40Y50         FDCE (Setup_fdce_C_D)        0.031    32.670    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         32.670    
                         arrival time                         -32.118    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 4.969ns (26.004%)  route 14.140ns (73.996%))
  Logic Levels:           22  (CARRY4=1 LUT3=2 LUT4=6 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 32.053 - 20.000 ) 
    Source Clock Delay      (SCD):    12.988ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.811    12.988    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456    13.444 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          1.065    14.509    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.153    14.662 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_6__0/O
                         net (fo=1, routed)           0.323    14.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_6__0_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.327    15.313 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_4__0/O
                         net (fo=1, routed)           0.000    15.313    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_4__0_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    15.554 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[66]_i_3/O
                         net (fo=1, routed)           0.418    15.972    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[66]_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.298    16.270 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=5, routed)           0.476    16.746    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124    16.870 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__7/O
                         net (fo=4, routed)           0.596    17.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[0]_i_9__3_7
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.590 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[0]_i_13__15/O
                         net (fo=1, routed)           0.000    17.590    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[0]_i_13__15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.122 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[0]_i_9__3/CO[3]
                         net (fo=1, routed)           0.754    18.875    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    18.999 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[0]_i_6__25/O
                         net (fo=3, routed)           0.456    19.456    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[54]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__33/O
                         net (fo=56, routed)          0.903    20.483    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_52__4
    SLICE_X37Y65         LUT4 (Prop_lut4_I1_O)        0.118    20.601 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_32__6/O
                         net (fo=10, routed)          0.797    21.398    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_27__3
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.355    21.753 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_86__0/O
                         net (fo=1, routed)           0.466    22.219    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_28__6
    SLICE_X38Y64         LUT4 (Prop_lut4_I1_O)        0.327    22.546 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_55__4/O
                         net (fo=1, routed)           0.670    23.216    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[26]_i_11__9_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.124    23.340 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_28__6/O
                         net (fo=68, routed)          1.062    24.402    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[0]_1
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.124    24.526 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_12__15/O
                         net (fo=5, routed)           0.823    25.350    swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout[0]_i_5__34_1
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.152    25.502 f  swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout[31]_i_16__12/O
                         net (fo=33, routed)          1.129    26.630    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[43]_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.326    26.956 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[21]_i_5__11/O
                         net (fo=1, routed)           0.625    27.582    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[33]_4
    SLICE_X28Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.706 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[21]_i_2__36/O
                         net (fo=2, routed)           0.704    28.409    swervolf/swerv_eh1/swerv/exu/i1_rs2_bypass_data_d[21]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.116    28.525 r  swervolf/swerv_eh1/swerv/exu/dout[21]_i_4__1/O
                         net (fo=3, routed)           0.965    29.490    swervolf/swerv_eh1/swerv/exu/dout[21]_i_4__1_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.328    29.818 r  swervolf/swerv_eh1/swerv/exu/dout[21]_i_1__2/O
                         net (fo=2, routed)           0.847    30.665    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/div_rs2_d[21]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.124    30.789 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_4__2/O
                         net (fo=1, routed)           0.454    31.244    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_4__2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.368 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_2__1/O
                         net (fo=1, routed)           0.605    31.973    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124    32.097 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_1__36/O
                         net (fo=1, routed)           0.000    32.097    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_9[0]
    SLICE_X34Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.499    32.053    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/clk_core_BUFG
    SLICE_X34Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.631    32.684    
                         clock uncertainty           -0.062    32.622    
    SLICE_X34Y74         FDCE (Setup_fdce_C_D)        0.077    32.699    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.699    
                         arrival time                         -32.097    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.856ns  (logic 4.711ns (24.984%)  route 14.145ns (75.016%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.071ns = ( 32.071 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.561    30.706    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.830 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.017    31.847    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X34Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.517    32.071    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.631    32.702    
                         clock uncertainty           -0.062    32.640    
    SLICE_X34Y50         FDCE (Setup_fdce_C_CE)      -0.169    32.471    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.058ns  (logic 4.473ns (23.471%)  route 14.585ns (76.529%))
  Logic Levels:           21  (CARRY4=1 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.229ns = ( 32.229 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          1.157    28.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124    28.163 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__2/O
                         net (fo=137, routed)         1.008    29.171    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    29.295 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=2, routed)           0.465    29.761    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.118    29.879 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=136, routed)         0.854    30.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_5
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.326    31.058 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.991    32.049    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X44Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.675    32.229    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.711    32.940    
                         clock uncertainty           -0.062    32.878    
    SLICE_X44Y40         FDCE (Setup_fdce_C_CE)      -0.205    32.673    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         32.673    
                         arrival time                         -32.049    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 4.923ns (25.550%)  route 14.345ns (74.450%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.063ns = ( 32.063 - 20.000 ) 
    Source Clock Delay      (SCD):    12.797ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.620    12.797    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    13.253 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=24, routed)          1.286    14.539    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152    14.691 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___64_i_2/O
                         net (fo=12, routed)          0.444    15.135    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[1]_5
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.326    15.461 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___47_i_5/O
                         net (fo=6, routed)           0.315    15.776    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.900 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___51_i_3/O
                         net (fo=5, routed)           0.177    16.078    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[14]_2
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.202 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___249_i_1/O
                         net (fo=3, routed)           1.261    17.462    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I3_O)        0.124    17.586 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          0.920    18.506    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.124    18.630 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.793    19.423    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    19.547 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.470    20.017    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.141 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.600    20.741    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    20.865 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.412    21.278    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X59Y46         LUT3 (Prop_lut3_I0_O)        0.124    21.402 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[8]_i_3__42/O
                         net (fo=3, routed)           0.661    22.063    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_0
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.124    22.187 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.438    22.625    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X58Y46         LUT4 (Prop_lut4_I3_O)        0.124    22.749 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.612    23.361    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X61Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.485 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.476    23.961    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[11]_i_2__55
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.085 f  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[1]_i_4__70/O
                         net (fo=6, routed)           0.692    24.778    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_5
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.902 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_6__49/O
                         net (fo=33, routed)          1.055    25.957    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_9
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.124    26.081 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_1__417/O
                         net (fo=42, routed)          0.896    26.977    swervolf/swerv_eh1/swerv/dec/tlu/freeff/lsu_exc_valid_e4
    SLICE_X66Y47         LUT6 (Prop_lut6_I2_O)        0.124    27.101 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.408    27.509    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X67Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.633 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.481    28.114    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y46         LUT6 (Prop_lut6_I0_O)        0.124    28.238 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.594    28.833    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X68Y46         LUT3 (Prop_lut3_I1_O)        0.124    28.957 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    28.957    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.355 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    29.355    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.469 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.469    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.583 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.583    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.697 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.001    29.697    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.811 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.811    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X68Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.925    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X68Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.164 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.576    30.740    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[25]
    SLICE_X70Y53         LUT6 (Prop_lut6_I5_O)        0.302    31.042 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[26]_i_8__10/O
                         net (fo=1, routed)           0.477    31.519    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[26]_0
    SLICE_X69Y53         LUT6 (Prop_lut6_I5_O)        0.124    31.643 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_4__21/O
                         net (fo=1, routed)           0.298    31.941    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_4__21_n_0
    SLICE_X70Y53         LUT6 (Prop_lut6_I2_O)        0.124    32.065 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_1__99/O
                         net (fo=1, routed)           0.000    32.065    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[26]
    SLICE_X70Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.509    32.063    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X70Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/C
                         clock pessimism              0.631    32.694    
                         clock uncertainty           -0.062    32.632    
    SLICE_X70Y53         FDCE (Setup_fdce_C_D)        0.077    32.709    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         32.709    
                         arrival time                         -32.065    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 4.835ns (25.422%)  route 14.184ns (74.578%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.070ns = ( 32.070 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.775    30.920    swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout_reg[2]_17
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124    31.044 r  swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[19]_i_2__19/O
                         net (fo=1, routed)           0.842    31.886    swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[19]_i_2__19_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    32.010 r  swervolf/swerv_eh1/swerv/ifu/aln/f0valff/dout[19]_i_1__66/O
                         net (fo=1, routed)           0.000    32.010    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[31]_7[19]
    SLICE_X41Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.516    32.070    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.631    32.701    
                         clock uncertainty           -0.062    32.639    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.031    32.670    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         32.670    
                         arrival time                         -32.010    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 4.711ns (25.043%)  route 14.101ns (74.957%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.070ns = ( 32.070 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.561    30.706    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.830 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.973    31.803    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.516    32.070    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.631    32.701    
                         clock uncertainty           -0.062    32.639    
    SLICE_X38Y50         FDCE (Setup_fdce_C_CE)      -0.169    32.470    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 4.711ns (25.043%)  route 14.101ns (74.957%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.070ns = ( 32.070 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.561    30.706    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.830 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.973    31.803    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.516    32.070    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism              0.631    32.701    
                         clock uncertainty           -0.062    32.639    
    SLICE_X38Y50         FDCE (Setup_fdce_C_CE)      -0.169    32.470    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 4.711ns (25.043%)  route 14.101ns (74.957%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.070ns = ( 32.070 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X22Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=191, routed)         1.193    14.640    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.154    14.794 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_6__16/O
                         net (fo=2, routed)           0.465    15.260    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.327    15.587 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__28/O
                         net (fo=2, routed)           0.711    16.298    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_11
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.422 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__104/O
                         net (fo=10, routed)          0.607    17.029    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    17.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    17.153    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.401 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=24, routed)          1.644    19.045    swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout_reg[0]_1[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.328    19.373 r  swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dffs/dffs/dout[0]_i_1__991/O
                         net (fo=2, routed)           0.421    19.794    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ldst_dual_dc1
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i___226_i_11/O
                         net (fo=1, routed)           0.416    20.542    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    20.666 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/i___226_i_4/O
                         net (fo=2, routed)           0.665    21.331    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer_n_562
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.152    21.483 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/i___226/O
                         net (fo=1, routed)           0.448    21.931    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_17_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.348    22.279 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_26/O
                         net (fo=3, routed)           0.533    22.812    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.936 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_data_vldff/dffsc/dout[30]_i_28__0/O
                         net (fo=6, routed)           0.777    23.713    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/lsu_store_stall_any
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.116    23.829 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_14__9/O
                         net (fo=2, routed)           0.312    24.141    swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_4__20_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.328    24.469 f  swervolf/swerv_eh1/swerv/dec/decode/cam_array[7].cam_ff/dout[30]_i_9__11/O
                         net (fo=2, routed)           0.166    24.635    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_38__4_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.759 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20/O
                         net (fo=3, routed)           0.444    25.203    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_4__20_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124    25.327 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[30]_i_2__37/O
                         net (fo=36, routed)          0.652    25.979    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X44Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.103 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.655    26.758    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.882 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=55, routed)          0.942    27.824    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X46Y48         LUT3 (Prop_lut3_I1_O)        0.117    27.941 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=139, routed)         0.802    28.743    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.357    29.100 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2/O
                         net (fo=2, routed)           0.713    29.813    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    30.145 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6__1/O
                         net (fo=136, routed)         0.561    30.706    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.830 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.973    31.803    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.516    32.070    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.631    32.701    
                         clock uncertainty           -0.062    32.639    
    SLICE_X38Y50         FDCE (Setup_fdce_C_CE)      -0.169    32.470    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 4.677ns (24.622%)  route 14.318ns (75.378%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 32.057 - 20.000 ) 
    Source Clock Delay      (SCD):    12.988ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.811    12.988    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456    13.444 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          1.065    14.509    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.153    14.662 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_6__0/O
                         net (fo=1, routed)           0.323    14.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_6__0_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.327    15.313 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_4__0/O
                         net (fo=1, routed)           0.000    15.313    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_4__0_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    15.554 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[66]_i_3/O
                         net (fo=1, routed)           0.418    15.972    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[66]_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.298    16.270 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=5, routed)           0.476    16.746    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124    16.870 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__7/O
                         net (fo=4, routed)           0.596    17.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[0]_i_9__3_7
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.590 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[0]_i_13__15/O
                         net (fo=1, routed)           0.000    17.590    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[0]_i_13__15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.122 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[0]_i_9__3/CO[3]
                         net (fo=1, routed)           0.754    18.875    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    18.999 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[0]_i_6__25/O
                         net (fo=3, routed)           0.743    19.742    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[54]
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.866 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_7__8/O
                         net (fo=56, routed)          1.075    20.942    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_0
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.150    21.092 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_12__3/O
                         net (fo=6, routed)           0.799    21.891    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_10
    SLICE_X34Y63         LUT5 (Prop_lut5_I3_O)        0.326    22.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[0]_i_33__5/O
                         net (fo=4, routed)           0.681    22.898    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[0]_i_4__50_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I3_O)        0.124    23.022 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[10]_i_8__9/O
                         net (fo=1, routed)           0.591    23.613    swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/i__i_5_2
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.124    23.737 r  swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout[10]_i_6__14/O
                         net (fo=3, routed)           0.650    24.387    swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout_reg[3]_1
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    24.511 f  swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout[10]_i_2__42/O
                         net (fo=8, routed)           0.803    25.314    swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout_reg[2]_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.124    25.438 f  swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout[31]_i_18__12/O
                         net (fo=35, routed)          0.802    26.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[1]_i_2__202
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.150    26.389 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_7__26/O
                         net (fo=33, routed)          1.115    27.505    swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout_reg[44]_2
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328    27.833 r  swervolf/swerv_eh1/swerv/dec/decode/i0_e1c_ff/dffs/dout[31]_i_3__65/O
                         net (fo=63, routed)          1.492    29.325    swervolf/swerv_eh1/swerv/exu/dec_i1_rs1_bypass_en_d
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.150    29.475 r  swervolf/swerv_eh1/swerv/exu/dout[22]_i_4__1/O
                         net (fo=3, routed)           0.765    30.240    swervolf/swerv_eh1/swerv/exu/dout[22]_i_4__1_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.326    30.566 r  swervolf/swerv_eh1/swerv/exu/dout[22]_i_4__0__0/O
                         net (fo=1, routed)           0.603    31.169    swervolf/swerv_eh1/swerv/exu/div_e1/runff/div_rs1_d[1]
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    31.293 r  swervolf/swerv_eh1/swerv/exu/div_e1/runff/dout[22]_i_3__3/O
                         net (fo=1, routed)           0.566    31.859    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[22]_7
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.983 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[22]_i_1__30/O
                         net (fo=1, routed)           0.000    31.983    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[22]_i_1__30_n_0
    SLICE_X40Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.503    32.057    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.631    32.688    
                         clock uncertainty           -0.062    32.626    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.031    32.657    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         32.657    
                         arrival time                         -31.983    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/o_wb_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/mtimecmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.358%)  route 0.233ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.203ns
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.597     4.031    swervolf/axi2wb/clk_core_BUFG
    SLICE_X78Y100        FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.164     4.195 r  swervolf/axi2wb/o_wb_dat_reg[6]/Q
                         net (fo=31, routed)          0.233     4.427    swervolf/syscon/o_nmi_vec_reg[31]_1[6]
    SLICE_X75Y97         FDRE                                         r  swervolf/syscon/mtimecmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.869     5.203    swervolf/syscon/clk_core_BUFG
    SLICE_X75Y97         FDRE                                         r  swervolf/syscon/mtimecmp_reg[6]/C
                         clock pessimism             -0.900     4.303    
    SLICE_X75Y97         FDRE (Hold_fdre_C_D)         0.072     4.375    swervolf/syscon/mtimecmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.375    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.650%)  route 0.244ns (63.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/clk_core_BUFG
    SLICE_X49Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     4.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[13]/Q
                         net (fo=3, routed)           0.244     4.376    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/D[13]
    SLICE_X53Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.823     5.157    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/clk_core_BUFG
    SLICE_X53Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[13]/C
                         clock pessimism             -0.905     4.252    
    SLICE_X53Y68         FDCE (Hold_fdce_C_D)         0.070     4.322    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.814%)  route 0.211ns (50.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.627     4.061    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.164     4.225 r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.211     4.436    swervolf/swerv_eh1/swerv/exu/i0_pp_e3[pcall]
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.045     4.481 r  swervolf/swerv_eh1/swerv/exu/dout[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/i0_pp_e4_in[pcall]
    SLICE_X49Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.904     5.238    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism             -0.908     4.329    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.091     4.420    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.565%)  route 0.285ns (63.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.562     3.996    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164     4.160 r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.285     4.444    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X54Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.902     5.236    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -0.905     4.331    
    SLICE_X54Y46         FDCE (Hold_fdce_C_D)         0.052     4.383    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/o_wb_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/mtimecmp_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.358%)  route 0.233ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.203ns
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.597     4.031    swervolf/axi2wb/clk_core_BUFG
    SLICE_X78Y100        FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.164     4.195 r  swervolf/axi2wb/o_wb_dat_reg[6]/Q
                         net (fo=31, routed)          0.233     4.427    swervolf/syscon/o_nmi_vec_reg[31]_1[6]
    SLICE_X74Y97         FDRE                                         r  swervolf/syscon/mtimecmp_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.869     5.203    swervolf/syscon/clk_core_BUFG
    SLICE_X74Y97         FDRE                                         r  swervolf/syscon/mtimecmp_reg[38]/C
                         clock pessimism             -0.900     4.303    
    SLICE_X74Y97         FDRE (Hold_fdre_C_D)         0.063     4.366    swervolf/syscon/mtimecmp_reg[38]
  -------------------------------------------------------------------
                         required time                         -4.366    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.973%)  route 0.251ns (64.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.629     4.063    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.251     4.455    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]_11
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X52Y41         FDCE (Hold_fdce_C_D)         0.066     4.392    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.455    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.090%)  route 0.261ns (64.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.629     4.063    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.261     4.465    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[29]_12
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X52Y41         FDCE (Hold_fdce_C_D)         0.070     4.396    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.465    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.219%)  route 0.216ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.564     3.998    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.128     4.126 r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=3, routed)           0.216     4.342    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/I105[9]
    SLICE_X54Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.833     5.167    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.905     4.262    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.010     4.272    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.879%)  route 0.331ns (70.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.564     3.998    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.331     4.470    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[8]_1
    SLICE_X51Y48         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.904     5.238    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y48         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.905     4.333    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.066     4.399    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.486%)  route 0.241ns (59.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.629     4.063    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     4.227 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.241     4.469    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[26]_9
    SLICE_X53Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X53Y41         FDCE (Hold_fdce_C_D)         0.070     4.396    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18    swervolf/bootrom/ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18    swervolf/bootrom/ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y17    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y17    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.611ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.478ns (41.505%)  route 0.674ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     3.965 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.674     4.639    tap/dmi[24]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)       -0.202   103.250    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.250    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 98.611    

Slack (MET) :             98.626ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.264%)  route 0.801ns (63.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     3.943 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.801     4.745    tap/dmi[8]
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)       -0.081   103.371    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.371    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 98.626    

Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     4.005 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.768     4.773    tap/dmi[27]
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.031   103.421    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        103.421    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.651ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.419ns (39.007%)  route 0.655ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.419     3.906 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.655     4.561    tap/dmi[20]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.340   103.465    
                         clock uncertainty           -0.035   103.430    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)       -0.217   103.213    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.213    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                 98.651    

Slack (MET) :             98.682ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.856%)  route 0.582ns (58.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.419     3.906 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.582     4.488    tap/dmi[1]
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.123    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.324   103.447    
                         clock uncertainty           -0.035   103.412    
    SLICE_X4Y124         FDSE (Setup_fdse_C_D)       -0.242   103.170    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.170    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 98.682    

Slack (MET) :             98.691ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.350%)  route 0.619ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.419     3.906 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.619     4.526    tap/dmi[21]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)       -0.235   103.217    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.217    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                 98.691    

Slack (MET) :             98.699ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (44.986%)  route 0.633ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     4.005 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.633     4.639    tap/dmi[18]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.340   103.465    
                         clock uncertainty           -0.035   103.430    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)       -0.092   103.338    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.338    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 98.699    

Slack (MET) :             98.732ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.963%)  route 0.562ns (54.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     3.965 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.562     4.527    tap/dmi[23]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)       -0.193   103.259    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        103.259    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 98.732    

Slack (MET) :             98.747ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.558%)  route 0.671ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     4.005 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.671     4.676    tap/dmi[29]
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.028   103.424    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        103.424    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 98.747    

Slack (MET) :             98.748ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.668%)  route 0.665ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.691     3.487    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     3.943 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.665     4.608    tap/dmi[15]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.362   103.487    
                         clock uncertainty           -0.035   103.452    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)       -0.095   103.357    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.357    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 98.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.270    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.119     1.530    tap/dmi[3]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.343     1.307    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.078     1.385    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.059     1.478    tap/dmi[22]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.366     1.284    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.023     1.307    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.110     1.522    tap/dmi[30]
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.366     1.284    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.063     1.347    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.105     1.517    tap/dmi[17]
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.379     1.271    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.047     1.318    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.995%)  route 0.179ns (56.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.179     1.591    tap/dmi[31]
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.343     1.307    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.070     1.377    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.176     1.588    tap/dmi[9]
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X3Y124         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism             -0.379     1.271    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.070     1.341    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.448%)  route 0.199ns (58.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.199     1.611    tap/dmi[14]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.366     1.284    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.076     1.360    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.184     1.596    tap/dmi[11]
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.648    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.377     1.271    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070     1.341    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.893%)  route 0.193ns (54.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X2Y124         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.435 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.193     1.628    tap/dmi[26]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.343     1.307    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.064     1.371    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.428%)  route 0.175ns (51.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.271    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.435 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.175     1.610    tap/dmi[19]
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.650    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.379     1.271    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.076     1.347    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X4Y124   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y123   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y123   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y125   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y125   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y125   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y125   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y125   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y125   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y124   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y124   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y124   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y124   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y123   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y125   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.982ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.773ns (37.530%)  route 1.287ns (62.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.496    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.478     3.974 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           1.287     5.261    tap/dtmcs[19]
    SLICE_X76Y84         LUT3 (Prop_lut3_I2_O)        0.295     5.556 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     5.556    tap/dtmcs[18]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588   103.130    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.366   103.496    
                         clock uncertainty           -0.035   103.461    
    SLICE_X76Y84         FDRE (Setup_fdre_C_D)        0.077   103.538    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.538    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                 97.982    

Slack (MET) :             98.224ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.715ns (40.361%)  route 1.057ns (59.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.704     3.492    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.419     3.911 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           1.057     4.968    tap/dtmcs[27]
    SLICE_X72Y82         LUT3 (Prop_lut3_I2_O)        0.296     5.264 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.264    tap/dtmcs[26]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.126    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.366   103.492    
                         clock uncertainty           -0.035   103.457    
    SLICE_X72Y82         FDRE (Setup_fdre_C_D)        0.031   103.488    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.488    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 98.224    

Slack (MET) :             98.233ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.478ns (31.903%)  route 1.020ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 103.138 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.709     3.497    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.478     3.975 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           1.020     4.996    tap/dtmcs[39]
    SLICE_X84Y79         FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.596   103.138    tap/dtmcs_tck
    SLICE_X84Y79         FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism              0.326   103.464    
                         clock uncertainty           -0.035   103.429    
    SLICE_X84Y79         FDRE (Setup_fdre_C_D)       -0.200   103.229    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                        103.229    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                 98.233    

Slack (MET) :             98.328ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.668ns (38.982%)  route 1.046ns (61.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.709     3.497    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     4.015 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.046     5.061    tap/dtmcs[34]
    SLICE_X76Y84         LUT3 (Prop_lut3_I2_O)        0.150     5.211 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.211    tap/dtmcs[33]_i_2_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588   103.130    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.456    
                         clock uncertainty           -0.035   103.421    
    SLICE_X76Y84         FDRE (Setup_fdre_C_D)        0.118   103.539    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.539    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 98.328    

Slack (MET) :             98.358ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.518ns (35.032%)  route 0.961ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.496    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.518     4.014 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.961     4.975    tap/dtmcs[30]
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism              0.342   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.102   103.333    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                        103.333    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 98.358    

Slack (MET) :             98.362ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.664ns (39.579%)  route 1.014ns (60.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.709     3.497    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     4.015 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.014     5.029    tap/dtmcs[1]
    SLICE_X78Y80         LUT3 (Prop_lut3_I0_O)        0.146     5.175 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.175    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.326   103.454    
                         clock uncertainty           -0.035   103.419    
    SLICE_X78Y80         FDRE (Setup_fdre_C_D)        0.118   103.537    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.537    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 98.362    

Slack (MET) :             98.395ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.670ns (41.385%)  route 0.949ns (58.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.496    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.518     4.014 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.949     4.963    tap/dtmcs[18]
    SLICE_X77Y82         LUT3 (Prop_lut3_I2_O)        0.152     5.115 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.115    tap/dtmcs[17]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.342   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X77Y82         FDRE (Setup_fdre_C_D)        0.075   103.510    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.510    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 98.395    

Slack (MET) :             98.395ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.671ns (41.913%)  route 0.930ns (58.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.496    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.518     4.014 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.930     4.944    tap/dtmcs[30]
    SLICE_X72Y82         LUT3 (Prop_lut3_I2_O)        0.153     5.097 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     5.097    tap/dtmcs[29]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.126    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.326   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X72Y82         FDRE (Setup_fdre_C_D)        0.075   103.492    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.492    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                 98.395    

Slack (MET) :             98.426ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.929%)  route 0.816ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.419     3.913 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.816     4.729    tap/dtmcs[15]
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism              0.342   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.280   103.155    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                        103.155    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                 98.426    

Slack (MET) :             98.426ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.456ns (31.094%)  route 1.011ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.489    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDRE (Prop_fdre_C_Q)         0.456     3.945 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           1.011     4.956    tap/dtmcs[6]
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.122    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_r_reg[6]/C
                         clock pessimism              0.342   103.464    
                         clock uncertainty           -0.035   103.429    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)       -0.047   103.382    tap/dtmcs_r_reg[6]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 98.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.590     1.265    tap/dtmcs_tck
    SLICE_X79Y80         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.406 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.099     1.505    tap/dtmcs_reg_n_0_[0]
    SLICE_X78Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.550 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.550    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism             -0.366     1.278    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120     1.398    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.146%)  route 0.060ns (26.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.060     1.490    tap/dtmcs[20]
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism             -0.367     1.279    
    SLICE_X77Y84         FDRE (Hold_fdre_C_D)         0.047     1.326    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.262    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.128     1.390 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           0.073     1.463    tap/dtmcs[29]
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[29]/C
                         clock pessimism             -0.366     1.275    
    SLICE_X73Y82         FDRE (Hold_fdre_C_D)         0.022     1.297    tap/dtmcs_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.115     1.545    tap/dtmcs[1]
    SLICE_X79Y80         FDRE                                         r  tap/dtmcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X79Y80         FDRE                                         r  tap/dtmcs_reg[0]/C
                         clock pessimism             -0.343     1.301    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.070     1.371    tap/dtmcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.802%)  route 0.130ns (44.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.130     1.560    tap/dtmcs[34]
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.643    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.343     1.300    
    SLICE_X79Y79         FDRE (Hold_fdre_C_D)         0.070     1.370    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.262    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.129     1.532    tap/dtmcs[26]
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.366     1.275    
    SLICE_X73Y82         FDRE (Hold_fdre_C_D)         0.066     1.341    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.116     1.546    tap/dtmcs[32]
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.367     1.279    
    SLICE_X77Y84         FDRE (Hold_fdre_C_D)         0.076     1.355    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X80Y79         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.128     1.557    tap/dtmcs[35]
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.643    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.343     1.300    
    SLICE_X79Y79         FDRE (Hold_fdre_C_D)         0.066     1.366    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.118     1.519    tap/dtmcs[12]
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.639    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.366     1.273    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.047     1.320    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.488%)  route 0.138ns (49.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.264    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141     1.405 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.138     1.543    tap/dtmcs[16]
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.366     1.278    
    SLICE_X75Y82         FDRE (Hold_fdre_C_D)         0.055     1.333    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X78Y80   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y78   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y77   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y77   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y77   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y79   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y82   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y82   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y82   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y80   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y80   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y78   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y78   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y80   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y80   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y78   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y78   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y77   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.741ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.580ns (46.216%)  route 0.675ns (53.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 100.917 - 100.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.078     1.078    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.534 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.675     2.209    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.333 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.333    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.917   100.917    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.161   101.078    
                         clock uncertainty           -0.035   101.043    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.031   101.074    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.074    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 98.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.416     0.416    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.557 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.239     0.796    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.841    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.485     0.485    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.416    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.092     0.508    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.456ns (18.224%)  route 2.046ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        -3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.705ns = ( 18.705 - 10.000 ) 
    Source Clock Delay      (SCD):    12.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X87Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDCE (Prop_fdce_C_Q)         0.456    13.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          2.046    15.394    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X59Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.486    18.705    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X59Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.117    
                         clock uncertainty           -0.172    18.944    
    SLICE_X59Y118        FDCE (Setup_fdce_C_D)       -0.103    18.841    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.580ns (27.080%)  route 1.562ns (72.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    12.795ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.618    12.795    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X37Y116        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.456    13.251 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           1.562    14.813    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][9]
    SLICE_X35Y115        LUT4 (Prop_lut4_I0_O)        0.124    14.937 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000    14.937    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[9]
    SLICE_X35Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.500    18.719    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X35Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.412    19.131    
                         clock uncertainty           -0.172    18.958    
    SLICE_X35Y115        FDCE (Setup_fdce_C_D)        0.029    18.987    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.718ns (40.751%)  route 1.044ns (59.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 18.717 - 10.000 ) 
    Source Clock Delay      (SCD):    12.877ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.700    12.877    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.419    13.296 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           1.044    14.340    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X71Y107        LUT4 (Prop_lut4_I0_O)        0.299    14.639 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X71Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.498    18.717    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.412    19.129    
                         clock uncertainty           -0.172    18.956    
    SLICE_X71Y107        FDCE (Setup_fdce_C_D)        0.032    18.988    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.807%)  route 1.243ns (68.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    12.795ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.618    12.795    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X36Y116        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.456    13.251 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           1.243    14.494    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[10]
    SLICE_X36Y115        LUT4 (Prop_lut4_I1_O)        0.124    14.618 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000    14.618    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[10]
    SLICE_X36Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.500    18.719    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X36Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.412    19.131    
                         clock uncertainty           -0.172    18.958    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)        0.031    18.989    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.715ns (39.520%)  route 1.094ns (60.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y112        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    13.211 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           1.094    14.305    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X68Y111        LUT4 (Prop_lut4_I0_O)        0.296    14.601 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[67]_i_1/O
                         net (fo=1, routed)           0.000    14.601    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[66]
    SLICE_X68Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X68Y111        FDCE (Setup_fdce_C_D)        0.031    18.985    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.696%)  route 1.208ns (65.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 18.718 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X58Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.311 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           1.208    14.519    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X66Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.643 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    14.643    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[7]
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.499    18.718    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.412    19.130    
                         clock uncertainty           -0.172    18.957    
    SLICE_X66Y103        FDCE (Setup_fdce_C_D)        0.081    19.038    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.715ns (40.612%)  route 1.046ns (59.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 18.718 - 10.000 ) 
    Source Clock Delay      (SCD):    12.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.703    12.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.419    13.299 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/Q
                         net (fo=1, routed)           1.046    14.344    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][72]
    SLICE_X70Y105        LUT4 (Prop_lut4_I0_O)        0.296    14.640 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000    14.640    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[71]
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.499    18.718    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.412    19.130    
                         clock uncertainty           -0.172    18.957    
    SLICE_X70Y105        FDCE (Setup_fdce_C_D)        0.081    19.038    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.718ns (39.176%)  route 1.115ns (60.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.707ns = ( 18.707 - 10.000 ) 
    Source Clock Delay      (SCD):    12.789ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X49Y116        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.419    13.208 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           1.115    14.323    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][22]
    SLICE_X50Y118        LUT4 (Prop_lut4_I0_O)        0.299    14.622 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    14.622    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[22]
    SLICE_X50Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.488    18.707    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    19.119    
                         clock uncertainty           -0.172    18.946    
    SLICE_X50Y118        FDCE (Setup_fdce_C_D)        0.079    19.025    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         19.025    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.368%)  route 1.108ns (65.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    12.877ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.700    12.877    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456    13.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][41]/Q
                         net (fo=1, routed)           1.108    14.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][41]
    SLICE_X71Y110        LUT4 (Prop_lut4_I0_O)        0.124    14.565 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[41]_i_1/O
                         net (fo=1, routed)           0.000    14.565    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[40]
    SLICE_X71Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.497    18.716    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.412    19.128    
                         clock uncertainty           -0.172    18.955    
    SLICE_X71Y110        FDCE (Setup_fdce_C_D)        0.031    18.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.580ns (33.358%)  route 1.159ns (66.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.456    13.248 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           1.159    14.407    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X63Y110        LUT4 (Prop_lut4_I0_O)        0.124    14.531 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.531    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X63Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X63Y110        FDCE (Setup_fdce_C_D)        0.031    18.985    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X39Y120        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141     4.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           0.056     4.186    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][17]
    SLICE_X38Y120        LUT4 (Prop_lut4_I0_O)        0.045     4.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     4.231    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[17]
    SLICE_X38Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.825     3.691    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X38Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.578     3.112    
                         clock uncertainty            0.172     3.285    
    SLICE_X38Y120        FDCE (Hold_fdce_C_D)         0.120     3.405    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X47Y118        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     4.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           0.056     4.186    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][10]
    SLICE_X46Y118        LUT4 (Prop_lut4_I0_O)        0.045     4.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000     4.231    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[10]
    SLICE_X46Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.823     3.690    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.578     3.111    
                         clock uncertainty            0.172     3.284    
    SLICE_X46Y118        FDCE (Hold_fdce_C_D)         0.120     3.404    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X47Y116        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141     4.132 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           0.080     4.212    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[23]
    SLICE_X46Y116        LUT4 (Prop_lut4_I1_O)        0.045     4.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000     4.257    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[23]
    SLICE_X46Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.826     3.692    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.578     3.113    
                         clock uncertainty            0.172     3.286    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.121     3.407    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.553     3.987    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X48Y120        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.053     4.181    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X49Y120        LUT4 (Prop_lut4_I0_O)        0.045     4.226 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     4.226    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X49Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.688    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X49Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.109    
                         clock uncertainty            0.172     3.282    
    SLICE_X49Y120        FDCE (Hold_fdce_C_D)         0.092     3.374    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141     4.166 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           0.057     4.223    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X72Y106        LUT4 (Prop_lut4_I3_O)        0.045     4.268 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     4.268    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X72Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.862     3.729    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.578     3.150    
                         clock uncertainty            0.172     3.323    
    SLICE_X72Y106        FDCE (Hold_fdce_C_D)         0.092     3.415    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.593     4.027    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     4.168 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           0.087     4.255    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X74Y104        LUT4 (Prop_lut4_I3_O)        0.045     4.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X74Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.578     3.153    
                         clock uncertainty            0.172     3.326    
    SLICE_X74Y104        FDCE (Hold_fdce_C_D)         0.120     3.446    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.603     4.037    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X83Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     4.178 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           0.058     4.236    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X82Y101        LUT4 (Prop_lut4_I0_O)        0.045     4.281 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000     4.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[63]
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.578     3.162    
                         clock uncertainty            0.172     3.335    
    SLICE_X82Y101        FDCE (Hold_fdce_C_D)         0.092     3.427    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X47Y116        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141     4.132 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           0.087     4.219    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[5]
    SLICE_X46Y116        LUT4 (Prop_lut4_I1_O)        0.045     4.264 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     4.264    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[5]
    SLICE_X46Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.826     3.692    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.578     3.113    
                         clock uncertainty            0.172     3.286    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.120     3.406    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.554     3.988    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X63Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.141     4.129 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.087     4.216    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][31]
    SLICE_X62Y121        LUT4 (Prop_lut4_I0_O)        0.045     4.261 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     4.261    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[31]
    SLICE_X62Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.822     3.689    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.578     3.110    
                         clock uncertainty            0.172     3.283    
    SLICE_X62Y121        FDCE (Hold_fdce_C_D)         0.120     3.403    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.597     4.031    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDRE (Prop_fdre_C_Q)         0.164     4.195 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           0.050     4.245    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X79Y101        LUT4 (Prop_lut4_I3_O)        0.045     4.290 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     4.290    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[17]
    SLICE_X79Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.868     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.578     3.156    
                         clock uncertainty            0.172     3.329    
    SLICE_X79Y101        FDCE (Hold_fdce_C_D)         0.092     3.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.869    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.183ns  (logic 0.580ns (7.088%)  route 7.603ns (92.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.153ns = ( 32.153 - 20.000 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 19.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.720    19.352    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456    19.808 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           7.603    27.410    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X83Y82         LUT4 (Prop_lut4_I3_O)        0.124    27.534 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    27.534    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[49]
    SLICE_X83Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.599    32.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.412    32.565    
                         clock uncertainty           -0.173    32.392    
    SLICE_X83Y82         FDCE (Setup_fdce_C_D)        0.032    32.424    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -27.534    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.792ns  (logic 0.773ns (9.921%)  route 7.019ns (90.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.162ns = ( 32.162 - 20.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 19.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.729    19.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.478    19.839 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           7.019    26.857    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][33]
    SLICE_X85Y98         LUT4 (Prop_lut4_I3_O)        0.295    27.152 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    27.152    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[30]
    SLICE_X85Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    32.162    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.412    32.574    
                         clock uncertainty           -0.173    32.401    
    SLICE_X85Y98         FDCE (Setup_fdce_C_D)        0.031    32.432    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         32.432    
                         arrival time                         -27.152    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.551ns  (logic 0.642ns (8.503%)  route 6.909ns (91.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.160ns = ( 32.160 - 20.000 ) 
    Source Clock Delay      (SCD):    9.358ns = ( 19.358 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.726    19.358    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.518    19.876 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           6.909    26.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][62]
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.124    26.908 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[62]_i_1__0/O
                         net (fo=1, routed)           0.000    26.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[59]
    SLICE_X84Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.606    32.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.412    32.572    
                         clock uncertainty           -0.173    32.399    
    SLICE_X84Y91         FDCE (Setup_fdce_C_D)        0.079    32.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -26.908    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.456ns  (logic 0.642ns (8.611%)  route 6.814ns (91.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.159ns = ( 32.159 - 20.000 ) 
    Source Clock Delay      (SCD):    9.358ns = ( 19.358 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.726    19.358    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.518    19.876 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           6.814    26.689    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X85Y90         LUT4 (Prop_lut4_I3_O)        0.124    26.813 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    26.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[4]
    SLICE_X85Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.605    32.159    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.412    32.571    
                         clock uncertainty           -0.173    32.398    
    SLICE_X85Y90         FDCE (Setup_fdce_C_D)        0.032    32.430    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         32.430    
                         arrival time                         -26.813    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.445ns  (logic 0.580ns (7.791%)  route 6.865ns (92.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.157ns = ( 32.157 - 20.000 ) 
    Source Clock Delay      (SCD):    9.357ns = ( 19.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.725    19.357    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456    19.813 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           6.865    26.677    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][40]
    SLICE_X87Y84         LUT4 (Prop_lut4_I3_O)        0.124    26.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000    26.801    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[37]
    SLICE_X87Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.603    32.157    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.412    32.569    
                         clock uncertainty           -0.173    32.396    
    SLICE_X87Y84         FDCE (Setup_fdce_C_D)        0.031    32.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         32.427    
                         arrival time                         -26.801    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.239ns  (logic 0.642ns (8.869%)  route 6.597ns (91.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.163ns = ( 32.163 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.518    19.878 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           6.597    26.474    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X86Y93         LUT4 (Prop_lut4_I3_O)        0.124    26.598 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    26.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[45]
    SLICE_X86Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.609    32.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.412    32.575    
                         clock uncertainty           -0.173    32.402    
    SLICE_X86Y93         FDCE (Setup_fdce_C_D)        0.031    32.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -26.598    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.211ns  (logic 0.580ns (8.044%)  route 6.631ns (91.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           6.631    26.446    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X80Y98         LUT4 (Prop_lut4_I3_O)        0.124    26.570 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    26.570    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X80Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    32.567    
                         clock uncertainty           -0.173    32.394    
    SLICE_X80Y98         FDCE (Setup_fdce_C_D)        0.079    32.473    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         32.473    
                         arrival time                         -26.570    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.056ns  (logic 0.580ns (8.220%)  route 6.476ns (91.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           6.476    26.292    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.124    26.416 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    26.416    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[18]
    SLICE_X81Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.412    32.567    
                         clock uncertainty           -0.173    32.394    
    SLICE_X81Y98         FDCE (Setup_fdce_C_D)        0.029    32.423    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         32.423    
                         arrival time                         -26.416    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.943ns  (logic 0.715ns (10.298%)  route 6.228ns (89.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.158ns = ( 32.158 - 20.000 ) 
    Source Clock Delay      (SCD):    9.357ns = ( 19.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.725    19.357    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.419    19.776 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           6.228    26.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X87Y85         LUT4 (Prop_lut4_I3_O)        0.296    26.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    26.300    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[63]
    SLICE_X87Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.604    32.158    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.412    32.570    
                         clock uncertainty           -0.173    32.397    
    SLICE_X87Y85         FDCE (Setup_fdce_C_D)        0.032    32.429    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         32.429    
                         arrival time                         -26.300    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.637ns  (logic 0.580ns (8.738%)  route 6.057ns (91.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.162ns = ( 32.162 - 20.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 19.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.729    19.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.456    19.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           6.057    25.874    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124    25.998 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    25.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[28]
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    32.162    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.412    32.574    
                         clock uncertainty           -0.173    32.401    
    SLICE_X84Y97         FDCE (Setup_fdce_C_D)        0.077    32.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -25.998    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.578ns (13.898%)  route 3.581ns (86.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.905ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.337     9.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           3.581    12.745    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][51]
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.241    12.986 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[51]_i_1__0/O
                         net (fo=1, routed)           0.000    12.986    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[48]
    SLICE_X83Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.412    12.494    
                         clock uncertainty            0.173    12.666    
    SLICE_X83Y95         FDCE (Hold_fdce_C_D)         0.270    12.936    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                        -12.936    
                         arrival time                          12.986    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.467ns (11.214%)  route 3.698ns (88.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.776ns
    Source Clock Delay      (SCD):    8.699ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.480     8.699    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.367     9.066 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           3.698    12.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][1]
    SLICE_X52Y119        LUT4 (Prop_lut4_I0_O)        0.100    12.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.864    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[0]
    SLICE_X52Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.599    12.776    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.412    12.364    
                         clock uncertainty            0.173    12.537    
    SLICE_X52Y119        FDCE (Hold_fdce_C_D)         0.269    12.806    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.806    
                         arrival time                          12.864    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.467ns (11.183%)  route 3.709ns (88.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.907ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.367     9.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           3.709    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X87Y96         LUT4 (Prop_lut4_I0_O)        0.100    13.003 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[10]
    SLICE_X87Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.730    12.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.412    12.496    
                         clock uncertainty            0.173    12.668    
    SLICE_X87Y96         FDCE (Hold_fdce_C_D)         0.269    12.937    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.937    
                         arrival time                          13.003    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.467ns (11.160%)  route 3.718ns (88.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.901ns
    Source Clock Delay      (SCD):    8.824ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.604     8.824    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.367     9.191 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           3.718    12.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X85Y87         LUT4 (Prop_lut4_I0_O)        0.100    13.008 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    13.008    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[51]
    SLICE_X85Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.724    12.901    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.412    12.490    
                         clock uncertainty            0.173    12.662    
    SLICE_X85Y87         FDCE (Hold_fdce_C_D)         0.270    12.932    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                        -12.932    
                         arrival time                          13.008    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.467ns (11.151%)  route 3.721ns (88.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.903ns
    Source Clock Delay      (SCD):    8.824ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.604     8.824    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.367     9.191 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           3.721    12.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][5]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.100    13.012 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[2]
    SLICE_X83Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.412    12.492    
                         clock uncertainty            0.173    12.664    
    SLICE_X83Y90         FDCE (Hold_fdce_C_D)         0.270    12.934    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.934    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.518ns (12.193%)  route 3.730ns (87.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.904ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.418     9.245 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/Q
                         net (fo=1, routed)           3.730    12.975    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][41]
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.100    13.075 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[41]_i_1__0/O
                         net (fo=1, routed)           0.000    13.075    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[38]
    SLICE_X84Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.727    12.904    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.412    12.493    
                         clock uncertainty            0.173    12.665    
    SLICE_X84Y91         FDCE (Hold_fdce_C_D)         0.330    12.995    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          13.075    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.627ns (14.735%)  route 3.628ns (85.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.906ns
    Source Clock Delay      (SCD):    8.828ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.608     8.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.385     9.213 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           3.628    12.841    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X84Y97         LUT4 (Prop_lut4_I3_O)        0.242    13.083 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    13.083    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.729    12.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.412    12.495    
                         clock uncertainty            0.173    12.667    
    SLICE_X84Y97         FDCE (Hold_fdce_C_D)         0.333    13.000    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                        -13.000    
                         arrival time                          13.083    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.578ns (13.753%)  route 3.625ns (86.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.782ns
    Source Clock Delay      (SCD):    8.706ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.487     8.706    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X67Y128        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.337     9.043 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           3.625    12.668    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X68Y128        LUT4 (Prop_lut4_I1_O)        0.241    12.909 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.909    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X68Y128        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.605    12.782    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y128        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.412    12.370    
                         clock uncertainty            0.173    12.543    
    SLICE_X68Y128        FDCE (Hold_fdce_C_D)         0.270    12.813    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.813    
                         arrival time                          12.909    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.467ns (10.935%)  route 3.804ns (89.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.903ns
    Source Clock Delay      (SCD):    8.825ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.605     8.825    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.367     9.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/Q
                         net (fo=1, routed)           3.804    12.995    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][14]
    SLICE_X88Y87         LUT4 (Prop_lut4_I0_O)        0.100    13.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.095    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[11]
    SLICE_X88Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.412    12.492    
                         clock uncertainty            0.173    12.664    
    SLICE_X88Y87         FDCE (Hold_fdce_C_D)         0.333    12.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.997    
                         arrival time                          13.095    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.518ns (12.295%)  route 3.695ns (87.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.892ns
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.593     8.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.418     9.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           3.695    12.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X81Y84         LUT4 (Prop_lut4_I3_O)        0.100    13.026 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    13.026    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[19]
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.412    12.481    
                         clock uncertainty            0.173    12.653    
    SLICE_X81Y84         FDCE (Hold_fdce_C_D)         0.270    12.923    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        -12.923    
                         arrival time                          13.026    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 0.478ns (2.963%)  route 15.656ns (97.037%))
  Logic Levels:           0  
  Clock Path Skew:        8.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.140ns = ( 32.140 - 20.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.707     3.495    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.478     3.973 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          15.656    19.629    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X78Y79         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.586    32.140    tap/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.140    
                         clock uncertainty           -0.140    32.000    
    SLICE_X78Y79         FDCE (Setup_fdce_C_D)       -0.199    31.801    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -19.629    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.568ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        15.906ns  (logic 0.518ns (3.257%)  route 15.388ns (96.743%))
  Logic Levels:           0  
  Clock Path Skew:        8.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.140ns = ( 32.140 - 20.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.707     3.495    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.518     4.013 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          15.388    19.401    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X78Y79         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.586    32.140    tap/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.140    
                         clock uncertainty           -0.140    32.000    
    SLICE_X78Y79         FDCE (Setup_fdce_C_D)       -0.031    31.969    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.969    
                         arrival time                         -19.401    
  -------------------------------------------------------------------
                         slack                                 12.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.568ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.148ns (2.227%)  route 6.498ns (97.773%))
  Logic Levels:           0  
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.590     1.265    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.148     1.413 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           6.498     7.911    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X78Y79         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.859     5.193    tap/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     5.193    
                         clock uncertainty            0.140     5.333    
    SLICE_X78Y79         FDCE (Hold_fdce_C_D)         0.010     5.343    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           7.911    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 0.164ns (2.407%)  route 6.650ns (97.593%))
  Logic Levels:           0  
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.590     1.265    tap/dtmcs_tck
    SLICE_X78Y80         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164     1.429 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.650     8.079    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X78Y79         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.859     5.193    tap/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.193    
                         clock uncertainty            0.140     5.333    
    SLICE_X78Y79         FDCE (Hold_fdce_C_D)         0.059     5.392    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.392    
                         arrival time                           8.079    
  -------------------------------------------------------------------
                         slack                                  2.687    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.669ns  (logic 0.580ns (34.751%)  route 1.089ns (65.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    12.892ns = ( 92.892 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.715    92.892    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X82Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDCE (Prop_fdce_C_Q)         0.456    93.348 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           1.089    94.437    tap/dmi_reg_rdata[10]
    SLICE_X77Y78         LUT3 (Prop_lut3_I0_O)        0.124    94.561 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    94.561    tap/dtmcs[12]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.985    
    SLICE_X77Y78         FDRE (Setup_fdre_C_D)        0.031   103.016    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.016    
                         arrival time                         -94.561    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.695ns  (logic 0.668ns (39.415%)  route 1.027ns (60.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    12.885ns = ( 92.885 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.708    92.885    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_fdce_C_Q)         0.518    93.403 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=2, routed)           1.027    94.430    tap/dmi_reg_rdata[7]
    SLICE_X77Y78         LUT3 (Prop_lut3_I0_O)        0.150    94.580 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    94.580    tap/dtmcs[9]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.985    
    SLICE_X77Y78         FDRE (Setup_fdre_C_D)        0.075   103.060    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.060    
                         arrival time                         -94.580    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.638ns  (logic 0.670ns (40.898%)  route 0.968ns (59.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    12.888ns = ( 92.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.711    92.888    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDCE (Prop_fdce_C_Q)         0.518    93.406 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.968    94.375    tap/dmi_reg_rdata[19]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.152    94.527 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    94.527    tap/dtmcs[21]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588   103.130    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.130    
                         clock uncertainty           -0.140   102.991    
    SLICE_X76Y84         FDRE (Setup_fdre_C_D)        0.118   103.109    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.109    
                         arrival time                         -94.527    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.592ns  (logic 0.610ns (38.322%)  route 0.982ns (61.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.881ns = ( 92.881 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.704    92.881    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y81         FDCE (Prop_fdce_C_Q)         0.456    93.337 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.982    94.319    tap/dmi_reg_rdata[21]
    SLICE_X77Y82         LUT3 (Prop_lut3_I0_O)        0.154    94.473 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.473    tap/dtmcs[23]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X77Y82         FDRE (Setup_fdre_C_D)        0.075   103.064    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.064    
                         arrival time                         -94.473    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.566ns  (logic 0.610ns (38.946%)  route 0.956ns (61.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    12.883ns = ( 92.883 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.706    92.883    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDCE (Prop_fdce_C_Q)         0.456    93.339 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.956    94.296    tap/dmi_reg_rdata[27]
    SLICE_X72Y82         LUT3 (Prop_lut3_I0_O)        0.154    94.450 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    94.450    tap/dtmcs[29]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.126    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.987    
    SLICE_X72Y82         FDRE (Setup_fdre_C_D)        0.075   103.062    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.062    
                         arrival time                         -94.450    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.517ns  (logic 0.672ns (44.287%)  route 0.845ns (55.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    12.878ns = ( 92.878 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.701    92.878    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDCE (Prop_fdce_C_Q)         0.518    93.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.845    94.242    tap/dmi_reg_rdata[5]
    SLICE_X77Y78         LUT3 (Prop_lut3_I0_O)        0.154    94.396 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    94.396    tap/dtmcs[7]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.985    
    SLICE_X77Y78         FDRE (Setup_fdre_C_D)        0.075   103.060    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.060    
                         arrival time                         -94.396    
  -------------------------------------------------------------------
                         slack                                  8.664    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.457ns  (logic 0.580ns (39.807%)  route 0.877ns (60.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.894ns = ( 92.894 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.717    92.894    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X82Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDCE (Prop_fdce_C_Q)         0.456    93.350 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=2, routed)           0.877    94.227    tap/dmi_reg_rdata[12]
    SLICE_X77Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.351 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    94.351    tap/dtmcs[14]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X77Y82         FDRE (Setup_fdre_C_D)        0.029   103.018    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.018    
                         arrival time                         -94.351    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.499ns  (logic 0.668ns (44.564%)  route 0.831ns (55.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.885ns = ( 92.885 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.708    92.885    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_fdce_C_Q)         0.518    93.403 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=2, routed)           0.831    94.234    tap/dmi_reg_rdata[1]
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.150    94.384 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    94.384    tap/dtmcs[3]_i_1_n_0
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X81Y77         FDRE (Setup_fdre_C_D)        0.075   103.064    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.064    
                         arrival time                         -94.384    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.364%)  route 0.805ns (55.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.887ns = ( 92.887 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.710    92.887    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         FDCE (Prop_fdce_C_Q)         0.518    93.405 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.805    94.210    tap/dmi_reg_rdata[20]
    SLICE_X77Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.334 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    94.334    tap/dtmcs[22]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X77Y82         FDRE (Setup_fdre_C_D)        0.031   103.020    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.020    
                         arrival time                         -94.334    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.443ns  (logic 0.580ns (40.184%)  route 0.863ns (59.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    12.879ns = ( 92.879 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.702    92.879    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDCE (Prop_fdce_C_Q)         0.456    93.335 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.863    94.199    tap/dmi_reg_rdata[4]
    SLICE_X77Y78         LUT3 (Prop_lut3_I0_O)        0.124    94.323 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.323    tap/dtmcs[6]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.985    
    SLICE_X77Y78         FDRE (Setup_fdre_C_D)        0.031   103.016    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.016    
                         arrival time                         -94.323    
  -------------------------------------------------------------------
                         slack                                  8.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.585     4.019    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDCE (Prop_fdce_C_Q)         0.164     4.183 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.083     4.266    tap/dmi_reg_rdata[11]
    SLICE_X77Y78         LUT3 (Prop_lut3_I0_O)        0.049     4.315 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.315    tap/dtmcs[13]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X77Y78         FDRE (Hold_fdre_C_D)         0.107     1.887    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.445ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.213ns (63.315%)  route 0.123ns (36.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.164     4.189 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.123     4.312    tap/dmi_reg_rdata[31]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.049     4.361 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     4.361    tap/dtmcs[33]_i_2_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.131     1.917    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.453ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDCE (Prop_fdce_C_Q)         0.164     4.188 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.093     4.281    tap/dmi_reg_rdata[0]
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.045     4.326 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.326    tap/dtmcs[2]_i_1_n_0
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.643    tap/dtmcs_tck
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.140     1.783    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.091     1.874    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.461ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.342%)  route 0.156ns (45.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDCE (Prop_fdce_C_Q)         0.141     4.166 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=2, routed)           0.156     4.322    tap/dmi_reg_rdata[18]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.045     4.367 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     4.367    tap/dtmcs[20]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.121     1.907    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.588     4.022    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y81         FDCE (Prop_fdce_C_Q)         0.141     4.163 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.139     4.302    tap/dmi_reg_rdata[14]
    SLICE_X77Y82         LUT3 (Prop_lut3_I0_O)        0.045     4.347 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     4.347    tap/dtmcs[16]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.140     1.784    
    SLICE_X77Y82         FDRE (Hold_fdre_C_D)         0.092     1.876    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.500ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.438%)  route 0.198ns (51.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.589     4.023    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141     4.164 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.198     4.362    tap/dmi_reg_rdata[28]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.045     4.407 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     4.407    tap/dtmcs[30]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.121     1.907    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDCE (Prop_fdce_C_Q)         0.164     4.188 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=2, routed)           0.146     4.334    tap/dmi_reg_rdata[2]
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.045     4.379 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     4.379    tap/dtmcs[4]_i_1_n_0
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.643    tap/dtmcs_tck
    SLICE_X81Y77         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.140     1.783    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.092     1.875    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           4.379    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.527ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.213ns (50.923%)  route 0.205ns (49.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDCE (Prop_fdce_C_Q)         0.164     4.189 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=2, routed)           0.205     4.394    tap/dmi_reg_rdata[29]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.049     4.443 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     4.443    tap/dtmcs[31]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.131     1.917    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.532ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.616%)  route 0.197ns (51.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.588     4.022    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDCE (Prop_fdce_C_Q)         0.141     4.163 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.197     4.359    tap/dmi_reg_rdata[24]
    SLICE_X72Y82         LUT3 (Prop_lut3_I0_O)        0.045     4.404 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     4.404    tap/dtmcs[26]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.641    
                         clock uncertainty            0.140     1.781    
    SLICE_X72Y82         FDRE (Hold_fdre_C_D)         0.092     1.873    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.682%)  route 0.230ns (55.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDCE (Prop_fdce_C_Q)         0.141     4.165 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=2, routed)           0.230     4.395    tap/dmi_reg_rdata[16]
    SLICE_X76Y84         LUT3 (Prop_lut3_I0_O)        0.045     4.440 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     4.440    tap/dtmcs[18]_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.120     1.906    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           4.440    
  -------------------------------------------------------------------
                         slack                                  2.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 0.580ns (4.430%)  route 12.512ns (95.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.918    25.877    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X48Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X48Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 0.580ns (4.430%)  route 12.512ns (95.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.918    25.877    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X48Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X48Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 0.580ns (4.430%)  route 12.512ns (95.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.918    25.877    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X48Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X48Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 0.580ns (4.430%)  route 12.512ns (95.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.918    25.877    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X48Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X48Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 0.580ns (4.429%)  route 12.515ns (95.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.237ns = ( 32.237 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.921    25.880    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X35Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.683    32.237    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism              0.623    32.860    
                         clock uncertainty           -0.062    32.798    
    SLICE_X35Y0          FDCE (Recov_fdce_C_CLR)     -0.405    32.393    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.393    
                         arrival time                         -25.880    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 0.580ns (4.432%)  route 12.507ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.913    25.872    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X49Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X49Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X49Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.872    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 0.580ns (4.432%)  route 12.507ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.913    25.872    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X49Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X49Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X49Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.872    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 0.580ns (4.432%)  route 12.507ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.913    25.872    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X49Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X49Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X49Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.872    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 0.580ns (4.432%)  route 12.507ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.230ns = ( 32.230 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.913    25.872    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[2]_0
    SLICE_X49Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.676    32.230    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/clk_core_BUFG
    SLICE_X49Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.853    
                         clock uncertainty           -0.062    32.791    
    SLICE_X49Y2          FDCE (Recov_fdce_C_CLR)     -0.405    32.386    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.386    
                         arrival time                         -25.872    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 0.580ns (4.429%)  route 12.515ns (95.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.237ns = ( 32.237 - 20.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.608    12.785    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456    13.241 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        3.594    16.835    clk_gen/rst_core
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    16.959 f  clk_gen/dout[31]_i_3__122/O
                         net (fo=8389, routed)        8.921    25.880    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X34Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.683    32.237    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism              0.623    32.860    
                         clock uncertainty           -0.062    32.798    
    SLICE_X34Y0          FDCE (Recov_fdce_C_CLR)     -0.319    32.479    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.479    
                         arrival time                         -25.880    
  -------------------------------------------------------------------
                         slack                                  6.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][0]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][0]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][14]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][14]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][1]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][1]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][burst][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X30Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][burst][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][burst][0]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X30Y124        FDCE (Remov_fdce_C_CLR)     -0.067     3.955    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][burst][0]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/rst_core
    SLICE_X31Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X31Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X31Y124        FDCE (Remov_fdce_C_CLR)     -0.092     3.930    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/rst_core
    SLICE_X31Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X31Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X31Y124        FDCE (Remov_fdce_C_CLR)     -0.092     3.930    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/rst_core
    SLICE_X31Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X31Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X31Y124        FDCE (Remov_fdce_C_CLR)     -0.092     3.930    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.555     3.989    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     4.130 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.192     4.322    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/rst_core
    SLICE_X31Y124        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X31Y124        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/C
                         clock pessimism             -1.134     4.022    
    SLICE_X31Y124        FDCE (Remov_fdce_C_CLR)     -0.092     3.930    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[7]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.419ns (4.888%)  route 8.153ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 18.714 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.153    17.921    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X65Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.495    18.714    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/C
                         clock pessimism              0.412    19.126    
                         clock uncertainty           -0.057    19.069    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.580    18.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.419ns (4.992%)  route 7.974ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.974    17.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.580    18.490    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.419ns (4.992%)  route 7.974ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.350ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.350    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.419     9.769 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.974    17.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.057    19.070    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.580    18.490    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                  0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.602     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.121     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.602     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.121     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.602     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.121     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.602     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.121     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.910%)  route 0.677ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.677     3.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.016    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.910%)  route 0.677ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.677     3.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.016    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.910%)  route 0.677ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.677     3.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.016    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.910%)  route 0.677ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.677     3.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.874     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.578     3.162    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.016    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.128ns (11.895%)  route 0.948ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.948     3.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X80Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.870     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X80Y101        FDCE (Remov_fdce_C_CLR)     -0.121     3.037    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.960    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.128ns (11.895%)  route 0.948ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.597     2.884    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_fdpe_C_Q)         0.128     3.012 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.948     3.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X80Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.870     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X80Y101        FDCE (Remov_fdce_C_CLR)     -0.121     3.037    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.960    
  -------------------------------------------------------------------
                         slack                                  0.923    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tck_dtmcs
  To Clock:  clk_core

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.353ns  (logic 1.200ns (11.591%)  route 9.153ns (88.409%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.150ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 r  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.217     5.168    tap/dmi_reg_addr[1]
    SLICE_X84Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.292 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           1.016     6.308    tap/dout[31]_i_5__45_n_0
    SLICE_X82Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.432 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          0.649     7.081    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.205 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          0.834     8.039    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X78Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          3.380    11.542    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_2__63/O
                         net (fo=1, routed)           2.057    13.723    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_2__63_n_0
    SLICE_X79Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.847 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_1__162/O
                         net (fo=1, routed)           0.000    13.847    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[11]
    SLICE_X79Y91         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.596    12.150    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X79Y91         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 1.200ns (11.790%)  route 8.979ns (88.210%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.156ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 r  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.217     5.168    tap/dmi_reg_addr[1]
    SLICE_X84Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.292 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           1.016     6.308    tap/dout[31]_i_5__45_n_0
    SLICE_X82Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.432 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          0.649     7.081    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.205 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          0.834     8.039    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X78Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          3.012    11.175    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.299 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_2__64/O
                         net (fo=1, routed)           2.250    13.549    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_2__64_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I2_O)        0.124    13.673 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_1__163/O
                         net (fo=1, routed)           0.000    13.673    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[10]
    SLICE_X85Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.602    12.156    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X85Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 1.200ns (13.180%)  route 7.905ns (86.820%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.144ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 r  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.217     5.168    tap/dmi_reg_addr[1]
    SLICE_X84Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.292 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           1.016     6.308    tap/dout[31]_i_5__45_n_0
    SLICE_X82Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.432 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          0.649     7.081    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.205 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          0.834     8.039    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X78Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          2.648    10.810    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.934 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_2__68/O
                         net (fo=1, routed)           1.541    12.475    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_2__68_n_0
    SLICE_X76Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.599 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_1__172/O
                         net (fo=1, routed)           0.000    12.599    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[8]
    SLICE_X76Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.590    12.144    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X76Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.015ns  (logic 1.574ns (17.460%)  route 7.441ns (82.540%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          2.022    12.386    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.124    12.510 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[13]_i_1__166/O
                         net (fo=1, routed)           0.000    12.510    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[13]
    SLICE_X71Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.498    12.052    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X71Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[13]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.986ns  (logic 1.574ns (17.517%)  route 7.412ns (82.483%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.993    12.356    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X71Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.480 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[26]_i_1__137/O
                         net (fo=1, routed)           0.000    12.480    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[26]
    SLICE_X71Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.501    12.055    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X71Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[26]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.857ns  (logic 1.574ns (17.772%)  route 7.283ns (82.228%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.864    12.227    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X71Y81         LUT5 (Prop_lut5_I2_O)        0.124    12.351 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[27]_i_1__139/O
                         net (fo=1, routed)           0.000    12.351    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[27]
    SLICE_X71Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.499    12.053    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X71Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[27]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.815ns  (logic 1.574ns (17.856%)  route 7.241ns (82.144%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.822    12.185    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X72Y81         LUT5 (Prop_lut5_I4_O)        0.124    12.309 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[24]_i_1__147/O
                         net (fo=1, routed)           0.000    12.309    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[24]
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.582    12.136    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.799ns  (logic 1.574ns (17.887%)  route 7.225ns (82.113%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.807    12.170    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X72Y81         LUT5 (Prop_lut5_I2_O)        0.124    12.294 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[28]_i_1__135/O
                         net (fo=1, routed)           0.000    12.294    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[28]
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.582    12.136    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[28]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.574ns (18.019%)  route 7.161ns (81.981%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.135ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.742    12.106    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    12.230 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[12]_i_1__165/O
                         net (fo=1, routed)           0.000    12.230    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[12]
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.581    12.135    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[12]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.728ns  (logic 1.574ns (18.034%)  route 7.154ns (81.966%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.135ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.950 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           1.125     5.076    tap/dmi_reg_addr[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.200 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.668     5.868    tap/dout[0]_i_2__340_n_0
    SLICE_X84Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.018 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.762     7.780    tap/dtmcs_r_reg[34]_5
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.348     8.128 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.154     8.282    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.406 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.886     9.292    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.416 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.823    10.239    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.735    12.098    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    12.222 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[15]_i_1__166/O
                         net (fo=1, routed)           0.000    12.222    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[15]
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.581    12.135    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.841%)  route 0.167ns (54.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.263    tap/dtmcs_tck
    SLICE_X75Y81         FDRE                                         r  tap/dtmcs_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141     1.404 r  tap/dtmcs_r_reg[24]/Q
                         net (fo=7, routed)           0.167     1.570    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]_2[4]
    SLICE_X74Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.860     5.194    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X74Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[6]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  tap/dtmcs_r_reg[18]/Q
                         net (fo=7, routed)           0.155     1.561    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_0[16]
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.606 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[16]_i_1__151/O
                         net (fo=1, routed)           0.000     1.606    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[16]
    SLICE_X74Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.863     5.197    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X74Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[16]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.904%)  route 0.159ns (46.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.262    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           0.159     1.562    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_0[24]
    SLICE_X72Y81         LUT5 (Prop_lut5_I3_O)        0.045     1.607 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[24]_i_1__146/O
                         net (fo=1, routed)           0.000     1.607    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/D[24]
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.856     5.190    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[24]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.608%)  route 0.155ns (45.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.269    tap/dtmcs_tck
    SLICE_X85Y77         FDRE                                         r  tap/dtmcs_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  tap/dtmcs_r_reg[2]/Q
                         net (fo=8, routed)           0.155     1.564    tap/Q[0]
    SLICE_X85Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.609 r  tap/dout[0]_i_1__973/O
                         net (fo=1, routed)           0.000     1.609    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0
    SLICE_X85Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.865     5.199    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X85Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.368%)  route 0.208ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.262    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  tap/dtmcs_r_reg[28]/Q
                         net (fo=8, routed)           0.208     1.611    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]_2[7]
    SLICE_X73Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.856     5.190    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X73Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[10]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.000%)  route 0.218ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.128     1.394 r  tap/dtmcs_r_reg[33]/Q
                         net (fo=9, routed)           0.218     1.612    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]_2[12]
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.861     5.195    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.769%)  route 0.173ns (48.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_r_reg[4]/Q
                         net (fo=6, routed)           0.173     1.574    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[10]_1[2]
    SLICE_X75Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.619 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[2]_i_1__332/O
                         net (fo=1, routed)           0.000     1.619    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[2]
    SLICE_X75Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.853     5.187    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.036%)  route 0.171ns (47.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.264    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141     1.405 r  tap/dtmcs_r_reg[30]/Q
                         net (fo=9, routed)           0.171     1.576    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_0[28]
    SLICE_X76Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.621 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[28]_i_1__134/O
                         net (fo=1, routed)           0.000     1.621    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/D[28]
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.861     5.195    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[28]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.261    tap/dtmcs_tck
    SLICE_X75Y79         FDRE                                         r  tap/dtmcs_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  tap/dtmcs_r_reg[14]/Q
                         net (fo=8, routed)           0.181     1.583    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_0[12]
    SLICE_X73Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.628 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[12]_i_1__164/O
                         net (fo=1, routed)           0.000     1.628    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/D[12]
    SLICE_X73Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.853     5.187    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X73Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[12]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.151%)  route 0.192ns (50.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_r_reg[10]/Q
                         net (fo=7, routed)           0.192     1.593    tap/Q[8]
    SLICE_X76Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.638 r  tap/dout[8]_i_1__194/O
                         net (fo=1, routed)           0.000     1.638    swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]_1
    SLICE_X76Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.853     5.187    swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X76Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 0.124ns (2.628%)  route 4.594ns (97.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           4.057     4.057    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.181 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.537     4.718    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y76         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594     8.814    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 0.124ns (2.628%)  route 4.594ns (97.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           4.057     4.057    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.181 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.537     4.718    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y76         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.594     8.814    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.045ns (2.125%)  route 2.072ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.890     1.890    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.182     2.117    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y76         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.045ns (2.125%)  route 2.072ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.890     1.890    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.182     2.117    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y76         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     3.728    ddr2/ldc/iodelay_clk
    SLICE_X87Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.124ns (2.503%)  route 4.829ns (97.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           4.057     4.057    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.181 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.772     4.953    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y80         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.598     8.818    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.124ns (2.503%)  route 4.829ns (97.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           4.057     4.057    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.181 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.772     4.953    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y80         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.598     8.818    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.045ns (2.021%)  route 2.181ns (97.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.890     1.890    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.291     2.226    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y80         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.867     3.733    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.045ns (2.021%)  route 2.181ns (97.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.890     1.890    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.291     2.226    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y80         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.867     3.733    ddr2/ldc/BUFG_1_0
    SLICE_X87Y80         FDPE                                         r  ddr2/ldc/FDPE_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.701     9.332    ddr2/ldc/BUFG_1_0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.456     9.788 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.190     9.978    ddr2/ldc/regs0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.585     8.804    ddr2/ldc/BUFG_1_0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.593     2.880    ddr2/ldc/BUFG_1_0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141     3.021 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.056     3.077    ddr2/ldc/regs0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.861     3.728    ddr2/ldc/BUFG_1_0
    SLICE_X89Y127        FDRE                                         r  ddr2/ldc/regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.404ns  (logic 4.861ns (42.627%)  route 6.543ns (57.373%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    swervolf/syscon/clk_core_BUFG
    SLICE_X56Y103        FDRE                                         r  swervolf/syscon/Digits_Reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    13.267 r  swervolf/syscon/Digits_Reg_reg[28]/Q
                         net (fo=1, routed)           0.961    14.228    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[28]
    SLICE_X56Y107        LUT6 (Prop_lut6_I0_O)        0.295    14.523 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000    14.523    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    14.737 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.033    15.770    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X52Y107        LUT4 (Prop_lut4_I2_O)        0.297    16.067 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.549    20.616    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    24.193 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    24.193    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 4.839ns (42.617%)  route 6.516ns (57.383%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    swervolf/syscon/clk_core_BUFG
    SLICE_X56Y103        FDRE                                         r  swervolf/syscon/Digits_Reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    13.267 r  swervolf/syscon/Digits_Reg_reg[28]/Q
                         net (fo=1, routed)           0.961    14.228    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[28]
    SLICE_X56Y107        LUT6 (Prop_lut6_I0_O)        0.295    14.523 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000    14.523    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    14.737 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.036    15.773    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X52Y107        LUT4 (Prop_lut4_I2_O)        0.297    16.070 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.519    20.589    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    24.145 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    24.145    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 5.048ns (46.278%)  route 5.859ns (53.722%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    swervolf/syscon/clk_core_BUFG
    SLICE_X56Y103        FDRE                                         r  swervolf/syscon/Digits_Reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    13.267 r  swervolf/syscon/Digits_Reg_reg[28]/Q
                         net (fo=1, routed)           0.961    14.228    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[28]
    SLICE_X56Y107        LUT6 (Prop_lut6_I0_O)        0.295    14.523 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000    14.523    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    14.737 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.033    15.770    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X52Y107        LUT4 (Prop_lut4_I3_O)        0.325    16.095 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.865    19.960    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.736    23.696 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    23.696    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 4.216ns (38.925%)  route 6.616ns (61.075%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/Q
                         net (fo=13, routed)          2.268    15.573    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[2]
    SLICE_X36Y110        LUT4 (Prop_lut4_I0_O)        0.124    15.697 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.348    20.045    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    23.619 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.619    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 4.719ns (44.600%)  route 5.861ns (55.400%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.063    14.368    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.492 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    14.492    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9_n_0
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    14.709 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.034    15.743    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X52Y107        LUT4 (Prop_lut4_I1_O)        0.299    16.042 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.764    19.806    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.367 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    23.367    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.425ns (41.961%)  route 6.121ns (58.039%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=17, routed)          1.767    15.072    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X37Y110        LUT4 (Prop_lut4_I2_O)        0.152    15.224 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.353    19.578    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    23.333 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    23.333    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 5.057ns (48.486%)  route 5.373ns (51.514%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    swervolf/syscon/clk_core_BUFG
    SLICE_X56Y103        FDRE                                         r  swervolf/syscon/Digits_Reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    13.267 r  swervolf/syscon/Digits_Reg_reg[28]/Q
                         net (fo=1, routed)           0.961    14.228    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[28]
    SLICE_X56Y107        LUT6 (Prop_lut6_I0_O)        0.295    14.523 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000    14.523    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_11_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    14.737 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.036    15.773    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X52Y107        LUT4 (Prop_lut4_I2_O)        0.325    16.098 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.376    19.474    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    23.219 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    23.219    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.116ns  (logic 4.393ns (43.420%)  route 5.724ns (56.580%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/Q
                         net (fo=13, routed)          2.014    15.319    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[2]
    SLICE_X36Y110        LUT4 (Prop_lut4_I3_O)        0.154    15.473 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.710    19.183    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    22.903 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.903    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.104ns  (logic 4.941ns (48.906%)  route 5.162ns (51.094%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.063    14.368    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.492 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    14.492    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9_n_0
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    14.709 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.032    15.742    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X52Y107        LUT4 (Prop_lut4_I1_O)        0.329    16.071 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.067    19.137    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.753    22.891 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    22.891    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.194ns (42.332%)  route 5.713ns (57.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518    13.305 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/Q
                         net (fo=13, routed)          2.014    15.319    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[2]
    SLICE_X36Y110        LUT4 (Prop_lut4_I3_O)        0.124    15.443 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.699    19.142    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    22.693 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.693    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.385ns (71.008%)  route 0.566ns (28.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.567     4.001    clk_core_BUFG
    SLICE_X14Y114        FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     4.165 r  o_led_reg[0]/Q
                         net (fo=1, routed)           0.566     4.731    o_led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     5.952 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.952    o_led[0]
    H17                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 0.965ns (48.919%)  route 1.008ns (51.081%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.565     3.999    swervolf/gpio_module/clk_core_BUFG
    SLICE_X68Y102        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDPE (Prop_fdpe_C_Q)         0.141     4.140 r  swervolf/gpio_module/rgpio_oe_reg[28]/Q
                         net (fo=2, routed)           1.008     5.148    i_sw_IOBUF[12]_inst/T
    H6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.972 r  i_sw_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.972    i_sw[12]
    H6                                                                r  i_sw[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.435ns (66.966%)  route 0.708ns (33.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    clk_core_BUFG
    SLICE_X45Y115        FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.128     4.122 r  o_led_reg[2]/Q
                         net (fo=1, routed)           0.708     4.830    o_led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     6.137 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.137    o_led[2]
    J13                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 0.965ns (44.386%)  route 1.209ns (55.614%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X67Y98         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDPE (Prop_fdpe_C_Q)         0.141     4.142 r  swervolf/gpio_module/rgpio_oe_reg[23]/Q
                         net (fo=2, routed)           1.209     5.351    i_sw_IOBUF[7]_inst/T
    R13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.175 r  i_sw_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.175    i_sw[7]
    R13                                                               r  i_sw[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Enables_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.506ns (66.824%)  route 0.748ns (33.176%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.564     3.998    swervolf/syscon/clk_core_BUFG
    SLICE_X37Y110        FDRE                                         r  swervolf/syscon/Enables_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.141     4.139 r  swervolf/syscon/Enables_Reg_reg[3]/Q
                         net (fo=1, routed)           0.137     4.276    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Q[3]
    SLICE_X36Y110        LUT4 (Prop_lut4_I2_O)        0.045     4.321 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.611     4.931    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     6.251 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.251    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/spi2/sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accel_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.370ns (58.943%)  route 0.954ns (41.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.558     3.992    swervolf/spi2/clk_core_BUFG
    SLICE_X49Y115        FDRE                                         r  swervolf/spi2/sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.141     4.133 r  swervolf/spi2/sck_o_reg/Q
                         net (fo=4, routed)           0.954     5.087    accel_sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     6.316 r  accel_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.316    accel_sclk
    F15                                                               r  accel_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Enables_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.422ns (60.647%)  route 0.923ns (39.353%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.564     3.998    swervolf/syscon/clk_core_BUFG
    SLICE_X36Y110        FDRE                                         r  swervolf/syscon/Enables_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     4.139 r  swervolf/syscon/Enables_Reg_reg[0]/Q
                         net (fo=1, routed)           0.173     4.312    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Q[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I2_O)        0.045     4.357 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.750     5.107    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     6.343 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.343    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.397ns (59.487%)  route 0.952ns (40.513%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y105        FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDCE (Prop_fdce_C_Q)         0.164     4.159 r  swervolf/gpio_module/ext_pad_o_reg[16]/Q
                         net (fo=1, routed)           0.952     5.111    i_sw_IOBUF[0]_inst/I
    J15                  OBUFT (Prop_obuft_I_O)       1.233     6.344 r  i_sw_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.344    i_sw[0]
    J15                                                               r  i_sw[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/spi/treg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_flash_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.416ns (58.267%)  route 1.014ns (41.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/spi/clk_core_BUFG
    SLICE_X45Y113        FDRE                                         r  swervolf/spi/treg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.128     4.122 r  swervolf/spi/treg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.014     5.136    lopt_1
    K17                  OBUF (Prop_obuf_I_O)         1.288     6.424 r  o_flash_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.424    o_flash_mosi
    K17                                                               r  o_flash_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 0.988ns (40.103%)  route 1.476ns (59.897%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y98         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDPE (Prop_fdpe_C_Q)         0.164     4.165 r  swervolf/gpio_module/rgpio_oe_reg[17]/Q
                         net (fo=2, routed)           1.476     5.640    i_sw_IOBUF[1]_inst/T
    L16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.464 r  i_sw_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.464    i_sw[1]
    L16                                                               r  i_sw[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    12.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.631 f  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.657    14.289    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    14.377 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    14.391    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.561     2.848    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     2.903    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     7.935    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.023 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.035    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.131 f  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.408    11.540    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.505     2.792    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 3.921ns (54.621%)  route 3.258ns (45.379%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.257    13.062    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.164 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    14.165    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.528 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    16.528    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.921ns (55.709%)  route 3.117ns (44.291%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.116    12.921    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.023 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001    14.024    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.387 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    16.387    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 3.921ns (55.895%)  route 3.094ns (44.105%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.093    12.898    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.000 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    14.001    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.364 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    16.364    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.921ns (57.034%)  route 2.954ns (42.966%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.953    12.758    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.860 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    13.861    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.224 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    16.224    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 3.921ns (59.650%)  route 2.652ns (40.350%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.651    12.456    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.558 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    13.559    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.922 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    15.922    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 3.921ns (59.744%)  route 2.642ns (40.256%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.641    12.446    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.548 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    13.549    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.912 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    15.912    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 3.921ns (61.046%)  route 2.502ns (38.954%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.501    12.306    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.408 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    13.409    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.772 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    15.772    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 3.921ns (61.240%)  route 2.482ns (38.760%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     9.805 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.481    12.286    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.388 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    13.389    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.752 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    15.752    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.059ns (65.580%)  route 2.130ns (34.420%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.419     9.768 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.129    11.897    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    13.174 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    13.175    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.538 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.538    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.058ns (65.574%)  route 2.130ns (34.426%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.419     9.768 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.129    11.897    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    13.174 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    13.175    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.537 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.537    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.733ns (60.247%)  route 0.483ns (39.753%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.482     3.514    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     3.864 f  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.865    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.242     4.107 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     4.107    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.276ns  (logic 0.740ns (57.961%)  route 0.537ns (42.039%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.536     3.567    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     3.917 f  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     3.918    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.249     4.167 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     4.167    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.735ns (57.120%)  route 0.552ns (42.880%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.551     3.582    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     3.932 f  ddr2/ldc/OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     3.933    ddr2/ldc/IOBUF_9/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     4.177 r  ddr2/ldc/IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     4.177    ddram_dq[9]
    U3                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.431ns  (logic 0.741ns (51.812%)  route 0.689ns (48.188%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.688     3.720    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.070 f  ddr2/ldc/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     4.071    ddr2/ldc/IOBUF_12/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     4.321 r  ddr2/ldc/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000     4.321    ddram_dq[12]
    V4                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.434ns  (logic 0.766ns (53.398%)  route 0.668ns (46.602%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.128     3.018 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.667     3.686    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     4.090 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.091    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.324 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.324    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.434ns  (logic 0.766ns (53.408%)  route 0.668ns (46.592%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.128     3.018 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.667     3.686    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     4.090 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.091    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.324 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.324    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 0.716ns (48.589%)  route 0.758ns (51.411%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.757     3.788    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.138 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     4.139    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.364 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.364    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 0.730ns (49.500%)  route 0.744ns (50.500%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.743     3.775    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.125 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     4.126    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     4.364 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     4.364    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.554ns  (logic 0.716ns (46.071%)  route 0.838ns (53.929%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.837     3.868    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.218 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     4.219    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.444 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.444    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.721ns (44.666%)  route 0.893ns (55.334%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y103        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     3.031 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.892     3.923    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.273 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.274    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     4.504 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     4.504    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.736     9.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.919 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     9.920    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.283 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    12.283    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     9.366    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.918 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     9.919    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.282 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    12.282    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y55         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y60         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.730     9.361    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y85         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.913 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     9.914    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.277 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    12.277    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.729     9.360    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.912 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     9.913    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.276 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    12.276    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.406ns (99.754%)  route 0.001ns (0.246%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     3.290 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.290    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y75         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.294 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     3.294    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     2.885    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.077 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.078    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     3.295 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_43/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.590     2.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y77         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_43/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.069 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     3.070    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.295 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.422ns (99.763%)  route 0.001ns (0.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y76         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     3.299 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     3.299    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.415ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     3.300 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.300    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.308 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.308    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.597     2.884    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.076 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     3.077    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.431ns (99.768%)  route 0.001ns (0.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.591     2.878    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y80         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.070 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     3.071    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     3.310 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     3.310    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.531 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.531    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.530 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.530    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.524 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.524    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.523 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.523    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.765%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.425ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     4.559 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.559    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.561 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.561    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  subfragments_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    10.537    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     1.604    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.524ns (27.005%)  route 4.120ns (72.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           4.120     5.644    swervolf/gpio_module/sync_reg[31]_0[15]
    SLICE_X63Y105        FDCE                                         r  swervolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.498    12.052    swervolf/gpio_module/clk_core_BUFG
    SLICE_X63Y105        FDCE                                         r  swervolf/gpio_module/sync_reg[31]/C

Slack:                    inf
  Source:                 i_sw[4]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.493ns (27.491%)  route 3.937ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_sw[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[4]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  i_sw_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.937     5.429    swervolf/gpio_module/sync_reg[31]_0[4]
    SLICE_X78Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.588    12.142    swervolf/gpio_module/clk_core_BUFG
    SLICE_X78Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[20]/C

Slack:                    inf
  Source:                 i_sw[6]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 1.494ns (29.460%)  route 3.578ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_sw[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[6]_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  i_sw_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           3.578     5.072    swervolf/gpio_module/sync_reg[31]_0[6]
    SLICE_X60Y93         FDCE                                         r  swervolf/gpio_module/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.506    12.060    swervolf/gpio_module/clk_core_BUFG
    SLICE_X60Y93         FDCE                                         r  swervolf/gpio_module/sync_reg[22]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.502ns (29.932%)  route 3.516ns (70.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           3.516     5.018    swervolf/gpio_module/sync_reg[31]_0[11]
    SLICE_X57Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.493    12.047    swervolf/gpio_module/clk_core_BUFG
    SLICE_X57Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.523ns (30.833%)  route 3.417ns (69.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           3.417     4.941    swervolf/gpio_module/sync_reg[31]_0[13]
    SLICE_X44Y100        FDCE                                         r  swervolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.503    12.057    swervolf/gpio_module/clk_core_BUFG
    SLICE_X44Y100        FDCE                                         r  swervolf/gpio_module/sync_reg[29]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 1.510ns (30.802%)  route 3.392ns (69.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           3.392     4.902    swervolf/gpio_module/sync_reg[31]_0[14]
    SLICE_X48Y100        FDCE                                         r  swervolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.501    12.055    swervolf/gpio_module/clk_core_BUFG
    SLICE_X48Y100        FDCE                                         r  swervolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.482ns (30.818%)  route 3.327ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_sw[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[10]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_sw_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           3.327     4.809    swervolf/gpio_module/sync_reg[31]_0[10]
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.506    12.060    swervolf/gpio_module/clk_core_BUFG
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[26]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.770ns  (logic 1.477ns (30.965%)  route 3.293ns (69.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_sw[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[3]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_sw_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           3.293     4.770    swervolf/gpio_module/sync_reg[31]_0[3]
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.506    12.060    swervolf/gpio_module/clk_core_BUFG
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[19]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.485ns (31.572%)  route 3.219ns (68.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_sw[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[2]_inst/IO
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_sw_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           3.219     4.704    swervolf/gpio_module/sync_reg[31]_0[2]
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.506    12.060    swervolf/gpio_module/clk_core_BUFG
    SLICE_X61Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[18]/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.490ns (32.367%)  route 3.113ns (67.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           3.113     4.603    swervolf/uart16550_0/regs/i_uart_sync_flops/srx_pad_i
    SLICE_X42Y131        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.492    12.046    swervolf/uart16550_0/regs/i_uart_sync_flops/clk_core_BUFG
    SLICE_X42Y131        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen/locked_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.000ns (0.000%)  route 0.975ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen/PLLE2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.975     0.975    clk_gen/locked
    SLICE_X29Y124        FDRE                                         r  clk_gen/locked_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.822     5.156    clk_gen/clk_core_BUFG
    SLICE_X29Y124        FDRE                                         r  clk_gen/locked_r_reg/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.245ns (20.336%)  route 0.962ns (79.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_sw[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[0]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_sw_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.962     1.207    swervolf/gpio_module/sync_reg[31]_0[0]
    SLICE_X49Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.833     5.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X49Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[16]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.235ns (19.276%)  route 0.982ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           0.982     1.217    swervolf/gpio_module/sync_reg[31]_0[12]
    SLICE_X59Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.833     5.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X59Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.247ns (19.194%)  route 1.042ns (80.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_sw[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[1]_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_sw_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           1.042     1.289    swervolf/gpio_module/sync_reg[31]_0[1]
    SLICE_X54Y101        FDCE                                         r  swervolf/gpio_module/sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.165    swervolf/gpio_module/clk_core_BUFG
    SLICE_X54Y101        FDCE                                         r  swervolf/gpio_module/sync_reg[17]/C

Slack:                    inf
  Source:                 i_accel_miso
                            (input port)
  Destination:            swervolf/spi2/treg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.292ns (20.419%)  route 1.140ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  i_accel_miso (IN)
                         net (fo=0)                   0.000     0.000    i_accel_miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_accel_miso_IBUF_inst/O
                         net (fo=1, routed)           1.140     1.387    swervolf/spi2/wfifo/i_accel_miso_IBUF
    SLICE_X51Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  swervolf/spi2/wfifo/treg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.432    swervolf/spi2/treg0_out[0]
    SLICE_X51Y109        FDRE                                         r  swervolf/spi2/treg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/spi2/clk_core_BUFG
    SLICE_X51Y109        FDRE                                         r  swervolf/spi2/treg_reg[0]/C

Slack:                    inf
  Source:                 i_flash_miso
                            (input port)
  Destination:            swervolf/spi/treg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.302ns (20.929%)  route 1.140ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_flash_miso (IN)
                         net (fo=0)                   0.000     0.000    i_flash_miso
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_flash_miso_IBUF_inst/O
                         net (fo=1, routed)           1.140     1.397    swervolf/spi/wfifo/i_flash_miso_IBUF
    SLICE_X47Y114        LUT3 (Prop_lut3_I2_O)        0.045     1.442 r  swervolf/spi/wfifo/treg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.442    swervolf/spi/treg0_out[0]
    SLICE_X47Y114        FDRE                                         r  swervolf/spi/treg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.827     5.162    swervolf/spi/clk_core_BUFG
    SLICE_X47Y114        FDRE                                         r  swervolf/spi/treg_reg[0]/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.211ns (14.484%)  route 1.244ns (85.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_sw[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[8]_inst/IO
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  i_sw_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           1.244     1.455    swervolf/gpio_module/sync_reg[31]_0[8]
    SLICE_X70Y106        FDCE                                         r  swervolf/gpio_module/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.836     5.170    swervolf/gpio_module/clk_core_BUFG
    SLICE_X70Y106        FDCE                                         r  swervolf/gpio_module/sync_reg[24]/C

Slack:                    inf
  Source:                 i_sw[7]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.275ns (18.930%)  route 1.180ns (81.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_sw[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[7]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_sw_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           1.180     1.455    swervolf/gpio_module/sync_reg[31]_0[7]
    SLICE_X60Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.835     5.169    swervolf/gpio_module/clk_core_BUFG
    SLICE_X60Y96         FDCE                                         r  swervolf/gpio_module/sync_reg[23]/C

Slack:                    inf
  Source:                 i_sw[5]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.265ns (18.040%)  route 1.204ns (81.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_sw[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_sw_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           1.204     1.469    swervolf/gpio_module/sync_reg[31]_0[5]
    SLICE_X52Y103        FDCE                                         r  swervolf/gpio_module/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.829     5.164    swervolf/gpio_module/clk_core_BUFG
    SLICE_X52Y103        FDCE                                         r  swervolf/gpio_module/sync_reg[21]/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.257ns (15.349%)  route 1.420ns (84.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.677    swervolf/uart16550_0/regs/i_uart_sync_flops/srx_pad_i
    SLICE_X42Y131        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/uart16550_0/regs/i_uart_sync_flops/clk_core_BUFG
    SLICE_X42Y131        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.752ns  (logic 1.490ns (54.134%)  route 1.262ns (45.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.262     2.752    ddr2/serial_rx
    SLICE_X89Y127        FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        1.585     8.804    ddr2/user_clk
    SLICE_X89Y127        FDRE                                         r  ddr2/serial_rx_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.257ns (33.495%)  route 0.511ns (66.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           0.511     0.769    ddr2/serial_rx
    SLICE_X89Y127        FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3132, routed)        0.861     3.728    ddr2/user_clk
    SLICE_X89Y127        FDRE                                         r  ddr2/serial_rx_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_12/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  ddr2/ldc/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.929    ddr2/ldc/a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  ddr2/ldc/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.744    ddr2/ldc/a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_11/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  ddr2/ldc/IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.928    ddr2/ldc/a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  ddr2/ldc/IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.743    ddr2/ldc/a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_9/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  ddr2/ldc/IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.923    ddr2/ldc/a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  ddr2/ldc/IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.738    ddr2/ldc/a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 11.303 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_14/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  ddr2/ldc/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.921    ddr2/ldc/a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  ddr2/ldc/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.736    ddr2/ldc/a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.584    11.303    ddr2/ldc/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_10/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  ddr2/ldc/IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.918    ddr2/ldc/a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  ddr2/ldc/IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.733    ddr2/ldc/a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 1.732ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_4/IO
    V7                   IBUF (Prop_ibuf_I_O)         0.917     0.917 r  ddr2/ldc/IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.917    ddr2/ldc/a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.732 r  ddr2/ldc/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     1.732    ddr2/ldc/a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.729ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.914    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.729 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     1.729    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 11.307 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.588    11.307    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.601ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_7/IO
    R5                   IBUF (Prop_ibuf_I_O)         0.358     0.358 r  ddr2/ldc/IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.358    ddr2/ldc/a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.601 r  ddr2/ldc/IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.601    ddr2/ldc/a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 6.239 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_2/IO
    R8                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  ddr2/ldc/IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.361    ddr2/ldc/a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.604 r  ddr2/ldc/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.604    ddr2/ldc/a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     6.239    ddr2/ldc/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_5/IO
    R6                   IBUF (Prop_ibuf_I_O)         0.367     0.367 r  ddr2/ldc/IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.367    ddr2/ldc/a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.610 r  ddr2/ldc/IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.610    ddr2/ldc/a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_13/IO
    T4                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  ddr2/ldc/IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.368    ddr2/ldc/a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  ddr2/ldc/IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.611    ddr2/ldc/a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 6.229 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_15/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  ddr2/ldc/IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.369    ddr2/ldc/a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  ddr2/ldc/IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.612    ddr2/ldc/a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.863     6.229    ddr2/ldc/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_8/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.373     0.373 r  ddr2/ldc/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.373    ddr2/ldc/a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.616 r  ddr2/ldc/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     0.616    ddr2/ldc/a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.618ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.375    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.618 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.618    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.238 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.872     6.238    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.379     0.379 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.379    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.622 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.622    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 1.631ns (57.020%)  route 1.229ns (42.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.229     2.736    ddr2/ldc/rstn_IBUF
    SLICE_X2Y145         LUT1 (Prop_lut1_I0_O)        0.124     2.860 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     2.860    ddr2/ldc/FD_i_1_n_0
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589     5.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.320ns (41.830%)  route 0.444ns (58.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.444     0.719    ddr2/ldc/rstn_IBUF
    SLICE_X2Y145         LUT1 (Prop_lut1_I0_O)        0.045     0.764 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     0.764    ddr2/ldc/FD_i_1_n_0
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  ddr2/ldc/FD/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[15]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X2Y125         FDRE                                         r  tap/dmi_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.607     2.607    tap/dmi_capture
    SLICE_X4Y123         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.982     3.713    tap/dmi[31]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575     3.125    tap/dmi_tck
    SLICE_X3Y125         FDRE                                         r  tap/dmi_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.864     0.864    tap/dmi_tdi
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.648    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.048ns (4.198%)  route 1.095ns (95.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           1.005     1.005    tap/dmi_shift
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.048     1.053 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.091     1.143    tap/dmi_0
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.648    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.048ns (4.198%)  route 1.095ns (95.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           1.005     1.005    tap/dmi_shift
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.048     1.053 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.091     1.143    tap/dmi_0
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.648    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.048ns (4.198%)  route 1.095ns (95.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           1.005     1.005    tap/dmi_shift
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.048     1.053 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.091     1.143    tap/dmi_0
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.648    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.938     0.938    tap/dmi_sel
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.983 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.191     1.173    tap/dmi[6]_i_1_n_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.938     0.938    tap/dmi_sel
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.983 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.191     1.173    tap/dmi[6]_i_1_n_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.938     0.938    tap/dmi_sel
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.983 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.191     1.173    tap/dmi[6]_i_1_n_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.938     0.938    tap/dmi_sel
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.983 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.191     1.173    tap/dmi[6]_i_1_n_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.048ns (3.973%)  route 1.160ns (96.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           1.005     1.005    tap/dmi_shift
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.048     1.053 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.156     1.208    tap/dmi_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.048ns (3.973%)  route 1.160ns (96.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           1.005     1.005    tap/dmi_shift
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.048     1.053 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.156     1.208    tap/dmi_0
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.647    tap/dmi_tck
    SLICE_X4Y124         FDSE                                         r  tap/dmi_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 0.152ns (3.154%)  route 4.667ns (96.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.851     4.819    tap/dtmcs_r1
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 0.152ns (3.154%)  route 4.667ns (96.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.851     4.819    tap/dtmcs_r1
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 0.152ns (3.154%)  route 4.667ns (96.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.851     4.819    tap/dtmcs_r1
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 0.152ns (3.154%)  route 4.667ns (96.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.851     4.819    tap/dtmcs_r1
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 0.152ns (3.154%)  route 4.667ns (96.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.851     4.819    tap/dtmcs_r1
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_r_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 0.152ns (3.352%)  route 4.383ns (96.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.567     4.535    tap/dtmcs_r1
    SLICE_X73Y85         FDRE                                         r  tap/dtmcs_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.587     3.129    tap/dtmcs_tck
    SLICE_X73Y85         FDRE                                         r  tap/dtmcs_r_reg[21]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.152ns (3.587%)  route 4.086ns (96.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.270     4.238    tap/dtmcs_r1
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588     3.130    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.152ns (3.587%)  route 4.086ns (96.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.270     4.238    tap/dtmcs_r1
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588     3.130    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.152ns (3.587%)  route 4.086ns (96.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.270     4.238    tap/dtmcs_r1
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588     3.130    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[20]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.152ns (3.587%)  route 4.086ns (96.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           2.816     2.816    tap/dtmcs_sel
    SLICE_X78Y80         LUT2 (Prop_lut2_I1_O)        0.152     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.270     4.238    tap/dtmcs_r1
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588     3.130    tap/dtmcs_tck
    SLICE_X77Y84         FDRE                                         r  tap/dtmcs_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.250%)  route 0.812ns (94.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.812     0.812    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.857 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     0.857    tap/dtmcs[26]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.049ns (5.690%)  route 0.812ns (94.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.812     0.812    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.049     0.861 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     0.861    tap/dtmcs[27]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.000ns (0.000%)  route 0.879ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           0.879     0.879    tap/dtmcs_tdi
    SLICE_X79Y80         FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X79Y80         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.042ns (4.642%)  route 0.863ns (95.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.863     0.863    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.042     0.905 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     0.905    tap/dtmcs[29]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.045ns (4.957%)  route 0.863ns (95.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.863     0.863    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.908 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     0.908    tap/dtmcs[28]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.045ns (4.877%)  route 0.878ns (95.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.878     0.878    tap/dtmcs_capture
    SLICE_X77Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.923 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.923    tap/dtmcs[6]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.051ns (5.492%)  route 0.878ns (94.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.878     0.878    tap/dtmcs_capture
    SLICE_X77Y78         LUT3 (Prop_lut3_I1_O)        0.051     0.929 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.929    tap/dtmcs[7]_i_1_n_0
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X77Y78         FDRE                                         r  tap/dtmcs_reg[7]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.044ns (4.507%)  route 0.932ns (95.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.932     0.932    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.044     0.976 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     0.976    tap/dtmcs[25]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.045ns (4.605%)  route 0.932ns (95.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.932     0.932    tap/dtmcs_capture
    SLICE_X72Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.977 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     0.977    tap/dtmcs[24]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.042ns (4.274%)  route 0.941ns (95.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.941     0.941    tap/dtmcs_capture
    SLICE_X77Y82         LUT3 (Prop_lut3_I1_O)        0.042     0.983 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     0.983    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X77Y82         FDRE                                         r  tap/dtmcs_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.124ns (9.414%)  route 1.193ns (90.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           1.193     1.193    tap/idcode_capture
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124     1.317 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.317    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.917     0.917    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.045ns (12.109%)  route 0.327ns (87.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           0.327     0.327    tap/idcode_sel
    SLICE_X28Y80         LUT3 (Prop_lut3_I1_O)        0.045     0.372 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.485     0.485    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





