============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  12:33:55 am
  Module:                 Top_PipelinedCipher
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      1  1.6    23    44      44    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    R     BUFx6f_ASAP7_75t_L           4  5.7    12    18      62    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                   -       A->Y    R     BUFx6f_ASAP7_75t_L          13 14.2    22    21      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt11/Y      -       A->Y    R     BUFx4f_ASAP7_75t_L           5  4.4    12    19     101    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt6/Y       -       A->Y    R     BUFx3_ASAP7_75t_L            4  3.6    13    17     119    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt5/Y       -       A->Y    F     INVx1_ASAP7_75t_L            2  1.7    13    10     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt4/Y       -       A->Y    R     INVx1_ASAP7_75t_L            2  1.8    17    12     140    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt3/Y       -       A->Y    F     INVx1_ASAP7_75t_L            2  1.6    14    10     151    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18104/Y      -       B1->Y   R     AOI322xp5_ASAP7_75t_L        1  0.9    39    25     175    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18039/Y      -       B->Y    F     OAI211xp5_ASAP7_75t_L        1  1.8    42    24     199    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g17989/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  0.9    21    13     212    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g71/Y         -       C->Y    F     OAI211xp5_ASAP7_75t_L        1  1.4    33    18     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g70/Y         -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    18    12     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      17                  
     Required Time:=     243                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19506/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  9.5    18    24     108    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19512/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           4  5.2    12    21     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19511/Y      -       B->Y    R     NAND2x2_ASAP7_75t_L          5  5.6    28    16     145    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18231/Y      -       A->Y    F     INVx4_ASAP7_75t_L            7  6.6    16    12     156    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g30/Y         -       B->Y    R     NAND2x1p5_ASAP7_75t_L        2  1.8    16    11     168    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g29/Y         -       A->Y    F     INVx1_ASAP7_75t_L            1  1.0    10     8     176    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g28/Y         -       B->Y    R     A2O1A1Ixp33_ASAP7_75t_L      1  0.9    23    14     189    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g62/Y         -       C->Y    R     AND5x1_ASAP7_75t_L           1  1.0    17    33     222    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g17967/Y      -       C->Y    R     AND3x1_ASAP7_75t_L           1  1.0    14    20     243    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[1]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     243    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19506/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  9.5    18    24     108    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19468/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.1    12    20     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/fopt18979/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            5  3.7    11    18     146    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18288/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         3  2.2    35    17     163    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18151/Y      -       B2->Y   R     OA22x2_ASAP7_75t_L           1  1.0    10    20     184    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g18005/Y      -       A->Y    R     AND3x1_ASAP7_75t_L           1  1.9    20    23     207    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g17984/Y      -       A->Y    F     NAND4xp75_ASAP7_75t_L        1  1.9    32    14     221    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g19464/Y      -       B->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    28    19     240    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[0]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      17                  
     Required Time:=     243                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  8.0    16    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     126    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18256/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           6  4.9    18    23     150    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18228/Y      -       A->Y    R     INVx1_ASAP7_75t_L            3  2.3    22    15     165    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18055/Y      -       B1->Y   F     OAI221xp5_ASAP7_75t_L        1  1.3    31    19     184    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18044/Y      -       B->Y    R     AOI211x1_ASAP7_75t_L         1  1.0    26    16     199    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g89/Y         -       A->Y    R     AND3x1_ASAP7_75t_L           1  1.4    16    24     224    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g88/Y         -       A->Y    F     NAND2x1_ASAP7_75t_L          1  1.4    15     9     233    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g86/Y         -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    15    10     243    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     243    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.4    13    20     104    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18462/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  4.8    11    19     122    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/fopt18668/Y   -       A->Y    R     INVx4_ASAP7_75t_L            3  3.9    11     8     130    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18424/Y      -       A->Y    F     NOR2x1p5_ASAP7_75t_L         4  3.0    18    12     142    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18203/Y      -       B1->Y   R     AOI33xp33_ASAP7_75t_L        1  0.9    38    23     165    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18060/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    30    20     185    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18009/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  1.7    54    33     218    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17977/Y      -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.7    21    11     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17968/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    12     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g19035/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10  8.3    16    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/fopt19181/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            4  2.7    10    18     124    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18241/Y      -       B->Y    R     NAND3xp33_ASAP7_75t_L        3  2.3    35    18     143    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18136/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_L         1  1.0    22    16     158    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18077/Y      -       B->Y    R     AOI21xp5_ASAP7_75t_L         1  0.9    22    16     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18000/Y      -       B->Y    F     OAI211xp5_ASAP7_75t_L        1  1.0    27    16     190    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17994/Y      -       B->Y    R     AOI21xp5_ASAP7_75t_L         1  0.9    24    17     208    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g65/Y         -       B->Y    F     OAI211xp5_ASAP7_75t_L        1  1.7    37    21     229    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g64/Y         -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    18    14     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18356/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    22     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18250/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    20     148    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18223/Y      -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    12     9     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18166/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_L         2  2.0    36    16     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18048/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  0.9    39    27     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g81/Y         -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.9    30    20     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g76/Y         -       D->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    27    20     240    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18356/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    22     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18250/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    20     148    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18223/Y      -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    12     9     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18166/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_L         2  2.0    36    16     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18048/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  0.9    39    27     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g81/Y         -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.9    30    20     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g76/Y         -       D->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    27    20     240    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/data_out_reg[77]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/data_out_reg[77]/CLK     -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/data_out_reg[77]/QN      -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      3  3.0    34    50      50    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18708/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7    12     9      59    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18707/Y   -       A->Y    R     INVx1_ASAP7_75t_L            3  3.4    28    17      76    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18706/Y   -       A->Y    R     BUFx2_ASAP7_75t_L            4  3.0    15    22      98    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18705/Y   -       A->Y    R     BUFx3_ASAP7_75t_L            2  2.3    10    16     114    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18704/Y   -       A->Y    R     BUFx6f_ASAP7_75t_L           9  7.2    13    16     131    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18703/Y   -       A->Y    F     INVx2_ASAP7_75t_L            4  3.8    14    10     141    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18702/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  3.2    15    11     152    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18701/Y   -       A->Y    F     INVx1_ASAP7_75t_L            2  2.3    17    12     164    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18700/Y   -       A->Y    R     INVx2_ASAP7_75t_L            2  2.3    13    10     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/fopt18699/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7     8     7     180    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g19364/Y      -       A1->Y   R     A2O1A1Ixp33_ASAP7_75t_L      1  0.9    23    14     194    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g40/Y         -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    17     211    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g39/Y         -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    34    18     229    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g38/Y         -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    19    14     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/data_out_reg[69]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/data_out_reg[69]/CLK     -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/data_out_reg[69]/QN      -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      3  3.0    34    50      50    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18708/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7    12     9      59    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18707/Y   -       A->Y    R     INVx1_ASAP7_75t_L            3  3.4    28    17      76    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18706/Y   -       A->Y    R     BUFx2_ASAP7_75t_L            4  3.0    15    22      98    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18705/Y   -       A->Y    R     BUFx3_ASAP7_75t_L            2  2.3    10    16     114    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18704/Y   -       A->Y    R     BUFx6f_ASAP7_75t_L           9  7.2    13    16     131    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18703/Y   -       A->Y    F     INVx2_ASAP7_75t_L            4  3.8    14    10     141    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18702/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  3.2    15    11     152    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18701/Y   -       A->Y    F     INVx1_ASAP7_75t_L            2  2.3    17    12     164    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18700/Y   -       A->Y    R     INVx2_ASAP7_75t_L            2  2.3    13    10     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/fopt18699/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7     8     7     180    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g19364/Y      -       A1->Y   R     A2O1A1Ixp33_ASAP7_75t_L      1  0.9    23    14     194    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g40/Y         -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    17     211    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g39/Y         -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    34    18     229    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g38/Y         -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    19    14     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18356/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    22     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18250/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           4  3.0    13    20     148    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18223/Y      -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    12     9     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18166/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_L         2  2.0    36    16     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18048/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  0.9    39    27     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g81/Y         -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.9    30    20     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g76/Y         -       D->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    27    20     240    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/data_out_reg[53]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/data_out_reg[53]/CLK     -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/data_out_reg[53]/QN      -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      3  3.0    34    50      50    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18708/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7    12     9      59    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18707/Y   -       A->Y    R     INVx1_ASAP7_75t_L            3  3.4    28    17      76    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18706/Y   -       A->Y    R     BUFx2_ASAP7_75t_L            4  3.0    15    22      98    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18705/Y   -       A->Y    R     BUFx3_ASAP7_75t_L            2  2.3    10    16     114    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18704/Y   -       A->Y    R     BUFx6f_ASAP7_75t_L           9  7.2    13    16     131    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18703/Y   -       A->Y    F     INVx2_ASAP7_75t_L            4  3.8    14    10     141    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18702/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  3.2    15    11     152    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18701/Y   -       A->Y    F     INVx1_ASAP7_75t_L            2  2.3    17    12     164    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18700/Y   -       A->Y    R     INVx2_ASAP7_75t_L            2  2.3    13    10     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/fopt18699/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7     8     7     180    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g19388/Y      -       A1->Y   R     A2O1A1Ixp33_ASAP7_75t_L      1  0.9    23    14     194    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g40/Y         -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    17     211    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g39/Y         -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    34    18     229    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g38/Y         -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    19    14     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18947/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10  8.7    17    23     107    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18956/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.8    13    21     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18784/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           6  4.9    18    23     151    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18787/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           8  7.2    15    22     173    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18791/Y      -       A2->Y   R     AOI22xp5_ASAP7_75t_L         2  2.7    47    26     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18010/Y      -       B->Y    R     OA21x2_ASAP7_75t_L           1  1.4    11    22     222    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g17990/Y      -       A->Y    F     NAND2x1_ASAP7_75t_L          1  1.8    17    10     231    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g17968/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    11     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.3    13    21     104    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/fopt10/Y      -       A->Y    R     INVxp67_ASAP7_75t_L          2  1.7    22    14     118    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/fopt9/Y       -       A->Y    R     BUFx3_ASAP7_75t_L            6  4.6    16    21     139    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/fopt8/Y       -       A->Y    F     INVx1_ASAP7_75t_L            2  1.7    14    10     150    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/fopt7/Y       -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    12     9     159    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18162/Y      -       B1->Y   R     OA33x2_ASAP7_75t_L           1  0.9    10    21     180    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g18039/Y      -       C->Y    F     OAI211xp5_ASAP7_75t_L        1  0.9    27    14     193    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g17989/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.7    47    28     221    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g73/Y         -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.4    19    10     232    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/g72/Y         -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    19    10     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      17                  
     Required Time:=     243                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g19233/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.2    18    24     107    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g19207/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  8.0    16    23     130    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/fopt19209/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            3  3.4    11    19     149    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18154/Y      -       A2->Y   R     AOI33xp33_ASAP7_75t_L        1  0.9    38    22     172    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18053/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    20     192    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g17989/Y      -       B->Y    R     NOR3xp33_ASAP7_75t_L         1  1.7    47    29     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18941/Y      -       A->Y    F     NAND3x1_ASAP7_75t_L          1  1.4    20    12     232    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18939/Y      -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    15    11     243    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     243    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/data_out_reg[34]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/data_out_reg[34]/CLK     -       -       R     (arrival)                 10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/data_out_reg[34]/QN      -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L       3  3.4    35    52      52    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18605/Y      -       A->Y    R     INVx3_ASAP7_75t_L             4  8.7    30    21      73    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18604/Y      -       A->Y    F     CKINVDCx6p67_ASAP7_75t_L     26 19.8    26    18      91    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18801/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           18 14.4    25    30     120    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18815/Y      -       B->Y    F     AND2x4_ASAP7_75t_L            3  2.7     9    20     140    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18782/Y      -       B->Y    R     NAND2xp33_ASAP7_75t_L         1  0.9    27    15     155    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18096/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L        1  0.9    30    19     174    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g18018/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L        1  0.9    38    26     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g71/Y         -       B->Y    R     AND2x2_ASAP7_75t_L            1  1.4    11    22     222    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g69/Y         -       A->Y    F     NAND2x1_ASAP7_75t_L           1  1.7    13     9     231    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/g66/Y         -       B->Y    R     NOR3x1_ASAP7_75t_L            1  1.0    19    11     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L       1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.4    13    20     104    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18462/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  4.8    11    19     122    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/fopt18668/Y   -       A->Y    R     INVx4_ASAP7_75t_L            3  3.9    11     8     130    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18424/Y      -       A->Y    F     NOR2x1p5_ASAP7_75t_L         4  3.0    18    12     142    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18203/Y      -       B1->Y   R     AOI33xp33_ASAP7_75t_L        1  0.9    38    23     165    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18060/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    30    20     185    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18009/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  1.7    54    33     218    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g17977/Y      -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.7    21    11     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g17968/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    12     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (F) ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       8                  
     Required Time:=     252                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      1  1.6    23    44      44    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    R     BUFx6f_ASAP7_75t_L           4  5.7    12    18      62    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    R     BUFx6f_ASAP7_75t_L          12 13.2    20    20      82    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18463/Y      -       B->Y    R     AND2x4_ASAP7_75t_L          11  8.8    21    24     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19170/Y      -       B->Y    R     AND2x4_ASAP7_75t_L           5  6.3    16    22     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19116/Y      -       B->Y    R     AND2x4_ASAP7_75t_L           3  3.0    10    18     146    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19244/Y      -       A->Y    F     NAND3xp33_ASAP7_75t_L        2  1.5    33    16     162    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19122/Y      -       B->Y    F     OA211x2_ASAP7_75t_L          1  1.9    16    38     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g92/Y         -       B->Y    R     NAND4xp75_ASAP7_75t_L        1  1.2    19    11     211    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g90/Y         -       A->Y    F     NOR2xp67_ASAP7_75t_L         1  1.0    17    14     225    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g17983/Y      -       B->Y    R     OAI21xp5_ASAP7_75t_L         1  1.8    33    14     239    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g17961/Y      -       A->Y    F     NOR3x1_ASAP7_75t_L           1  1.0    22    13     252    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D -       -       F     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     252    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19215/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.2    18    24     107    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19217/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  8.2    16    23     130    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19226/Y      -       A->Y    R     INVx4_ASAP7_75t_L            6  4.3    13    10     139    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18293/Y      -       A->Y    R     OR2x2_ASAP7_75t_L            4  3.7    18    22     161    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18094/Y      -       A1->Y   R     OA332x1_ASAP7_75t_L          1  0.9    15    27     188    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g84/Y         -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  0.9    40    19     207    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g32/Y         -       A->Y    F     OR2x2_ASAP7_75t_L            1  1.7    11    24     231    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g30/Y         -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    18    11     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[6]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g19215/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.2    18    24     107    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18434/Y      -       A->Y    F     AND2x4_ASAP7_75t_L           6  4.9    12    22     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18386/Y      -       A->Y    R     INVx1_ASAP7_75t_L            4  3.2    26    16     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18212/Y      -       B1->Y   R     OA22x2_ASAP7_75t_L           1  1.0     9    20     164    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18063/Y      -       C1->Y   R     OA331x1_ASAP7_75t_L          1  1.0    14    25     189    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18804/Y      -       A->Y    R     AND3x1_ASAP7_75t_L           1  1.4    16    22     211    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g79/Y         -       B->Y    F     NAND2x1_ASAP7_75t_L          1  1.9    16    11     222    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g47/Y         -       C->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    27    18     240    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.9    14    21     104    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g19336/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  5.4    12    20     124    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/fopt19338/Y   -       A->Y    R     INVx4_ASAP7_75t_L            2  3.3    10     8     131    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/fopt19337/Y   -       A->Y    F     INVx2_ASAP7_75t_L            4  3.6    13     9     140    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/fopt18831/Y   -       A->Y    R     INVx1_ASAP7_75t_L            2  2.3    20    13     154    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18773/Y      -       A2->Y   R     OA332x1_ASAP7_75t_L          1  0.9    15    28     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g19269/Y      -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    33    19     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g19267/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    22    14     214    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g19266/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    16     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g38/Y         -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    20    12     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18836/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.1    18    24     107    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18362/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  8.1    16    23     130    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/fopt18826/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            3  3.4    11    19     149    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18154/Y      -       A2->Y   R     AOI33xp33_ASAP7_75t_L        1  0.9    39    22     172    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18053/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  1.7    43    26     198    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g17989/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  0.9    21    14     212    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g17973/Y      -       B->Y    F     OAI211xp5_ASAP7_75t_L        1  1.4    32    19     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g17965/Y      -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    18    12     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt4/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 14.2    18    21      84    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g19203/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12  9.4    18    24     108    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18360/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           6  5.6    13    21     128    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/fopt18736/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            5  3.7    11    18     147    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18288/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         3  2.4    33    18     165    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g18014/Y      -       A2->Y   F     OAI211xp5_ASAP7_75t_L        1  1.0    29    18     183    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g19039/Y      -       B->Y    R     AOI21xp5_ASAP7_75t_L         1  0.9    24    18     200    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g19046/Y      -       B->Y    F     NAND5xp2_ASAP7_75t_L         1  1.4    51    27     228    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/g19045/Y      -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    21    14     242    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt10/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.5    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/fopt18916/Y   -       A->Y    F     BUFx4f_ASAP7_75t_L           5  5.6    12    20     103    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18461/Y      -       A->Y    F     AND2x4_ASAP7_75t_L           7  6.3    14    21     124    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/fopt18681/Y   -       A->Y    R     INVx1_ASAP7_75t_L            4  3.0    25    16     140    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18204/Y      -       A2->Y   F     OAI32xp33_ASAP7_75t_L        1  0.9    28    17     158    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18118/Y      -       C->Y    R     AOI221xp5_ASAP7_75t_L        1  0.9    35    23     180    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18051/Y      -       C->Y    F     OAI211xp5_ASAP7_75t_L        1  1.7    37    21     201    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g17993/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.7    27    17     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g17983/Y      -       B->Y    F     OAI21x1_ASAP7_75t_L          1  1.8    19    14     231    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g19092/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    18    11     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt10/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.5    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18360/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           6  5.0    12    20     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/fopt18738/Y   -       A->Y    R     INVx2_ASAP7_75t_L            3  2.9    14    10     136    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/fopt18737/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.6     8     6     143    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18244/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         3  2.1    30    16     159    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18175/Y      -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  0.9    24    18     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18017/Y      -       B->Y    R     AOI311xp33_ASAP7_75t_L       1  0.9    37    23     199    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g17976/Y      -       B->Y    F     NAND5xp2_ASAP7_75t_L         1  1.4    54    29     229    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g17966/Y      -       A->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    19    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt10/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.5    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g19063/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    14    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18259/Y      -       B->Y    R     NAND2x2_ASAP7_75t_L          5  5.8    28    17     145    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18231/Y      -       A->Y    F     INVx4_ASAP7_75t_L            7  5.5    15    11     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18193/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           3  3.8    16    22     178    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18943/Y      -       B->Y    R     NAND2x1p5_ASAP7_75t_L        4  3.4    25    14     192    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18950/Y      -       A->Y    F     INVxp67_ASAP7_75t_L          1  0.9    14    11     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18948/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         1  1.7    29    16     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18945/Y      -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.7    20    11     229    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g18944/Y      -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    20    13     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/data_out_reg[117]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      20                  
     Required Time:=     240                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/data_out_reg[117]/CLK     -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/data_out_reg[117]/QN      -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      3  3.0    34    50      50    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/fopt18708/Y   -       A->Y    F     INVx2_ASAP7_75t_L            2  1.7    12     9      59    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18519/Y      -       B->Y    F     AND2x2_ASAP7_75t_L          17 13.1    42    35      94    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18770/Y      -       A->Y    R     INVx1_ASAP7_75t_L            8  6.0    52    35     129    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18281/Y      -       C->Y    F     NOR4xp25_ASAP7_75t_L         2  1.6    30    22     151    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18127/Y      -       C->Y    R     AOI221xp5_ASAP7_75t_L        1  0.9    35    23     174    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g132/Y        -       B->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    20     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g130/Y        -       A->Y    F     NAND4xp25_ASAP7_75t_L        1  1.9    50    24     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g127/Y        -       C->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    30    21     240    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[6]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     240    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.4    13    20     104    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18462/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           4  6.2    14    20     124    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/fopt19088/Y   -       A->Y    R     INVx3_ASAP7_75t_L            1  1.9     9     7     131    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18424/Y      -       A->Y    F     NOR2x1p5_ASAP7_75t_L         4  3.0    18    11     142    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18203/Y      -       B1->Y   R     AOI33xp33_ASAP7_75t_L        1  0.9    38    23     165    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18060/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    30    20     185    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18009/Y      -       C->Y    R     AOI321xp33_ASAP7_75t_L       1  1.7    55    33     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g17977/Y      -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.7    21    11     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g17968/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    12     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.4    13    20     104    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18461/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           3  3.9    16    22     125    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/fopt18763/Y   -       A->Y    F     BUFx6f_ASAP7_75t_L           5  4.3     9    17     142    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/fopt18932/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  3.0    13     9     151    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g61/Y         -       A1->Y   F     OAI32xp33_ASAP7_75t_L        1  1.3    35    18     169    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g60/Y         -       C->Y    R     AOI221x1_ASAP7_75t_L         1  0.9    25    17     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g212/Y        -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.7    25    16     202    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g211/Y        -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.7    26    15     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g45/Y         -       B->Y    F     OAI21x1_ASAP7_75t_L          1  1.8    19    14     231    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g63/Y         -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    19    11     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18360/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12 10.2    19    24     130    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18321/Y      -       A->Y    R     INVx3_ASAP7_75t_L            2  1.5     9     7     138    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18292/Y      -       B->Y    R     OR2x2_ASAP7_75t_L            5  4.5    21    22     159    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18263/Y      -       A->Y    F     INVx2_ASAP7_75t_L            1  1.0     8     6     165    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g19159/Y      -       A2->Y   R     AOI22xp5_ASAP7_75t_L         1  0.8    22    13     178    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18024/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    23     201    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g17978/Y      -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  1.7    60    27     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g17968/Y      -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g19244/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g19246/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           6  4.7    18    23     150    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g27/Y         -       B->Y    F     AND2x2_ASAP7_75t_L           5  3.7    16    23     173    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g26/Y         -       A2->Y   R     AOI22xp5_ASAP7_75t_L         1  0.9    28    15     187    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g11/Y         -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    17     205    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18828/Y      -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  1.1    45    20     225    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18827/Y      -       B->Y    R     NOR2xp67_ASAP7_75t_L         1  1.0    24    16     241    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     241    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g19179/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           8  7.3    15    22     105    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g19191/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12  9.7    19    23     128    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18800/Y      -       A->Y    R     INVx3_ASAP7_75t_L            2  1.5     9     7     136    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18292/Y      -       B->Y    R     OR2x2_ASAP7_75t_L            5  3.9    19    20     156    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18263/Y      -       A->Y    F     INVx1_ASAP7_75t_L            1  1.0    11     8     165    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g19063/Y      -       A2->Y   R     AOI22xp5_ASAP7_75t_L         1  0.8    22    13     178    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18024/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    10    23     201    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g17978/Y      -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  1.7    60    27     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g17968/Y      -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g19200/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10 10.3    20    24     108    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/fopt18874/Y   -       A->Y    F     BUFx4f_ASAP7_75t_L           7  5.7    13    21     128    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18416/Y      -       A->Y    F     AND2x2_ASAP7_75t_L           3  2.3    12    20     148    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18117/Y      -       B->Y    R     A2O1A1Ixp33_ASAP7_75t_L      1  0.9    25    14     163    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g72/Y         -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  0.9    17    12     174    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g71/Y         -       C->Y    R     AOI221xp5_ASAP7_75t_L        1  0.9    35    21     195    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g79/Y         -       B->Y    R     AND2x2_ASAP7_75t_L           1  1.9    13    22     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g78/Y         -       A->Y    F     NAND4xp75_ASAP7_75t_L        1  1.2    24    11     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18879/Y      -       A->Y    R     NOR2xp67_ASAP7_75t_L         1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/data_out_reg[90]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/data_out_reg[90]/CLK      -       -       R     (arrival)                 10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/data_out_reg[90]/QN       -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L       3  3.4    35    52      52    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18605/Y      -       A->Y    R     INVx3_ASAP7_75t_L             4 10.5    34    24      75    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18604/Y      -       A->Y    F     CKINVDCx9p33_ASAP7_75t_L     26 20.3    23    16      91    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18518/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           18 14.7    26    29     120    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18342/Y      -       B->Y    F     AND2x2_ASAP7_75t_L            3  2.8    13    23     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18304/Y      -       A->Y    R     INVx2_ASAP7_75t_L             3  2.4    12     9     153    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18212/Y      -       B2->Y   R     OA22x2_ASAP7_75t_L            1  1.0     9    18     171    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18063/Y      -       C1->Y   R     OA331x1_ASAP7_75t_L           1  1.0    15    25     196    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18792/Y      -       A->Y    R     AND3x1_ASAP7_75t_L            1  1.7    19    23     219    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18791/Y      -       A->Y    F     NAND3x1_ASAP7_75t_L           1  1.7    20    10     229    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18790/Y      -       C->Y    R     NOR3x1_ASAP7_75t_L            1  1.0    20    13     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L       1    -     -     0     242    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      17                  
     Required Time:=     243                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19287/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12  9.9    19    24     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19289/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           4  3.0     9    19     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19294/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           7  5.0    19    22     148    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19296/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         2  1.8    26    18     166    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19298/Y      -       A->Y    F     INVx1_ASAP7_75t_L            1  1.0    12     9     175    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g19297/Y      -       A2->Y   R     OAI21xp5_ASAP7_75t_L         1  0.9    19    13     188    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g17991/Y      -       D->Y    R     AND5x1_ASAP7_75t_L           1  1.4    20    34     223    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g53/Y         -       B->Y    F     NAND2x1_ASAP7_75t_L          1  1.4    18    10     232    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g52/Y         -       B->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    15    10     243    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[1]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     243    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/fopt19062/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.9    14    21     104    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18462/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  4.3    11    19     123    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/fopt18674/Y   -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.3    12    18     142    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/fopt18672/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  3.0    14    10     152    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18158/Y      -       B3->Y   F     OAI33xp33_ASAP7_75t_L        1  0.9    29    19     170    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18043/Y      -       B->Y    R     AOI311xp33_ASAP7_75t_L       1  1.9    56    33     204    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g130/Y        -       B->Y    F     NAND4xp75_ASAP7_75t_L        1  1.9    31    19     222    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g127/Y        -       A->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    30    17     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[6]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18870/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18872/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12 10.1    19    24     131    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18874/Y      -       A->Y    R     INVx3_ASAP7_75t_L            2  1.5     9     7     138    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18292/Y      -       B->Y    R     OR2x2_ASAP7_75t_L            5  4.3    20    21     159    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18263/Y      -       A->Y    F     INVx2_ASAP7_75t_L            1  1.0     8     6     165    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18152/Y      -       A2->Y   R     AOI22xp5_ASAP7_75t_L         1  0.8    22    13     178    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18024/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    23     201    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g17978/Y      -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  1.7    60    27     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g17968/Y      -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18870/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     128    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  4.4    11    18     146    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18944/Y      -       A->Y    R     INVx3_ASAP7_75t_L            4  2.9    10     8     154    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g74/Y         -       B1->Y   F     OAI32xp33_ASAP7_75t_L        1  0.8    24    15     169    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g72/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_L         1  0.9    27    18     188    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18991/Y      -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    17     205    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18990/Y      -       A->Y    F     NAND5xp2_ASAP7_75t_L         1  1.1    44    20     225    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18989/Y      -       B->Y    R     NOR2xp67_ASAP7_75t_L         1  1.0    24    16     241    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     241    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  4.5    13    21     104    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18462/Y      -       A->Y    F     AND2x4_ASAP7_75t_L           3  4.8    12    20     124    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/fopt18668/Y   -       A->Y    R     INVx4_ASAP7_75t_L            3  3.9    11     8     132    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18424/Y      -       A->Y    F     NOR2x1p5_ASAP7_75t_L         4  3.0    16    12     143    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18371/Y      -       A->Y    R     INVxp67_ASAP7_75t_L          1  1.0    16    12     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18110/Y      -       A1->Y   F     OAI22xp5_ASAP7_75t_L         1  0.9    22    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18028/Y      -       C->Y    R     AOI221xp5_ASAP7_75t_L        1  0.9    34    22     189    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g130/Y        -       B->Y    F     NAND4xp25_ASAP7_75t_L        1  1.9    51    29     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g27/Y         -       C->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    30    21     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[6]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19215/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.6    19    24     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19217/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.0    16    23     130    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19227/Y      -       A->Y    R     INVx1_ASAP7_75t_L            6  4.5    36    22     152    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18092/Y      -       C2->Y   F     OAI332xp33_ASAP7_75t_L       1  0.9    36    25     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18795/Y      -       B->Y    R     AOI311xp33_ASAP7_75t_L       1  1.9    56    34     211    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19279/Y      -       C->Y    F     NAND4xp75_ASAP7_75t_L        1  1.7    30    18     229    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19308/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    13     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19293/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10  8.2    16    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g19305/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18840/Y      -       B->Y    R     NAND2x1p5_ASAP7_75t_L        2  3.0    22    13     140    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/fopt18961/Y   -       A->Y    F     INVx3_ASAP7_75t_L            5  3.9    13    10     150    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18188/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         2  1.8    26    16     166    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18061/Y      -       B->Y    F     O2A1O1Ixp33_ASAP7_75t_L      1  0.9    22    14     180    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18020/Y      -       C->Y    R     AOI211xp5_ASAP7_75t_L        1  1.0    37    21     201    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18003/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.9    32    18     219    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g17962/Y      -       D->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    31    20     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[0]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19215/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.6    19    24     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19217/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          12  9.8    18    24     132    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19227/Y      -       A->Y    R     INVx1_ASAP7_75t_L            6  4.5    37    22     154    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18165/Y      -       A2->Y   F     OAI32xp33_ASAP7_75t_L        2  2.0    43    27     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g155/Y        -       C->Y    R     AOI311xp33_ASAP7_75t_L       1  0.9    40    28     209    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g152/Y        -       C->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    36    20     229    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g151/Y        -       C->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    18    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18823/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9/Y          -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     128    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18840/Y      -       B->Y    R     NAND2x1p5_ASAP7_75t_L        2  3.0    19    13     141    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/fopt18961/Y   -       A->Y    F     INVx3_ASAP7_75t_L            5  4.4    13    10     151    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18188/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_L         2  1.8    27    16     167    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18172/Y      -       A->Y    F     INVx1_ASAP7_75t_L            1  1.0    13     9     176    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g267/Y        -       A1->Y   R     OAI21xp5_ASAP7_75t_L         1  1.7    30    18     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g264/Y        -       A->Y    F     NAND3x1_ASAP7_75t_L          1  1.4    18    10     204    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g262/Y        -       B->Y    R     NOR2x1_ASAP7_75t_L           1  0.9    14    10     214    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g261/Y        -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.4    31    17     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g260/Y        -       A->Y    R     NOR2x1_ASAP7_75t_L           1  1.0    18    12     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[1]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt8/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          13 13.6    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19215/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           9  9.6    19    24     107    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19132/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           7  7.8    16    23     130    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g19137/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           5  3.9    16    23     153    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18229/Y      -       A->Y    R     INVx1_ASAP7_75t_L            3  2.3    21    14     167    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18196/Y      -       C->Y    F     O2A1O1Ixp5_ASAP7_75t_L       1  0.9    24    12     179    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18081/Y      -       C->Y    R     AOI221xp5_ASAP7_75t_L        1  1.7    50    30     208    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g17972/Y      -       C->Y    F     NAND3x1_ASAP7_75t_L          1  1.9    21    12     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g17962/Y      -       C->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    31    19     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[0]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  6.0    16    22     105    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18462/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           4  5.3    13    20     125    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt18668/Y   -       A->Y    R     INVx5_ASAP7_75t_L            8  7.7    15    11     136    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18327/Y      -       A->Y    F     NOR2xp67_ASAP7_75t_L         2  1.6    21    15     151    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18091/Y      -       C2->Y   R     AOI322xp5_ASAP7_75t_L        1  0.9    39    24     176    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g129/Y        -       A->Y    R     AND2x2_ASAP7_75t_L           1  0.9     9    18     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g125/Y        -       A->Y    F     NAND4xp25_ASAP7_75t_L        1  1.9    51    24     218    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g124/Y        -       B->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    32    21     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[6]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g19296/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10 10.5    20    24     108    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18361/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          10  9.1    18    24     132    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt18780/Y   -       A->Y    R     INVx3_ASAP7_75t_L            3  2.2    11     8     140    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18293/Y      -       B->Y    R     OR2x2_ASAP7_75t_L            4  3.9    19    21     161    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18264/Y      -       A->Y    F     INVx2_ASAP7_75t_L            3  2.2    11     8     170    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18144/Y      -       B2->Y   R     AOI22xp5_ASAP7_75t_L         1  1.0    26    14     184    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18007/Y      -       C->Y    R     AND4x1_ASAP7_75t_L           1  1.9    21    30     214    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g78/Y         -       C->Y    F     NAND4xp75_ASAP7_75t_L        1  1.2    24    14     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18879/Y      -       A->Y    R     NOR2xp67_ASAP7_75t_L         1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/data_out_reg[60]/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/data_out_reg[60]/CLK     -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/data_out_reg[60]/QN      -       CLK->QN R     DFFASRHQNx1_ASAP7_75t_L      2  1.8    25    45      45    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt20/Y      -       A->Y    F     INVx1_ASAP7_75t_L            3  3.5    25    18      62    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt18666/Y   -       A->Y    R     INVx2_ASAP7_75t_L            4  4.7    23    17      79    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt18665/Y   -       A->Y    R     BUFx6f_ASAP7_75t_L          13 12.1    19    22     101    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/fopt18664/Y   -       A->Y    R     BUFx4f_ASAP7_75t_L          14 11.3    25    25     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g19120/Y      -       A->Y    R     OR2x2_ASAP7_75t_L            2  1.7    11    21     146    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18377/Y      -       A->Y    F     INVx1_ASAP7_75t_L            5  3.8    24    15     162    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18137/Y      -       B1->Y   F     AO332x1_ASAP7_75t_L          1  1.0    15    33     195    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18785/Y      -       B->Y    R     AOI21xp5_ASAP7_75t_L         1  0.9    21    14     209    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g1/Y          -       B->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    37    20     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18790/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    20    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[2]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19258/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g179/Y        -       B->Y    F     AND2x4_ASAP7_75t_L           7  5.1    12    19     146    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19246/Y      -       B->Y    F     AND2x2_ASAP7_75t_L           7  5.2    20    24     170    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19269/Y      -       B1->Y   F     AO32x1_ASAP7_75t_L           1  1.4    15    29     199    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19268/Y      -       A->Y    R     NOR2x1_ASAP7_75t_L           1  0.9    18    10     209    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19267/Y      -       A->Y    F     NAND3xp33_ASAP7_75t_L        1  1.7    36    20     228    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g17968/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    21    14     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[5]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      21                  
     Required Time:=     239                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.7    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19258/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  6.0    13    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19260/Y      -       B->Y    R     NAND2x1p5_ASAP7_75t_L        5  5.6    32    18     146    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g19266/Y      -       A->Y    F     INVx4_ASAP7_75t_L            7  5.5    16    11     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g30/Y         -       B->Y    R     NAND2x1_ASAP7_75t_L          2  1.8    21    14     170    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18061/Y      -       B->Y    F     O2A1O1Ixp33_ASAP7_75t_L      1  1.4    27    16     187    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18020/Y      -       C->Y    R     AOI211x1_ASAP7_75t_L         1  1.0    26    16     202    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18003/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.9    32    17     219    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18821/Y      -       D->Y    R     NOR4xp75_ASAP7_75t_L         1  1.0    31    20     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[0]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (0 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      18                  
     Required Time:=     242                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt9/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt10/Y                 -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.5    18    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/fopt11/Y      -       A->Y    F     BUFx3_ASAP7_75t_L            5  5.2    14    21     105    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g18461/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.2    10    18     122    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/fopt18683/Y   -       A->Y    F     BUFx4f_ASAP7_75t_L           3  2.8     8    16     138    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/fopt18681/Y   -       A->Y    R     INVx2_ASAP7_75t_L            3  2.2    10     8     146    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g18204/Y      -       A2->Y   F     OAI32xp33_ASAP7_75t_L        1  1.3    35    18     164    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g18118/Y      -       C->Y    R     AOI221x1_ASAP7_75t_L         1  0.9    25    17     180    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g18051/Y      -       C->Y    F     OAI211xp5_ASAP7_75t_L        1  1.7    37    20     200    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g17993/Y      -       B->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    22    14     214    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    28    16     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g18902/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    19    12     242    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

