# WW13课程小结

05.18

http://101.6.161.107:8888/

## 计算机视觉 Computer Vision

### 计算机视觉概要

+ 计算机视觉：计算机代替人眼
+ 任务：分类、定位、检测（前两者）、分割
+ 视觉对象检测技术
  + R-CNN
  + YOLO（You Only Look Once）
  + SSD
+ 图像分割（segmentation）场景解析与标记
  + 常用于自动驾驶
  + Mask R-CNN
  + TensorMask

+ 精确率 Precision
+ 召回率 Recall
+ 平均精确率均值 mAP Mean Average Precision

#### 人类视觉系统 Human Vision

+ 预处理：视杆细胞（明暗）；视锥细胞（色彩）
+ V4V1IT区域

#### 自动驾驶

辅助驾驶ADAS

+ 三个神经网络 Pathnet MapNet PilotNet

> For example, our [**LaneNet DNN**](https://developer.nvidia.com/drive/drive-networks?nvid=bl-int-t7-84127) is trained to predict lane lines, while our [**PathNet DNN**](https://developer.nvidia.com/drive/drive-networks?nvid=bl-int-t7-84128) is trained to predict edges that define drivable paths regardless of the presence or absence of lane lines. And our **PilotNet DNN** is trained to predict driving center paths based on trajectories driven by human drivers.

#### 计算机视觉识别指标

+ 精确率（precision）：正例中被分对的比例（召回率）
+ 特效度（sensitive）：所有负例中被分对的比例
+ 错误率（error rate）对于给定的测试数据集，分类器错误分类的样本数与总样本数之比

| 实际\预测 | 正   | 负   |
| --------- | ---- | ---- |
| 正        | TP   | FN   |
| 负        | FP   | TN   |

+ 平均精确度均值mAP，综合Precision和Recall考虑
  $$
  AP=\frac{1}{11}\sum_{r\in\{0,0.1,\dots,1\}}\max_{\tilde r:\tilde r\geq r} p(\tilde r)
  $$

**视觉对象检测的方法**

+ IOU（重叠联合比）

#### DeepLearning 对象检测

+ R-CNN, Fast R-CNN, ...
+ Fast R-CNN 每个类都训练一个支撑向量机（SVM）
  + 端到端的联合训练
  + 不需要在预先存储特征
  + 使用外部算法（选择性搜索）
+ Faster R-CNN
  + 无SVM和SS算法

#### YOLO算法

+ 分类问题化简为回归问题
+ 预处理，分为S$\times$ S网格
+ 每个网格负责预测B个边界框
+ 计算置信度，Confidence=Pr(Object)$\times$ IOU$_\text{pred}^\text{truth}$ 
+ 存在问题：漏检 ，准确性不如Faster R-CNN

#### SSD对象的检测 Single Shot Multibox Detector

基于前向传播CNN，产生一系列固定大小的边界框

#### 语义分割

### TensorFlow对象检测

TensorFlow Hub



### TensorFlow2总结



```verilog
module mat_keyboard(
    input clk,
    input V1,V2,V3,V4,
    output H1,H2,H3,H4,
    output reg [3:0] key,
    output reg keypress
);
    reg [3:0] stage;
    reg [3:0] next;
    reg [3:0] sign;
    assign {H1,H2,H3,H4}= stage;
    
    localparam [3:0]
    	num_0=4'b0000,num_1=4'b0001,num_2=4'b0010,num_3=4'b0011,
    	num_4=4'b0100,num_5=4'b0101,num_6=4'b0110,num_7=4'b0111,
    	num_8=4'b1000,num_9=4'b1001,num_A=4'b1010,num_B=4'b1011,
    	num_C=4'b1100,num_D=4'b1101,num_E=4'b1110,num_F=4'b1111;
    
    localparam S0=4'b0001,S1=4'b0010,S2=4'b0100,S3=4'b1000,SN=4'b0000;
    
    initial begin
        sign<=4'b0000;
        stage<=S0;
        next<=S1;
        keypress<=0;
        key<=4'b0000;
    end
    
```

```verilog
// matrix keyboard
// Quartus II Verilog Template
// 4-Hstate Moore Hstate machine

// A Moore machine's outputs are dependent only on the current Hstate.
// The output is written only when the Hstate changes.  (Hstate
// transitions are synchronous.)

module mat_keyboard
(
    input clk,
    input V1,V2,V3,V4,
    output H1,H2,H3,H4,
    output reg [3:0] key,
    output reg key_pressed
);

    reg [3:0] Hstate;
  //  reg [3:0] next;
    reg [3:0] Vpressed;
 
    
    localparam [3:0]
    	NUM_0=4'b0000,NUM_1=4'b0001,NUM_2=4'b0010,NUM_3=4'b0011,
    	NUM_4=4'b0100,NUM_5=4'b0101,NUM_6=4'b0110,NUM_7=4'b0111,
    	NUM_8=4'b1000,NUM_9=4'b1001,NUM_A=4'b1010,NUM_B=4'b1011,
    	NUM_C=4'b1100,NUM_D=4'b1101,NUM_E=4'b1110,NUM_F=4'b1111;
    
    localparam S1=4'b1000,S2=4'b0100,S3=4'b0010,S4=4'b0001,S0=4'b0000;
    
    initial begin
        Vpressed <= 4'b0000;
        Hstate <= S1;
        key_pressed <= 0;
        key <= NUM_0;
    end

	// output
	assign {H1,H2,H3,H4}= Hstate;
	
	// 检测V1,V2,V3,V4
	always @ (posedge clk ) begin
		//转换Hstate
		case (Hstate)
			S1:
				Hstate = S2;
			S2:
				Hstate = S3;
			S3:
				Hstate = S4;
			S4:
				Hstate = S1;
			default:
				Hstate = S1;
		endcase
		Vpressed = 4'b1111;
		case (Hstate)
			S1:
				case({V1,V2,V3,V4})
					S1: key <= NUM_1;
					S2: key <= NUM_5;
					S3: key <= NUM_9;
					S4: key <= NUM_C;
					S0: Vpressed[3] <= 0; 
					default: Vpressed[3] <= 0;
				endcase
			S2:
				case({V1,V2,V3,V4})
					S1: key <= NUM_2;
					S2: key <= NUM_6;
					S3: key <= NUM_0;
					S4: key <= NUM_D;
					S0: Vpressed[2] <= 0; 
					default: Vpressed[2] <= 0;
				endcase
			S3:
				case({V1,V2,V3,V4})
					S1: key <= NUM_3;
					S2: key <= NUM_7;
					S3: key <= NUM_A;
					S4: key <= NUM_E;
					S0: Vpressed[1] <= 0; 
					default: Vpressed[1] <= 0;
				endcase
			S4:
				case({V1,V2,V3,V4})
					S1: key <= NUM_4;
					S2: key <= NUM_8;
					S3: key <= NUM_B;
					S4: key <= NUM_F;
					S0: Vpressed[0] <= 0; 
					default: Vpressed[0] <= 0;
				endcase
			default:  begin Hstate <= S1; Vpressed[0] <= 0; end
		endcase
	end
	
	always @(posedge clk)
	begin
		if(Vpressed == 4'b0000) key_pressed <= 0;
		else key_pressed <= 1;
	end

endmodule

```

