# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/dffe.v 
# -- Compiling module mydffe
# 
# Top level modules:
# 	mydffe
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:19:08 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/controlCircuit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:08 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/controlCircuit.v 
# -- Compiling module controlCircuit
# 
# Top level modules:
# 	controlCircuit
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/decodeInstruction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/decodeInstruction.v 
# -- Compiling module decodeInstruction
# 
# Top level modules:
# 	decodeInstruction
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/signExtension.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/signExtension.v 
# -- Compiling module signExtension
# 
# Top level modules:
# 	signExtension
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux_32bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux_32bits.v 
# -- Compiling module mux_32bits
# 
# Top level modules:
# 	mux_32bits
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux_5bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/mux_5bits.v 
# -- Compiling module mux_5bits
# 
# Top level modules:
# 	mux_5bits
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/frequency_divider_by4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/frequency_divider_by4.v 
# -- Compiling module frequency_divider_by4
# 
# Top level modules:
# 	frequency_divider_by4
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint4\ -\ processor {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Nov 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 23:19:09 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 23:19:09 on Nov 01,2023
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.frequency_divider_by4
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.mydffe
# Loading work.alu
# Loading work.decodeInstruction
# Loading work.controlCircuit
# Loading work.signExtension
# Loading work.mux_32bits
# Loading work.mux
# Loading work.mux_5bits
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daenerys  Hostname: YUYUBAOBAO  ProcessID: 27640
#           Attempting to use alternate WLF file "./wlftfdgb5n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfdgb5n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v(33)
#    Time: 4050 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v line 33
add wave -position insertpoint  \
sim:/skeleton_tb/s1/my_regfile/registers
add wave -position insertpoint  \
sim:/skeleton_tb/s1/my_dmem/address
restart
run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v(33)
#    Time: 4050 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint4 - processor/skeleton_tb.v line 33
