// Seed: 3794370911
`define pp_4 0
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  type_9(
      id_1, 1
  ); type_10(
      1, 1'h0
  );
  assign id_2 = id_3 % (id_3);
  logic id_4;
  logic id_5;
endmodule
