[2025-09-17 11:01:51] START suite=qualcomm_srv trace=srv480_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv480_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2625369 heartbeat IPC: 3.809 cumulative IPC: 3.809 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5065136 heartbeat IPC: 4.099 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5065136 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5065136 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13753869 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22505429 heartbeat IPC: 1.143 cumulative IPC: 1.147 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31254303 heartbeat IPC: 1.143 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39924831 heartbeat IPC: 1.153 cumulative IPC: 1.147 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 48574190 heartbeat IPC: 1.156 cumulative IPC: 1.149 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 57163784 heartbeat IPC: 1.164 cumulative IPC: 1.152 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv480_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 65802051 heartbeat IPC: 1.158 cumulative IPC: 1.153 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 74374433 heartbeat IPC: 1.167 cumulative IPC: 1.154 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 83046192 heartbeat IPC: 1.153 cumulative IPC: 1.154 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86597747 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 43 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86597747 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv480_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 100000002 cycles: 86597747
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.61 Average ROB Occupancy at Mispredict: 29.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1433
BRANCH_INDIRECT: 0.3624
BRANCH_CONDITIONAL: 11.64
BRANCH_DIRECT_CALL: 0.5066
BRANCH_INDIRECT_CALL: 0.5182
BRANCH_RETURN: 0.4343


====Backend Stall Breakdown====
ROB_STALL: 43916
LQ_STALL: 0
SQ_STALL: 296553


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 80.48
REPLAY_LOAD: 25.88
NON_REPLAY_LOAD: 6.0747943

== Total ==
ADDR_TRANS: 2012
REPLAY_LOAD: 1294
NON_REPLAY_LOAD: 40610

== Counts ==
ADDR_TRANS: 25
REPLAY_LOAD: 50
NON_REPLAY_LOAD: 6685

cpu0->cpu0_STLB TOTAL        ACCESS:    2059239 HIT:    2045116 MISS:      14123 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2059239 HIT:    2045116 MISS:      14123 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 72.05 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9665686 HIT:    8636359 MISS:    1029327 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7887176 HIT:    6968223 MISS:     918953 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597277 HIT:     517018 MISS:      80259 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1157853 HIT:    1138593 MISS:      19260 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23380 HIT:      12525 MISS:      10855 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15143605 HIT:    7598966 MISS:    7544639 MSHR_MERGE:    1836044
cpu0->cpu0_L1I LOAD         ACCESS:   15143605 HIT:    7598966 MISS:    7544639 MSHR_MERGE:    1836044
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29784314 HIT:   25273887 MISS:    4510427 MSHR_MERGE:    1711149
cpu0->cpu0_L1D LOAD         ACCESS:   16576367 HIT:   13908932 MISS:    2667435 MSHR_MERGE:     488816
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13179514 HIT:   11360049 MISS:    1819465 MSHR_MERGE:    1222186
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28433 HIT:       4906 MISS:      23527 MSHR_MERGE:        147
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12433427 HIT:   10317298 MISS:    2116129 MSHR_MERGE:    1066773
cpu0->cpu0_ITLB LOAD         ACCESS:   12433427 HIT:   10317298 MISS:    2116129 MSHR_MERGE:    1066773
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.312 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28365911 HIT:   27012871 MISS:    1353040 MSHR_MERGE:     343157
cpu0->cpu0_DTLB LOAD         ACCESS:   28365911 HIT:   27012871 MISS:    1353040 MSHR_MERGE:     343157
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.664 cycles
cpu0->LLC TOTAL        ACCESS:    1211491 HIT:    1192591 MISS:      18900 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     918953 HIT:     904867 MISS:      14086 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      80257 HIT:      77656 MISS:       2601 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     201426 HIT:     201386 MISS:         40 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10855 HIT:       8682 MISS:       2173 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:      18851
  AVG DBUS CONGESTED CYCLE: 3.073
Channel 0 WQ ROW_BUFFER_HIT:         23
  ROW_BUFFER_MISS:       1085
  FULL:          0
Channel 0 REFRESHES ISSUED:       7216

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       497518       551608        94996         1649
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           75         2168         1211          146
  STLB miss resolved @ L2C                0         1776         2522         1205          107
  STLB miss resolved @ LLC                0          960         1299         3946          568
  STLB miss resolved @ MEM                0            1          482         1822          928

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188815        55531      1378202       160155           46
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1246          532           11
  STLB miss resolved @ L2C                0         1162         8432         1444            1
  STLB miss resolved @ LLC                0          333         2905         1060           13
  STLB miss resolved @ MEM                0            0           58           87           22
[2025-09-17 11:14:34] END   suite=qualcomm_srv trace=srv480_ap (rc=0)
