xrun(64): 20.09-s010: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s010: Started on Mar 18, 2022 at 20:16:48 PKT
xrun
	shallow_object_copy.sv
Recompiling... reason: file './shallow_object_copy.sv' is newer than expected.
	expected: Fri Mar 18 20:13:01 2022
	actual:   Fri Mar 18 20:16:45 2022
file: shallow_object_copy.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x4fa7a1ff>
			streams:   9, words:  4444
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                     1       1
		Registers:                   8      10
		Initial blocks:              1       1
		SV Class declarations:       1       1
		SV Class specializations:    1       1
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
Animal: 'gumpy' age=1
Animal: 'gumpy' age=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	20.09-s010: Exiting on Mar 18, 2022 at 20:16:49 PKT  (total: 00:00:01)
