// Seed: 1888113489
module module_0 ();
  assign id_1 = ~1'h0;
  wire id_2;
  always id_1 <= -1;
  assign module_2.id_5 = 0;
  assign module_1.id_2 = 0;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output wor  id_1,
    input  wire id_2,
    id_5,
    input  wire id_3
);
  wire id_6, id_7;
  nor primCall (id_0, id_2, id_3, id_5, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  bit id_2, id_3;
  initial id_2 <= id_1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  supply1 id_4 = -1;
  tri1 id_5;
  wire id_6;
  wire id_7;
  parameter id_8 = id_2 ? id_7 & id_5 : -1;
  wire id_9, id_10;
endmodule
