Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon Oct 31 17:18:16 2016
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BD_wrapper_timing_summary_routed.rpt -rpx BD_wrapper_timing_summary_routed.rpx
| Design       : BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.349        0.000                      0                33227        0.021        0.000                      0                33227        3.000        0.000                       0                 11359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                 ------------       ----------      --------------
BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
SYSCLK_P                                              {0.000 5.000}      10.000          100.000         
  clk_out1_BD_clk_wiz_0                               {0.000 10.000}     20.000          50.000          
  clkfbout_BD_clk_wiz_0                               {0.000 5.000}      10.000          100.000         
clk_fpga_0                                            {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          8.768        0.000                      0                  853        0.075        0.000                      0                  853       15.686        0.000                       0                   990  
BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.499        0.000                      0                  101        0.299        0.000                      0                  101       16.166        0.000                       0                    93  
SYSCLK_P                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_BD_clk_wiz_0                                     1.349        0.000                      0                31391        0.021        0.000                      0                31391        8.750        0.000                       0                 10272  
  clkfbout_BD_clk_wiz_0                                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_BD_clk_wiz_0  clk_out1_BD_clk_wiz_0       10.920        0.000                      0                  882        1.152        0.000                      0                  882  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack        8.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        7.883ns  (logic 0.729ns (9.248%)  route 7.154ns (90.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.855 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          6.404    28.408    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.146    28.554 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    28.554    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.538    36.855    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.410    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)        0.092    37.322    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.322    
                         arrival time                         -28.554    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        7.541ns  (logic 0.707ns (9.376%)  route 6.834ns (90.624%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.855 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          6.084    28.088    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.212 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    28.212    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.538    36.855    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.410    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)        0.079    37.309    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -28.212    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.968ns  (logic 0.735ns (10.548%)  route 6.233ns (89.452%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 36.781 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.149    27.153    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.152    27.305 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.334    27.639    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X44Y74         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.464    36.781    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y74         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.310    37.091    
                         clock uncertainty           -0.035    37.056    
    SLICE_X44Y74         FDCE (Setup_fdce_C_D)       -0.283    36.773    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                  9.134    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        7.157ns  (logic 0.707ns (9.879%)  route 6.450ns (90.121%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.855 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.700    27.704    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y89         LUT4 (Prop_lut4_I0_O)        0.124    27.828 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    27.828    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.538    36.855    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.410    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)        0.081    37.311    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                         -27.828    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        7.150ns  (logic 0.700ns (9.791%)  route 6.450ns (90.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.855 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.700    27.704    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.117    27.821 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    27.821    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.538    36.855    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.410    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)        0.118    37.348    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.348    
                         arrival time                         -27.821    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.528ns  (logic 0.733ns (11.229%)  route 5.795ns (88.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 36.809 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          4.443    26.447    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.150    26.597 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.601    27.198    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X45Y44         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.491    36.809    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y44         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.296    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)       -0.269    36.800    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -27.198    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.967ns  (logic 0.707ns (10.147%)  route 6.260ns (89.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.857 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.510    27.514    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.124    27.638 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    27.638    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X60Y88         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.540    36.857    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y88         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.410    37.267    
                         clock uncertainty           -0.035    37.232    
    SLICE_X60Y88         FDCE (Setup_fdce_C_D)        0.031    37.263    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                         -27.638    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.642ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.949ns  (logic 0.707ns (10.175%)  route 6.242ns (89.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.857 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.491    27.495    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124    27.619 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    27.619    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X61Y88         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.540    36.857    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y88         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.410    37.267    
                         clock uncertainty           -0.035    37.232    
    SLICE_X61Y88         FDCE (Setup_fdce_C_D)        0.029    37.261    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.261    
                         arrival time                         -27.619    
  -------------------------------------------------------------------
                         slack                                  9.642    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.758ns  (logic 0.707ns (10.461%)  route 6.051ns (89.539%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 36.781 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.301    27.305    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.124    27.429 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    27.429    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X47Y75         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.464    36.781    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y75         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.310    37.091    
                         clock uncertainty           -0.035    37.056    
    SLICE_X47Y75         FDCE (Setup_fdce_C_D)        0.029    37.085    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -27.429    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.668ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.745ns  (logic 0.707ns (10.481%)  route 6.038ns (89.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 36.781 - 33.333 ) 
    Source Clock Delay      (SCD):    4.004ns = ( 20.671 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.724    20.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X80Y53         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.459    21.130 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=48, routed)          5.288    27.292    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124    27.416 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    27.416    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X47Y74         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         1.464    36.781    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y74         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.310    37.091    
                         clock uncertainty           -0.035    37.056    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)        0.029    37.085    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -27.416    
  -------------------------------------------------------------------
                         slack                                  9.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.763%)  route 0.265ns (65.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.639     1.658    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y106        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.799 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.265     2.064    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[12]
    SLICE_X53Y106        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.908     2.052    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y106        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                         clock pessimism             -0.134     1.919    
    SLICE_X53Y106        FDCE (Hold_fdce_C_D)         0.070     1.989    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.580     1.599    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X65Y58         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.740 r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.115     1.855    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.849     1.993    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.359     1.634    
    SLICE_X62Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.751    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.580     1.599    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X65Y58         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.740 r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.115     1.855    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.849     1.993    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.359     1.634    
    SLICE_X62Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.749    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.214%)  route 0.311ns (68.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.556     1.575    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X49Y91         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.311     2.027    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X54Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.845     1.989    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y89         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.130     1.859    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.052     1.911    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.580     1.599    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X63Y58         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.727 r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.786    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.849     1.993    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X62Y58         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.381     1.612    
    SLICE_X62Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.667    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.580     1.599    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X63Y58         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.796    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X63Y58         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.849     1.993    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X63Y58         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.394     1.599    
    SLICE_X63Y58         FDPE (Hold_fdpe_C_D)         0.075     1.674    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.639     1.658    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y105        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.141     1.799 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.323     2.122    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[23]
    SLICE_X54Y107        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.932     2.076    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y107        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.134     1.943    
    SLICE_X54Y107        FDCE (Hold_fdce_C_D)         0.053     1.996    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.573     1.592    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y31         FDCE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.733 r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/Q
                         net (fo=11, routed)          0.089     1.822    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sel0[0]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.867    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_87_out
    SLICE_X54Y31         FDCE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.839     1.983    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y31         FDCE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.378     1.605    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121     1.726    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.609     1.628    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y41         FDCE                                         r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.113     1.882    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[28]
    SLICE_X93Y41         FDCE                                         r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.879     2.023    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y41         FDCE                                         r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.358     1.665    
    SLICE_X93Y41         FDCE (Hold_fdce_C_D)         0.070     1.735    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.580     1.599    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X64Y58         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.118     1.858    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X63Y58         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=989, routed)         0.849     1.993    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X63Y58         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.359     1.634    
    SLICE_X63Y58         FDCE (Hold_fdce_C_D)         0.071     1.705    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X77Y33   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X84Y20   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X69Y31   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X88Y23   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X91Y22   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X91Y22   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X88Y18   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X90Y19   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X91Y23   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y31   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y31   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y31   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y31   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y32   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y16   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y16   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y25   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y33   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y33   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y58   BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y58   BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y58   BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y87   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y88   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.499ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.585ns  (logic 0.588ns (8.929%)  route 5.997ns (91.071%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 35.831 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.815    21.631    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.124    21.755 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=7, routed)           2.289    24.044    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X61Y87         LUT3 (Prop_lut3_I1_O)        0.124    24.168 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.893    26.062    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.498    35.831    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.063    35.894    
                         clock uncertainty           -0.035    35.859    
    SLICE_X41Y100        FDCE (Setup_fdce_C_CE)      -0.298    35.561    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.561    
                         arrival time                         -26.062    
  -------------------------------------------------------------------
                         slack                                  9.499    

Slack (MET) :             9.553ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.096ns  (logic 0.940ns (18.446%)  route 4.156ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 34.396 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.550    24.573    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y79         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.063    34.396    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y79         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.063    34.459    
                         clock uncertainty           -0.035    34.424    
    SLICE_X60Y79         FDCE (Setup_fdce_C_CE)      -0.298    34.126    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                         -24.573    
  -------------------------------------------------------------------
                         slack                                  9.553    

Slack (MET) :             9.553ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.096ns  (logic 0.940ns (18.446%)  route 4.156ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 34.396 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.550    24.573    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y79         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.063    34.396    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y79         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.063    34.459    
                         clock uncertainty           -0.035    34.424    
    SLICE_X60Y79         FDCE (Setup_fdce_C_CE)      -0.298    34.126    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                         -24.573    
  -------------------------------------------------------------------
                         slack                                  9.553    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.215ns  (logic 0.940ns (18.024%)  route 4.275ns (81.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 34.533 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.670    24.692    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y78         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.200    34.533    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y78         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.063    34.596    
                         clock uncertainty           -0.035    34.561    
    SLICE_X60Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.263    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.263    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.215ns  (logic 0.940ns (18.024%)  route 4.275ns (81.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 34.533 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.670    24.692    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y78         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.200    34.533    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y78         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.063    34.596    
                         clock uncertainty           -0.035    34.561    
    SLICE_X60Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.263    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.263    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.668ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.286ns  (logic 0.588ns (9.355%)  route 5.698ns (90.645%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 35.701 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.815    21.631    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.124    21.755 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=7, routed)           2.289    24.044    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X61Y87         LUT3 (Prop_lut3_I1_O)        0.124    24.168 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.594    25.762    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y98         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.368    35.701    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y98         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.063    35.764    
                         clock uncertainty           -0.035    35.728    
    SLICE_X40Y98         FDCE (Setup_fdce_C_CE)      -0.298    35.430    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.430    
                         arrival time                         -25.762    
  -------------------------------------------------------------------
                         slack                                  9.668    

Slack (MET) :             9.781ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.605ns  (logic 0.940ns (14.232%)  route 5.665ns (85.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.327    21.144    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.150    21.294 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=3, routed)           0.826    22.120    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.326    22.446 f  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           1.998    24.444    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.124    24.568 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.513    26.081    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X43Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.800    36.133    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.063    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X43Y100        FDCE (Setup_fdce_C_CE)      -0.298    35.862    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.862    
                         arrival time                         -26.081    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.781ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.605ns  (logic 0.940ns (14.232%)  route 5.665ns (85.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.327    21.144    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.150    21.294 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=3, routed)           0.826    22.120    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.326    22.446 f  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           1.998    24.444    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.124    24.568 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.513    26.081    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X43Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.800    36.133    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y100        FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.063    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X43Y100        FDCE (Setup_fdce_C_CE)      -0.298    35.862    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.862    
                         arrival time                         -26.081    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.207ns  (logic 0.940ns (18.053%)  route 4.267ns (81.947%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 34.819 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.661    24.683    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y77         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.486    34.819    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y77         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.063    34.882    
                         clock uncertainty           -0.035    34.847    
    SLICE_X60Y77         FDCE (Setup_fdce_C_CE)      -0.298    34.549    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.549    
                         arrival time                         -24.683    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.115ns  (logic 0.940ns (18.377%)  route 4.175ns (81.623%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 34.787 - 33.333 ) 
    Source Clock Delay      (SCD):    2.810ns = ( 19.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          2.810    19.477    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X78Y49         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.340    19.817 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=58, routed)          1.256    21.073    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.150    21.223 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=3, routed)           0.824    22.047    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.326    22.373 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=2, routed)           1.525    23.898    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    24.022 r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.570    24.592    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y77         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.454    34.787    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y77         FDCE                                         r  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.063    34.850    
                         clock uncertainty           -0.035    34.815    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.295    34.520    BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.520    
                         arrival time                         -24.592    
  -------------------------------------------------------------------
                         slack                                  9.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.157ns (44.367%)  route 0.197ns (55.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.115     1.115    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X64Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.112     1.227 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=7, routed)           0.197     1.424    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.469 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.469    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_77
    SLICE_X64Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.260     1.260    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X64Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.145     1.115    
    SLICE_X64Y53         FDCE (Hold_fdce_C_D)         0.055     1.170    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.157ns (40.439%)  route 0.231ns (59.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.195     1.195    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X81Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.112     1.307 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.538    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X81Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.583 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_75
    SLICE_X81Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.334     1.334    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X81Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.139     1.195    
    SLICE_X81Y55         FDCE (Hold_fdce_C_D)         0.056     1.251    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.545ns  (logic 0.157ns (28.790%)  route 0.388ns (71.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 17.826 - 16.667 ) 
    Source Clock Delay      (SCD):    0.831ns = ( 17.497 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.831    17.497    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y56         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.112    17.609 f  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.132    17.741    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X67Y55         LUT5 (Prop_lut5_I2_O)        0.045    17.786 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.256    18.043    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.160    17.826    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.082    17.744    
    SLICE_X66Y54         FDCE (Hold_fdce_C_CE)       -0.073    17.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.671    
                         arrival time                          18.043    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.545ns  (logic 0.157ns (28.790%)  route 0.388ns (71.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 17.826 - 16.667 ) 
    Source Clock Delay      (SCD):    0.831ns = ( 17.497 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.831    17.497    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y56         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.112    17.609 f  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.132    17.741    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X67Y55         LUT5 (Prop_lut5_I2_O)        0.045    17.786 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.256    18.043    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.160    17.826    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.082    17.744    
    SLICE_X66Y54         FDCE (Hold_fdce_C_CE)       -0.073    17.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.671    
                         arrival time                          18.043    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.545ns  (logic 0.157ns (28.790%)  route 0.388ns (71.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 17.826 - 16.667 ) 
    Source Clock Delay      (SCD):    0.831ns = ( 17.497 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.831    17.497    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y56         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.112    17.609 f  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.132    17.741    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X67Y55         LUT5 (Prop_lut5_I2_O)        0.045    17.786 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.256    18.043    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.160    17.826    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.082    17.744    
    SLICE_X66Y54         FDCE (Hold_fdce_C_CE)       -0.073    17.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.671    
                         arrival time                          18.043    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.545ns  (logic 0.157ns (28.790%)  route 0.388ns (71.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 17.826 - 16.667 ) 
    Source Clock Delay      (SCD):    0.831ns = ( 17.497 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.831    17.497    BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y56         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.112    17.609 f  BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.132    17.741    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X67Y55         LUT5 (Prop_lut5_I2_O)        0.045    17.786 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.256    18.043    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.160    17.826    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X66Y54         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.082    17.744    
    SLICE_X66Y54         FDCE (Hold_fdce_C_CE)       -0.073    17.671    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.671    
                         arrival time                          18.043    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.011%)  route 0.349ns (68.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.955ns = ( 17.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.955    17.622    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.112    17.734 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=22, routed)          0.248    17.982    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I3_O)        0.045    18.027 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[5]_i_1/O
                         net (fo=6, routed)           0.101    18.128    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_46_out
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.260    17.927    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.102    17.825    
    SLICE_X65Y53         FDCE (Hold_fdce_C_CE)       -0.075    17.750    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.750    
                         arrival time                          18.128    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.011%)  route 0.349ns (68.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.955ns = ( 17.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.955    17.622    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.112    17.734 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=22, routed)          0.248    17.982    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I3_O)        0.045    18.027 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[5]_i_1/O
                         net (fo=6, routed)           0.101    18.128    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_46_out
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.260    17.927    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.102    17.825    
    SLICE_X65Y53         FDCE (Hold_fdce_C_CE)       -0.075    17.750    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.750    
                         arrival time                          18.128    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.011%)  route 0.349ns (68.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.955ns = ( 17.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.955    17.622    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.112    17.734 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=22, routed)          0.248    17.982    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I3_O)        0.045    18.027 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[5]_i_1/O
                         net (fo=6, routed)           0.101    18.128    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_46_out
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.260    17.927    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.102    17.825    
    SLICE_X65Y53         FDCE (Hold_fdce_C_CE)       -0.075    17.750    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.750    
                         arrival time                          18.128    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.011%)  route 0.349ns (68.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.955ns = ( 17.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          0.955    17.622    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y55         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.112    17.734 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=22, routed)          0.248    17.982    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I3_O)        0.045    18.027 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[5]_i_1/O
                         net (fo=6, routed)           0.101    18.128    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_46_out
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=93, routed)          1.260    17.927    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y53         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.102    17.825    
    SLICE_X65Y53         FDCE (Hold_fdce_C_CE)       -0.075    17.750    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.750    
                         arrival time                          18.128    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y34  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y34  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X89Y32  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X83Y29  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X90Y29  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X90Y29  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y27  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y32  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X90Y30  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y31  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X86Y34  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X86Y34  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y27  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y27  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X27Y35  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X67Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X67Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X67Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X89Y32  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X88Y32  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X90Y30  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X88Y31  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y37  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y37  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y54  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BD_clk_wiz_0
  To Clock:  clk_out1_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 4.378ns (23.506%)  route 14.247ns (76.494%))
  Logic Levels:           24  (LUT2=2 LUT3=3 LUT4=7 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 17.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.650    10.858    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[32]_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.982 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0/O
                         net (fo=5, routed)           0.600    11.583    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.150    11.733 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19/O
                         net (fo=1, routed)           0.436    12.169    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.326    12.495 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11/O
                         net (fo=4, routed)           0.454    12.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.073 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7/O
                         net (fo=2, routed)           0.502    13.576    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.700 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15/O
                         net (fo=3, routed)           0.519    14.219    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15_n_0
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.343 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4/O
                         net (fo=5, routed)           0.578    14.921    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4_n_0
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_10/O
                         net (fo=2, routed)           0.683    15.728    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_10_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.852 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_5__0/O
                         net (fo=2, routed)           0.599    16.451    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_5__0_n_0
    SLICE_X30Y53         LUT4 (Prop_lut4_I1_O)        0.124    16.575 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_4/O
                         net (fo=1, routed)           0.436    17.011    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_4_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I2_O)        0.124    17.135 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_1/O
                         net (fo=1, routed)           0.000    17.135    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_77
    SLICE_X30Y53         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.525    17.911    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X30Y53         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/C
                         clock pessimism              0.575    18.487    
                         clock uncertainty           -0.084    18.403    
    SLICE_X30Y53         FDSE (Setup_fdse_C_D)        0.081    18.484    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.409ns  (logic 4.574ns (24.847%)  route 13.835ns (75.153%))
  Logic Levels:           24  (LUT2=2 LUT3=2 LUT4=8 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.650    10.858    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[32]_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.982 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0/O
                         net (fo=5, routed)           0.600    11.583    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.150    11.733 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19/O
                         net (fo=1, routed)           0.436    12.169    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.326    12.495 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11/O
                         net (fo=4, routed)           0.454    12.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.073 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7/O
                         net (fo=2, routed)           0.502    13.576    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.700 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15/O
                         net (fo=3, routed)           0.519    14.219    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15_n_0
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.343 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4/O
                         net (fo=5, routed)           0.578    14.921    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I1_O)        0.116    15.037 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__0/O
                         net (fo=1, routed)           0.647    15.684    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__0_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.328    16.012 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9/O
                         net (fo=1, routed)           0.264    16.276    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9_n_0
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.124    16.400 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_5__0/O
                         net (fo=1, routed)           0.394    16.794    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_5__0_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I3_O)        0.124    16.918 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_1/O
                         net (fo=1, routed)           0.000    16.918    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_64
    SLICE_X29Y52         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.526    17.912    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X29Y52         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/C
                         clock pessimism              0.575    18.488    
                         clock uncertainty           -0.084    18.404    
    SLICE_X29Y52         FDSE (Setup_fdse_C_D)        0.029    18.433    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -16.918    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 4.254ns (23.924%)  route 13.527ns (76.076%))
  Logic Levels:           23  (LUT2=2 LUT3=3 LUT4=7 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 17.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.650    10.858    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[32]_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.982 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0/O
                         net (fo=5, routed)           0.600    11.583    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.150    11.733 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19/O
                         net (fo=1, routed)           0.436    12.169    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.326    12.495 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11/O
                         net (fo=4, routed)           0.454    12.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.073 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7/O
                         net (fo=2, routed)           0.502    13.576    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.700 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15/O
                         net (fo=3, routed)           0.519    14.219    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15_n_0
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.343 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4/O
                         net (fo=5, routed)           0.578    14.921    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4_n_0
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_10/O
                         net (fo=2, routed)           0.683    15.728    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_10_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.852 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_5__0/O
                         net (fo=2, routed)           0.315    16.167    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_5__0_n_0
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    16.291 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_1__0/O
                         net (fo=1, routed)           0.000    16.291    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_63
    SLICE_X30Y53         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.525    17.911    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X30Y53         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/C
                         clock pessimism              0.575    18.487    
                         clock uncertainty           -0.084    18.403    
    SLICE_X30Y53         FDSE (Setup_fdse_C_D)        0.077    18.480    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.522ns  (logic 4.006ns (24.246%)  route 12.516ns (75.754%))
  Logic Levels:           21  (LUT1=1 LUT2=2 LUT3=3 LUT4=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 17.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.650    10.858    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[32]_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.982 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0/O
                         net (fo=5, routed)           0.600    11.583    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.150    11.733 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19/O
                         net (fo=1, routed)           0.436    12.169    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.326    12.495 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11/O
                         net (fo=4, routed)           0.456    12.951    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11_n_0
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    13.075 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_5/O
                         net (fo=3, routed)           0.463    13.537    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_5_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    13.661 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14/O
                         net (fo=1, routed)           0.491    14.152    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.276 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_6/O
                         net (fo=1, routed)           0.632    14.908    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_6_n_0
    SLICE_X28Y55         LUT1 (Prop_lut1_I0_O)        0.124    15.032 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.032    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_69
    SLICE_X28Y55         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.525    17.911    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X28Y55         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/C
                         clock pessimism              0.575    18.487    
                         clock uncertainty           -0.084    18.403    
    SLICE_X28Y55         FDSE (Setup_fdse_C_D)        0.031    18.434    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 4.006ns (24.324%)  route 12.463ns (75.676%))
  Logic Levels:           21  (LUT1=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.650    10.858    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[32]_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.982 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0/O
                         net (fo=5, routed)           0.600    11.583    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_12__0_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.150    11.733 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19/O
                         net (fo=1, routed)           0.436    12.169    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_19_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.326    12.495 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11/O
                         net (fo=4, routed)           0.454    12.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.073 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7/O
                         net (fo=2, routed)           0.502    13.576    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_7_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.700 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15/O
                         net (fo=3, routed)           0.519    14.219    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_15_n_0
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.343 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4/O
                         net (fo=5, routed)           0.512    14.855    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4_n_0
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.979 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.979    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_68
    SLICE_X28Y52         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.526    17.912    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X28Y52         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/C
                         clock pessimism              0.575    18.488    
                         clock uncertainty           -0.084    18.404    
    SLICE_X28Y52         FDSE (Setup_fdse_C_D)        0.029    18.433    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 3.760ns (25.206%)  route 11.157ns (74.794%))
  Logic Levels:           20  (LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 17.863 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.694    -1.493    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/clk
    SLICE_X29Y63         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.419    -1.074 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/Q
                         net (fo=8, routed)           0.989    -0.086    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/Q[35]
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.299     0.213 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_11__1/O
                         net (fo=3, routed)           0.841     1.055    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[34]_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     1.179 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1/O
                         net (fo=1, routed)           0.433     1.612    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1_n_0
    SLICE_X28Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.736 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1/O
                         net (fo=3, routed)           0.618     2.354    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.478 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2/O
                         net (fo=6, routed)           0.341     2.819    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2_n_0
    SLICE_X26Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.943 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1/O
                         net (fo=2, routed)           0.452     3.395    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1_n_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I0_O)        0.150     3.545 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=2, routed)           0.667     4.212    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I3_O)        0.328     4.540 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16/O
                         net (fo=4, routed)           0.618     5.158    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16_n_0
    SLICE_X27Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0/O
                         net (fo=2, routed)           0.654     5.937    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.061 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0/O
                         net (fo=6, routed)           0.689     6.749    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.150     6.899 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0/O
                         net (fo=2, routed)           0.500     7.399    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.326     7.725 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2/O
                         net (fo=3, routed)           0.586     8.311    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I3_O)        0.150     8.461 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0/O
                         net (fo=2, routed)           0.452     8.913    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     9.239 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_1__0/O
                         net (fo=5, routed)           0.435     9.674    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix_reg[3][2]
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.798 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][0]_i_22/O
                         net (fo=1, routed)           0.149     9.947    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[34]_2
    SLICE_X31Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.071 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13/O
                         net (fo=2, routed)           0.673    10.745    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7/O
                         net (fo=2, routed)           0.509    11.378    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7_n_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.124    11.502 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9__0/O
                         net (fo=1, routed)           0.447    11.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.073 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0/O
                         net (fo=4, routed)           0.468    12.541    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.124    12.665 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_5/O
                         net (fo=1, routed)           0.634    13.299    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_5_n_0
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.423 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.423    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_65
    SLICE_X33Y60         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.477    17.863    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X33Y60         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/C
                         clock pessimism              0.540    18.404    
                         clock uncertainty           -0.084    18.320    
    SLICE_X33Y60         FDSE (Setup_fdse_C_D)        0.029    18.349    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 3.800ns (27.140%)  route 10.201ns (72.860%))
  Logic Levels:           21  (LUT2=3 LUT3=2 LUT4=4 LUT6=12)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 17.895 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.690    -1.497    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y67         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.419    -1.078 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[34]/Q
                         net (fo=8, routed)           0.905    -0.174    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/Q[34]
    SLICE_X27Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.125 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_6__0/O
                         net (fo=11, routed)          0.565     0.690    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_6__0_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_2__2/O
                         net (fo=7, routed)           0.475     1.289    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_2__2_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I2_O)        0.124     1.413 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__1/O
                         net (fo=1, routed)           0.415     1.828    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__1_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.952 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_3__1/O
                         net (fo=3, routed)           0.334     2.286    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_3__1_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_2__0/O
                         net (fo=6, routed)           0.436     2.846    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_2__0_n_0
    SLICE_X27Y68         LUT3 (Prop_lut3_I0_O)        0.119     2.965 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_2__1/O
                         net (fo=3, routed)           0.439     3.404    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_2__1_n_0
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.332     3.736 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15/O
                         net (fo=1, routed)           0.573     4.309    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15_n_0
    SLICE_X27Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.433 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_11/O
                         net (fo=2, routed)           0.575     5.008    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_11_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.132 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__1/O
                         net (fo=2, routed)           0.316     5.448    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__1_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.572 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_4/O
                         net (fo=2, routed)           0.504     6.077    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.201 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_9/O
                         net (fo=1, routed)           0.407     6.608    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_9_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.732 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_6__0/O
                         net (fo=1, routed)           0.433     7.165    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_6__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_1/O
                         net (fo=3, routed)           0.451     7.740    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[2][2]_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.864 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[4][0]_i_6__0/O
                         net (fo=1, routed)           0.151     8.015    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[4][0]_i_6__0_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[4][0]_i_5__0/O
                         net (fo=4, routed)           0.619     8.758    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/G0.mem_reg[55]_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.882 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[4][0]_i_3/O
                         net (fo=3, routed)           0.441     9.323    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[4][0]_i_3_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I1_O)        0.119     9.442 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_2__1/O
                         net (fo=3, routed)           0.731    10.173    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix_reg[6][0][0]
    SLICE_X26Y70         LUT6 (Prop_lut6_I2_O)        0.332    10.505 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_8/O
                         net (fo=2, routed)           0.403    10.908    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_8_n_0
    SLICE_X27Y70         LUT4 (Prop_lut4_I1_O)        0.118    11.026 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_4/O
                         net (fo=2, routed)           0.603    11.629    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_4_n_0
    SLICE_X26Y71         LUT4 (Prop_lut4_I2_O)        0.326    11.955 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_3__2/O
                         net (fo=1, routed)           0.425    12.380    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_3__2_n_0
    SLICE_X26Y71         LUT3 (Prop_lut3_I1_O)        0.124    12.504 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_1/O
                         net (fo=1, routed)           0.000    12.504    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir_n_62
    SLICE_X26Y71         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.509    17.895    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/clk
    SLICE_X26Y71         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/C
                         clock pessimism              0.540    18.436    
                         clock uncertainty           -0.084    18.352    
    SLICE_X26Y71         FDSE (Setup_fdse_C_D)        0.077    18.429    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.880ns  (logic 3.636ns (26.197%)  route 10.244ns (73.803%))
  Logic Levels:           19  (LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 17.862 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.694    -1.493    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/clk
    SLICE_X29Y63         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.419    -1.074 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/Q
                         net (fo=8, routed)           0.989    -0.086    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/Q[35]
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.299     0.213 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_11__1/O
                         net (fo=3, routed)           0.841     1.055    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[34]_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     1.179 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1/O
                         net (fo=1, routed)           0.433     1.612    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1_n_0
    SLICE_X28Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.736 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1/O
                         net (fo=3, routed)           0.618     2.354    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.478 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2/O
                         net (fo=6, routed)           0.341     2.819    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2_n_0
    SLICE_X26Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.943 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1/O
                         net (fo=2, routed)           0.452     3.395    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1_n_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I0_O)        0.150     3.545 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=2, routed)           0.667     4.212    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I3_O)        0.328     4.540 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16/O
                         net (fo=4, routed)           0.618     5.158    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16_n_0
    SLICE_X27Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0/O
                         net (fo=2, routed)           0.654     5.937    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.061 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0/O
                         net (fo=6, routed)           0.689     6.749    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.150     6.899 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0/O
                         net (fo=2, routed)           0.500     7.399    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.326     7.725 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2/O
                         net (fo=3, routed)           0.586     8.311    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I3_O)        0.150     8.461 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0/O
                         net (fo=2, routed)           0.452     8.913    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     9.239 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_1__0/O
                         net (fo=5, routed)           0.435     9.674    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix_reg[3][2]
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.798 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][0]_i_22/O
                         net (fo=1, routed)           0.149     9.947    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[34]_2
    SLICE_X31Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.071 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13/O
                         net (fo=2, routed)           0.673    10.745    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7/O
                         net (fo=2, routed)           0.509    11.378    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7_n_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.124    11.502 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9__0/O
                         net (fo=1, routed)           0.447    11.949    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_9__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.073 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0/O
                         net (fo=4, routed)           0.189    12.262    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0_n_0
    SLICE_X33Y61         LUT4 (Prop_lut4_I1_O)        0.124    12.386 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.386    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_60
    SLICE_X33Y61         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.476    17.862    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X33Y61         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/C
                         clock pessimism              0.540    18.403    
                         clock uncertainty           -0.084    18.319    
    SLICE_X33Y61         FDSE (Setup_fdse_C_D)        0.029    18.348    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[0][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.319ns  (logic 3.158ns (23.710%)  route 10.161ns (76.290%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 17.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.697    -1.490    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X29Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.034 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=5, routed)           0.625    -0.410    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124    -0.286 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0/O
                         net (fo=30, routed)          0.892     0.606    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__0_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I3_O)        0.150     0.756 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21/O
                         net (fo=15, routed)          0.698     1.454    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_21_n_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.328     1.782 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15/O
                         net (fo=4, routed)           0.551     2.333    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_15_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.457 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28/O
                         net (fo=5, routed)           1.112     3.569    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_28_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152     3.721 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27/O
                         net (fo=1, routed)           0.821     4.542    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_27_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.326     4.868 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21/O
                         net (fo=2, routed)           0.668     5.536    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_21_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.660 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0/O
                         net (fo=3, routed)           0.430     6.090    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_15__0_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.214 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22/O
                         net (fo=1, routed)           0.591     6.805    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_22_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17/O
                         net (fo=1, routed)           0.000     6.929    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_17_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.138 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8/O
                         net (fo=1, routed)           0.469     7.607    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]_i_8_n_0
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.297     7.904 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2/O
                         net (fo=16, routed)          0.678     8.582    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[4][2]_i_2_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35/O
                         net (fo=3, routed)           0.581     9.287    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_35_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.411 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25/O
                         net (fo=1, routed)           0.674    10.085    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.209 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_14/O
                         net (fo=2, routed)           0.774    10.983    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[0][0]_1
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.107 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__1/O
                         net (fo=2, routed)           0.598    11.705    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__1_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.829 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_2__2/O
                         net (fo=1, routed)           0.000    11.829    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_70
    SLICE_X28Y55         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.525    17.911    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X28Y55         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[0][0]/C
                         clock pessimism              0.575    18.487    
                         clock uncertainty           -0.084    18.403    
    SLICE_X28Y55         FDSE (Setup_fdse_C_D)        0.029    18.432    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[4][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.553ns  (logic 3.140ns (25.014%)  route 9.413ns (74.986%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 17.863 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.694    -1.493    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/clk
    SLICE_X29Y63         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.419    -1.074 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/G0.mem_reg[35]/Q
                         net (fo=8, routed)           0.989    -0.086    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/Q[35]
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.299     0.213 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_11__1/O
                         net (fo=3, routed)           0.841     1.055    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[34]_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     1.179 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1/O
                         net (fo=1, routed)           0.433     1.612    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_8__1_n_0
    SLICE_X28Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.736 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1/O
                         net (fo=3, routed)           0.618     2.354    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__1_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.478 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2/O
                         net (fo=6, routed)           0.341     2.819    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_3__2_n_0
    SLICE_X26Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.943 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1/O
                         net (fo=2, routed)           0.452     3.395    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[2][2]_i_2__1_n_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I0_O)        0.150     3.545 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=2, routed)           0.667     4.212    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I3_O)        0.328     4.540 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16/O
                         net (fo=4, routed)           0.618     5.158    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_16_n_0
    SLICE_X27Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0/O
                         net (fo=2, routed)           0.654     5.937    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_6__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0/O
                         net (fo=6, routed)           0.689     6.749    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_9__0_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.150     6.899 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0/O
                         net (fo=2, routed)           0.500     7.399    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_8__0_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.326     7.725 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2/O
                         net (fo=3, routed)           0.586     8.311    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_2__2_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I3_O)        0.150     8.461 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0/O
                         net (fo=2, routed)           0.453     8.915    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_6__0_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I1_O)        0.326     9.241 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_2__1/O
                         net (fo=4, routed)           0.442     9.682    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.806 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_4__1/O
                         net (fo=6, routed)           0.589    10.396    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_4__1_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I2_O)        0.124    10.520 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[4][0]_i_2/O
                         net (fo=2, routed)           0.540    11.060    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_72
    SLICE_X32Y60         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.477    17.863    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X32Y60         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[4][0]/C
                         clock pessimism              0.540    18.404    
                         clock uncertainty           -0.084    18.320    
    SLICE_X32Y60         FDSE (Setup_fdse_C_D)       -0.016    18.304    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[4][0]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  7.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.554    -0.489    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X46Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/Q
                         net (fo=1, routed)           0.176    -0.149    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg
    SLICE_X50Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.815    -0.889    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/C
                         clock pessimism              0.656    -0.233    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.063    -0.170    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.554    -0.489    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X46Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/Q
                         net (fo=1, routed)           0.174    -0.151    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr
    SLICE_X50Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.815    -0.889    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y30         FDRE                                         r  BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/C
                         clock pessimism              0.656    -0.233    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.059    -0.174    BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/xmit[2].dir/mem_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.551    -0.492    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/xmit[2].dir/clk
    SLICE_X50Y59         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/xmit[2].dir/mem_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/xmit[2].dir/mem_reg[24]/Q
                         net (fo=1, routed)           0.208    -0.120    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/Inport[3][24]
    SLICE_X49Y60         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.822    -0.882    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/clk
    SLICE_X49Y60         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[24]/C
                         clock pessimism              0.656    -0.226    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.076    -0.150    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[24]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.491%)  route 0.182ns (46.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.540    -0.503    BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y73         FDRE                                         r  BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.157    BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[1][1]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.112    BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]_0
    SLICE_X49Y73         FDRE                                         r  BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.809    -0.895    BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y73         FDRE                                         r  BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.656    -0.239    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.092    -0.147    BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.248ns (59.487%)  route 0.169ns (40.513%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.552    -0.491    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y94         FDSE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.350 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[22]/Q
                         net (fo=4, routed)           0.169    -0.181    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Q[0]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.136 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native_i_1__66/O
                         net (fo=1, routed)           0.000    -0.136    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].PC_Mux_MUXF7/I037_out
    SLICE_X49Y94         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.074 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.074    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/of_pc_ii_9
    SLICE_X49Y94         FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.824    -0.880    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Clk
    SLICE_X49Y94         FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.656    -0.224    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105    -0.119    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.438%)  route 0.182ns (42.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.563    -0.480    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y47         FDRE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.332 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/Q
                         net (fo=1, routed)           0.182    -0.150    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[29]
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.098    -0.052 r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[30]
    SLICE_X50Y47         FDRE                                         r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X50Y47         FDRE                                         r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.656    -0.222    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.121    -0.101    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.906%)  route 0.241ns (63.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.558    -0.485    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y45         FDRE                                         r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.241    -0.103    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[4]
    SLICE_X49Y40         FDRE                                         r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.828    -0.876    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X49Y40         FDRE                                         r  BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/C
                         clock pessimism              0.656    -0.220    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.066    -0.154    BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.274%)  route 0.237ns (62.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.552    -0.491    BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X52Y55         FDRE                                         r  BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport_reg[55]/Q
                         net (fo=1, routed)           0.237    -0.113    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/To_NoC_2[55]
    SLICE_X42Y55         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.824    -0.880    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/clk
    SLICE_X42Y55         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]/C
                         clock pessimism              0.656    -0.224    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.059    -0.165    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.874%)  route 0.288ns (67.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.639    -0.404    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y101        FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.288     0.025    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y96         RAMD32                                       r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.820    -0.884    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y96         RAMD32                                       r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.656    -0.228    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.028    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.874%)  route 0.288ns (67.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.639    -0.404    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y101        FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.288     0.025    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y96         RAMD32                                       r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.820    -0.884    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y96         RAMD32                                       r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.656    -0.228    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.028    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BD_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y20     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y20     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y21     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y21     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y21     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/LW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y21     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/LW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20     BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20     BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21     BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21     BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y83     BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y18     BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y18     BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BD_clk_wiz_0
  To Clock:  clkfbout_BD_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BD_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   BD_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_BD_clk_wiz_0
  To Clock:  clk_out1_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.635ns (7.638%)  route 7.679ns (92.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.543     6.779    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y69         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.469    17.855    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y69         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[12]/C
                         clock pessimism              0.540    18.396    
                         clock uncertainty           -0.084    18.312    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.613    17.699    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         17.699    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.635ns (7.638%)  route 7.679ns (92.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.543     6.779    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y69         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.469    17.855    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y69         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[13]/C
                         clock pessimism              0.540    18.396    
                         clock uncertainty           -0.084    18.312    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.613    17.699    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         17.699    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.635ns (7.638%)  route 7.679ns (92.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.543     6.779    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y69         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.469    17.855    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y69         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[14]/C
                         clock pessimism              0.540    18.396    
                         clock uncertainty           -0.084    18.312    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.613    17.699    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         17.699    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.635ns (7.638%)  route 7.679ns (92.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.543     6.779    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y69         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.469    17.855    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y69         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[15]/C
                         clock pessimism              0.540    18.396    
                         clock uncertainty           -0.084    18.312    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.613    17.699    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         17.699    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.635ns (7.937%)  route 7.365ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.144ns = ( 17.856 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.229     6.465    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y68         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.470    17.856    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y68         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[10]/C
                         clock pessimism              0.540    18.397    
                         clock uncertainty           -0.084    18.313    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.613    17.700    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         17.700    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.635ns (7.937%)  route 7.365ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.144ns = ( 17.856 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.229     6.465    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y68         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.470    17.856    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y68         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[11]/C
                         clock pessimism              0.540    18.397    
                         clock uncertainty           -0.084    18.313    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.613    17.700    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         17.700    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.635ns (7.937%)  route 7.365ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.144ns = ( 17.856 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.229     6.465    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y68         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.470    17.856    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y68         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[8]/C
                         clock pessimism              0.540    18.397    
                         clock uncertainty           -0.084    18.313    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.613    17.700    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         17.700    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.635ns (7.937%)  route 7.365ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.144ns = ( 17.856 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.229     6.465    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y68         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.470    17.856    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y68         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[9]/C
                         clock pessimism              0.540    18.397    
                         clock uncertainty           -0.084    18.313    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.613    17.700    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         17.700    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.256ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.635ns (7.960%)  route 7.342ns (92.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( 17.854 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.206     6.442    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y71         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.468    17.854    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y71         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[20]/C
                         clock pessimism              0.540    18.395    
                         clock uncertainty           -0.084    18.311    
    SLICE_X35Y71         FDCE (Recov_fdce_C_CLR)     -0.613    17.698    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         17.698    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 11.256    

Slack (MET) :             11.256ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.635ns (7.960%)  route 7.342ns (92.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( 17.854 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.265    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.494 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -3.288    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.187 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.652    -1.535    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.017 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          4.136     3.118    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.235 f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=309, routed)         3.206     6.442    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y71         FDCE                                         f  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936    20.936 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.098    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.283 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.295    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.386 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       1.468    17.854    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y71         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[21]/C
                         clock pessimism              0.540    18.395    
                         clock uncertainty           -0.084    18.311    
    SLICE_X35Y71         FDCE (Recov_fdce_C_CLR)     -0.613    17.698    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         17.698    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 11.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[5][1]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[5][1]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][0]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][0]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][2]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][2]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[0][1]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X35Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][1]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X35Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.646%)  route 0.912ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.320     0.634    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y51         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y51         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][2]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X35Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[6][1]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.628%)  route 0.977ns (82.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.385     0.698    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y52         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y52         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[6][1]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.628%)  route 0.977ns (82.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.385     0.698    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y52         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y52         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][0]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][2]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.628%)  route 0.977ns (82.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.385     0.698    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X34Y52         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X34Y52         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][2]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.628%)  route 0.977ns (82.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.847    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.765 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.069    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.043 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.556    -0.487    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          0.592     0.269    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.314 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=233, routed)         0.385     0.698    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X35Y52         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  BD_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.922    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.485 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.733    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=10271, routed)       0.826    -0.878    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X35Y52         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][0]/C
                         clock pessimism              0.427    -0.451    
    SLICE_X35Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/s_pid_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.242    





