$date
	Sun Nov 18 15:40:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 7 ! out [6:0] $end
$var reg 4 " num [3:0] $end
$scope module mytest $end
$var wire 4 # num [3:0] $end
$var reg 7 $ out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1111110 !
b1111110 $
b0 "
b0 #
#2
b110000 !
b110000 $
b1 "
b1 #
#3
b1110011 !
b1110011 $
b1001 "
b1001 #
#4
b0 !
b0 $
b1100 "
b1100 #
#5
