-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_public is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of compute_public is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "compute_public_compute_public,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.250000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=6654,HLS_SYN_LUT=8299,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal h : STD_LOGIC_VECTOR (63 downto 0);
    signal f : STD_LOGIC_VECTOR (63 downto 0);
    signal g : STD_LOGIC_VECTOR (63 downto 0);
    signal logn : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp : STD_LOGIC_VECTOR (63 downto 0);
    signal iGMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal iGMb_ce0 : STD_LOGIC;
    signal iGMb_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_read_reg_403 : STD_LOGIC_VECTOR (63 downto 0);
    signal logn_read_reg_410 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_read_reg_415 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_read_reg_420 : STD_LOGIC_VECTOR (63 downto 0);
    signal h_read_reg_425 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_9_fu_273_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_9_reg_440 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln831_fu_279_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln831_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln832_fu_283_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln832_reg_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_459 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal hm_fu_318_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal hm_reg_483 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln547_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln550_fu_328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln550_reg_488 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_493 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln551_fu_342_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln551_reg_498 : STD_LOGIC_VECTOR (62 downto 0);
    signal dt_fu_346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal dt_reg_503 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_fu_357_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal i_2_reg_513 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln552_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j1_fu_377_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_reg_523 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln552_fu_382_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln552_reg_528 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_reg_533 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_idle : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_ap_start : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_ap_done : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_ap_idle : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_ap_ready : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_mq_NTT_1_1_fu_221_a : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_idle : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_idle : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out_ap_vld : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_idle : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_idle : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal indvars_iv_reg_163 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal j1_4_reg_173 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_reg_185 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_phi_mux_retval_0_phi_fu_200_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_0_reg_196 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_mq_NTT_1_1_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal zext_ln557_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_112 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_116 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln828_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_302_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln552_fu_363_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln557_fu_367_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component compute_public_compute_public_Pipeline_VITIS_LOOP_830_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_10 : IN STD_LOGIC_VECTOR (63 downto 0);
        f : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln831_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp : IN STD_LOGIC_VECTOR (63 downto 0);
        g : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln832_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        h : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component compute_public_mq_NTT_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        a : IN STD_LOGIC_VECTOR (63 downto 0);
        logn : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component compute_public_compute_public_Pipeline_VITIS_LOOP_836_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_10 : IN STD_LOGIC_VECTOR (63 downto 0);
        h : IN STD_LOGIC_VECTOR (63 downto 0);
        tmp : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component compute_public_compute_public_Pipeline_VITIS_LOOP_583_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_10 : IN STD_LOGIC_VECTOR (63 downto 0);
        ni_2_cast12_out : OUT STD_LOGIC_VECTOR (30 downto 0);
        ni_2_cast12_out_ap_vld : OUT STD_LOGIC );
    end component;


    component compute_public_compute_public_Pipeline_VITIS_LOOP_558_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        j1_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv : IN STD_LOGIC_VECTOR (63 downto 0);
        h : IN STD_LOGIC_VECTOR (63 downto 0);
        tmp_5 : IN STD_LOGIC_VECTOR (62 downto 0);
        zext_ln557_1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component compute_public_compute_public_Pipeline_VITIS_LOOP_586_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_10 : IN STD_LOGIC_VECTOR (63 downto 0);
        h : IN STD_LOGIC_VECTOR (63 downto 0);
        ni_2_cast12_reload : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component compute_public_iGMb_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component compute_public_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_return : IN STD_LOGIC_VECTOR (31 downto 0);
        h : OUT STD_LOGIC_VECTOR (63 downto 0);
        f : OUT STD_LOGIC_VECTOR (63 downto 0);
        g : OUT STD_LOGIC_VECTOR (63 downto 0);
        logn : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component compute_public_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    iGMb_U : component compute_public_iGMb_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => iGMb_address0,
        ce0 => iGMb_ce0,
        q0 => iGMb_q0);

    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208 : component compute_public_compute_public_Pipeline_VITIS_LOOP_830_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start,
        ap_done => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done,
        ap_idle => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_idle,
        ap_ready => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready,
        m_axi_gmem_AWVALID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_10 => m_9_reg_440,
        f => f_read_reg_420,
        trunc_ln831_2 => trunc_ln831_reg_449,
        tmp => tmp_read_reg_403,
        g => g_read_reg_415,
        trunc_ln832_2 => trunc_ln832_reg_454,
        h => h_read_reg_425);

    grp_mq_NTT_1_1_fu_221 : component compute_public_mq_NTT_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mq_NTT_1_1_fu_221_ap_start,
        ap_done => grp_mq_NTT_1_1_fu_221_ap_done,
        ap_idle => grp_mq_NTT_1_1_fu_221_ap_idle,
        ap_ready => grp_mq_NTT_1_1_fu_221_ap_ready,
        m_axi_gmem_AWVALID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_mq_NTT_1_1_fu_221_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        a => grp_mq_NTT_1_1_fu_221_a,
        logn => logn_read_reg_410);

    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231 : component compute_public_compute_public_Pipeline_VITIS_LOOP_836_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start,
        ap_done => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done,
        ap_idle => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_idle,
        ap_ready => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready,
        m_axi_gmem_AWVALID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_10 => m_9_reg_440,
        h => h_read_reg_425,
        tmp => tmp_read_reg_403,
        ap_return => grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return);

    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240 : component compute_public_compute_public_Pipeline_VITIS_LOOP_583_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start,
        ap_done => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done,
        ap_idle => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_idle,
        ap_ready => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready,
        m_10 => m_9_reg_440,
        ni_2_cast12_out => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out,
        ni_2_cast12_out_ap_vld => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out_ap_vld);

    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246 : component compute_public_compute_public_Pipeline_VITIS_LOOP_558_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start,
        ap_done => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done,
        ap_idle => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_idle,
        ap_ready => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready,
        m_axi_gmem_AWVALID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        j1_4 => j1_4_reg_173,
        indvars_iv => indvars_iv_reg_163,
        h => h_read_reg_425,
        tmp_5 => trunc_ln551_reg_498,
        zext_ln557_1 => s_reg_533);

    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260 : component compute_public_compute_public_Pipeline_VITIS_LOOP_586_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start,
        ap_done => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done,
        ap_idle => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_idle,
        ap_ready => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready,
        m_axi_gmem_AWVALID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_10 => m_9_reg_440,
        h => h_read_reg_425,
        ni_2_cast12_reload => grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out);

    control_s_axi_U : component compute_public_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_return => ap_return,
        h => h,
        f => f,
        g => g,
        logn => logn,
        tmp => tmp);

    gmem_m_axi_U : component compute_public_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_DW => 16,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WSTRB => gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready = ap_const_logic_1)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_1))) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready = ap_const_logic_1)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mq_NTT_1_1_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mq_NTT_1_1_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_mq_NTT_1_1_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mq_NTT_1_1_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_mq_NTT_1_1_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_0))) then 
                i_reg_185 <= ap_const_lv63_0;
            elsif (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i_reg_185 <= i_2_reg_513;
            end if; 
        end if;
    end process;

    indvars_iv_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_0))) then 
                indvars_iv_reg_163 <= t_fu_116;
            elsif (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvars_iv_reg_163 <= add_ln552_reg_528;
            end if; 
        end if;
    end process;

    j1_4_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_0))) then 
                j1_4_reg_173 <= ap_const_lv64_0;
            elsif (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j1_4_reg_173 <= j1_reg_523;
            end if; 
        end if;
    end process;

    m_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return = ap_const_lv1_1))) then 
                m_fu_112 <= m_9_reg_440;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln552_fu_352_p2 = ap_const_lv1_1))) then 
                m_fu_112 <= zext_ln550_reg_488;
            end if; 
        end if;
    end process;

    retval_0_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return = ap_const_lv1_0))) then 
                retval_0_reg_196 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1))) then 
                retval_0_reg_196 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    t_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return = ap_const_lv1_1))) then 
                t_fu_116 <= ap_const_lv64_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln552_fu_352_p2 = ap_const_lv1_1))) then 
                t_fu_116 <= dt_reg_503;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln552_fu_352_p2 = ap_const_lv1_0))) then
                add_ln552_reg_528 <= add_ln552_fu_382_p2;
                j1_reg_523 <= j1_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_0))) then
                    dt_reg_503(63 downto 1) <= dt_fu_346_p2(63 downto 1);
                hm_reg_483 <= m_fu_112(63 downto 1);
                trunc_ln551_reg_498 <= trunc_ln551_fu_342_p1;
                trunc_ln_reg_493 <= m_fu_112(10 downto 1);
                    zext_ln550_reg_488(62 downto 0) <= zext_ln550_fu_328_p1(62 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                f_read_reg_420 <= f;
                g_read_reg_415 <= g;
                h_read_reg_425 <= h;
                logn_read_reg_410 <= logn;
                m_9_reg_440 <= m_9_fu_273_p2;
                tmp_read_reg_403 <= tmp;
                trunc_ln831_reg_449 <= trunc_ln831_fu_279_p1;
                trunc_ln832_reg_454 <= trunc_ln832_fu_283_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                i_2_reg_513 <= i_2_fu_357_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                s_reg_533 <= iGMb_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                targetBlock_reg_459 <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return;
            end if;
        end if;
    end process;
    zext_ln550_reg_488(63) <= '0';
    dt_reg_503(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return, ap_CS_fsm_state9, ap_CS_fsm_state10, icmp_ln547_fu_312_p2, ap_CS_fsm_state11, icmp_ln552_fu_352_p2, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done, grp_mq_NTT_1_1_fu_221_ap_done, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done, grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_block_state16_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_mq_NTT_1_1_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_mq_NTT_1_1_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln547_fu_312_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln552_fu_352_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln552_fu_382_p2 <= std_logic_vector(unsigned(dt_reg_503) + unsigned(indvars_iv_reg_163));
    add_ln557_fu_367_p2 <= std_logic_vector(unsigned(trunc_ln552_fu_363_p1) + unsigned(trunc_ln_reg_493));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done)
    begin
        if ((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done)
    begin
        if ((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done)
    begin
        if ((grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_mq_NTT_1_1_fu_221_ap_done)
    begin
        if ((grp_mq_NTT_1_1_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_mq_NTT_1_1_fu_221_ap_done)
    begin
        if ((grp_mq_NTT_1_1_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done)
    begin
        if ((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(targetBlock_reg_459, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done = ap_const_logic_0) and (targetBlock_reg_459 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_retval_0_phi_fu_200_p4_assign_proc : process(targetBlock_reg_459, retval_0_reg_196, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1))) then 
            ap_phi_mux_retval_0_phi_fu_200_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_retval_0_phi_fu_200_p4 <= retval_0_reg_196;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_retval_0_phi_fu_200_p4),32));

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    dt_fu_346_p2 <= std_logic_vector(shift_left(unsigned(t_fu_116),to_integer(unsigned('0' & ap_const_lv64_1(31-1 downto 0)))));

    gmem_ARADDR_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR, grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_ARADDR <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARADDR <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARADDR <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_ARADDR <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN, grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_ARLEN <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARLEN <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARLEN <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_ARLEN <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARLEN <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID, grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_ARVALID <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARVALID <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARVALID <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_ARVALID <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARVALID <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR, grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_AWADDR <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWADDR <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_AWADDR <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_AWADDR <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_AWADDR <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN, grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_AWLEN <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWLEN <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_AWLEN <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_AWLEN <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_AWLEN <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID, grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_AWVALID <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWVALID <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_AWVALID <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_AWVALID <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_AWVALID <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY, grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_BREADY <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_BREADY <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_BREADY <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_BREADY <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_BREADY <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY, grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_RREADY <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_RREADY <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_RREADY <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_RREADY <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_RREADY <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA, grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_WDATA <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WDATA <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_WDATA <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_WDATA <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_WDATA <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WSTRB_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB, grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_WSTRB <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WSTRB <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_WSTRB <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_WSTRB <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_WSTRB <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB;
        else 
            gmem_WSTRB <= "XX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(targetBlock_reg_459, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID, grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID, grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID, grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID, grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (targetBlock_reg_459 = ap_const_lv1_1)))) then 
            gmem_WVALID <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WVALID <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_WVALID <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_WVALID <= grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_WVALID <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start <= grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg;
    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start <= grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg;
    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start <= grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg;
    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start <= grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg;
    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg;

    grp_mq_NTT_1_1_fu_221_a_assign_proc : process(tmp_read_reg_403, h_read_reg_425, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_mq_NTT_1_1_fu_221_a <= tmp_read_reg_403;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_mq_NTT_1_1_fu_221_a <= h_read_reg_425;
        else 
            grp_mq_NTT_1_1_fu_221_a <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_mq_NTT_1_1_fu_221_ap_start <= grp_mq_NTT_1_1_fu_221_ap_start_reg;
    hm_fu_318_p4 <= m_fu_112(63 downto 1);
    iGMb_address0 <= zext_ln557_fu_372_p1(10 - 1 downto 0);

    iGMb_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            iGMb_ce0 <= ap_const_logic_1;
        else 
            iGMb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_357_p2 <= std_logic_vector(unsigned(i_reg_185) + unsigned(ap_const_lv63_1));
    icmp_ln547_fu_312_p2 <= "1" when (tmp_16_fu_302_p4 = ap_const_lv63_0) else "0";
    icmp_ln552_fu_352_p2 <= "1" when (i_reg_185 = hm_reg_483) else "0";
    j1_fu_377_p2 <= std_logic_vector(unsigned(dt_reg_503) + unsigned(j1_4_reg_173));
    m_9_fu_273_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_1),to_integer(unsigned('0' & zext_ln828_fu_269_p1(31-1 downto 0)))));
    tmp_16_fu_302_p4 <= m_fu_112(63 downto 1);
    trunc_ln551_fu_342_p1 <= t_fu_116(63 - 1 downto 0);
    trunc_ln552_fu_363_p1 <= i_reg_185(10 - 1 downto 0);
    trunc_ln831_fu_279_p1 <= f(1 - 1 downto 0);
    trunc_ln832_fu_283_p1 <= g(1 - 1 downto 0);
    zext_ln550_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hm_fu_318_p4),64));
    zext_ln557_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln557_fu_367_p2),64));
    zext_ln828_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn),64));
end behav;
