/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire \U0.U0.new_n15 ;
  wire \U0.U0.new_n24 ;
  wire \U0.U1.DUT1.k0 ;
  wire \U0.po0 ;
  input [8:0] a;
  input [8:0] b;
  output [8:0] r;
  assign \U0.U1.DUT1.k0  = a[3] & ~(b[3]);
  assign \U0.po0  = a[0] ^ b[0];
  assign _00_ = b[7] & ~(a[7]);
  assign _01_ = a[7] & ~(b[7]);
  assign \U0.U0.new_n15  = ~(_01_ | _00_);
  assign _02_ = b[8] & ~(a[8]);
  assign _03_ = a[8] & ~(b[8]);
  assign _04_ = _03_ | _02_;
  assign _05_ = _02_ | ~(_01_);
  assign _06_ = a[1] & ~(b[1]);
  assign _07_ = _06_ | a[0];
  assign _08_ = b[1] & ~(a[1]);
  assign _09_ = _07_ & ~(_08_);
  assign _10_ = a[2] & ~(b[2]);
  assign _11_ = _10_ | _09_;
  assign _12_ = b[2] & ~(a[2]);
  assign _13_ = _11_ & ~(_12_);
  assign _14_ = b[3] & ~(a[3]);
  assign _15_ = _13_ & ~(_14_);
  assign _16_ = _15_ | \U0.U1.DUT1.k0 ;
  assign _17_ = _16_ & ~(b[4]);
  assign _18_ = ~(_17_ | a[4]);
  assign _19_ = b[4] & ~(_16_);
  assign _20_ = _19_ | _18_;
  assign _21_ = a[6] & ~(b[6]);
  assign _22_ = _20_ & ~(_21_);
  assign _23_ = a[5] & ~(b[5]);
  assign _24_ = _22_ & ~(_23_);
  assign _25_ = b[5] & ~(a[5]);
  assign _26_ = _25_ & ~(_21_);
  assign _27_ = _26_ | _24_;
  assign _28_ = b[6] & ~(a[6]);
  assign _29_ = _28_ | _27_;
  assign _30_ = _29_ | _00_;
  assign _31_ = _03_ | _01_;
  assign _32_ = _31_ | ~(_30_);
  assign _33_ = _32_ & ~(_02_);
  assign _34_ = _00_ & ~(_33_);
  assign _35_ = _05_ & ~(_34_);
  assign \U0.U0.new_n24  = _04_ & ~(_35_);
  assign r = { \U0.U0.new_n24 , \U0.U0.new_n15 , 3'h5, \U0.U1.DUT1.k0 , 2'h2, \U0.po0  };
endmodule
