// Seed: 3366562603
`timescale 1ps / 1 ps
module module_0;
  always @(posedge "") begin
    id_0 <= id_0 - 1'b0;
  end
  logic id_1;
  type_0 id_2 (
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(id_3[1] & id_4)
  );
  logic id_5;
  assign id_2 = id_2;
endmodule
