**ğŸ› ï¸ SystemVerilog for Design and Verification Labs**

This repository chronicles my journey through the **SystemVerilog for Design and Verification Engineers Explorer Series v21.10** course offered by Cadence support. The course provides an in-depth introduction to the main SystemVerilog enhancements to the Verilog hardware description language (HDL), discussing the benefits of the new features, and demonstrating how design and verification can be more efficient and effective when using SystemVerilog constructs.

All lab exercises are implemented and simulated using **Xilinx Vivado**, leveraging its support for SystemVerilog constructs in synthesis and simulation!

**ğŸ“ˆ Progress Tracker**

| Lab | Topic                                    | Status |
| --- | ---------------------------------------- | ------ |  
| 1   | Modeling a simple register               | âœ… Done |
| 2   | Modeling a simple multiplexer            | âœ… Done |
| 3   | Modeling a simple counter                | âœ… Done |
| 4   | Modeling a sequence controller           | âœ… Done |
| 5   | Modeling an ALU                          | âœ… Done |

Embarking on this course has been a rewarding experience, enhancing my understanding of SystemVerilog for both design and verification. I hope this repository serves as a valuable resource for others on a similar learning path.

**ğŸ¤ Contributions**

While this is a personal learning repository, I welcome suggestions, improvements, or discussions. Feel free to open an issue or submit a pull request.

**Happy Coding! ğŸ‰**
