0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_1/project_1.srcs/sim_1/new/buff_tb.v,1692797834,verilog,,,,buff_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_1/project_1.srcs/sources_1/new/buff.v,1692797503,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_1/project_1.srcs/sim_1/new/buff_tb.v,,buff,,,,,,,,
