{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607088176275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607088176275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 16:22:56 2020 " "Processing started: Fri Dec 04 16:22:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607088176275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088176275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088176275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607088176946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "majorityfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file majorityfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXMajority3Filter " "Found entity 1: RXMajority3Filter" {  } { { "majorityFilter.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/majorityFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file to_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_signed " "Found entity 1: to_signed" {  } { { "to_signed.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_module.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_16_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_1024 " "Found entity 1: FIFO_16_1024" {  } { { "FIFO_16_1024.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/FIFO_16_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_main.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "uart_main.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.v 1 1 " "Found 1 design units, including 1 entities, in source file serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/serial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2s.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file crossdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossdomain_signal " "Found entity 1: crossdomain_signal" {  } { { "crossdomain.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/crossdomain.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Found entity 1: dsp" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file codec_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 codec_fifo " "Found entity 1: codec_fifo" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart_tx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_unsigned.v 1 1 " "Found 1 design units, including 1 entities, in source file to_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_unsigned " "Found entity 1: to_unsigned" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adcda_s i2s.v(84) " "Verilog HDL Implicit Net warning at i2s.v(84): created implicit net for \"adcda_s\"" {  } { { "i2s.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2s.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsp " "Elaborating entity \"dsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607088184223 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_50 " "Pin \"clk_50\" not connected" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1392 448 616 1408 "clk_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1607088184232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:inst4 " "Elaborating entity \"cnt\" for hierarchy \"cnt:inst4\"" {  } { { "dsp.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 344 1568 1712 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184313 ""}  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088184313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqh " "Found entity 1: cntr_pqh" {  } { { "db/cntr_pqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_pqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqh cnt:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_pqh:auto_generated " "Elaborating entity \"cntr_pqh\" for hierarchy \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_pqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:inst3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:inst3\"" {  } { { "dsp.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1352 1072 1256 1432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c.v(55) " "Verilog HDL assignment warning at i2c.v(55): truncated value with size 32 to match size of target (16)" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184373 "|dsp|I2C_AV_Config:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(106) " "Verilog HDL assignment warning at i2c.v(106): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184374 "|dsp|I2C_AV_Config:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:inst3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:inst3\|I2C_Controller:u0\"" {  } { { "i2c.v" "u0" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184389 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184389 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184389 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_fifo codec_fifo:inst5 " "Elaborating entity \"codec_fifo\" for hierarchy \"codec_fifo:inst5\"" {  } { { "dsp.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 848 1576 1920 1024 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codec_fifo.v(90) " "Verilog HDL assignment warning at codec_fifo.v(90): truncated value with size 32 to match size of target (4)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184404 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 codec_fifo.v(113) " "Verilog HDL assignment warning at codec_fifo.v(113): truncated value with size 32 to match size of target (9)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184404 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 codec_fifo.v(123) " "Verilog HDL assignment warning at codec_fifo.v(123): truncated value with size 32 to match size of target (8)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184405 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codec_fifo.v(175) " "Verilog HDL assignment warning at codec_fifo.v(175): truncated value with size 32 to match size of target (4)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088184406 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFULL codec_fifo.v(39) " "Output port \"oFULL\" at codec_fifo.v(39) has no driver" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607088184406 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oEMPTY codec_fifo.v(40) " "Output port \"oEMPTY\" at codec_fifo.v(40) has no driver" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607088184406 "|dsp|codec_fifo:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out fifo_out:inst1 " "Elaborating entity \"fifo_out\" for hierarchy \"fifo_out:inst1\"" {  } { { "dsp.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_out:inst1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo_out.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_out:inst1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_out:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_out:inst1\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_out:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088184741 ""}  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088184741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d4h1 " "Found entity 1: dcfifo_d4h1" {  } { { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d4h1 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated " "Elaborating entity \"dcfifo_d4h1\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_d4h1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_d4h1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c41 " "Found entity 1: altsyncram_0c41" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088184961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088184961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c41 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram " "Elaborating entity \"altsyncram_0c41\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\"" {  } { { "db/dcfifo_d4h1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088184962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\"" {  } { { "db/dcfifo_d4h1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe12 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\"" {  } { { "db/dcfifo_d4h1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe15 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_d4h1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_unsigned to_unsigned:inst16 " "Elaborating entity \"to_unsigned\" for hierarchy \"to_unsigned:inst16\"" {  } { { "dsp.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1848 1488 1688 1960 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trunc_data to_unsigned.v(8) " "Verilog HDL or VHDL warning at to_unsigned.v(8): object \"trunc_data\" assigned a value but never read" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607088185120 "|dsp|to_unsigned:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 to_unsigned.v(10) " "Verilog HDL assignment warning at to_unsigned.v(10): truncated value with size 18 to match size of target (16)" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088185120 "|dsp|to_unsigned:inst16"}
{ "Warning" "WSGN_SEARCH_FILE" "lowpass.v 1 1 " "Using design file lowpass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607088185141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpass lowpass:inst13 " "Elaborating entity \"lowpass\" for hierarchy \"lowpass:inst13\"" {  } { { "dsp.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1744 2624 2840 1856 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_signed to_signed:inst6 " "Elaborating entity \"to_signed\" for hierarchy \"to_signed:inst6\"" {  } { { "dsp.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1664 1480 1680 1776 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:inst " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:inst\"" {  } { { "dsp.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 832 2232 2408 1040 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:inst\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088185594 ""}  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088185594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r8g1 " "Found entity 1: dcfifo_r8g1" {  } { { "db/dcfifo_r8g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r8g1 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated " "Elaborating entity \"dcfifo_r8g1\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_r8g1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k5c " "Found entity 1: a_graycounter_k5c" {  } { { "db/a_graycounter_k5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_k5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k5c fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_k5c:wrptr_g1p " "Elaborating entity \"a_graycounter_k5c\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_k5c:wrptr_g1p\"" {  } { { "db/dcfifo_r8g1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb41 " "Found entity 1: altsyncram_sb41" {  } { { "db/altsyncram_sb41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_sb41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sb41 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|altsyncram_sb41:fifo_ram " "Elaborating entity \"altsyncram_sb41\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|altsyncram_sb41:fifo_ram\"" {  } { { "db/dcfifo_r8g1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_r8g1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_r8g1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088185942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088185942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_r8g1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst2 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst2\"" {  } { { "dsp.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 880 872 1240 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088185962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst2\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst2\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 92 " "Parameter \"clk0_multiply_by\" = \"92\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088186031 ""}  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088186031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll1 " "Found entity 1: pll1_altpll1" {  } { { "db/pll1_altpll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/pll1_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088186080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088186080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll1 pll1:inst2\|altpll:altpll_component\|pll1_altpll1:auto_generated " "Elaborating entity \"pll1_altpll1\" for hierarchy \"pll1:inst2\|altpll:altpll_component\|pll1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst7 " "Elaborating entity \"UART\" for hierarchy \"UART:inst7\"" {  } { { "dsp.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 376 2040 2264 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:inst7\|UART_TX:uart_tx " "Elaborating entity \"UART_TX\" for hierarchy \"UART:inst7\|UART_TX:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(34) " "Verilog HDL assignment warning at uart_tx.v(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186115 "|dsp|UART:inst7|UART_TX:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:inst7\|UART_RX:uart_rx " "Elaborating entity \"UART_RX\" for hierarchy \"UART:inst7\|UART_RX:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(37) " "Verilog HDL assignment warning at uart_rx.v(37): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186130 "|dsp|UART:inst7|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(41) " "Verilog HDL assignment warning at uart_rx.v(41): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186130 "|dsp|UART:inst7|UART_RX:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXMajority3Filter UART:inst7\|UART_RX:uart_rx\|RXMajority3Filter:rxFilter " "Elaborating entity \"RXMajority3Filter\" for hierarchy \"UART:inst7\|UART_RX:uart_rx\|RXMajority3Filter:rxFilter\"" {  } { { "uart_rx.v" "rxFilter" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:inst11 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:inst11\"" {  } { { "dsp.bdf" "inst11" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1496 1080 1280 1608 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_enable i2c_config.v(17) " "Verilog HDL or VHDL warning at i2c_config.v(17): object \"read_enable\" assigned a value but never read" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607088186155 "|dsp|i2c_config:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_config.v(78) " "Verilog HDL assignment warning at i2c_config.v(78): truncated value with size 32 to match size of target (4)" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186156 "|dsp|i2c_config:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol i2c_config:inst11\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"i2c_config:inst11\|I2C_Protocol:I2C\"" {  } { { "i2c_config.v" "I2C" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088186171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_module.v(36) " "Verilog HDL assignment warning at i2c_module.v(36): truncated value with size 32 to match size of target (14)" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186172 "|dsp|i2c_config:inst11|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_module.v(50) " "Verilog HDL assignment warning at i2c_module.v(50): truncated value with size 32 to match size of target (5)" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088186172 "|dsp|i2c_config:inst11|I2C_Protocol:I2C"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f24 " "Found entity 1: altsyncram_7f24" {  } { { "db/altsyncram_7f24.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_7f24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9pb " "Found entity 1: mux_9pb" {  } { { "db/mux_9pb.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/mux_9pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/mux_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6hi " "Found entity 1: cntr_6hi" {  } { { "db/cntr_6hi.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_6hi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_bbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088188969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088188969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088189099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088189099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088189150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088189150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088189220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088189220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088189275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088189275 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088189802 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607088189926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.04.16:23:12 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl " "2020.12.04.16:23:12 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088192843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088194548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088194655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088196708 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607088197429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1f31ec1/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088197674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088197764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088197769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088197843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088197944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088197944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088198030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088198030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 41 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 73 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 105 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 137 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 169 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 201 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 233 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 265 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 297 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 329 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 361 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 393 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 425 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 457 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 489 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 521 2 0 } } { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } } { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088199194 "|dsp|fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607088199194 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607088199194 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "46 " "Inferred 46 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult44\"" {  } { { "lowpass.v" "Mult44" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult45\"" {  } { { "lowpass.v" "Mult45" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 641 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult33\"" {  } { { "lowpass.v" "Mult33" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult32\"" {  } { { "lowpass.v" "Mult32" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 602 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult35\"" {  } { { "lowpass.v" "Mult35" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 611 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult34\"" {  } { { "lowpass.v" "Mult34" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 608 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult39\"" {  } { { "lowpass.v" "Mult39" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult38\"" {  } { { "lowpass.v" "Mult38" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult37\"" {  } { { "lowpass.v" "Mult37" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult36\"" {  } { { "lowpass.v" "Mult36" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult41\"" {  } { { "lowpass.v" "Mult41" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 629 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult40\"" {  } { { "lowpass.v" "Mult40" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 626 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult42\"" {  } { { "lowpass.v" "Mult42" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 632 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult43\"" {  } { { "lowpass.v" "Mult43" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 635 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult23\"" {  } { { "lowpass.v" "Mult23" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult22\"" {  } { { "lowpass.v" "Mult22" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 572 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult21\"" {  } { { "lowpass.v" "Mult21" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 569 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult20\"" {  } { { "lowpass.v" "Mult20" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult17\"" {  } { { "lowpass.v" "Mult17" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult16\"" {  } { { "lowpass.v" "Mult16" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 554 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult18\"" {  } { { "lowpass.v" "Mult18" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 560 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult19\"" {  } { { "lowpass.v" "Mult19" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 563 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult29\"" {  } { { "lowpass.v" "Mult29" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 593 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult28\"" {  } { { "lowpass.v" "Mult28" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 590 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult31\"" {  } { { "lowpass.v" "Mult31" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 599 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult30\"" {  } { { "lowpass.v" "Mult30" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 596 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult27\"" {  } { { "lowpass.v" "Mult27" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 587 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult26\"" {  } { { "lowpass.v" "Mult26" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 584 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult24\"" {  } { { "lowpass.v" "Mult24" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 578 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult25\"" {  } { { "lowpass.v" "Mult25" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 581 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult12\"" {  } { { "lowpass.v" "Mult12" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 542 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult10\"" {  } { { "lowpass.v" "Mult10" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 536 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult11\"" {  } { { "lowpass.v" "Mult11" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult8\"" {  } { { "lowpass.v" "Mult8" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 530 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult9\"" {  } { { "lowpass.v" "Mult9" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 533 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult13\"" {  } { { "lowpass.v" "Mult13" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 545 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult14\"" {  } { { "lowpass.v" "Mult14" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 548 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult15\"" {  } { { "lowpass.v" "Mult15" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 551 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult4\"" {  } { { "lowpass.v" "Mult4" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 518 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult5\"" {  } { { "lowpass.v" "Mult5" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 521 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult6\"" {  } { { "lowpass.v" "Mult6" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 524 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult7\"" {  } { { "lowpass.v" "Mult7" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 527 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult1\"" {  } { { "lowpass.v" "Mult1" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 509 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult0\"" {  } { { "lowpass.v" "Mult0" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 506 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult3\"" {  } { { "lowpass.v" "Mult3" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 515 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lowpass:inst13\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lowpass:inst13\|Mult2\"" {  } { { "lowpass.v" "Mult2" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 512 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088201341 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607088201341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult44 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult44\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201409 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088201409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_dkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088201579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088201579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088201657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088201657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088201745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088201745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult44\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult44\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 638 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult45 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult45\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 641 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult45 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult45\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201808 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 641 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088201808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult33 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088201858 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088201858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9h " "Found entity 1: add_sub_n9h" {  } { { "db/add_sub_n9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_n9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088201966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088201966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088201991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult33\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 605 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult32\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 602 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult32 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202129 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 602 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult35\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 611 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult35 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202174 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 611 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult34\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 608 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult34 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202215 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 608 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult39 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202267 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult39\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult39\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 623 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult38 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202609 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akh " "Found entity 1: add_sub_akh" {  } { { "db/add_sub_akh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_akh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_g9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult38\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult38\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 620 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult37 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088202872 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088202872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088202947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088202987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088202987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_l9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_jkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult37\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult37\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult36 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203207 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m9h " "Found entity 1: add_sub_m9h" {  } { { "db/add_sub_m9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_m9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult36\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 614 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult41 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult41\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult41 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult41\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203572 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult40 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult40\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 626 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult40 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203618 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 626 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult42 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult42\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 632 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult42 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203659 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 632 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult43 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult43\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 635 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult43 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203709 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 635 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult23 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088203758 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088203758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kkh " "Found entity 1: add_sub_kkh" {  } { { "db/add_sub_kkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_kkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088203963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088203963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult23\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 575 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088203989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult21\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 569 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult21 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204040 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 569 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult20 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204089 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p9h " "Found entity 1: add_sub_p9h" {  } { { "db/add_sub_p9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_p9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088204199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088204199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkh " "Found entity 1: add_sub_lkh" {  } { { "db/add_sub_lkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_lkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088204292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088204292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult20\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult20\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 566 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult17 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204362 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o9h " "Found entity 1: add_sub_o9h" {  } { { "db/add_sub_o9h.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_o9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088204468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088204468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkh " "Found entity 1: add_sub_mkh" {  } { { "db/add_sub_mkh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_mkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088204633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088204633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lowpass:inst13\|lpm_mult:Mult17\|altshift:external_latency_ffs lowpass:inst13\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult16\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 554 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult16 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204714 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 554 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult18\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 560 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult18 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204769 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 560 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult19\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 563 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult19 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204825 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 563 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult31\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 599 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult31 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204922 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 599 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lowpass:inst13\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"lowpass:inst13\|lpm_mult:Mult30\"" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 596 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088204974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lowpass:inst13\|lpm_mult:Mult30 " "Instantiated megafunction \"lowpass:inst13\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088204974 ""}  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 596 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088204974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607088207003 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_lrclk " "Inserted always-enabled tri-state buffer between \"o_lrclk\" and its non-tri-state driver." {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 232 1496 1672 248 "o_lrclk" "" } { 224 1458 1513 247 "o_lrclk" "" } { 912 1920 2008 935 "o_lrclk" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607088207160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_bck " "Inserted always-enabled tri-state buffer between \"o_bck\" and its non-tri-state driver." {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 184 1496 1672 200 "o_bck" "" } { 176 1448 1508 199 "o_bck" "" } { 880 1920 2008 903 "o_bck" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607088207160 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1607088207160 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o_lrclk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o_lrclk\" is moved to its source" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 232 1496 1672 248 "o_lrclk" "" } { 224 1458 1513 247 "o_lrclk" "" } { 912 1920 2008 935 "o_lrclk" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1607088207184 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1607088207184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 72 -1 0 } } { "uart_tx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v" 47 -1 0 } } { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 63 -1 0 } } { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607088207221 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607088207222 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "o_lrclk~synth " "Node \"o_lrclk~synth\"" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 232 1496 1672 248 "o_lrclk" "" } { 224 1458 1513 247 "o_lrclk" "" } { 912 1920 2008 935 "o_lrclk" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088210175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o_bck~synth " "Node \"o_bck~synth\"" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 184 1496 1672 200 "o_bck" "" } { 176 1448 1508 199 "o_bck" "" } { 880 1920 2008 903 "o_bck" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088210175 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607088210175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088210457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "113 " "113 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607088213255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth 3 " "Ignored 3 assignments for entity \"eth\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth -sip eth.sip -library lib_eth " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth -sip eth.sip -library lib_eth was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1607088213373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity eth -sip eth.sip -library lib_eth " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity eth -sip eth.sip -library lib_eth was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1607088213373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth -sip eth.sip -library lib_eth " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth -sip eth.sip -library lib_eth was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1607088213373 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1607088213373 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 166 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 166 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1607088214937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607088215060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088215060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 480 1760 1928 496 "uart_rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088215636 "|dsp|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1392 448 616 1408 "clk_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607088215636 "|dsp|clk_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607088215636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8350 " "Implemented 8350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607088215636 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607088215636 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607088215636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8183 " "Implemented 8183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607088215636 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607088215636 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607088215636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607088215636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607088215745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 16:23:35 2020 " "Processing ended: Fri Dec 04 16:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607088215745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607088215745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607088215745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088215745 ""}
