// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
// Date        : Wed Jan 21 17:35:38 2026
// Host        : woong-Super-Server running 64-bit Ubuntu 24.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,case_9,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "case_9,Vivado 2025.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (in_data_0_ce0,
    in_data_1_ce0,
    in_data_1_we0,
    in_data_1_ce1,
    in_data_1_we1,
    in_data_2_ce0,
    in_data_3_ce0,
    in_data_3_we0,
    in_data_3_ce1,
    in_data_3_we1,
    in_data_4_ce0,
    in_data_5_ce0,
    in_data_5_we0,
    in_data_5_ce1,
    in_data_5_we1,
    in_data_6_ce0,
    in_data_7_ce0,
    in_data_7_we0,
    in_data_7_ce1,
    in_data_7_we1,
    in_data_8_ce0,
    in_data_8_ce1,
    in_data_9_ce0,
    in_data_9_we0,
    in_data_9_ce1,
    in_data_9_we1,
    in_data_10_ce0,
    in_data_10_ce1,
    in_data_11_ce0,
    in_data_11_we0,
    in_data_11_ce1,
    in_data_11_we1,
    in_data_12_ce0,
    in_data_13_ce0,
    in_data_13_we0,
    in_data_13_ce1,
    in_data_13_we1,
    in_data_14_ce0,
    in_data_14_ce1,
    in_data_15_ce0,
    in_data_15_we0,
    in_data_15_ce1,
    in_data_15_we1,
    in_scalar_ce0,
    in_scalar_ce1,
    ap_clk,
    ap_rst,
    ap_done,
    ap_idle,
    ap_ready,
    ap_start,
    in_data_0_address0,
    in_data_0_q0,
    in_data_1_address0,
    in_data_1_d0,
    in_data_1_q0,
    in_data_1_address1,
    in_data_1_d1,
    in_data_1_q1,
    in_data_2_address0,
    in_data_2_q0,
    in_data_3_address0,
    in_data_3_d0,
    in_data_3_q0,
    in_data_3_address1,
    in_data_3_d1,
    in_data_3_q1,
    in_data_4_address0,
    in_data_4_q0,
    in_data_5_address0,
    in_data_5_d0,
    in_data_5_q0,
    in_data_5_address1,
    in_data_5_d1,
    in_data_5_q1,
    in_data_6_address0,
    in_data_6_q0,
    in_data_7_address0,
    in_data_7_d0,
    in_data_7_q0,
    in_data_7_address1,
    in_data_7_d1,
    in_data_7_q1,
    in_data_8_address0,
    in_data_8_q0,
    in_data_8_address1,
    in_data_8_q1,
    in_data_9_address0,
    in_data_9_d0,
    in_data_9_q0,
    in_data_9_address1,
    in_data_9_d1,
    in_data_9_q1,
    in_data_10_address0,
    in_data_10_q0,
    in_data_10_address1,
    in_data_10_q1,
    in_data_11_address0,
    in_data_11_d0,
    in_data_11_q0,
    in_data_11_address1,
    in_data_11_d1,
    in_data_11_q1,
    in_data_12_address0,
    in_data_12_q0,
    in_data_13_address0,
    in_data_13_d0,
    in_data_13_q0,
    in_data_13_address1,
    in_data_13_d1,
    in_data_13_q1,
    in_data_14_address0,
    in_data_14_q0,
    in_data_14_address1,
    in_data_14_q1,
    in_data_15_address0,
    in_data_15_d0,
    in_data_15_q0,
    in_data_15_address1,
    in_data_15_d1,
    in_data_15_q1,
    in_scalar_address0,
    in_scalar_q0,
    in_scalar_address1,
    in_scalar_q1,
    out_data_0,
    out_data_1,
    out_data_2,
    out_data_3);
  output in_data_0_ce0;
  output in_data_1_ce0;
  output in_data_1_we0;
  output in_data_1_ce1;
  output in_data_1_we1;
  output in_data_2_ce0;
  output in_data_3_ce0;
  output in_data_3_we0;
  output in_data_3_ce1;
  output in_data_3_we1;
  output in_data_4_ce0;
  output in_data_5_ce0;
  output in_data_5_we0;
  output in_data_5_ce1;
  output in_data_5_we1;
  output in_data_6_ce0;
  output in_data_7_ce0;
  output in_data_7_we0;
  output in_data_7_ce1;
  output in_data_7_we1;
  output in_data_8_ce0;
  output in_data_8_ce1;
  output in_data_9_ce0;
  output in_data_9_we0;
  output in_data_9_ce1;
  output in_data_9_we1;
  output in_data_10_ce0;
  output in_data_10_ce1;
  output in_data_11_ce0;
  output in_data_11_we0;
  output in_data_11_ce1;
  output in_data_11_we1;
  output in_data_12_ce0;
  output in_data_13_ce0;
  output in_data_13_we0;
  output in_data_13_ce1;
  output in_data_13_we1;
  output in_data_14_ce0;
  output in_data_14_ce1;
  output in_data_15_ce0;
  output in_data_15_we0;
  output in_data_15_ce1;
  output in_data_15_we1;
  output in_scalar_ce0;
  output in_scalar_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 83000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) (* X_INTERFACE_MODE = "slave" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_0_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_0_address0, LAYERED_METADATA undef" *) output [3:0]in_data_0_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_0_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_0_q0, LAYERED_METADATA undef" *) input [2:0]in_data_0_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_address0, LAYERED_METADATA undef" *) output [3:0]in_data_1_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_d0, LAYERED_METADATA undef" *) output [2:0]in_data_1_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_q0, LAYERED_METADATA undef" *) input [2:0]in_data_1_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_address1, LAYERED_METADATA undef" *) output [3:0]in_data_1_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_d1, LAYERED_METADATA undef" *) output [2:0]in_data_1_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_1_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_1_q1, LAYERED_METADATA undef" *) input [2:0]in_data_1_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_2_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_2_address0, LAYERED_METADATA undef" *) output [3:0]in_data_2_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_2_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_2_q0, LAYERED_METADATA undef" *) input [2:0]in_data_2_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_address0, LAYERED_METADATA undef" *) output [3:0]in_data_3_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_d0, LAYERED_METADATA undef" *) output [2:0]in_data_3_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_q0, LAYERED_METADATA undef" *) input [2:0]in_data_3_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_address1, LAYERED_METADATA undef" *) output [3:0]in_data_3_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_d1, LAYERED_METADATA undef" *) output [2:0]in_data_3_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_3_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_3_q1, LAYERED_METADATA undef" *) input [2:0]in_data_3_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_4_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_4_address0, LAYERED_METADATA undef" *) output [3:0]in_data_4_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_4_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_4_q0, LAYERED_METADATA undef" *) input [2:0]in_data_4_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_address0, LAYERED_METADATA undef" *) output [3:0]in_data_5_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_d0, LAYERED_METADATA undef" *) output [2:0]in_data_5_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_q0, LAYERED_METADATA undef" *) input [2:0]in_data_5_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_address1, LAYERED_METADATA undef" *) output [3:0]in_data_5_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_d1, LAYERED_METADATA undef" *) output [2:0]in_data_5_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_5_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_5_q1, LAYERED_METADATA undef" *) input [2:0]in_data_5_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_6_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_6_address0, LAYERED_METADATA undef" *) output [3:0]in_data_6_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_6_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_6_q0, LAYERED_METADATA undef" *) input [2:0]in_data_6_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_address0, LAYERED_METADATA undef" *) output [3:0]in_data_7_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_d0, LAYERED_METADATA undef" *) output [2:0]in_data_7_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_q0, LAYERED_METADATA undef" *) input [2:0]in_data_7_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_address1, LAYERED_METADATA undef" *) output [3:0]in_data_7_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_d1, LAYERED_METADATA undef" *) output [2:0]in_data_7_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_7_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_7_q1, LAYERED_METADATA undef" *) input [2:0]in_data_7_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_8_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_8_address0, LAYERED_METADATA undef" *) output [3:0]in_data_8_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_8_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_8_q0, LAYERED_METADATA undef" *) input [2:0]in_data_8_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_8_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_8_address1, LAYERED_METADATA undef" *) output [3:0]in_data_8_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_8_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_8_q1, LAYERED_METADATA undef" *) input [2:0]in_data_8_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_address0, LAYERED_METADATA undef" *) output [3:0]in_data_9_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_d0, LAYERED_METADATA undef" *) output [2:0]in_data_9_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_q0, LAYERED_METADATA undef" *) input [2:0]in_data_9_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_address1, LAYERED_METADATA undef" *) output [3:0]in_data_9_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_d1, LAYERED_METADATA undef" *) output [2:0]in_data_9_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_9_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_9_q1, LAYERED_METADATA undef" *) input [2:0]in_data_9_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_10_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_10_address0, LAYERED_METADATA undef" *) output [3:0]in_data_10_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_10_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_10_q0, LAYERED_METADATA undef" *) input [2:0]in_data_10_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_10_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_10_address1, LAYERED_METADATA undef" *) output [3:0]in_data_10_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_10_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_10_q1, LAYERED_METADATA undef" *) input [2:0]in_data_10_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_address0, LAYERED_METADATA undef" *) output [3:0]in_data_11_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_d0, LAYERED_METADATA undef" *) output [2:0]in_data_11_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_q0, LAYERED_METADATA undef" *) input [2:0]in_data_11_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_address1, LAYERED_METADATA undef" *) output [3:0]in_data_11_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_d1, LAYERED_METADATA undef" *) output [2:0]in_data_11_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_11_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_11_q1, LAYERED_METADATA undef" *) input [2:0]in_data_11_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_12_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_12_address0, LAYERED_METADATA undef" *) output [3:0]in_data_12_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_12_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_12_q0, LAYERED_METADATA undef" *) input [2:0]in_data_12_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_address0, LAYERED_METADATA undef" *) output [3:0]in_data_13_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_d0, LAYERED_METADATA undef" *) output [2:0]in_data_13_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_q0, LAYERED_METADATA undef" *) input [2:0]in_data_13_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_address1, LAYERED_METADATA undef" *) output [3:0]in_data_13_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_d1, LAYERED_METADATA undef" *) output [2:0]in_data_13_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_13_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_13_q1, LAYERED_METADATA undef" *) input [2:0]in_data_13_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_14_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_14_address0, LAYERED_METADATA undef" *) output [3:0]in_data_14_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_14_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_14_q0, LAYERED_METADATA undef" *) input [2:0]in_data_14_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_14_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_14_address1, LAYERED_METADATA undef" *) output [3:0]in_data_14_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_14_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_14_q1, LAYERED_METADATA undef" *) input [2:0]in_data_14_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_address0, LAYERED_METADATA undef" *) output [3:0]in_data_15_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_d0, LAYERED_METADATA undef" *) output [2:0]in_data_15_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_q0, LAYERED_METADATA undef" *) input [2:0]in_data_15_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_address1, LAYERED_METADATA undef" *) output [3:0]in_data_15_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_d1, LAYERED_METADATA undef" *) output [2:0]in_data_15_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_15_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_15_q1, LAYERED_METADATA undef" *) input [2:0]in_data_15_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_scalar_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_scalar_address0, LAYERED_METADATA undef" *) output [3:0]in_scalar_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_scalar_q0 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_scalar_q0, LAYERED_METADATA undef" *) input [7:0]in_scalar_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_scalar_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_scalar_address1, LAYERED_METADATA undef" *) output [3:0]in_scalar_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_scalar_q1 DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_scalar_q1, LAYERED_METADATA undef" *) input [7:0]in_scalar_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_data_0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_data_0, LAYERED_METADATA undef" *) output [7:0]out_data_0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_data_1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_data_1, LAYERED_METADATA undef" *) output [7:0]out_data_1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_data_2 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_data_2, LAYERED_METADATA undef" *) output [7:0]out_data_2;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_data_3 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_data_3, LAYERED_METADATA undef" *) output [7:0]out_data_3;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [3:0]in_data_0_address0;
  wire in_data_0_ce0;
  wire [2:0]in_data_0_q0;
  wire [3:0]in_data_10_address0;
  wire [3:0]in_data_10_address1;
  wire in_data_10_ce0;
  wire in_data_10_ce1;
  wire [2:0]in_data_10_q0;
  wire [2:0]in_data_10_q1;
  wire [3:0]in_data_12_address0;
  wire in_data_12_ce0;
  wire [2:0]in_data_12_q0;
  wire [3:0]in_data_14_address0;
  wire [3:0]in_data_14_address1;
  wire in_data_14_ce0;
  wire in_data_14_ce1;
  wire [2:0]in_data_14_q0;
  wire [2:0]in_data_14_q1;
  wire [3:0]in_data_2_address0;
  wire in_data_2_ce0;
  wire [2:0]in_data_2_q0;
  wire [3:0]in_data_4_address0;
  wire in_data_4_ce0;
  wire [2:0]in_data_4_q0;
  wire [3:0]in_data_6_address0;
  wire in_data_6_ce0;
  wire [2:0]in_data_6_q0;
  wire [3:0]in_data_8_address0;
  wire [2:0]\^in_data_8_address1 ;
  wire in_data_8_ce0;
  wire in_data_8_ce1;
  wire [2:0]in_data_8_q0;
  wire [2:0]in_data_8_q1;
  wire [3:1]\^in_scalar_address0 ;
  wire [2:1]\^in_scalar_address1 ;
  wire in_scalar_ce0;
  wire in_scalar_ce1;
  wire [7:0]in_scalar_q0;
  wire [7:0]in_scalar_q1;
  wire [7:0]out_data_0;
  wire [7:0]out_data_1;
  wire [7:0]out_data_2;
  wire [7:0]out_data_3;
  wire NLW_inst_in_data_11_ce0_UNCONNECTED;
  wire NLW_inst_in_data_11_ce1_UNCONNECTED;
  wire NLW_inst_in_data_11_we0_UNCONNECTED;
  wire NLW_inst_in_data_11_we1_UNCONNECTED;
  wire NLW_inst_in_data_13_ce0_UNCONNECTED;
  wire NLW_inst_in_data_13_ce1_UNCONNECTED;
  wire NLW_inst_in_data_13_we0_UNCONNECTED;
  wire NLW_inst_in_data_13_we1_UNCONNECTED;
  wire NLW_inst_in_data_15_ce0_UNCONNECTED;
  wire NLW_inst_in_data_15_ce1_UNCONNECTED;
  wire NLW_inst_in_data_15_we0_UNCONNECTED;
  wire NLW_inst_in_data_15_we1_UNCONNECTED;
  wire NLW_inst_in_data_1_ce0_UNCONNECTED;
  wire NLW_inst_in_data_1_ce1_UNCONNECTED;
  wire NLW_inst_in_data_1_we0_UNCONNECTED;
  wire NLW_inst_in_data_1_we1_UNCONNECTED;
  wire NLW_inst_in_data_3_ce0_UNCONNECTED;
  wire NLW_inst_in_data_3_ce1_UNCONNECTED;
  wire NLW_inst_in_data_3_we0_UNCONNECTED;
  wire NLW_inst_in_data_3_we1_UNCONNECTED;
  wire NLW_inst_in_data_5_ce0_UNCONNECTED;
  wire NLW_inst_in_data_5_ce1_UNCONNECTED;
  wire NLW_inst_in_data_5_we0_UNCONNECTED;
  wire NLW_inst_in_data_5_we1_UNCONNECTED;
  wire NLW_inst_in_data_7_ce0_UNCONNECTED;
  wire NLW_inst_in_data_7_ce1_UNCONNECTED;
  wire NLW_inst_in_data_7_we0_UNCONNECTED;
  wire NLW_inst_in_data_7_we1_UNCONNECTED;
  wire NLW_inst_in_data_9_ce0_UNCONNECTED;
  wire NLW_inst_in_data_9_ce1_UNCONNECTED;
  wire NLW_inst_in_data_9_we0_UNCONNECTED;
  wire NLW_inst_in_data_9_we1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_11_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_11_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_11_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_11_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_13_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_13_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_13_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_13_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_15_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_15_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_15_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_15_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_1_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_1_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_1_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_1_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_3_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_3_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_3_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_3_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_5_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_5_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_5_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_5_d1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_7_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_7_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_7_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_7_d1_UNCONNECTED;
  wire [3:3]NLW_inst_in_data_8_address1_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_9_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_data_9_address1_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_9_d0_UNCONNECTED;
  wire [2:0]NLW_inst_in_data_9_d1_UNCONNECTED;
  wire [0:0]NLW_inst_in_scalar_address0_UNCONNECTED;
  wire [3:0]NLW_inst_in_scalar_address1_UNCONNECTED;

  assign in_data_11_address0[3] = \<const0> ;
  assign in_data_11_address0[2] = \<const0> ;
  assign in_data_11_address0[1] = \<const0> ;
  assign in_data_11_address0[0] = \<const0> ;
  assign in_data_11_address1[3] = \<const0> ;
  assign in_data_11_address1[2] = \<const0> ;
  assign in_data_11_address1[1] = \<const0> ;
  assign in_data_11_address1[0] = \<const0> ;
  assign in_data_11_ce0 = \<const0> ;
  assign in_data_11_ce1 = \<const0> ;
  assign in_data_11_d0[2] = \<const0> ;
  assign in_data_11_d0[1] = \<const0> ;
  assign in_data_11_d0[0] = \<const0> ;
  assign in_data_11_d1[2] = \<const0> ;
  assign in_data_11_d1[1] = \<const0> ;
  assign in_data_11_d1[0] = \<const0> ;
  assign in_data_11_we0 = \<const0> ;
  assign in_data_11_we1 = \<const0> ;
  assign in_data_13_address0[3] = \<const0> ;
  assign in_data_13_address0[2] = \<const0> ;
  assign in_data_13_address0[1] = \<const0> ;
  assign in_data_13_address0[0] = \<const0> ;
  assign in_data_13_address1[3] = \<const0> ;
  assign in_data_13_address1[2] = \<const0> ;
  assign in_data_13_address1[1] = \<const0> ;
  assign in_data_13_address1[0] = \<const0> ;
  assign in_data_13_ce0 = \<const0> ;
  assign in_data_13_ce1 = \<const0> ;
  assign in_data_13_d0[2] = \<const0> ;
  assign in_data_13_d0[1] = \<const0> ;
  assign in_data_13_d0[0] = \<const0> ;
  assign in_data_13_d1[2] = \<const0> ;
  assign in_data_13_d1[1] = \<const0> ;
  assign in_data_13_d1[0] = \<const0> ;
  assign in_data_13_we0 = \<const0> ;
  assign in_data_13_we1 = \<const0> ;
  assign in_data_15_address0[3] = \<const0> ;
  assign in_data_15_address0[2] = \<const0> ;
  assign in_data_15_address0[1] = \<const0> ;
  assign in_data_15_address0[0] = \<const0> ;
  assign in_data_15_address1[3] = \<const0> ;
  assign in_data_15_address1[2] = \<const0> ;
  assign in_data_15_address1[1] = \<const0> ;
  assign in_data_15_address1[0] = \<const0> ;
  assign in_data_15_ce0 = \<const0> ;
  assign in_data_15_ce1 = \<const0> ;
  assign in_data_15_d0[2] = \<const0> ;
  assign in_data_15_d0[1] = \<const0> ;
  assign in_data_15_d0[0] = \<const0> ;
  assign in_data_15_d1[2] = \<const0> ;
  assign in_data_15_d1[1] = \<const0> ;
  assign in_data_15_d1[0] = \<const0> ;
  assign in_data_15_we0 = \<const0> ;
  assign in_data_15_we1 = \<const0> ;
  assign in_data_1_address0[3] = \<const0> ;
  assign in_data_1_address0[2] = \<const0> ;
  assign in_data_1_address0[1] = \<const0> ;
  assign in_data_1_address0[0] = \<const0> ;
  assign in_data_1_address1[3] = \<const0> ;
  assign in_data_1_address1[2] = \<const0> ;
  assign in_data_1_address1[1] = \<const0> ;
  assign in_data_1_address1[0] = \<const0> ;
  assign in_data_1_ce0 = \<const0> ;
  assign in_data_1_ce1 = \<const0> ;
  assign in_data_1_d0[2] = \<const0> ;
  assign in_data_1_d0[1] = \<const0> ;
  assign in_data_1_d0[0] = \<const0> ;
  assign in_data_1_d1[2] = \<const0> ;
  assign in_data_1_d1[1] = \<const0> ;
  assign in_data_1_d1[0] = \<const0> ;
  assign in_data_1_we0 = \<const0> ;
  assign in_data_1_we1 = \<const0> ;
  assign in_data_3_address0[3] = \<const0> ;
  assign in_data_3_address0[2] = \<const0> ;
  assign in_data_3_address0[1] = \<const0> ;
  assign in_data_3_address0[0] = \<const0> ;
  assign in_data_3_address1[3] = \<const0> ;
  assign in_data_3_address1[2] = \<const0> ;
  assign in_data_3_address1[1] = \<const0> ;
  assign in_data_3_address1[0] = \<const0> ;
  assign in_data_3_ce0 = \<const0> ;
  assign in_data_3_ce1 = \<const0> ;
  assign in_data_3_d0[2] = \<const0> ;
  assign in_data_3_d0[1] = \<const0> ;
  assign in_data_3_d0[0] = \<const0> ;
  assign in_data_3_d1[2] = \<const0> ;
  assign in_data_3_d1[1] = \<const0> ;
  assign in_data_3_d1[0] = \<const0> ;
  assign in_data_3_we0 = \<const0> ;
  assign in_data_3_we1 = \<const0> ;
  assign in_data_5_address0[3] = \<const0> ;
  assign in_data_5_address0[2] = \<const0> ;
  assign in_data_5_address0[1] = \<const0> ;
  assign in_data_5_address0[0] = \<const0> ;
  assign in_data_5_address1[3] = \<const0> ;
  assign in_data_5_address1[2] = \<const0> ;
  assign in_data_5_address1[1] = \<const0> ;
  assign in_data_5_address1[0] = \<const0> ;
  assign in_data_5_ce0 = \<const0> ;
  assign in_data_5_ce1 = \<const0> ;
  assign in_data_5_d0[2] = \<const0> ;
  assign in_data_5_d0[1] = \<const0> ;
  assign in_data_5_d0[0] = \<const0> ;
  assign in_data_5_d1[2] = \<const0> ;
  assign in_data_5_d1[1] = \<const0> ;
  assign in_data_5_d1[0] = \<const0> ;
  assign in_data_5_we0 = \<const0> ;
  assign in_data_5_we1 = \<const0> ;
  assign in_data_7_address0[3] = \<const0> ;
  assign in_data_7_address0[2] = \<const0> ;
  assign in_data_7_address0[1] = \<const0> ;
  assign in_data_7_address0[0] = \<const0> ;
  assign in_data_7_address1[3] = \<const0> ;
  assign in_data_7_address1[2] = \<const0> ;
  assign in_data_7_address1[1] = \<const0> ;
  assign in_data_7_address1[0] = \<const0> ;
  assign in_data_7_ce0 = \<const0> ;
  assign in_data_7_ce1 = \<const0> ;
  assign in_data_7_d0[2] = \<const0> ;
  assign in_data_7_d0[1] = \<const0> ;
  assign in_data_7_d0[0] = \<const0> ;
  assign in_data_7_d1[2] = \<const0> ;
  assign in_data_7_d1[1] = \<const0> ;
  assign in_data_7_d1[0] = \<const0> ;
  assign in_data_7_we0 = \<const0> ;
  assign in_data_7_we1 = \<const0> ;
  assign in_data_8_address1[3] = \<const0> ;
  assign in_data_8_address1[2:0] = \^in_data_8_address1 [2:0];
  assign in_data_9_address0[3] = \<const0> ;
  assign in_data_9_address0[2] = \<const0> ;
  assign in_data_9_address0[1] = \<const0> ;
  assign in_data_9_address0[0] = \<const0> ;
  assign in_data_9_address1[3] = \<const0> ;
  assign in_data_9_address1[2] = \<const0> ;
  assign in_data_9_address1[1] = \<const0> ;
  assign in_data_9_address1[0] = \<const0> ;
  assign in_data_9_ce0 = \<const0> ;
  assign in_data_9_ce1 = \<const0> ;
  assign in_data_9_d0[2] = \<const0> ;
  assign in_data_9_d0[1] = \<const0> ;
  assign in_data_9_d0[0] = \<const0> ;
  assign in_data_9_d1[2] = \<const0> ;
  assign in_data_9_d1[1] = \<const0> ;
  assign in_data_9_d1[0] = \<const0> ;
  assign in_data_9_we0 = \<const0> ;
  assign in_data_9_we1 = \<const0> ;
  assign in_scalar_address0[3:1] = \^in_scalar_address0 [3:1];
  assign in_scalar_address0[0] = \<const1> ;
  assign in_scalar_address1[3] = \<const0> ;
  assign in_scalar_address1[2:1] = \^in_scalar_address1 [2:1];
  assign in_scalar_address1[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "43'b0000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp1_stage0 = "43'b0000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "43'b0000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "43'b0000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state11 = "43'b0000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state12 = "43'b0000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state13 = "43'b0000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state14 = "43'b0000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state15 = "43'b0000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state16 = "43'b0000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state17 = "43'b0000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state18 = "43'b0000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state19 = "43'b0000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state2 = "43'b0000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "43'b0000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state21 = "43'b0000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state22 = "43'b0000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state23 = "43'b0000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state24 = "43'b0000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state25 = "43'b0000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state26 = "43'b0000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state3 = "43'b0000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state33 = "43'b0000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "43'b0000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "43'b0000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "43'b0000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "43'b0000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "43'b0000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "43'b0000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state40 = "43'b0000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "43'b0000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "43'b0000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "43'b0000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "43'b0000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "43'b0000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "43'b0000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "43'b0000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "43'b0000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "43'b0000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state50 = "43'b0001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "43'b0010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "43'b0100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "43'b1000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9 inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .in_data_0_address0(in_data_0_address0),
        .in_data_0_ce0(in_data_0_ce0),
        .in_data_0_q0(in_data_0_q0),
        .in_data_10_address0(in_data_10_address0),
        .in_data_10_address1(in_data_10_address1),
        .in_data_10_ce0(in_data_10_ce0),
        .in_data_10_ce1(in_data_10_ce1),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q1(in_data_10_q1),
        .in_data_11_address0(NLW_inst_in_data_11_address0_UNCONNECTED[3:0]),
        .in_data_11_address1(NLW_inst_in_data_11_address1_UNCONNECTED[3:0]),
        .in_data_11_ce0(NLW_inst_in_data_11_ce0_UNCONNECTED),
        .in_data_11_ce1(NLW_inst_in_data_11_ce1_UNCONNECTED),
        .in_data_11_d0(NLW_inst_in_data_11_d0_UNCONNECTED[2:0]),
        .in_data_11_d1(NLW_inst_in_data_11_d1_UNCONNECTED[2:0]),
        .in_data_11_q0({1'b0,1'b0,1'b0}),
        .in_data_11_q1({1'b0,1'b0,1'b0}),
        .in_data_11_we0(NLW_inst_in_data_11_we0_UNCONNECTED),
        .in_data_11_we1(NLW_inst_in_data_11_we1_UNCONNECTED),
        .in_data_12_address0(in_data_12_address0),
        .in_data_12_ce0(in_data_12_ce0),
        .in_data_12_q0(in_data_12_q0),
        .in_data_13_address0(NLW_inst_in_data_13_address0_UNCONNECTED[3:0]),
        .in_data_13_address1(NLW_inst_in_data_13_address1_UNCONNECTED[3:0]),
        .in_data_13_ce0(NLW_inst_in_data_13_ce0_UNCONNECTED),
        .in_data_13_ce1(NLW_inst_in_data_13_ce1_UNCONNECTED),
        .in_data_13_d0(NLW_inst_in_data_13_d0_UNCONNECTED[2:0]),
        .in_data_13_d1(NLW_inst_in_data_13_d1_UNCONNECTED[2:0]),
        .in_data_13_q0({1'b0,1'b0,1'b0}),
        .in_data_13_q1({1'b0,1'b0,1'b0}),
        .in_data_13_we0(NLW_inst_in_data_13_we0_UNCONNECTED),
        .in_data_13_we1(NLW_inst_in_data_13_we1_UNCONNECTED),
        .in_data_14_address0(in_data_14_address0),
        .in_data_14_address1(in_data_14_address1),
        .in_data_14_ce0(in_data_14_ce0),
        .in_data_14_ce1(in_data_14_ce1),
        .in_data_14_q0(in_data_14_q0),
        .in_data_14_q1(in_data_14_q1),
        .in_data_15_address0(NLW_inst_in_data_15_address0_UNCONNECTED[3:0]),
        .in_data_15_address1(NLW_inst_in_data_15_address1_UNCONNECTED[3:0]),
        .in_data_15_ce0(NLW_inst_in_data_15_ce0_UNCONNECTED),
        .in_data_15_ce1(NLW_inst_in_data_15_ce1_UNCONNECTED),
        .in_data_15_d0(NLW_inst_in_data_15_d0_UNCONNECTED[2:0]),
        .in_data_15_d1(NLW_inst_in_data_15_d1_UNCONNECTED[2:0]),
        .in_data_15_q0({1'b0,1'b0,1'b0}),
        .in_data_15_q1({1'b0,1'b0,1'b0}),
        .in_data_15_we0(NLW_inst_in_data_15_we0_UNCONNECTED),
        .in_data_15_we1(NLW_inst_in_data_15_we1_UNCONNECTED),
        .in_data_1_address0(NLW_inst_in_data_1_address0_UNCONNECTED[3:0]),
        .in_data_1_address1(NLW_inst_in_data_1_address1_UNCONNECTED[3:0]),
        .in_data_1_ce0(NLW_inst_in_data_1_ce0_UNCONNECTED),
        .in_data_1_ce1(NLW_inst_in_data_1_ce1_UNCONNECTED),
        .in_data_1_d0(NLW_inst_in_data_1_d0_UNCONNECTED[2:0]),
        .in_data_1_d1(NLW_inst_in_data_1_d1_UNCONNECTED[2:0]),
        .in_data_1_q0({1'b0,1'b0,1'b0}),
        .in_data_1_q1({1'b0,1'b0,1'b0}),
        .in_data_1_we0(NLW_inst_in_data_1_we0_UNCONNECTED),
        .in_data_1_we1(NLW_inst_in_data_1_we1_UNCONNECTED),
        .in_data_2_address0(in_data_2_address0),
        .in_data_2_ce0(in_data_2_ce0),
        .in_data_2_q0(in_data_2_q0),
        .in_data_3_address0(NLW_inst_in_data_3_address0_UNCONNECTED[3:0]),
        .in_data_3_address1(NLW_inst_in_data_3_address1_UNCONNECTED[3:0]),
        .in_data_3_ce0(NLW_inst_in_data_3_ce0_UNCONNECTED),
        .in_data_3_ce1(NLW_inst_in_data_3_ce1_UNCONNECTED),
        .in_data_3_d0(NLW_inst_in_data_3_d0_UNCONNECTED[2:0]),
        .in_data_3_d1(NLW_inst_in_data_3_d1_UNCONNECTED[2:0]),
        .in_data_3_q0({1'b0,1'b0,1'b0}),
        .in_data_3_q1({1'b0,1'b0,1'b0}),
        .in_data_3_we0(NLW_inst_in_data_3_we0_UNCONNECTED),
        .in_data_3_we1(NLW_inst_in_data_3_we1_UNCONNECTED),
        .in_data_4_address0(in_data_4_address0),
        .in_data_4_ce0(in_data_4_ce0),
        .in_data_4_q0(in_data_4_q0),
        .in_data_5_address0(NLW_inst_in_data_5_address0_UNCONNECTED[3:0]),
        .in_data_5_address1(NLW_inst_in_data_5_address1_UNCONNECTED[3:0]),
        .in_data_5_ce0(NLW_inst_in_data_5_ce0_UNCONNECTED),
        .in_data_5_ce1(NLW_inst_in_data_5_ce1_UNCONNECTED),
        .in_data_5_d0(NLW_inst_in_data_5_d0_UNCONNECTED[2:0]),
        .in_data_5_d1(NLW_inst_in_data_5_d1_UNCONNECTED[2:0]),
        .in_data_5_q0({1'b0,1'b0,1'b0}),
        .in_data_5_q1({1'b0,1'b0,1'b0}),
        .in_data_5_we0(NLW_inst_in_data_5_we0_UNCONNECTED),
        .in_data_5_we1(NLW_inst_in_data_5_we1_UNCONNECTED),
        .in_data_6_address0(in_data_6_address0),
        .in_data_6_ce0(in_data_6_ce0),
        .in_data_6_q0(in_data_6_q0),
        .in_data_7_address0(NLW_inst_in_data_7_address0_UNCONNECTED[3:0]),
        .in_data_7_address1(NLW_inst_in_data_7_address1_UNCONNECTED[3:0]),
        .in_data_7_ce0(NLW_inst_in_data_7_ce0_UNCONNECTED),
        .in_data_7_ce1(NLW_inst_in_data_7_ce1_UNCONNECTED),
        .in_data_7_d0(NLW_inst_in_data_7_d0_UNCONNECTED[2:0]),
        .in_data_7_d1(NLW_inst_in_data_7_d1_UNCONNECTED[2:0]),
        .in_data_7_q0({1'b0,1'b0,1'b0}),
        .in_data_7_q1({1'b0,1'b0,1'b0}),
        .in_data_7_we0(NLW_inst_in_data_7_we0_UNCONNECTED),
        .in_data_7_we1(NLW_inst_in_data_7_we1_UNCONNECTED),
        .in_data_8_address0(in_data_8_address0),
        .in_data_8_address1({NLW_inst_in_data_8_address1_UNCONNECTED[3],\^in_data_8_address1 }),
        .in_data_8_ce0(in_data_8_ce0),
        .in_data_8_ce1(in_data_8_ce1),
        .in_data_8_q0(in_data_8_q0),
        .in_data_8_q1(in_data_8_q1),
        .in_data_9_address0(NLW_inst_in_data_9_address0_UNCONNECTED[3:0]),
        .in_data_9_address1(NLW_inst_in_data_9_address1_UNCONNECTED[3:0]),
        .in_data_9_ce0(NLW_inst_in_data_9_ce0_UNCONNECTED),
        .in_data_9_ce1(NLW_inst_in_data_9_ce1_UNCONNECTED),
        .in_data_9_d0(NLW_inst_in_data_9_d0_UNCONNECTED[2:0]),
        .in_data_9_d1(NLW_inst_in_data_9_d1_UNCONNECTED[2:0]),
        .in_data_9_q0({1'b0,1'b0,1'b0}),
        .in_data_9_q1({1'b0,1'b0,1'b0}),
        .in_data_9_we0(NLW_inst_in_data_9_we0_UNCONNECTED),
        .in_data_9_we1(NLW_inst_in_data_9_we1_UNCONNECTED),
        .in_scalar_address0({\^in_scalar_address0 ,NLW_inst_in_scalar_address0_UNCONNECTED[0]}),
        .in_scalar_address1({NLW_inst_in_scalar_address1_UNCONNECTED[3],\^in_scalar_address1 ,NLW_inst_in_scalar_address1_UNCONNECTED[0]}),
        .in_scalar_ce0(in_scalar_ce0),
        .in_scalar_ce1(in_scalar_ce1),
        .in_scalar_q0(in_scalar_q0),
        .in_scalar_q1(in_scalar_q1),
        .out_data_0(out_data_0),
        .out_data_1(out_data_1),
        .out_data_2(out_data_2),
        .out_data_3(out_data_3));
endmodule

(* ap_ST_fsm_pp0_stage0 = "43'b0000000000000000000000000000000000000001000" *) (* ap_ST_fsm_pp1_stage0 = "43'b0000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state1 = "43'b0000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "43'b0000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state11 = "43'b0000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state12 = "43'b0000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state13 = "43'b0000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state14 = "43'b0000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state15 = "43'b0000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state16 = "43'b0000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state17 = "43'b0000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state18 = "43'b0000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state19 = "43'b0000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state2 = "43'b0000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "43'b0000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state21 = "43'b0000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state22 = "43'b0000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state23 = "43'b0000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state24 = "43'b0000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state25 = "43'b0000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state26 = "43'b0000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state3 = "43'b0000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state33 = "43'b0000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state34 = "43'b0000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state35 = "43'b0000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state36 = "43'b0000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state37 = "43'b0000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "43'b0000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state39 = "43'b0000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state40 = "43'b0000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "43'b0000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "43'b0000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "43'b0000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "43'b0000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "43'b0000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "43'b0000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "43'b0000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "43'b0000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "43'b0000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state50 = "43'b0001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "43'b0010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "43'b0100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "43'b1000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    in_data_0_address0,
    in_data_0_ce0,
    in_data_0_q0,
    in_data_1_address0,
    in_data_1_ce0,
    in_data_1_we0,
    in_data_1_d0,
    in_data_1_q0,
    in_data_1_address1,
    in_data_1_ce1,
    in_data_1_we1,
    in_data_1_d1,
    in_data_1_q1,
    in_data_2_address0,
    in_data_2_ce0,
    in_data_2_q0,
    in_data_3_address0,
    in_data_3_ce0,
    in_data_3_we0,
    in_data_3_d0,
    in_data_3_q0,
    in_data_3_address1,
    in_data_3_ce1,
    in_data_3_we1,
    in_data_3_d1,
    in_data_3_q1,
    in_data_4_address0,
    in_data_4_ce0,
    in_data_4_q0,
    in_data_5_address0,
    in_data_5_ce0,
    in_data_5_we0,
    in_data_5_d0,
    in_data_5_q0,
    in_data_5_address1,
    in_data_5_ce1,
    in_data_5_we1,
    in_data_5_d1,
    in_data_5_q1,
    in_data_6_address0,
    in_data_6_ce0,
    in_data_6_q0,
    in_data_7_address0,
    in_data_7_ce0,
    in_data_7_we0,
    in_data_7_d0,
    in_data_7_q0,
    in_data_7_address1,
    in_data_7_ce1,
    in_data_7_we1,
    in_data_7_d1,
    in_data_7_q1,
    in_data_8_address0,
    in_data_8_ce0,
    in_data_8_q0,
    in_data_8_address1,
    in_data_8_ce1,
    in_data_8_q1,
    in_data_9_address0,
    in_data_9_ce0,
    in_data_9_we0,
    in_data_9_d0,
    in_data_9_q0,
    in_data_9_address1,
    in_data_9_ce1,
    in_data_9_we1,
    in_data_9_d1,
    in_data_9_q1,
    in_data_10_address0,
    in_data_10_ce0,
    in_data_10_q0,
    in_data_10_address1,
    in_data_10_ce1,
    in_data_10_q1,
    in_data_11_address0,
    in_data_11_ce0,
    in_data_11_we0,
    in_data_11_d0,
    in_data_11_q0,
    in_data_11_address1,
    in_data_11_ce1,
    in_data_11_we1,
    in_data_11_d1,
    in_data_11_q1,
    in_data_12_address0,
    in_data_12_ce0,
    in_data_12_q0,
    in_data_13_address0,
    in_data_13_ce0,
    in_data_13_we0,
    in_data_13_d0,
    in_data_13_q0,
    in_data_13_address1,
    in_data_13_ce1,
    in_data_13_we1,
    in_data_13_d1,
    in_data_13_q1,
    in_data_14_address0,
    in_data_14_ce0,
    in_data_14_q0,
    in_data_14_address1,
    in_data_14_ce1,
    in_data_14_q1,
    in_data_15_address0,
    in_data_15_ce0,
    in_data_15_we0,
    in_data_15_d0,
    in_data_15_q0,
    in_data_15_address1,
    in_data_15_ce1,
    in_data_15_we1,
    in_data_15_d1,
    in_data_15_q1,
    in_scalar_address0,
    in_scalar_ce0,
    in_scalar_q0,
    in_scalar_address1,
    in_scalar_ce1,
    in_scalar_q1,
    out_data_0,
    out_data_1,
    out_data_2,
    out_data_3);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [3:0]in_data_0_address0;
  output in_data_0_ce0;
  input [2:0]in_data_0_q0;
  output [3:0]in_data_1_address0;
  output in_data_1_ce0;
  output in_data_1_we0;
  output [2:0]in_data_1_d0;
  input [2:0]in_data_1_q0;
  output [3:0]in_data_1_address1;
  output in_data_1_ce1;
  output in_data_1_we1;
  output [2:0]in_data_1_d1;
  input [2:0]in_data_1_q1;
  output [3:0]in_data_2_address0;
  output in_data_2_ce0;
  input [2:0]in_data_2_q0;
  output [3:0]in_data_3_address0;
  output in_data_3_ce0;
  output in_data_3_we0;
  output [2:0]in_data_3_d0;
  input [2:0]in_data_3_q0;
  output [3:0]in_data_3_address1;
  output in_data_3_ce1;
  output in_data_3_we1;
  output [2:0]in_data_3_d1;
  input [2:0]in_data_3_q1;
  output [3:0]in_data_4_address0;
  output in_data_4_ce0;
  input [2:0]in_data_4_q0;
  output [3:0]in_data_5_address0;
  output in_data_5_ce0;
  output in_data_5_we0;
  output [2:0]in_data_5_d0;
  input [2:0]in_data_5_q0;
  output [3:0]in_data_5_address1;
  output in_data_5_ce1;
  output in_data_5_we1;
  output [2:0]in_data_5_d1;
  input [2:0]in_data_5_q1;
  output [3:0]in_data_6_address0;
  output in_data_6_ce0;
  input [2:0]in_data_6_q0;
  output [3:0]in_data_7_address0;
  output in_data_7_ce0;
  output in_data_7_we0;
  output [2:0]in_data_7_d0;
  input [2:0]in_data_7_q0;
  output [3:0]in_data_7_address1;
  output in_data_7_ce1;
  output in_data_7_we1;
  output [2:0]in_data_7_d1;
  input [2:0]in_data_7_q1;
  output [3:0]in_data_8_address0;
  output in_data_8_ce0;
  input [2:0]in_data_8_q0;
  output [3:0]in_data_8_address1;
  output in_data_8_ce1;
  input [2:0]in_data_8_q1;
  output [3:0]in_data_9_address0;
  output in_data_9_ce0;
  output in_data_9_we0;
  output [2:0]in_data_9_d0;
  input [2:0]in_data_9_q0;
  output [3:0]in_data_9_address1;
  output in_data_9_ce1;
  output in_data_9_we1;
  output [2:0]in_data_9_d1;
  input [2:0]in_data_9_q1;
  output [3:0]in_data_10_address0;
  output in_data_10_ce0;
  input [2:0]in_data_10_q0;
  output [3:0]in_data_10_address1;
  output in_data_10_ce1;
  input [2:0]in_data_10_q1;
  output [3:0]in_data_11_address0;
  output in_data_11_ce0;
  output in_data_11_we0;
  output [2:0]in_data_11_d0;
  input [2:0]in_data_11_q0;
  output [3:0]in_data_11_address1;
  output in_data_11_ce1;
  output in_data_11_we1;
  output [2:0]in_data_11_d1;
  input [2:0]in_data_11_q1;
  output [3:0]in_data_12_address0;
  output in_data_12_ce0;
  input [2:0]in_data_12_q0;
  output [3:0]in_data_13_address0;
  output in_data_13_ce0;
  output in_data_13_we0;
  output [2:0]in_data_13_d0;
  input [2:0]in_data_13_q0;
  output [3:0]in_data_13_address1;
  output in_data_13_ce1;
  output in_data_13_we1;
  output [2:0]in_data_13_d1;
  input [2:0]in_data_13_q1;
  output [3:0]in_data_14_address0;
  output in_data_14_ce0;
  input [2:0]in_data_14_q0;
  output [3:0]in_data_14_address1;
  output in_data_14_ce1;
  input [2:0]in_data_14_q1;
  output [3:0]in_data_15_address0;
  output in_data_15_ce0;
  output in_data_15_we0;
  output [2:0]in_data_15_d0;
  input [2:0]in_data_15_q0;
  output [3:0]in_data_15_address1;
  output in_data_15_ce1;
  output in_data_15_we1;
  output [2:0]in_data_15_d1;
  input [2:0]in_data_15_q1;
  output [3:0]in_scalar_address0;
  output in_scalar_ce0;
  input [7:0]in_scalar_q0;
  output [3:0]in_scalar_address1;
  output in_scalar_ce1;
  input [7:0]in_scalar_q1;
  output [7:0]out_data_0;
  output [7:0]out_data_1;
  output [7:0]out_data_2;
  output [7:0]out_data_3;

  wire \<const0> ;
  wire [7:0]A;
  wire [13:0]B;
  wire [2:0]a_reg;
  wire [3:0]add_i2039_phi_fu_358;
  wire [7:0]add_i2636_phi_fu_362;
  wire [3:0]add_i4161_lcssa_phi_fu_350;
  wire [6:0]add_i5077_phi_cast_reg_4891;
  wire [6:0]add_i5077_phi_fu_306;
  wire [2:0]add_i5426_phi_fu_230_reg;
  wire [2:0]add_i5426_phi_load_reg_4510_reg;
  wire [8:0]add_i5493_phi_fu_250;
  wire add_i5493_phi_fu_2500;
  wire [3:0]add_i6304_phi_fu_274;
  wire add_i6304_phi_fu_2740;
  wire [3:0]add_i6304_phi_load_reg_4520;
  wire [6:0]add_i6356_phi_cast37_reg_4896;
  wire [6:0]add_i6356_phi_fu_278;
  wire \add_i6356_phi_fu_278[3]_i_2_n_0 ;
  wire \add_i6356_phi_fu_278[3]_i_3_n_0 ;
  wire \add_i6356_phi_fu_278[3]_i_4_n_0 ;
  wire \add_i6356_phi_fu_278[3]_i_5_n_0 ;
  wire \add_i6356_phi_fu_278[3]_i_6_n_0 ;
  wire \add_i6356_phi_fu_278[6]_i_2_n_0 ;
  wire \add_i6356_phi_fu_278[6]_i_3_n_0 ;
  wire \add_i6356_phi_fu_278[6]_i_4_n_0 ;
  wire \add_i6356_phi_fu_278_reg[3]_i_1_n_0 ;
  wire \add_i6356_phi_fu_278_reg[3]_i_1_n_1 ;
  wire \add_i6356_phi_fu_278_reg[3]_i_1_n_2 ;
  wire \add_i6356_phi_fu_278_reg[3]_i_1_n_3 ;
  wire \add_i6356_phi_fu_278_reg[6]_i_1_n_2 ;
  wire \add_i6356_phi_fu_278_reg[6]_i_1_n_3 ;
  wire add_i6572_phi_fu_2820;
  wire \add_i6572_phi_fu_282[3]_i_2_n_0 ;
  wire \add_i6572_phi_fu_282[3]_i_3_n_0 ;
  wire \add_i6572_phi_fu_282[3]_i_4_n_0 ;
  wire \add_i6572_phi_fu_282[3]_i_5_n_0 ;
  wire \add_i6572_phi_fu_282[3]_i_6_n_0 ;
  wire \add_i6572_phi_fu_282_reg[3]_i_1_n_0 ;
  wire \add_i6572_phi_fu_282_reg[3]_i_1_n_1 ;
  wire \add_i6572_phi_fu_282_reg[3]_i_1_n_2 ;
  wire \add_i6572_phi_fu_282_reg[3]_i_1_n_3 ;
  wire \add_i6572_phi_fu_282_reg_n_0_[0] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[1] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[2] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[3] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[4] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[5] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[6] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[7] ;
  wire \add_i6572_phi_fu_282_reg_n_0_[8] ;
  wire [6:0]add_ln113_fu_1217_p2;
  wire [3:0]add_ln114_fu_1248_p2;
  wire [7:0]add_ln146_12_fu_1562_p2;
  wire [7:0]add_ln146_12_reg_4495;
  wire \add_ln146_12_reg_4495[3]_i_2_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_3_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_4_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_5_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_6_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_7_n_0 ;
  wire \add_ln146_12_reg_4495[3]_i_8_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_10_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_2_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_3_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_4_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_5_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_6_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_7_n_0 ;
  wire \add_ln146_12_reg_4495[7]_i_9_n_0 ;
  wire \add_ln146_12_reg_4495_reg[3]_i_1_n_0 ;
  wire \add_ln146_12_reg_4495_reg[3]_i_1_n_1 ;
  wire \add_ln146_12_reg_4495_reg[3]_i_1_n_2 ;
  wire \add_ln146_12_reg_4495_reg[3]_i_1_n_3 ;
  wire \add_ln146_12_reg_4495_reg[7]_i_1_n_1 ;
  wire \add_ln146_12_reg_4495_reg[7]_i_1_n_2 ;
  wire \add_ln146_12_reg_4495_reg[7]_i_1_n_3 ;
  wire \add_ln146_12_reg_4495_reg[7]_i_8_n_3 ;
  wire [4:1]add_ln146_14_fu_1568_p2;
  wire [4:0]add_ln146_14_reg_4500;
  wire \add_ln146_14_reg_4500[0]_i_1_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_2_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_3_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_5_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_6_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_7_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_8_n_0 ;
  wire \add_ln146_14_reg_4500[1]_i_9_n_0 ;
  wire \add_ln146_14_reg_4500[4]_i_2_n_0 ;
  wire \add_ln146_14_reg_4500[4]_i_3_n_0 ;
  wire \add_ln146_14_reg_4500_reg[1]_i_4_n_0 ;
  wire \add_ln146_14_reg_4500_reg[1]_i_4_n_1 ;
  wire \add_ln146_14_reg_4500_reg[1]_i_4_n_2 ;
  wire \add_ln146_14_reg_4500_reg[1]_i_4_n_3 ;
  wire [3:0]add_ln146_17_fu_1584_p2;
  wire [3:0]add_ln146_17_reg_4505;
  wire \add_ln146_17_reg_4505[3]_i_2_n_0 ;
  wire [8:0]add_ln146_19_fu_1758_p2;
  wire [8:0]add_ln146_19_reg_4537;
  wire [10:0]add_ln146_3_fu_1700_p2;
  wire [10:0]add_ln146_3_reg_4527;
  wire \add_ln146_3_reg_4527[10]_i_10_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_11_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_12_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_13_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_14_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_2_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_3_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_4_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_5_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_6_n_0 ;
  wire \add_ln146_3_reg_4527[10]_i_9_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_2_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_3_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_4_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_5_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_6_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_7_n_0 ;
  wire \add_ln146_3_reg_4527[3]_i_8_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_10_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_11_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_14_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_15_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_16_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_17_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_2_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_3_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_4_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_5_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_6_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_7_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_8_n_0 ;
  wire \add_ln146_3_reg_4527[7]_i_9_n_0 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_1_n_2 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_1_n_3 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_8_n_0 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_8_n_1 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_8_n_2 ;
  wire \add_ln146_3_reg_4527_reg[10]_i_8_n_3 ;
  wire \add_ln146_3_reg_4527_reg[3]_i_1_n_0 ;
  wire \add_ln146_3_reg_4527_reg[3]_i_1_n_1 ;
  wire \add_ln146_3_reg_4527_reg[3]_i_1_n_2 ;
  wire \add_ln146_3_reg_4527_reg[3]_i_1_n_3 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_13_n_0 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_13_n_1 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_13_n_2 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_13_n_3 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_1_n_0 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_1_n_1 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_1_n_2 ;
  wire \add_ln146_3_reg_4527_reg[7]_i_1_n_3 ;
  wire [9:0]add_ln146_7_fu_1550_p2;
  wire [9:0]add_ln146_7_reg_4490;
  wire [10:0]add_ln146_8_fu_1718_p2;
  wire [10:0]add_ln146_8_reg_4532;
  wire [3:1]add_ln149_fu_1903_p2;
  wire [7:0]add_ln156_1_fu_1991_p2;
  wire [7:0]add_ln156_1_reg_4683;
  wire [3:0]add_ln159_fu_2076_p2;
  wire [3:0]add_ln159_reg_4747;
  wire [6:0]add_ln163_fu_2126_p2;
  wire [6:0]add_ln163_reg_4762;
  wire [3:0]add_ln167_fu_2439_p2;
  wire [3:0]add_ln167_reg_4974;
  wire [3:0]add_ln177_fu_2508_p2;
  wire [7:0]add_ln185_10_fu_2661_p2;
  wire [7:0]add_ln185_10_reg_5044;
  wire \add_ln185_10_reg_5044[3]_i_10_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_2_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_3_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_4_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_5_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_6_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_7_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_8_n_0 ;
  wire \add_ln185_10_reg_5044[3]_i_9_n_0 ;
  wire \add_ln185_10_reg_5044[7]_i_2_n_0 ;
  wire \add_ln185_10_reg_5044[7]_i_3_n_0 ;
  wire \add_ln185_10_reg_5044[7]_i_4_n_0 ;
  wire \add_ln185_10_reg_5044[7]_i_5_n_0 ;
  wire \add_ln185_10_reg_5044[7]_i_6_n_0 ;
  wire \add_ln185_10_reg_5044_reg[3]_i_1_n_0 ;
  wire \add_ln185_10_reg_5044_reg[3]_i_1_n_1 ;
  wire \add_ln185_10_reg_5044_reg[3]_i_1_n_2 ;
  wire \add_ln185_10_reg_5044_reg[3]_i_1_n_3 ;
  wire \add_ln185_10_reg_5044_reg[7]_i_1_n_1 ;
  wire \add_ln185_10_reg_5044_reg[7]_i_1_n_2 ;
  wire \add_ln185_10_reg_5044_reg[7]_i_1_n_3 ;
  wire [14:0]add_ln185_11_fu_2720_p2;
  wire [14:0]add_ln185_11_reg_5049;
  wire \add_ln185_11_reg_5049[11]_i_10_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_11_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_12_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_15_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_16_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_17_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_18_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_19_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_20_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_21_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_22_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_23_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_24_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_25_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_2_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_3_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_4_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_5_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_6_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_7_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_8_n_0 ;
  wire \add_ln185_11_reg_5049[11]_i_9_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_11_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_12_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_13_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_14_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_15_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_16_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_17_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_18_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_19_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_20_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_21_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_2_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_3_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_4_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_5_n_0 ;
  wire \add_ln185_11_reg_5049[14]_i_6_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_2_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_3_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_4_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_5_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_6_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_7_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_8_n_0 ;
  wire \add_ln185_11_reg_5049[3]_i_9_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_10_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_11_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_12_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_15_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_16_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_17_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_18_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_19_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_20_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_21_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_22_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_23_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_24_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_25_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_2_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_3_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_4_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_5_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_6_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_7_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_8_n_0 ;
  wire \add_ln185_11_reg_5049[7]_i_9_n_0 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_13_n_0 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_13_n_1 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_13_n_2 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_13_n_3 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_14_n_0 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_14_n_1 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_14_n_2 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_14_n_3 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_1_n_0 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_1_n_1 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_1_n_2 ;
  wire \add_ln185_11_reg_5049_reg[11]_i_1_n_3 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_10_n_2 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_1_n_2 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_1_n_3 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_7_n_0 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_7_n_1 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_7_n_2 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_7_n_3 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_8_n_0 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_8_n_1 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_8_n_2 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_8_n_3 ;
  wire \add_ln185_11_reg_5049_reg[14]_i_9_n_2 ;
  wire \add_ln185_11_reg_5049_reg[3]_i_1_n_0 ;
  wire \add_ln185_11_reg_5049_reg[3]_i_1_n_1 ;
  wire \add_ln185_11_reg_5049_reg[3]_i_1_n_2 ;
  wire \add_ln185_11_reg_5049_reg[3]_i_1_n_3 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_13_n_0 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_13_n_1 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_13_n_2 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_13_n_3 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_14_n_0 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_14_n_1 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_14_n_2 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_14_n_3 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_1_n_0 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_1_n_1 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_1_n_2 ;
  wire \add_ln185_11_reg_5049_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln185_3_fu_2589_p2;
  wire [10:0]add_ln185_3_reg_5029;
  wire [6:0]add_ln185_6_fu_2599_p2;
  wire [6:0]add_ln185_6_reg_5034;
  wire \add_ln185_6_reg_5034[3]_i_10_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_2_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_3_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_4_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_5_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_6_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_7_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_8_n_0 ;
  wire \add_ln185_6_reg_5034[3]_i_9_n_0 ;
  wire \add_ln185_6_reg_5034[6]_i_2_n_0 ;
  wire \add_ln185_6_reg_5034[6]_i_3_n_0 ;
  wire \add_ln185_6_reg_5034[6]_i_4_n_0 ;
  wire \add_ln185_6_reg_5034[6]_i_5_n_0 ;
  wire \add_ln185_6_reg_5034[6]_i_6_n_0 ;
  wire \add_ln185_6_reg_5034_reg[3]_i_1_n_0 ;
  wire \add_ln185_6_reg_5034_reg[3]_i_1_n_1 ;
  wire \add_ln185_6_reg_5034_reg[3]_i_1_n_2 ;
  wire \add_ln185_6_reg_5034_reg[3]_i_1_n_3 ;
  wire \add_ln185_6_reg_5034_reg[6]_i_1_n_2 ;
  wire \add_ln185_6_reg_5034_reg[6]_i_1_n_3 ;
  wire [6:0]add_ln188_fu_2749_p2;
  wire [3:0]add_ln189_fu_2778_p2;
  wire [8:0]add_ln222_12_fu_3051_p2;
  wire [8:0]add_ln222_12_reg_5174;
  wire [7:0]add_ln222_14_fu_3066_p2;
  wire [7:0]add_ln222_14_reg_5179;
  wire [4:0]add_ln222_16_fu_3072_p2;
  wire [4:0]add_ln222_16_reg_5184;
  wire \add_ln222_16_reg_5184[4]_i_2_n_0 ;
  wire \add_ln222_16_reg_5184[4]_i_3_n_0 ;
  wire [6:0]add_ln222_19_fu_3088_p2;
  wire [6:0]add_ln222_19_reg_5189;
  wire [9:0]add_ln222_21_fu_3209_p2;
  wire [9:0]add_ln222_21_reg_5204;
  wire \add_ln222_21_reg_5204[3]_i_2_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_3_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_4_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_5_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_6_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_7_n_0 ;
  wire \add_ln222_21_reg_5204[3]_i_8_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_11_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_12_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_13_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_14_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_15_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_16_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_17_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_2_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_3_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_4_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_5_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_6_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_7_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_8_n_0 ;
  wire \add_ln222_21_reg_5204[7]_i_9_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_10_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_11_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_2_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_3_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_5_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_6_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_7_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_8_n_0 ;
  wire \add_ln222_21_reg_5204[9]_i_9_n_0 ;
  wire \add_ln222_21_reg_5204_reg[3]_i_1_n_0 ;
  wire \add_ln222_21_reg_5204_reg[3]_i_1_n_1 ;
  wire \add_ln222_21_reg_5204_reg[3]_i_1_n_2 ;
  wire \add_ln222_21_reg_5204_reg[3]_i_1_n_3 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_10_n_0 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_10_n_1 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_10_n_2 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_10_n_3 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_1_n_0 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_1_n_1 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_1_n_2 ;
  wire \add_ln222_21_reg_5204_reg[7]_i_1_n_3 ;
  wire \add_ln222_21_reg_5204_reg[9]_i_1_n_3 ;
  wire \add_ln222_21_reg_5204_reg[9]_i_4_n_1 ;
  wire \add_ln222_21_reg_5204_reg[9]_i_4_n_2 ;
  wire \add_ln222_21_reg_5204_reg[9]_i_4_n_3 ;
  wire [13:0]add_ln222_4_fu_3129_p2;
  wire [13:0]add_ln222_4_reg_5194;
  wire [10:0]add_ln222_9_fu_3169_p2;
  wire [10:0]add_ln222_9_reg_5199;
  wire \add_ln222_9_reg_5199[10]_i_3_n_0 ;
  wire \add_ln222_9_reg_5199[10]_i_4_n_0 ;
  wire \add_ln222_9_reg_5199[10]_i_5_n_0 ;
  wire \add_ln222_9_reg_5199[10]_i_7_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_10_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_11_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_12_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_13_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_15_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_16_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_17_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_18_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_19_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_3_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_4_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_5_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_6_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_7_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_8_n_0 ;
  wire \add_ln222_9_reg_5199[3]_i_9_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_10_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_11_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_13_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_14_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_15_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_16_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_17_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_18_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_3_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_4_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_5_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_6_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_7_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_8_n_0 ;
  wire \add_ln222_9_reg_5199[7]_i_9_n_0 ;
  wire \add_ln222_9_reg_5199_reg[10]_i_1_n_2 ;
  wire \add_ln222_9_reg_5199_reg[10]_i_1_n_3 ;
  wire \add_ln222_9_reg_5199_reg[10]_i_2_n_2 ;
  wire \add_ln222_9_reg_5199_reg[10]_i_6_n_2 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_14_n_0 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_14_n_1 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_14_n_2 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_14_n_3 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_1_n_0 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_1_n_1 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_1_n_2 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_1_n_3 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_2_n_0 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_2_n_1 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_2_n_2 ;
  wire \add_ln222_9_reg_5199_reg[3]_i_2_n_3 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_12_n_0 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_12_n_1 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_12_n_2 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_12_n_3 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_1_n_0 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_1_n_1 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_1_n_2 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_1_n_3 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_2_n_0 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_2_n_1 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_2_n_2 ;
  wire \add_ln222_9_reg_5199_reg[7]_i_2_n_3 ;
  wire [13:0]add_ln222_fu_2844_p2;
  wire [13:0]add_ln222_reg_5138;
  wire \add_ln222_reg_5138[11]_i_2_n_0 ;
  wire \add_ln222_reg_5138[11]_i_3_n_0 ;
  wire \add_ln222_reg_5138[11]_i_4_n_0 ;
  wire \add_ln222_reg_5138[11]_i_5_n_0 ;
  wire \add_ln222_reg_5138[11]_i_6_n_0 ;
  wire \add_ln222_reg_5138[13]_i_2_n_0 ;
  wire \add_ln222_reg_5138[13]_i_3_n_0 ;
  wire \add_ln222_reg_5138[3]_i_2_n_0 ;
  wire \add_ln222_reg_5138[3]_i_3_n_0 ;
  wire \add_ln222_reg_5138[3]_i_4_n_0 ;
  wire \add_ln222_reg_5138[3]_i_5_n_0 ;
  wire \add_ln222_reg_5138[7]_i_2_n_0 ;
  wire \add_ln222_reg_5138[7]_i_3_n_0 ;
  wire \add_ln222_reg_5138[7]_i_4_n_0 ;
  wire \add_ln222_reg_5138[7]_i_5_n_0 ;
  wire \add_ln222_reg_5138_reg[11]_i_1_n_0 ;
  wire \add_ln222_reg_5138_reg[11]_i_1_n_1 ;
  wire \add_ln222_reg_5138_reg[11]_i_1_n_2 ;
  wire \add_ln222_reg_5138_reg[11]_i_1_n_3 ;
  wire \add_ln222_reg_5138_reg[13]_i_1_n_3 ;
  wire \add_ln222_reg_5138_reg[3]_i_1_n_0 ;
  wire \add_ln222_reg_5138_reg[3]_i_1_n_1 ;
  wire \add_ln222_reg_5138_reg[3]_i_1_n_2 ;
  wire \add_ln222_reg_5138_reg[3]_i_1_n_3 ;
  wire \add_ln222_reg_5138_reg[7]_i_1_n_0 ;
  wire \add_ln222_reg_5138_reg[7]_i_1_n_1 ;
  wire \add_ln222_reg_5138_reg[7]_i_1_n_2 ;
  wire \add_ln222_reg_5138_reg[7]_i_1_n_3 ;
  wire [1:0]add_ln225_6_fu_3573_p2;
  wire [7:0]add_ln231_2_fu_3393_p2;
  wire [7:0]add_ln231_2_reg_5465;
  wire [17:5]add_ln231_8_fu_3628_p2;
  wire \add_ln231_8_reg_5475_reg_n_0_[10] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[11] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[12] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[13] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[14] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[15] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[16] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[3] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[4] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[5] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[6] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[7] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[8] ;
  wire \add_ln231_8_reg_5475_reg_n_0_[9] ;
  wire [3:0]add_ln240_fu_3707_p2;
  wire [10:0]add_ln252_1_fu_3864_p2;
  wire [10:0]add_ln252_1_reg_5625;
  wire \add_ln252_1_reg_5625[10]_i_2_n_0 ;
  wire \add_ln252_1_reg_5625[10]_i_3_n_0 ;
  wire \add_ln252_1_reg_5625[10]_i_4_n_0 ;
  wire \add_ln252_1_reg_5625[3]_i_2_n_0 ;
  wire \add_ln252_1_reg_5625[3]_i_3_n_0 ;
  wire \add_ln252_1_reg_5625[3]_i_4_n_0 ;
  wire \add_ln252_1_reg_5625[3]_i_5_n_0 ;
  wire \add_ln252_1_reg_5625[7]_i_2_n_0 ;
  wire \add_ln252_1_reg_5625[7]_i_3_n_0 ;
  wire \add_ln252_1_reg_5625[7]_i_4_n_0 ;
  wire \add_ln252_1_reg_5625[7]_i_5_n_0 ;
  wire \add_ln252_1_reg_5625[7]_i_6_n_0 ;
  wire \add_ln252_1_reg_5625_reg[10]_i_1_n_2 ;
  wire \add_ln252_1_reg_5625_reg[10]_i_1_n_3 ;
  wire \add_ln252_1_reg_5625_reg[3]_i_1_n_0 ;
  wire \add_ln252_1_reg_5625_reg[3]_i_1_n_1 ;
  wire \add_ln252_1_reg_5625_reg[3]_i_1_n_2 ;
  wire \add_ln252_1_reg_5625_reg[3]_i_1_n_3 ;
  wire \add_ln252_1_reg_5625_reg[7]_i_1_n_0 ;
  wire \add_ln252_1_reg_5625_reg[7]_i_1_n_1 ;
  wire \add_ln252_1_reg_5625_reg[7]_i_1_n_2 ;
  wire \add_ln252_1_reg_5625_reg[7]_i_1_n_3 ;
  wire [7:0]add_ln252_5_fu_3847_p2;
  wire [7:0]add_ln252_5_reg_5620;
  wire \add_ln252_5_reg_5620[3]_i_2_n_0 ;
  wire \add_ln252_5_reg_5620[3]_i_3_n_0 ;
  wire \add_ln252_5_reg_5620[3]_i_4_n_0 ;
  wire \add_ln252_5_reg_5620[3]_i_5_n_0 ;
  wire \add_ln252_5_reg_5620[7]_i_3_n_0 ;
  wire \add_ln252_5_reg_5620[7]_i_4_n_0 ;
  wire \add_ln252_5_reg_5620[7]_i_5_n_0 ;
  wire \add_ln252_5_reg_5620[7]_i_6_n_0 ;
  wire \add_ln252_5_reg_5620[7]_i_7_n_0 ;
  wire \add_ln252_5_reg_5620_reg[3]_i_1_n_0 ;
  wire \add_ln252_5_reg_5620_reg[3]_i_1_n_1 ;
  wire \add_ln252_5_reg_5620_reg[3]_i_1_n_2 ;
  wire \add_ln252_5_reg_5620_reg[3]_i_1_n_3 ;
  wire \add_ln252_5_reg_5620_reg[7]_i_1_n_1 ;
  wire \add_ln252_5_reg_5620_reg[7]_i_1_n_2 ;
  wire \add_ln252_5_reg_5620_reg[7]_i_1_n_3 ;
  wire [16:0]add_ln252_7_fu_3893_p2;
  wire [16:0]add_ln252_7_reg_5630;
  wire [3:0]add_ln254_fu_3921_p2;
  wire [7:0]add_ln263_3_fu_3987_p2;
  wire [7:0]add_ln263_3_reg_5694;
  wire [10:0]add_ln263_4_fu_4021_p2;
  wire [10:0]add_ln263_4_reg_5704;
  wire \add_ln263_4_reg_5704[10]_i_10_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_11_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_12_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_2_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_3_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_4_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_5_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_8_n_0 ;
  wire \add_ln263_4_reg_5704[10]_i_9_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_2_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_3_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_4_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_5_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_6_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_7_n_0 ;
  wire \add_ln263_4_reg_5704[3]_i_8_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_11_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_12_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_13_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_14_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_15_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_2_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_3_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_4_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_5_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_6_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_7_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_8_n_0 ;
  wire \add_ln263_4_reg_5704[7]_i_9_n_0 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_1_n_2 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_1_n_3 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_7_n_0 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_7_n_1 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_7_n_2 ;
  wire \add_ln263_4_reg_5704_reg[10]_i_7_n_3 ;
  wire \add_ln263_4_reg_5704_reg[3]_i_1_n_0 ;
  wire \add_ln263_4_reg_5704_reg[3]_i_1_n_1 ;
  wire \add_ln263_4_reg_5704_reg[3]_i_1_n_2 ;
  wire \add_ln263_4_reg_5704_reg[3]_i_1_n_3 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_10_n_0 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_10_n_1 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_10_n_2 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_10_n_3 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_1_n_0 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_1_n_1 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_1_n_2 ;
  wire \add_ln263_4_reg_5704_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[13]_i_1_n_0 ;
  wire \ap_CS_fsm[16]_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm[21]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_1_n_0 ;
  wire \ap_CS_fsm[6]_i_1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire [42:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm15_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm17_out;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_i_1_n_0;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire [8:0]conv25_i4067_cast_reg_4945;
  wire [4:0]conv_i3929_cast_reg_4806;
  wire [5:0]conv_i4714_cast_reg_4663;
  wire [3:0]conv_i4979_cast_reg_4592;
  wire [2:0]conv_i6325_phi_cast_reg_4801;
  wire [3:3]data2;
  wire [6:0]empty_47_reg_4583;
  wire [3:0]empty_49_reg_4668;
  wire [5:0]empty_54_fu_2316_p1;
  wire [4:0]empty_55_reg_4906;
  wire [8:0]empty_57_reg_4925;
  wire [6:0]empty_58_reg_4930;
  wire [5:0]empty_61_reg_5390;
  wire [5:0]empty_reg_4315;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_n_10;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_n_12;
  wire [3:0]i_n1_1_fu_294;
  wire i_n1_1_fu_2940;
  wire [3:0]i_n2_0_2_fu_2054_p2;
  wire [3:0]i_n2_0_2_reg_4696;
  wire [3:0]i_n2_0_fu_318;
  wire i_n2_1_reg_1086;
  wire \i_n2_1_reg_1086_reg_n_0_[0] ;
  wire \i_n2_1_reg_1086_reg_n_0_[1] ;
  wire \i_n2_1_reg_1086_reg_n_0_[2] ;
  wire \i_n2_1_reg_1086_reg_n_0_[3] ;
  wire [3:0]i_n3_0_2_fu_2286_p2;
  wire [3:0]i_n3_0_2_reg_4829;
  wire [3:0]i_n3_0_fu_330;
  wire i_n3_1_reg_1097;
  wire \i_n3_1_reg_1097_reg_n_0_[0] ;
  wire \i_n3_1_reg_1097_reg_n_0_[1] ;
  wire \i_n3_1_reg_1097_reg_n_0_[2] ;
  wire \i_n3_1_reg_1097_reg_n_0_[3] ;
  wire [3:0]i_n4_1_fu_378;
  wire i_n4_1_fu_3780;
  wire \i_s1_0_fu_314[0]_i_1_n_0 ;
  wire [3:0]i_s1_0_fu_314_reg;
  wire [3:0]i_s2_0_fu_390_reg;
  wire [3:0]i_s3_0_fu_402_reg;
  wire icmp_ln113_fu_1211_p2;
  wire icmp_ln113_reg_4357;
  wire \icmp_ln113_reg_4357[0]_i_2_n_0 ;
  wire icmp_ln113_reg_4357_pp0_iter1_reg;
  wire icmp_ln113_reg_4357_pp0_iter2_reg;
  wire icmp_ln113_reg_4357_pp0_iter3_reg;
  wire icmp_ln113_reg_4357_pp0_iter4_reg;
  wire icmp_ln188_fu_2743_p2;
  wire icmp_ln188_reg_5054;
  wire \icmp_ln188_reg_5054[0]_i_2_n_0 ;
  wire [3:0]in_data_0_address0;
  wire \in_data_0_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_0_address0[0]_INST_0_i_2_n_0 ;
  wire \in_data_0_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_0_address0[1]_INST_0_i_2_n_0 ;
  wire \in_data_0_address0[2]_INST_0_i_1_n_0 ;
  wire \in_data_0_address0[2]_INST_0_i_2_n_0 ;
  wire \in_data_0_address0[3]_INST_0_i_1_n_0 ;
  wire \in_data_0_address0[3]_INST_0_i_2_n_0 ;
  wire in_data_0_ce0;
  wire in_data_0_ce0_INST_0_i_1_n_0;
  wire [2:0]in_data_0_q0;
  wire [3:0]in_data_10_address0;
  wire \in_data_10_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_10_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_10_address0[1]_INST_0_i_2_n_0 ;
  wire \in_data_10_address0[2]_INST_0_i_1_n_0 ;
  wire \in_data_10_address0[2]_INST_0_i_2_n_0 ;
  wire [3:0]in_data_10_address1;
  wire \in_data_10_address1[2]_INST_0_i_1_n_0 ;
  wire in_data_10_ce0;
  wire in_data_10_ce1;
  wire [2:0]in_data_10_load_12_reg_5679;
  wire [2:0]in_data_10_q0;
  wire [2:0]in_data_10_q1;
  wire [3:0]in_data_12_address0;
  wire \in_data_12_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_12_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_12_address0[2]_INST_0_i_1_n_0 ;
  wire \in_data_12_address0[3]_INST_0_i_2_n_0 ;
  wire \in_data_12_address0[3]_INST_0_i_3_n_0 ;
  wire in_data_12_ce0;
  wire [2:0]in_data_12_q0;
  wire [3:0]in_data_14_address0;
  wire [3:0]in_data_14_address1;
  wire in_data_14_ce0;
  wire in_data_14_ce0_INST_0_i_2_n_0;
  wire in_data_14_ce1;
  wire [2:0]in_data_14_load_3_reg_5275;
  wire \in_data_14_load_3_reg_5275[0]_i_1_n_0 ;
  wire \in_data_14_load_3_reg_5275[1]_i_1_n_0 ;
  wire \in_data_14_load_3_reg_5275[2]_i_1_n_0 ;
  wire [2:0]in_data_14_load_4_reg_5330;
  wire [2:0]in_data_14_load_5_reg_5335;
  wire [2:0]in_data_14_load_6_reg_5395;
  wire [2:0]in_data_14_load_7_reg_5400;
  wire [2:0]in_data_14_load_8_reg_5445;
  wire [2:0]in_data_14_load_9_reg_5450;
  wire [2:0]in_data_14_q0;
  wire [2:0]in_data_14_q1;
  wire [3:0]in_data_2_address0;
  wire \in_data_2_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_2_address0[0]_INST_0_i_2_n_0 ;
  wire \in_data_2_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_2_address0[1]_INST_0_i_2_n_0 ;
  wire \in_data_2_address0[2]_INST_0_i_1_n_0 ;
  wire \in_data_2_address0[2]_INST_0_i_2_n_0 ;
  wire \in_data_2_address0[3]_INST_0_i_1_n_0 ;
  wire \in_data_2_address0[3]_INST_0_i_2_n_0 ;
  wire in_data_2_ce0;
  wire [2:0]in_data_2_q0;
  wire [3:0]in_data_4_address0;
  wire in_data_4_ce0;
  wire in_data_4_ce0_INST_0_i_1_n_0;
  wire [2:0]in_data_4_load_2_reg_5083;
  wire in_data_4_load_2_reg_50830;
  wire [2:0]in_data_4_load_2_reg_5083_pp1_iter2_reg;
  wire [2:0]in_data_4_q0;
  wire [3:0]in_data_6_address0;
  wire \in_data_6_address0[3]_INST_0_i_1_n_0 ;
  wire \in_data_6_address0[3]_INST_0_i_2_n_0 ;
  wire in_data_6_ce0;
  wire [2:0]in_data_6_load_reg_4399;
  wire \in_data_6_load_reg_4399[0]_i_1_n_0 ;
  wire \in_data_6_load_reg_4399[1]_i_1_n_0 ;
  wire \in_data_6_load_reg_4399[2]_i_1_n_0 ;
  wire [2:0]in_data_6_load_reg_4399_pp0_iter2_reg;
  wire [2:0]in_data_6_q0;
  wire [3:0]in_data_8_address0;
  wire \in_data_8_address0[0]_INST_0_i_1_n_0 ;
  wire [2:0]\^in_data_8_address1 ;
  wire in_data_8_ce0;
  wire in_data_8_ce0_INST_0_i_1_n_0;
  wire in_data_8_ce1;
  wire [2:0]in_data_8_q0;
  wire [2:0]in_data_8_q1;
  wire [3:1]\^in_scalar_address0 ;
  wire [1:1]\^in_scalar_address1 ;
  wire in_scalar_ce0;
  wire in_scalar_ce1;
  wire [7:0]in_scalar_load_1_cast24_reg_4341;
  wire \in_scalar_load_1_reg_4320_reg_n_0_[6] ;
  wire \in_scalar_load_1_reg_4320_reg_n_0_[7] ;
  wire [7:6]in_scalar_load_2_cast_reg_4352;
  wire [5:0]in_scalar_load_2_reg_4346;
  wire [7:0]in_scalar_load_4_cast124_reg_5575;
  wire [7:0]in_scalar_load_4_cast_reg_4777;
  wire [7:0]in_scalar_load_6_cast122_reg_4966;
  wire [7:0]in_scalar_load_cast_reg_4597;
  wire [7:0]in_scalar_q0;
  wire [7:0]in_scalar_q1;
  wire \indvar_flatten6_fu_382[6]_i_2_n_0 ;
  wire [6:0]indvar_flatten6_fu_382_reg;
  wire \indvar_flatten_fu_298[6]_i_2_n_0 ;
  wire [6:0]indvar_flatten_fu_298_reg;
  wire [4:0]m101_cast149_reg_5490;
  wire [4:1]m101_fu_3262_p2;
  wire [4:0]m101_reg_5265;
  wire [4:0]m102_fu_3784_p2;
  wire [4:0]m102_reg_5590;
  wire \m102_reg_5590[4]_i_2_n_0 ;
  wire [15:0]m104_cast_reg_5495;
  wire [15:0]m104_reg_5270;
  wire [5:0]m105_reg_5470;
  wire [10:0]m106_fu_3811_p2;
  wire [10:0]m106_reg_5600;
  wire [9:0]m115_reg_5684;
  wire [11:0]m116_fu_3761_p2;
  wire [11:0]m116_reg_5580;
  wire \m116_reg_5580[11]_i_2_n_0 ;
  wire \m116_reg_5580[11]_i_3_n_0 ;
  wire \m116_reg_5580[11]_i_4_n_0 ;
  wire \m116_reg_5580[3]_i_2_n_0 ;
  wire \m116_reg_5580[3]_i_3_n_0 ;
  wire \m116_reg_5580[3]_i_4_n_0 ;
  wire \m116_reg_5580[3]_i_5_n_0 ;
  wire \m116_reg_5580[7]_i_2_n_0 ;
  wire \m116_reg_5580[7]_i_3_n_0 ;
  wire \m116_reg_5580[7]_i_4_n_0 ;
  wire \m116_reg_5580[7]_i_5_n_0 ;
  wire \m116_reg_5580[7]_i_6_n_0 ;
  wire \m116_reg_5580_reg[11]_i_1_n_1 ;
  wire \m116_reg_5580_reg[11]_i_1_n_2 ;
  wire \m116_reg_5580_reg[11]_i_1_n_3 ;
  wire \m116_reg_5580_reg[3]_i_1_n_0 ;
  wire \m116_reg_5580_reg[3]_i_1_n_1 ;
  wire \m116_reg_5580_reg[3]_i_1_n_2 ;
  wire \m116_reg_5580_reg[3]_i_1_n_3 ;
  wire \m116_reg_5580_reg[7]_i_1_n_0 ;
  wire \m116_reg_5580_reg[7]_i_1_n_1 ;
  wire \m116_reg_5580_reg[7]_i_1_n_2 ;
  wire \m116_reg_5580_reg[7]_i_1_n_3 ;
  wire \m16_10_fu_374[0]_i_10_n_0 ;
  wire \m16_10_fu_374[0]_i_12_n_0 ;
  wire \m16_10_fu_374[0]_i_13_n_0 ;
  wire \m16_10_fu_374[0]_i_14_n_0 ;
  wire \m16_10_fu_374[0]_i_15_n_0 ;
  wire \m16_10_fu_374[0]_i_16_n_0 ;
  wire \m16_10_fu_374[0]_i_17_n_0 ;
  wire \m16_10_fu_374[0]_i_18_n_0 ;
  wire \m16_10_fu_374[0]_i_1_n_0 ;
  wire \m16_10_fu_374[0]_i_3_n_0 ;
  wire \m16_10_fu_374[0]_i_4_n_0 ;
  wire \m16_10_fu_374[0]_i_5_n_0 ;
  wire \m16_10_fu_374[0]_i_6_n_0 ;
  wire \m16_10_fu_374[0]_i_7_n_0 ;
  wire \m16_10_fu_374[0]_i_8_n_0 ;
  wire \m16_10_fu_374[0]_i_9_n_0 ;
  wire \m16_10_fu_374[12]_i_10_n_0 ;
  wire \m16_10_fu_374[12]_i_2_n_0 ;
  wire \m16_10_fu_374[12]_i_3_n_0 ;
  wire \m16_10_fu_374[12]_i_4_n_0 ;
  wire \m16_10_fu_374[12]_i_5_n_0 ;
  wire \m16_10_fu_374[12]_i_6_n_0 ;
  wire \m16_10_fu_374[12]_i_7_n_0 ;
  wire \m16_10_fu_374[12]_i_9_n_0 ;
  wire \m16_10_fu_374[16]_i_2_n_0 ;
  wire \m16_10_fu_374[16]_i_3_n_0 ;
  wire \m16_10_fu_374[16]_i_4_n_0 ;
  wire \m16_10_fu_374[16]_i_5_n_0 ;
  wire \m16_10_fu_374[20]_i_2_n_0 ;
  wire \m16_10_fu_374[20]_i_3_n_0 ;
  wire \m16_10_fu_374[20]_i_4_n_0 ;
  wire \m16_10_fu_374[20]_i_5_n_0 ;
  wire \m16_10_fu_374[24]_i_2_n_0 ;
  wire \m16_10_fu_374[24]_i_3_n_0 ;
  wire \m16_10_fu_374[24]_i_4_n_0 ;
  wire \m16_10_fu_374[24]_i_5_n_0 ;
  wire \m16_10_fu_374[28]_i_2_n_0 ;
  wire \m16_10_fu_374[28]_i_3_n_0 ;
  wire \m16_10_fu_374[28]_i_4_n_0 ;
  wire \m16_10_fu_374[28]_i_5_n_0 ;
  wire \m16_10_fu_374[4]_i_11_n_0 ;
  wire \m16_10_fu_374[4]_i_12_n_0 ;
  wire \m16_10_fu_374[4]_i_13_n_0 ;
  wire \m16_10_fu_374[4]_i_14_n_0 ;
  wire \m16_10_fu_374[4]_i_15_n_0 ;
  wire \m16_10_fu_374[4]_i_16_n_0 ;
  wire \m16_10_fu_374[4]_i_17_n_0 ;
  wire \m16_10_fu_374[4]_i_18_n_0 ;
  wire \m16_10_fu_374[4]_i_2_n_0 ;
  wire \m16_10_fu_374[4]_i_3_n_0 ;
  wire \m16_10_fu_374[4]_i_4_n_0 ;
  wire \m16_10_fu_374[4]_i_5_n_0 ;
  wire \m16_10_fu_374[4]_i_6_n_0 ;
  wire \m16_10_fu_374[4]_i_7_n_0 ;
  wire \m16_10_fu_374[4]_i_8_n_0 ;
  wire \m16_10_fu_374[4]_i_9_n_0 ;
  wire \m16_10_fu_374[8]_i_11_n_0 ;
  wire \m16_10_fu_374[8]_i_12_n_0 ;
  wire \m16_10_fu_374[8]_i_13_n_0 ;
  wire \m16_10_fu_374[8]_i_14_n_0 ;
  wire \m16_10_fu_374[8]_i_15_n_0 ;
  wire \m16_10_fu_374[8]_i_16_n_0 ;
  wire \m16_10_fu_374[8]_i_17_n_0 ;
  wire \m16_10_fu_374[8]_i_18_n_0 ;
  wire \m16_10_fu_374[8]_i_2_n_0 ;
  wire \m16_10_fu_374[8]_i_3_n_0 ;
  wire \m16_10_fu_374[8]_i_4_n_0 ;
  wire \m16_10_fu_374[8]_i_5_n_0 ;
  wire \m16_10_fu_374[8]_i_6_n_0 ;
  wire \m16_10_fu_374[8]_i_7_n_0 ;
  wire \m16_10_fu_374[8]_i_8_n_0 ;
  wire \m16_10_fu_374[8]_i_9_n_0 ;
  wire [31:0]m16_10_fu_374_reg;
  wire \m16_10_fu_374_reg[0]_i_11_n_0 ;
  wire \m16_10_fu_374_reg[0]_i_11_n_1 ;
  wire \m16_10_fu_374_reg[0]_i_11_n_2 ;
  wire \m16_10_fu_374_reg[0]_i_11_n_3 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_0 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_1 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_2 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_3 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_4 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_5 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_6 ;
  wire \m16_10_fu_374_reg[0]_i_2_n_7 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[12]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[12]_i_8_n_3 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[16]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[20]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[24]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[28]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[4]_i_10_n_0 ;
  wire \m16_10_fu_374_reg[4]_i_10_n_1 ;
  wire \m16_10_fu_374_reg[4]_i_10_n_2 ;
  wire \m16_10_fu_374_reg[4]_i_10_n_3 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[4]_i_1_n_7 ;
  wire \m16_10_fu_374_reg[8]_i_10_n_0 ;
  wire \m16_10_fu_374_reg[8]_i_10_n_1 ;
  wire \m16_10_fu_374_reg[8]_i_10_n_2 ;
  wire \m16_10_fu_374_reg[8]_i_10_n_3 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_0 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_1 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_2 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_3 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_4 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_5 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_6 ;
  wire \m16_10_fu_374_reg[8]_i_1_n_7 ;
  wire [31:0]m16_14_fu_394;
  wire \m16_14_fu_394[11]_i_10_n_0 ;
  wire \m16_14_fu_394[11]_i_2_n_0 ;
  wire \m16_14_fu_394[11]_i_3_n_0 ;
  wire \m16_14_fu_394[11]_i_4_n_0 ;
  wire \m16_14_fu_394[11]_i_6_n_0 ;
  wire \m16_14_fu_394[11]_i_7_n_0 ;
  wire \m16_14_fu_394[11]_i_8_n_0 ;
  wire \m16_14_fu_394[11]_i_9_n_0 ;
  wire \m16_14_fu_394[15]_i_10_n_0 ;
  wire \m16_14_fu_394[15]_i_11_n_0 ;
  wire \m16_14_fu_394[15]_i_12_n_0 ;
  wire \m16_14_fu_394[15]_i_13_n_0 ;
  wire \m16_14_fu_394[15]_i_2_n_0 ;
  wire \m16_14_fu_394[15]_i_3_n_0 ;
  wire \m16_14_fu_394[15]_i_4_n_0 ;
  wire \m16_14_fu_394[15]_i_5_n_0 ;
  wire \m16_14_fu_394[15]_i_6_n_0 ;
  wire \m16_14_fu_394[15]_i_7_n_0 ;
  wire \m16_14_fu_394[15]_i_8_n_0 ;
  wire \m16_14_fu_394[15]_i_9_n_0 ;
  wire \m16_14_fu_394[19]_i_10_n_0 ;
  wire \m16_14_fu_394[19]_i_11_n_0 ;
  wire \m16_14_fu_394[19]_i_2_n_0 ;
  wire \m16_14_fu_394[19]_i_3_n_0 ;
  wire \m16_14_fu_394[19]_i_4_n_0 ;
  wire \m16_14_fu_394[19]_i_5_n_0 ;
  wire \m16_14_fu_394[19]_i_6_n_0 ;
  wire \m16_14_fu_394[19]_i_7_n_0 ;
  wire \m16_14_fu_394[19]_i_8_n_0 ;
  wire \m16_14_fu_394[19]_i_9_n_0 ;
  wire \m16_14_fu_394[23]_i_10_n_0 ;
  wire \m16_14_fu_394[23]_i_11_n_0 ;
  wire \m16_14_fu_394[23]_i_12_n_0 ;
  wire \m16_14_fu_394[23]_i_13_n_0 ;
  wire \m16_14_fu_394[23]_i_2_n_0 ;
  wire \m16_14_fu_394[23]_i_3_n_0 ;
  wire \m16_14_fu_394[23]_i_4_n_0 ;
  wire \m16_14_fu_394[23]_i_5_n_0 ;
  wire \m16_14_fu_394[23]_i_6_n_0 ;
  wire \m16_14_fu_394[23]_i_7_n_0 ;
  wire \m16_14_fu_394[23]_i_8_n_0 ;
  wire \m16_14_fu_394[23]_i_9_n_0 ;
  wire \m16_14_fu_394[27]_i_6_n_0 ;
  wire \m16_14_fu_394[27]_i_7_n_0 ;
  wire \m16_14_fu_394[27]_i_8_n_0 ;
  wire \m16_14_fu_394[27]_i_9_n_0 ;
  wire \m16_14_fu_394[31]_i_5_n_0 ;
  wire \m16_14_fu_394[31]_i_6_n_0 ;
  wire \m16_14_fu_394[31]_i_7_n_0 ;
  wire \m16_14_fu_394[31]_i_8_n_0 ;
  wire \m16_14_fu_394[3]_i_6_n_0 ;
  wire \m16_14_fu_394[3]_i_7_n_0 ;
  wire \m16_14_fu_394[3]_i_8_n_0 ;
  wire \m16_14_fu_394[3]_i_9_n_0 ;
  wire \m16_14_fu_394[7]_i_6_n_0 ;
  wire \m16_14_fu_394[7]_i_7_n_0 ;
  wire \m16_14_fu_394[7]_i_8_n_0 ;
  wire \m16_14_fu_394[7]_i_9_n_0 ;
  wire \m16_14_fu_394_reg[11]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[11]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[11]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[11]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[15]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[15]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[15]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[15]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[19]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[19]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[19]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[19]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[23]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[23]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[23]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[23]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[27]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[27]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[27]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[27]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[31]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[31]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[31]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[3]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[3]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[3]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[3]_i_1_n_3 ;
  wire \m16_14_fu_394_reg[7]_i_1_n_0 ;
  wire \m16_14_fu_394_reg[7]_i_1_n_1 ;
  wire \m16_14_fu_394_reg[7]_i_1_n_2 ;
  wire \m16_14_fu_394_reg[7]_i_1_n_3 ;
  wire \m16_14_fu_394_reg_n_0_[0] ;
  wire \m16_14_fu_394_reg_n_0_[10] ;
  wire \m16_14_fu_394_reg_n_0_[11] ;
  wire \m16_14_fu_394_reg_n_0_[12] ;
  wire \m16_14_fu_394_reg_n_0_[13] ;
  wire \m16_14_fu_394_reg_n_0_[14] ;
  wire \m16_14_fu_394_reg_n_0_[15] ;
  wire \m16_14_fu_394_reg_n_0_[16] ;
  wire \m16_14_fu_394_reg_n_0_[17] ;
  wire \m16_14_fu_394_reg_n_0_[18] ;
  wire \m16_14_fu_394_reg_n_0_[19] ;
  wire \m16_14_fu_394_reg_n_0_[1] ;
  wire \m16_14_fu_394_reg_n_0_[20] ;
  wire \m16_14_fu_394_reg_n_0_[21] ;
  wire \m16_14_fu_394_reg_n_0_[22] ;
  wire \m16_14_fu_394_reg_n_0_[23] ;
  wire \m16_14_fu_394_reg_n_0_[24] ;
  wire \m16_14_fu_394_reg_n_0_[25] ;
  wire \m16_14_fu_394_reg_n_0_[26] ;
  wire \m16_14_fu_394_reg_n_0_[27] ;
  wire \m16_14_fu_394_reg_n_0_[28] ;
  wire \m16_14_fu_394_reg_n_0_[29] ;
  wire \m16_14_fu_394_reg_n_0_[2] ;
  wire \m16_14_fu_394_reg_n_0_[30] ;
  wire \m16_14_fu_394_reg_n_0_[31] ;
  wire \m16_14_fu_394_reg_n_0_[3] ;
  wire \m16_14_fu_394_reg_n_0_[4] ;
  wire \m16_14_fu_394_reg_n_0_[5] ;
  wire \m16_14_fu_394_reg_n_0_[6] ;
  wire \m16_14_fu_394_reg_n_0_[7] ;
  wire \m16_14_fu_394_reg_n_0_[8] ;
  wire \m16_14_fu_394_reg_n_0_[9] ;
  wire \m16_17_fu_398[0]_i_1_n_0 ;
  wire [31:0]m16_17_fu_398_reg;
  wire [31:0]m16_17_load_1_reg_5663;
  wire [17:0]m16_1_fu_290;
  wire m16_1_fu_2900;
  wire \m16_1_fu_290[11]_i_10_n_0 ;
  wire \m16_1_fu_290[11]_i_11_n_0 ;
  wire \m16_1_fu_290[11]_i_12_n_0 ;
  wire \m16_1_fu_290[11]_i_13_n_0 ;
  wire \m16_1_fu_290[11]_i_14_n_0 ;
  wire \m16_1_fu_290[11]_i_15_n_0 ;
  wire \m16_1_fu_290[11]_i_16_n_0 ;
  wire \m16_1_fu_290[11]_i_17_n_0 ;
  wire \m16_1_fu_290[11]_i_18_n_0 ;
  wire \m16_1_fu_290[11]_i_19_n_0 ;
  wire \m16_1_fu_290[11]_i_20_n_0 ;
  wire \m16_1_fu_290[11]_i_21_n_0 ;
  wire \m16_1_fu_290[11]_i_22_n_0 ;
  wire \m16_1_fu_290[11]_i_3_n_0 ;
  wire \m16_1_fu_290[11]_i_4_n_0 ;
  wire \m16_1_fu_290[11]_i_5_n_0 ;
  wire \m16_1_fu_290[11]_i_6_n_0 ;
  wire \m16_1_fu_290[11]_i_8_n_0 ;
  wire \m16_1_fu_290[11]_i_9_n_0 ;
  wire \m16_1_fu_290[15]_i_2_n_0 ;
  wire \m16_1_fu_290[15]_i_3_n_0 ;
  wire \m16_1_fu_290[15]_i_4_n_0 ;
  wire \m16_1_fu_290[15]_i_5_n_0 ;
  wire \m16_1_fu_290[15]_i_6_n_0 ;
  wire \m16_1_fu_290[17]_i_3_n_0 ;
  wire \m16_1_fu_290[17]_i_4_n_0 ;
  wire \m16_1_fu_290[3]_i_10_n_0 ;
  wire \m16_1_fu_290[3]_i_11_n_0 ;
  wire \m16_1_fu_290[3]_i_12_n_0 ;
  wire \m16_1_fu_290[3]_i_13_n_0 ;
  wire \m16_1_fu_290[3]_i_2_n_0 ;
  wire \m16_1_fu_290[3]_i_3_n_0 ;
  wire \m16_1_fu_290[3]_i_4_n_0 ;
  wire \m16_1_fu_290[3]_i_5_n_0 ;
  wire \m16_1_fu_290[3]_i_7_n_0 ;
  wire \m16_1_fu_290[3]_i_8_n_0 ;
  wire \m16_1_fu_290[3]_i_9_n_0 ;
  wire \m16_1_fu_290[7]_i_2_n_0 ;
  wire \m16_1_fu_290[7]_i_3_n_0 ;
  wire \m16_1_fu_290[7]_i_4_n_0 ;
  wire \m16_1_fu_290[7]_i_5_n_0 ;
  wire \m16_1_fu_290_reg[11]_i_1_n_0 ;
  wire \m16_1_fu_290_reg[11]_i_1_n_1 ;
  wire \m16_1_fu_290_reg[11]_i_1_n_2 ;
  wire \m16_1_fu_290_reg[11]_i_1_n_3 ;
  wire \m16_1_fu_290_reg[11]_i_2_n_1 ;
  wire \m16_1_fu_290_reg[11]_i_2_n_2 ;
  wire \m16_1_fu_290_reg[11]_i_2_n_3 ;
  wire \m16_1_fu_290_reg[11]_i_7_n_0 ;
  wire \m16_1_fu_290_reg[11]_i_7_n_1 ;
  wire \m16_1_fu_290_reg[11]_i_7_n_2 ;
  wire \m16_1_fu_290_reg[11]_i_7_n_3 ;
  wire \m16_1_fu_290_reg[15]_i_1_n_0 ;
  wire \m16_1_fu_290_reg[15]_i_1_n_1 ;
  wire \m16_1_fu_290_reg[15]_i_1_n_2 ;
  wire \m16_1_fu_290_reg[15]_i_1_n_3 ;
  wire \m16_1_fu_290_reg[17]_i_2_n_3 ;
  wire \m16_1_fu_290_reg[3]_i_1_n_0 ;
  wire \m16_1_fu_290_reg[3]_i_1_n_1 ;
  wire \m16_1_fu_290_reg[3]_i_1_n_2 ;
  wire \m16_1_fu_290_reg[3]_i_1_n_3 ;
  wire \m16_1_fu_290_reg[3]_i_6_n_0 ;
  wire \m16_1_fu_290_reg[3]_i_6_n_1 ;
  wire \m16_1_fu_290_reg[3]_i_6_n_2 ;
  wire \m16_1_fu_290_reg[3]_i_6_n_3 ;
  wire \m16_1_fu_290_reg[7]_i_1_n_0 ;
  wire \m16_1_fu_290_reg[7]_i_1_n_1 ;
  wire \m16_1_fu_290_reg[7]_i_1_n_2 ;
  wire \m16_1_fu_290_reg[7]_i_1_n_3 ;
  wire [17:0]m16_23_fu_1823_p2;
  wire [18:0]m16_2_fu_310;
  wire \m16_2_fu_310[0]_i_1_n_0 ;
  wire \m16_2_fu_310[10]_i_1_n_0 ;
  wire \m16_2_fu_310[11]_i_1_n_0 ;
  wire \m16_2_fu_310[12]_i_1_n_0 ;
  wire \m16_2_fu_310[13]_i_1_n_0 ;
  wire \m16_2_fu_310[14]_i_1_n_0 ;
  wire \m16_2_fu_310[15]_i_1_n_0 ;
  wire \m16_2_fu_310[16]_i_1_n_0 ;
  wire \m16_2_fu_310[17]_i_1_n_0 ;
  wire \m16_2_fu_310[18]_i_1_n_0 ;
  wire \m16_2_fu_310[1]_i_1_n_0 ;
  wire \m16_2_fu_310[2]_i_1_n_0 ;
  wire \m16_2_fu_310[3]_i_1_n_0 ;
  wire \m16_2_fu_310[4]_i_1_n_0 ;
  wire \m16_2_fu_310[5]_i_1_n_0 ;
  wire \m16_2_fu_310[6]_i_1_n_0 ;
  wire \m16_2_fu_310[7]_i_1_n_0 ;
  wire \m16_2_fu_310[8]_i_1_n_0 ;
  wire \m16_2_fu_310[9]_i_1_n_0 ;
  wire \m16_4_fu_322[0]_i_10_n_0 ;
  wire \m16_4_fu_322[0]_i_1_n_0 ;
  wire \m16_4_fu_322[0]_i_3_n_0 ;
  wire \m16_4_fu_322[0]_i_4_n_0 ;
  wire \m16_4_fu_322[0]_i_5_n_0 ;
  wire \m16_4_fu_322[0]_i_6_n_0 ;
  wire \m16_4_fu_322[0]_i_7_n_0 ;
  wire \m16_4_fu_322[0]_i_8_n_0 ;
  wire \m16_4_fu_322[0]_i_9_n_0 ;
  wire \m16_4_fu_322[12]_i_2_n_0 ;
  wire \m16_4_fu_322[12]_i_3_n_0 ;
  wire \m16_4_fu_322[12]_i_4_n_0 ;
  wire \m16_4_fu_322[12]_i_5_n_0 ;
  wire \m16_4_fu_322[16]_i_2_n_0 ;
  wire \m16_4_fu_322[16]_i_3_n_0 ;
  wire \m16_4_fu_322[16]_i_4_n_0 ;
  wire \m16_4_fu_322[16]_i_5_n_0 ;
  wire \m16_4_fu_322[20]_i_2_n_0 ;
  wire \m16_4_fu_322[20]_i_3_n_0 ;
  wire \m16_4_fu_322[20]_i_4_n_0 ;
  wire \m16_4_fu_322[20]_i_5_n_0 ;
  wire \m16_4_fu_322[24]_i_2_n_0 ;
  wire \m16_4_fu_322[24]_i_3_n_0 ;
  wire \m16_4_fu_322[24]_i_4_n_0 ;
  wire \m16_4_fu_322[24]_i_5_n_0 ;
  wire \m16_4_fu_322[28]_i_2_n_0 ;
  wire \m16_4_fu_322[28]_i_3_n_0 ;
  wire \m16_4_fu_322[28]_i_4_n_0 ;
  wire \m16_4_fu_322[28]_i_5_n_0 ;
  wire \m16_4_fu_322[4]_i_2_n_0 ;
  wire \m16_4_fu_322[4]_i_3_n_0 ;
  wire \m16_4_fu_322[4]_i_4_n_0 ;
  wire \m16_4_fu_322[4]_i_5_n_0 ;
  wire \m16_4_fu_322[4]_i_6_n_0 ;
  wire \m16_4_fu_322[4]_i_7_n_0 ;
  wire \m16_4_fu_322[4]_i_8_n_0 ;
  wire \m16_4_fu_322[8]_i_2_n_0 ;
  wire \m16_4_fu_322[8]_i_3_n_0 ;
  wire \m16_4_fu_322[8]_i_4_n_0 ;
  wire \m16_4_fu_322[8]_i_5_n_0 ;
  wire [31:0]m16_4_fu_322_reg;
  wire \m16_4_fu_322_reg[0]_i_2_n_0 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_1 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_2 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_3 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_4 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_5 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_6 ;
  wire \m16_4_fu_322_reg[0]_i_2_n_7 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[12]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[16]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[20]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[24]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[28]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[4]_i_1_n_7 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_0 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_1 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_2 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_3 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_4 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_5 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_6 ;
  wire \m16_4_fu_322_reg[8]_i_1_n_7 ;
  wire \m16_6_fu_334[0]_i_10_n_0 ;
  wire \m16_6_fu_334[0]_i_1_n_0 ;
  wire \m16_6_fu_334[0]_i_3_n_0 ;
  wire \m16_6_fu_334[0]_i_4_n_0 ;
  wire \m16_6_fu_334[0]_i_5_n_0 ;
  wire \m16_6_fu_334[0]_i_6_n_0 ;
  wire \m16_6_fu_334[0]_i_7_n_0 ;
  wire \m16_6_fu_334[0]_i_8_n_0 ;
  wire \m16_6_fu_334[0]_i_9_n_0 ;
  wire \m16_6_fu_334[12]_i_2_n_0 ;
  wire \m16_6_fu_334[12]_i_3_n_0 ;
  wire \m16_6_fu_334[12]_i_4_n_0 ;
  wire \m16_6_fu_334[12]_i_5_n_0 ;
  wire \m16_6_fu_334[12]_i_6_n_0 ;
  wire \m16_6_fu_334[12]_i_7_n_0 ;
  wire \m16_6_fu_334[12]_i_8_n_0 ;
  wire \m16_6_fu_334[16]_i_2_n_0 ;
  wire \m16_6_fu_334[16]_i_3_n_0 ;
  wire \m16_6_fu_334[16]_i_4_n_0 ;
  wire \m16_6_fu_334[16]_i_5_n_0 ;
  wire \m16_6_fu_334[20]_i_2_n_0 ;
  wire \m16_6_fu_334[20]_i_3_n_0 ;
  wire \m16_6_fu_334[20]_i_4_n_0 ;
  wire \m16_6_fu_334[20]_i_5_n_0 ;
  wire \m16_6_fu_334[24]_i_2_n_0 ;
  wire \m16_6_fu_334[24]_i_3_n_0 ;
  wire \m16_6_fu_334[24]_i_4_n_0 ;
  wire \m16_6_fu_334[24]_i_5_n_0 ;
  wire \m16_6_fu_334[28]_i_2_n_0 ;
  wire \m16_6_fu_334[28]_i_3_n_0 ;
  wire \m16_6_fu_334[28]_i_4_n_0 ;
  wire \m16_6_fu_334[28]_i_5_n_0 ;
  wire \m16_6_fu_334[4]_i_2_n_0 ;
  wire \m16_6_fu_334[4]_i_3_n_0 ;
  wire \m16_6_fu_334[4]_i_4_n_0 ;
  wire \m16_6_fu_334[4]_i_5_n_0 ;
  wire \m16_6_fu_334[4]_i_6_n_0 ;
  wire \m16_6_fu_334[4]_i_7_n_0 ;
  wire \m16_6_fu_334[4]_i_8_n_0 ;
  wire \m16_6_fu_334[4]_i_9_n_0 ;
  wire \m16_6_fu_334[8]_i_2_n_0 ;
  wire \m16_6_fu_334[8]_i_3_n_0 ;
  wire \m16_6_fu_334[8]_i_4_n_0 ;
  wire \m16_6_fu_334[8]_i_5_n_0 ;
  wire \m16_6_fu_334[8]_i_6_n_0 ;
  wire \m16_6_fu_334[8]_i_7_n_0 ;
  wire \m16_6_fu_334[8]_i_8_n_0 ;
  wire \m16_6_fu_334[8]_i_9_n_0 ;
  wire [31:0]m16_6_fu_334_reg;
  wire \m16_6_fu_334_reg[0]_i_2_n_0 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_1 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_2 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_3 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_4 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_5 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_6 ;
  wire \m16_6_fu_334_reg[0]_i_2_n_7 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[12]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[16]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[20]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[24]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[28]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[4]_i_1_n_7 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_0 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_1 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_2 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_3 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_4 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_5 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_6 ;
  wire \m16_6_fu_334_reg[8]_i_1_n_7 ;
  wire [18:0]m16_fu_2036_p2;
  wire [18:0]m16_reg_4688;
  wire \m16_reg_4688[11]_i_2_n_0 ;
  wire \m16_reg_4688[11]_i_3_n_0 ;
  wire \m16_reg_4688[11]_i_4_n_0 ;
  wire \m16_reg_4688[11]_i_5_n_0 ;
  wire \m16_reg_4688[15]_i_10_n_0 ;
  wire \m16_reg_4688[15]_i_11_n_0 ;
  wire \m16_reg_4688[15]_i_12_n_0 ;
  wire \m16_reg_4688[15]_i_13_n_0 ;
  wire \m16_reg_4688[15]_i_14_n_0 ;
  wire \m16_reg_4688[15]_i_15_n_0 ;
  wire \m16_reg_4688[15]_i_18_n_0 ;
  wire \m16_reg_4688[15]_i_19_n_0 ;
  wire \m16_reg_4688[15]_i_20_n_0 ;
  wire \m16_reg_4688[15]_i_21_n_0 ;
  wire \m16_reg_4688[15]_i_22_n_0 ;
  wire \m16_reg_4688[15]_i_3_n_0 ;
  wire \m16_reg_4688[15]_i_4_n_0 ;
  wire \m16_reg_4688[15]_i_5_n_0 ;
  wire \m16_reg_4688[15]_i_6_n_0 ;
  wire \m16_reg_4688[15]_i_8_n_0 ;
  wire \m16_reg_4688[15]_i_9_n_0 ;
  wire \m16_reg_4688[18]_i_2_n_0 ;
  wire \m16_reg_4688[18]_i_3_n_0 ;
  wire \m16_reg_4688[18]_i_4_n_0 ;
  wire \m16_reg_4688[3]_i_10_n_0 ;
  wire \m16_reg_4688[3]_i_11_n_0 ;
  wire \m16_reg_4688[3]_i_12_n_0 ;
  wire \m16_reg_4688[3]_i_13_n_0 ;
  wire \m16_reg_4688[3]_i_2_n_0 ;
  wire \m16_reg_4688[3]_i_3_n_0 ;
  wire \m16_reg_4688[3]_i_4_n_0 ;
  wire \m16_reg_4688[3]_i_5_n_0 ;
  wire \m16_reg_4688[3]_i_7_n_0 ;
  wire \m16_reg_4688[3]_i_8_n_0 ;
  wire \m16_reg_4688[3]_i_9_n_0 ;
  wire \m16_reg_4688[7]_i_10_n_0 ;
  wire \m16_reg_4688[7]_i_11_n_0 ;
  wire \m16_reg_4688[7]_i_12_n_0 ;
  wire \m16_reg_4688[7]_i_13_n_0 ;
  wire \m16_reg_4688[7]_i_14_n_0 ;
  wire \m16_reg_4688[7]_i_16_n_0 ;
  wire \m16_reg_4688[7]_i_17_n_0 ;
  wire \m16_reg_4688[7]_i_18_n_0 ;
  wire \m16_reg_4688[7]_i_19_n_0 ;
  wire \m16_reg_4688[7]_i_2_n_0 ;
  wire \m16_reg_4688[7]_i_3_n_0 ;
  wire \m16_reg_4688[7]_i_4_n_0 ;
  wire \m16_reg_4688[7]_i_5_n_0 ;
  wire \m16_reg_4688[7]_i_7_n_0 ;
  wire \m16_reg_4688[7]_i_8_n_0 ;
  wire \m16_reg_4688[7]_i_9_n_0 ;
  wire \m16_reg_4688_reg[11]_i_1_n_0 ;
  wire \m16_reg_4688_reg[11]_i_1_n_1 ;
  wire \m16_reg_4688_reg[11]_i_1_n_2 ;
  wire \m16_reg_4688_reg[11]_i_1_n_3 ;
  wire \m16_reg_4688_reg[15]_i_16_n_3 ;
  wire \m16_reg_4688_reg[15]_i_17_n_0 ;
  wire \m16_reg_4688_reg[15]_i_17_n_1 ;
  wire \m16_reg_4688_reg[15]_i_17_n_2 ;
  wire \m16_reg_4688_reg[15]_i_17_n_3 ;
  wire \m16_reg_4688_reg[15]_i_1_n_0 ;
  wire \m16_reg_4688_reg[15]_i_1_n_1 ;
  wire \m16_reg_4688_reg[15]_i_1_n_2 ;
  wire \m16_reg_4688_reg[15]_i_1_n_3 ;
  wire \m16_reg_4688_reg[15]_i_2_n_3 ;
  wire \m16_reg_4688_reg[15]_i_7_n_0 ;
  wire \m16_reg_4688_reg[15]_i_7_n_1 ;
  wire \m16_reg_4688_reg[15]_i_7_n_2 ;
  wire \m16_reg_4688_reg[15]_i_7_n_3 ;
  wire \m16_reg_4688_reg[18]_i_1_n_2 ;
  wire \m16_reg_4688_reg[18]_i_1_n_3 ;
  wire \m16_reg_4688_reg[3]_i_1_n_0 ;
  wire \m16_reg_4688_reg[3]_i_1_n_1 ;
  wire \m16_reg_4688_reg[3]_i_1_n_2 ;
  wire \m16_reg_4688_reg[3]_i_1_n_3 ;
  wire \m16_reg_4688_reg[3]_i_6_n_0 ;
  wire \m16_reg_4688_reg[3]_i_6_n_1 ;
  wire \m16_reg_4688_reg[3]_i_6_n_2 ;
  wire \m16_reg_4688_reg[3]_i_6_n_3 ;
  wire \m16_reg_4688_reg[7]_i_15_n_0 ;
  wire \m16_reg_4688_reg[7]_i_15_n_1 ;
  wire \m16_reg_4688_reg[7]_i_15_n_2 ;
  wire \m16_reg_4688_reg[7]_i_15_n_3 ;
  wire \m16_reg_4688_reg[7]_i_1_n_0 ;
  wire \m16_reg_4688_reg[7]_i_1_n_1 ;
  wire \m16_reg_4688_reg[7]_i_1_n_2 ;
  wire \m16_reg_4688_reg[7]_i_1_n_3 ;
  wire \m16_reg_4688_reg[7]_i_6_n_0 ;
  wire \m16_reg_4688_reg[7]_i_6_n_1 ;
  wire \m16_reg_4688_reg[7]_i_6_n_2 ;
  wire \m16_reg_4688_reg[7]_i_6_n_3 ;
  wire [5:0]m20_reg_4468;
  wire \m20_reg_4468[0]_i_1_n_0 ;
  wire \m20_reg_4468[1]_i_1_n_0 ;
  wire \m20_reg_4468[2]_i_1_n_0 ;
  wire \m20_reg_4468[3]_i_1_n_0 ;
  wire \m20_reg_4468[4]_i_1_n_0 ;
  wire \m20_reg_4468[5]_i_1_n_0 ;
  wire [8:0]m21_reg_4435;
  wire \m21_reg_4435[7]_i_2_n_0 ;
  wire \m21_reg_4435[7]_i_3_n_0 ;
  wire \m21_reg_4435[7]_i_4_n_0 ;
  wire \m21_reg_4435[7]_i_5_n_0 ;
  wire [8:0]m21_reg_4435_pp0_iter3_reg;
  wire \m21_reg_4435_reg[7]_i_1_n_0 ;
  wire \m21_reg_4435_reg[7]_i_1_n_1 ;
  wire \m21_reg_4435_reg[7]_i_1_n_2 ;
  wire \m21_reg_4435_reg[7]_i_1_n_3 ;
  wire [2:0]m22_reg_4441;
  wire \m22_reg_4441[0]_i_1_n_0 ;
  wire \m22_reg_4441[1]_i_1_n_0 ;
  wire \m22_reg_4441[2]_i_1_n_0 ;
  wire [10:0]m23_fu_1321_p2;
  wire [10:8]m23_reg_4446;
  wire [10:0]m23_reg_4446_pp0_iter3_reg;
  wire [3:0]m25_reg_4473;
  wire [3:0]m28_reg_4410;
  wire [3:0]m28_reg_4410_pp0_iter2_reg;
  wire [3:0]m28_reg_4410_pp0_iter3_reg;
  wire [2:2]m29_fu_1422_p2;
  wire [1:0]m30_fu_1445_p1;
  wire [7:0]m45_fu_1973_p2;
  wire [7:0]m45_reg_4673;
  wire \m45_reg_4673[3]_i_2_n_0 ;
  wire \m45_reg_4673[3]_i_3_n_0 ;
  wire \m45_reg_4673[3]_i_4_n_0 ;
  wire \m45_reg_4673[3]_i_5_n_0 ;
  wire \m45_reg_4673[3]_i_6_n_0 ;
  wire \m45_reg_4673[7]_i_2_n_0 ;
  wire \m45_reg_4673[7]_i_3_n_0 ;
  wire \m45_reg_4673[7]_i_4_n_0 ;
  wire \m45_reg_4673[7]_i_5_n_0 ;
  wire \m45_reg_4673_reg[3]_i_1_n_0 ;
  wire \m45_reg_4673_reg[3]_i_1_n_1 ;
  wire \m45_reg_4673_reg[3]_i_1_n_2 ;
  wire \m45_reg_4673_reg[3]_i_1_n_3 ;
  wire \m45_reg_4673_reg[7]_i_1_n_1 ;
  wire \m45_reg_4673_reg[7]_i_1_n_2 ;
  wire \m45_reg_4673_reg[7]_i_1_n_3 ;
  wire [10:0]m46_fu_1982_p2;
  wire [10:0]m46_reg_4678;
  wire [8:0]m53_fu_2464_p2;
  wire [8:0]m53_reg_5014;
  wire \m53_reg_5014[3]_i_2_n_0 ;
  wire \m53_reg_5014[3]_i_3_n_0 ;
  wire \m53_reg_5014[3]_i_4_n_0 ;
  wire \m53_reg_5014[3]_i_5_n_0 ;
  wire \m53_reg_5014[3]_i_6_n_0 ;
  wire \m53_reg_5014[7]_i_2_n_0 ;
  wire \m53_reg_5014[7]_i_3_n_0 ;
  wire \m53_reg_5014[7]_i_4_n_0 ;
  wire \m53_reg_5014[7]_i_5_n_0 ;
  wire \m53_reg_5014_reg[3]_i_1_n_0 ;
  wire \m53_reg_5014_reg[3]_i_1_n_1 ;
  wire \m53_reg_5014_reg[3]_i_1_n_2 ;
  wire \m53_reg_5014_reg[3]_i_1_n_3 ;
  wire \m53_reg_5014_reg[7]_i_1_n_0 ;
  wire \m53_reg_5014_reg[7]_i_1_n_1 ;
  wire \m53_reg_5014_reg[7]_i_1_n_2 ;
  wire \m53_reg_5014_reg[7]_i_1_n_3 ;
  wire [3:0]m54_fu_2477_p2;
  wire [12:0]m56_reg_5039;
  wire [3:0]m60_reg_5019;
  wire \m60_reg_5019[0]_i_1_n_0 ;
  wire [9:8]m64_cast_reg_4816;
  wire [7:0]m68_reg_5088;
  wire [5:0]m70_reg_5143;
  wire [3:0]m71_fu_2873_p2;
  wire [3:0]m71_reg_5148;
  wire [3:0]m72_reg_5153;
  wire [4:0]m73_cast_fu_2340_p1;
  wire [4:0]m73_cast_reg_4911;
  wire \m73_cast_reg_4911[4]_i_2_n_0 ;
  wire [5:0]m74_cast_reg_4920;
  wire [8:0]m76_reg_5159;
  wire [3:0]m78_fu_2925_p2;
  wire [3:0]m78_reg_5164;
  wire [6:0]m88_fu_2394_p2;
  wire [6:0]m88_reg_4955;
  wire \m88_reg_4955[3]_i_2_n_0 ;
  wire \m88_reg_4955[3]_i_3_n_0 ;
  wire \m88_reg_4955[3]_i_4_n_0 ;
  wire \m88_reg_4955[3]_i_5_n_0 ;
  wire \m88_reg_4955[6]_i_2_n_0 ;
  wire \m88_reg_4955[6]_i_3_n_0 ;
  wire \m88_reg_4955[6]_i_4_n_0 ;
  wire \m88_reg_4955_reg[3]_i_1_n_0 ;
  wire \m88_reg_4955_reg[3]_i_1_n_1 ;
  wire \m88_reg_4955_reg[3]_i_1_n_2 ;
  wire \m88_reg_4955_reg[3]_i_1_n_3 ;
  wire \m88_reg_4955_reg[6]_i_1_n_2 ;
  wire \m88_reg_4955_reg[6]_i_1_n_3 ;
  wire \m90_reg_4960[0]_i_1_n_0 ;
  wire \m90_reg_4960[1]_i_1_n_0 ;
  wire \m90_reg_4960[2]_i_1_n_0 ;
  wire \m90_reg_4960_reg_n_0_[0] ;
  wire \m90_reg_4960_reg_n_0_[1] ;
  wire \m90_reg_4960_reg_n_0_[2] ;
  wire \m90_reg_4960_reg_n_0_[3] ;
  wire \m90_reg_4960_reg_n_0_[4] ;
  wire \m90_reg_4960_reg_n_0_[5] ;
  wire \m90_reg_4960_reg_n_0_[6] ;
  wire \m90_reg_4960_reg_n_0_[7] ;
  wire \m90_reg_4960_reg_n_0_[8] ;
  wire [8:8]m_reg;
  wire \m_reg_5674_reg_n_0_[1] ;
  wire \m_reg_5674_reg_n_0_[2] ;
  wire \m_reg_5674_reg_n_0_[3] ;
  wire \m_reg_5674_reg_n_0_[4] ;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_0;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_18;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_19;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_20;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_21;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_22;
  wire mac_muladd_3s_3s_16s_17_4_1_U58_n_23;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_0;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_1;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_2;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_6;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_7;
  wire mac_muladd_3s_3s_5s_6_4_1_U50_n_8;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_0;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_1;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_10;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_11;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_12;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_13;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_14;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_15;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_16;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_17;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_18;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_19;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_2;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_20;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_21;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_22;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_23;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_24;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_25;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_26;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_27;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_28;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_29;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_3;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_30;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_31;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_32;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_33;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_4;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_5;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_6;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_7;
  wire mac_muladd_3s_3s_6s_7_4_1_U53_n_8;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_0;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_1;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_10;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_11;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_12;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_13;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_14;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_15;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_2;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_3;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_4;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_5;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_6;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_7;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_8;
  wire mac_muladd_3s_3s_6s_7_4_1_U54_n_9;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_0;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_1;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_2;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_3;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_4;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_5;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_6;
  wire mac_muladd_3s_3s_6s_7_4_1_U55_n_7;
  wire mac_muladd_3s_3s_6s_7_4_1_U56_n_0;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_0;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_1;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_10;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_11;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_12;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_13;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_14;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_15;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_16;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_17;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_18;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_19;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_2;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_3;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_4;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_5;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_6;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_7;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_8;
  wire mac_muladd_4s_3s_12s_12_4_1_U59_n_9;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_0;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_1;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_11;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_12;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_13;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_14;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_15;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_16;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_17;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_18;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_19;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_2;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_20;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_21;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_22;
  wire mac_muladd_4s_3s_4s_7_4_1_U57_n_23;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_1;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_10;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_11;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_12;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_13;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_14;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_15;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_16;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_17;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_18;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_3;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_4;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_5;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_6;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_7;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_8;
  wire mac_muladd_4s_3s_9s_9_4_1_U49_n_9;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_1;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_10;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_11;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_12;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_13;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_14;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_15;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_16;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_17;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_18;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_19;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_2;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_20;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_21;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_22;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_23;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_24;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_25;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_26;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_27;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_28;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_29;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_3;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_30;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_31;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_32;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_4;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_5;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_6;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_7;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_8;
  wire mac_muladd_8s_3s_12s_12_4_1_U60_n_9;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_10;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_11;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_12;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_13;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_14;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_2;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_3;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_4;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_5;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_6;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_7;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_8;
  wire mac_muladd_8s_3s_14s_14_4_1_U52_n_9;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_12;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_13;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_14;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_15;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_16;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_17;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_18;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_19;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_20;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_21;
  wire mac_muladd_9s_3s_9s_12_4_1_U51_n_22;
  wire mul_15s_4s_16_1_1_U39_n_0;
  wire mul_15s_4s_16_1_1_U39_n_1;
  wire mul_15s_4s_16_1_1_U39_n_10;
  wire mul_15s_4s_16_1_1_U39_n_11;
  wire mul_15s_4s_16_1_1_U39_n_12;
  wire mul_15s_4s_16_1_1_U39_n_13;
  wire mul_15s_4s_16_1_1_U39_n_14;
  wire mul_15s_4s_16_1_1_U39_n_15;
  wire mul_15s_4s_16_1_1_U39_n_2;
  wire mul_15s_4s_16_1_1_U39_n_3;
  wire mul_15s_4s_16_1_1_U39_n_4;
  wire mul_15s_4s_16_1_1_U39_n_5;
  wire mul_15s_4s_16_1_1_U39_n_6;
  wire mul_15s_4s_16_1_1_U39_n_7;
  wire mul_15s_4s_16_1_1_U39_n_8;
  wire mul_15s_4s_16_1_1_U39_n_9;
  wire mul_4s_3s_7_1_1_U12_n_1;
  wire mul_4s_3s_7_1_1_U12_n_17;
  wire mul_4s_3s_7_1_1_U12_n_18;
  wire mul_4s_3s_7_1_1_U12_n_20;
  wire mul_4s_3s_7_1_1_U29_n_0;
  wire mul_4s_5s_5_1_1_U38_n_0;
  wire mul_4s_5s_5_1_1_U38_n_1;
  wire mul_4s_5s_5_1_1_U38_n_2;
  wire mul_4s_5s_5_1_1_U38_n_3;
  wire mul_4s_5s_5_1_1_U38_n_4;
  wire mul_5s_3s_5_1_1_U36_n_0;
  wire mul_5s_3s_8_1_1_U30_n_0;
  wire mul_5s_3s_8_1_1_U30_n_1;
  wire mul_5s_3s_8_1_1_U30_n_2;
  wire mul_5s_3s_8_1_1_U30_n_3;
  wire mul_5s_3s_8_1_1_U30_n_4;
  wire mul_6s_3s_9_1_1_U20_n_0;
  wire mul_6s_3s_9_1_1_U20_n_1;
  wire mul_6s_3s_9_1_1_U20_n_2;
  wire mul_6s_3s_9_1_1_U20_n_3;
  wire mul_6s_3s_9_1_1_U20_n_4;
  wire mul_6s_3s_9_1_1_U20_n_5;
  wire mul_6s_3s_9_1_1_U33_n_0;
  wire mul_6s_3s_9_1_1_U33_n_1;
  wire mul_6s_3s_9_1_1_U33_n_2;
  wire mul_6s_3s_9_1_1_U33_n_3;
  wire mul_6s_3s_9_1_1_U33_n_4;
  wire mul_6s_3s_9_1_1_U33_n_5;
  wire mul_6s_6s_12_1_1_U26_n_0;
  wire mul_6s_6s_12_1_1_U26_n_1;
  wire mul_6s_6s_12_1_1_U26_n_2;
  wire mul_6s_6s_12_1_1_U26_n_3;
  wire mul_6s_6s_12_1_1_U26_n_4;
  wire mul_6s_6s_12_1_1_U26_n_5;
  wire mul_6s_6s_6_1_1_U44_n_0;
  wire mul_6s_6s_6_1_1_U44_n_1;
  wire mul_6s_6s_6_1_1_U44_n_2;
  wire mul_6s_6s_6_1_1_U44_n_3;
  wire mul_6s_6s_6_1_1_U44_n_4;
  wire mul_6s_6s_6_1_1_U44_n_5;
  wire mul_6s_6s_6_1_1_U44_n_6;
  wire mul_6s_6s_6_1_1_U44_n_7;
  wire mul_6s_6s_6_1_1_U44_n_8;
  wire mul_7s_7s_7_1_1_U45_n_0;
  wire mul_7s_7s_7_1_1_U45_n_1;
  wire mul_7s_7s_7_1_1_U45_n_2;
  wire mul_7s_7s_7_1_1_U45_n_3;
  wire mul_7s_7s_7_1_1_U45_n_4;
  wire mul_7s_7s_7_1_1_U45_n_5;
  wire mul_7s_7s_7_1_1_U45_n_6;
  wire mul_8s_2s_10_1_1_U27_n_0;
  wire mul_8s_2s_10_1_1_U27_n_1;
  wire mul_8s_2s_10_1_1_U27_n_2;
  wire mul_8s_2s_10_1_1_U27_n_3;
  wire mul_8s_2s_10_1_1_U27_n_4;
  wire mul_8s_2s_10_1_1_U27_n_5;
  wire mul_8s_4s_12_1_1_U24_n_0;
  wire mul_8s_4s_12_1_1_U24_n_1;
  wire mul_8s_4s_12_1_1_U24_n_2;
  wire mul_8s_4s_12_1_1_U24_n_3;
  wire mul_8s_4s_12_1_1_U24_n_4;
  wire mul_8s_4s_12_1_1_U24_n_5;
  wire mul_8s_4s_12_1_1_U24_n_6;
  wire mul_8s_4s_12_1_1_U24_n_7;
  wire mul_8s_4s_12_1_1_U24_n_8;
  wire mul_8s_4s_12_1_1_U24_n_9;
  wire mul_8s_7s_15_1_1_U32_n_0;
  wire mul_8s_7s_15_1_1_U32_n_1;
  wire mul_8s_7s_15_1_1_U32_n_10;
  wire mul_8s_7s_15_1_1_U32_n_11;
  wire mul_8s_7s_15_1_1_U32_n_12;
  wire mul_8s_7s_15_1_1_U32_n_13;
  wire mul_8s_7s_15_1_1_U32_n_14;
  wire mul_8s_7s_15_1_1_U32_n_2;
  wire mul_8s_7s_15_1_1_U32_n_22;
  wire mul_8s_7s_15_1_1_U32_n_3;
  wire mul_8s_7s_15_1_1_U32_n_4;
  wire mul_8s_7s_15_1_1_U32_n_5;
  wire mul_8s_7s_15_1_1_U32_n_6;
  wire mul_8s_7s_15_1_1_U32_n_7;
  wire mul_8s_7s_15_1_1_U32_n_8;
  wire mul_8s_7s_15_1_1_U32_n_9;
  wire mul_8s_8s_8_1_1_U11_n_0;
  wire mul_8s_8s_8_1_1_U11_n_1;
  wire mul_8s_8s_8_1_1_U11_n_15;
  wire mul_8s_8s_8_1_1_U11_n_2;
  wire mul_8s_8s_8_1_1_U11_n_3;
  wire mul_8s_8s_8_1_1_U11_n_4;
  wire mul_8s_8s_8_1_1_U11_n_5;
  wire mul_8s_8s_8_1_1_U11_n_6;
  wire mul_8s_8s_8_1_1_U11_n_7;
  wire mul_8s_8s_8_1_1_U11_n_8;
  wire mul_8s_8s_8_1_1_U11_n_9;
  wire mul_9s_3s_9_1_1_U34_n_0;
  wire mul_9s_3s_9_1_1_U34_n_1;
  wire mul_9s_3s_9_1_1_U34_n_2;
  wire mul_9s_3s_9_1_1_U34_n_3;
  wire mul_9s_3s_9_1_1_U34_n_4;
  wire mul_9s_3s_9_1_1_U34_n_5;
  wire mul_9s_3s_9_1_1_U34_n_6;
  wire mul_9s_3s_9_1_1_U34_n_7;
  wire mul_9s_3s_9_1_1_U34_n_8;
  wire mul_9s_4s_10_1_1_U16_n_0;
  wire mul_9s_4s_10_1_1_U16_n_1;
  wire mul_9s_4s_10_1_1_U16_n_2;
  wire mul_9s_4s_10_1_1_U16_n_3;
  wire mul_9s_4s_10_1_1_U16_n_4;
  wire mul_9s_4s_10_1_1_U16_n_5;
  wire mul_9s_4s_10_1_1_U16_n_6;
  wire mul_9s_4s_10_1_1_U16_n_7;
  wire mul_9s_4s_10_1_1_U16_n_8;
  wire mul_9s_4s_10_1_1_U16_n_9;
  wire [6:0]mul_i1148_phi_fu_386;
  wire \mul_i1663_reg_5239_reg_n_0_[0] ;
  wire \mul_i1663_reg_5239_reg_n_0_[1] ;
  wire \mul_i1663_reg_5239_reg_n_0_[2] ;
  wire \mul_i1663_reg_5239_reg_n_0_[3] ;
  wire [14:0]mul_i3533_phi_fu_354;
  wire mul_i3533_phi_fu_3540;
  wire [7:0]mul_i3800_reg_4811;
  wire [4:0]mul_i3908_lcssa_phi_fu_346;
  wire [5:0]mul_i4343_cast_cast_reg_4786;
  wire [5:0]mul_i4343_fu_2185_p2;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[0] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[10] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[1] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[2] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[3] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[4] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[5] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[6] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[7] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[8] ;
  wire \mul_i4387_lcssa_phi_fu_338_reg_n_0_[9] ;
  wire [5:0]mul_i4506_lcssa_phi_fu_342;
  wire [5:0]mul_i4703_lcssa_phi_fu_326;
  wire [11:0]mul_i5012_fu_1848_p2;
  wire [10:0]mul_i6484_phi_fu_234;
  wire [10:0]mul_i6484_phi_load_reg_4515;
  wire [5:0]mul_i6668_phi_fu_238;
  wire [12:0]mul_ln173_fu_2624_p2;
  wire [3:1]mul_ln178_fu_2521_p2;
  wire [9:0]mul_ln260_fu_3974_p2;
  wire [7:0]out_data_0;
  wire [7:0]out_data_1;
  wire [7:0]out_data_2;
  wire [7:0]out_data_3;
  wire p_0_in0;
  wire p_0_in0_in0;
  wire [29:0]p_2_in;
  wire [2:0]phi_ln119_fu_286;
  wire [4:0]phi_ln124_fu_270;
  wire \phi_ln124_fu_270[1]_i_1_n_0 ;
  wire [3:0]phi_ln127_cast_reg_5485;
  wire [3:0]phi_ln127_fu_266;
  wire phi_ln127_fu_2660;
  wire [1:0]phi_ln129_fu_262;
  wire [9:0]phi_ln130_fu_258;
  wire [3:0]phi_ln133_fu_254;
  wire \phi_ln133_fu_254[3]_i_2_n_0 ;
  wire [3:0]phi_ln140_fu_246;
  wire \phi_ln140_fu_246[0]_i_1_n_0 ;
  wire \phi_ln140_fu_246[1]_i_1_n_0 ;
  wire \phi_ln140_fu_246[2]_i_1_n_0 ;
  wire \phi_ln140_fu_246[3]_i_1_n_0 ;
  wire [0:0]phi_ln145_cast_reg_4791;
  wire [0:0]phi_ln145_fu_242;
  wire [7:0]phi_ln190_cast_reg_5570;
  wire [7:0]phi_ln190_fu_370;
  wire [3:0]phi_ln193_fu_366;
  wire [7:0]reg_1155;
  wire \reg_1155[0]_i_1_n_0 ;
  wire \reg_1155[1]_i_1_n_0 ;
  wire \reg_1155[2]_i_1_n_0 ;
  wire \reg_1155[3]_i_1_n_0 ;
  wire \reg_1155[4]_i_1_n_0 ;
  wire \reg_1155[5]_i_1_n_0 ;
  wire \reg_1155[6]_i_1_n_0 ;
  wire \reg_1155[7]_i_1_n_0 ;
  wire \reg_1155[7]_i_2_n_0 ;
  wire [7:0]reg_1160;
  wire \reg_1160[0]_i_1_n_0 ;
  wire \reg_1160[1]_i_1_n_0 ;
  wire \reg_1160[2]_i_1_n_0 ;
  wire \reg_1160[3]_i_1_n_0 ;
  wire \reg_1160[4]_i_1_n_0 ;
  wire \reg_1160[5]_i_1_n_0 ;
  wire \reg_1160[6]_i_1_n_0 ;
  wire \reg_1160[7]_i_1_n_0 ;
  wire \reg_1160[7]_i_2_n_0 ;
  wire [2:0]reg_1165;
  wire \reg_1165[0]_i_1_n_0 ;
  wire \reg_1165[1]_i_1_n_0 ;
  wire \reg_1165[2]_i_1_n_0 ;
  wire [2:0]reg_1165_pp0_iter2_reg;
  wire \reg_1169[0]_i_1_n_0 ;
  wire \reg_1169[1]_i_1_n_0 ;
  wire \reg_1169[2]_i_1_n_0 ;
  wire [2:0]reg_1174;
  wire \reg_1174[0]_i_1_n_0 ;
  wire \reg_1174[1]_i_1_n_0 ;
  wire \reg_1174[2]_i_1_n_0 ;
  wire [2:0]reg_1174_pp1_iter2_reg;
  wire \reg_1178[0]_i_1_n_0 ;
  wire \reg_1178[1]_i_1_n_0 ;
  wire \reg_1178[2]_i_1_n_0 ;
  wire [2:0]sext_ln116_reg_4393;
  wire [2:0]sext_ln116_reg_4393_pp0_iter2_reg;
  wire [5:0]sext_ln117_fu_1358_p1;
  wire [3:0]sext_ln124_fu_1384_p1;
  wire [3:0]sext_ln135_1_fu_1480_p1;
  wire [4:0]sext_ln136_fu_1488_p1;
  wire [11:0]sext_ln146_15_fu_1819_p1;
  wire [8:0]sext_ln146_1_fu_1681_p1;
  wire [3:2]sext_ln146_2_fu_1691_p1;
  wire [7:3]sext_ln146_3_fu_1546_p1;
  wire [6:0]sext_ln151_fu_1952_p1;
  wire [7:0]sext_ln156_4_fu_2022_p1;
  wire [11:0]sext_ln156_5_fu_2032_p1;
  wire [12:0]sext_ln180_fu_2688_p1;
  wire [12:0]sext_ln185_2_fu_2698_p1;
  wire [3:0]sext_ln185_5_fu_2273_p1;
  wire [3:0]sext_ln185_5_reg_4821;
  wire [3:0]sext_ln1_1_reg_4548;
  wire [10:0]sext_ln1_2_reg_4553;
  wire [17:0]sext_ln1_3_reg_4558;
  wire [2:0]sext_ln1_reg_4542_reg;
  wire [7:0]sext_ln209_2_fu_2961_p1;
  wire [3:0]sext_ln209_fu_2953_p1;
  wire [3:1]sext_ln219_1_fu_3028_p1;
  wire [7:0]sext_ln222_14_fu_3205_p1;
  wire [8:0]sext_ln222_4_fu_3149_p1;
  wire [8:0]sext_ln222_5_fu_3165_p1;
  wire [3:0]sext_ln22_1_reg_5585;
  wire [5:0]sext_ln240_reg_5505;
  wire [5:5]sext_ln252_3_fu_3843_p1;
  wire [7:0]sext_ln252_4_fu_3889_p1;
  wire [4:0]sext_ln255_reg_5560;
  wire [8:0]sext_ln259_1_fu_4001_p1;
  wire [6:0]sext_ln259_reg_5565;
  wire [11:0]sext_ln46_reg_4602;
  wire [14:0]sext_ln8_reg_5078;
  wire [3:0]sext_ln94_reg_5595;
  wire [3:1]tmp_4_fu_1664_p3;
  wire [6:0]trunc_ln122_1_reg_4658;
  wire [8:0]trunc_ln122_fu_1326_p1;
  wire [6:0]trunc_ln129_1_fu_1428_p1;
  wire [1:0]trunc_ln129_reg_4415;
  wire [1:0]trunc_ln129_reg_4415_pp0_iter2_reg;
  wire [7:0]trunc_ln134_reg_4457;
  wire [3:0]trunc_ln177_cast_reg_4950;
  wire [4:0]trunc_ln181_reg_5480;
  wire [13:0]trunc_ln194_reg_5093;
  wire [7:0]trunc_ln208_cast_reg_5500;
  wire [7:0]trunc_ln211_reg_4940;
  wire [3:0]zext_ln114_reg_4361_pp0_iter1_reg_reg;
  wire [3:0]zext_ln114_reg_4361_reg;
  wire [3:0]zext_ln189_reg_5058_pp1_iter1_reg_reg;
  wire [3:0]zext_ln189_reg_5058_reg;
  wire [3:2]\NLW_add_i6356_phi_fu_278_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_i6356_phi_fu_278_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln146_12_reg_4495_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln146_12_reg_4495_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln146_12_reg_4495_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln146_3_reg_4527_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln146_3_reg_4527_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln146_3_reg_4527_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln146_3_reg_4527_reg[10]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln185_10_reg_5044_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln185_11_reg_5049_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln185_11_reg_5049_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln185_11_reg_5049_reg[14]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln185_11_reg_5049_reg[14]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln185_11_reg_5049_reg[14]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln185_11_reg_5049_reg[14]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln185_6_reg_5034_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln185_6_reg_5034_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln222_21_reg_5204_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln222_21_reg_5204_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln222_21_reg_5204_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln222_9_reg_5199_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln222_9_reg_5199_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln222_9_reg_5199_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln222_9_reg_5199_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln222_9_reg_5199_reg[10]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln222_9_reg_5199_reg[10]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln222_reg_5138_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln222_reg_5138_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln252_1_reg_5625_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln252_1_reg_5625_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln252_5_reg_5620_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln263_4_reg_5704_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln263_4_reg_5704_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln263_4_reg_5704_reg[10]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln263_4_reg_5704_reg[10]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_m116_reg_5580_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m16_10_fu_374_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_m16_10_fu_374_reg[12]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_m16_10_fu_374_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m16_14_fu_394_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m16_1_fu_290_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_m16_1_fu_290_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_m16_1_fu_290_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_m16_4_fu_322_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m16_6_fu_334_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m16_reg_4688_reg[15]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_m16_reg_4688_reg[15]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_m16_reg_4688_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_m16_reg_4688_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_m16_reg_4688_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m16_reg_4688_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_m21_reg_4435_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m21_reg_4435_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_m45_reg_4673_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m53_reg_5014_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m53_reg_5014_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_m88_reg_4955_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m88_reg_4955_reg[6]_i_1_O_UNCONNECTED ;

  assign ap_ready = ap_done;
  assign in_data_11_address0[3] = \<const0> ;
  assign in_data_11_address0[2] = \<const0> ;
  assign in_data_11_address0[1] = \<const0> ;
  assign in_data_11_address0[0] = \<const0> ;
  assign in_data_11_address1[3] = \<const0> ;
  assign in_data_11_address1[2] = \<const0> ;
  assign in_data_11_address1[1] = \<const0> ;
  assign in_data_11_address1[0] = \<const0> ;
  assign in_data_11_ce0 = \<const0> ;
  assign in_data_11_ce1 = \<const0> ;
  assign in_data_11_d0[2] = \<const0> ;
  assign in_data_11_d0[1] = \<const0> ;
  assign in_data_11_d0[0] = \<const0> ;
  assign in_data_11_d1[2] = \<const0> ;
  assign in_data_11_d1[1] = \<const0> ;
  assign in_data_11_d1[0] = \<const0> ;
  assign in_data_11_we0 = \<const0> ;
  assign in_data_11_we1 = \<const0> ;
  assign in_data_13_address0[3] = \<const0> ;
  assign in_data_13_address0[2] = \<const0> ;
  assign in_data_13_address0[1] = \<const0> ;
  assign in_data_13_address0[0] = \<const0> ;
  assign in_data_13_address1[3] = \<const0> ;
  assign in_data_13_address1[2] = \<const0> ;
  assign in_data_13_address1[1] = \<const0> ;
  assign in_data_13_address1[0] = \<const0> ;
  assign in_data_13_ce0 = \<const0> ;
  assign in_data_13_ce1 = \<const0> ;
  assign in_data_13_d0[2] = \<const0> ;
  assign in_data_13_d0[1] = \<const0> ;
  assign in_data_13_d0[0] = \<const0> ;
  assign in_data_13_d1[2] = \<const0> ;
  assign in_data_13_d1[1] = \<const0> ;
  assign in_data_13_d1[0] = \<const0> ;
  assign in_data_13_we0 = \<const0> ;
  assign in_data_13_we1 = \<const0> ;
  assign in_data_15_address0[3] = \<const0> ;
  assign in_data_15_address0[2] = \<const0> ;
  assign in_data_15_address0[1] = \<const0> ;
  assign in_data_15_address0[0] = \<const0> ;
  assign in_data_15_address1[3] = \<const0> ;
  assign in_data_15_address1[2] = \<const0> ;
  assign in_data_15_address1[1] = \<const0> ;
  assign in_data_15_address1[0] = \<const0> ;
  assign in_data_15_ce0 = \<const0> ;
  assign in_data_15_ce1 = \<const0> ;
  assign in_data_15_d0[2] = \<const0> ;
  assign in_data_15_d0[1] = \<const0> ;
  assign in_data_15_d0[0] = \<const0> ;
  assign in_data_15_d1[2] = \<const0> ;
  assign in_data_15_d1[1] = \<const0> ;
  assign in_data_15_d1[0] = \<const0> ;
  assign in_data_15_we0 = \<const0> ;
  assign in_data_15_we1 = \<const0> ;
  assign in_data_1_address0[3] = \<const0> ;
  assign in_data_1_address0[2] = \<const0> ;
  assign in_data_1_address0[1] = \<const0> ;
  assign in_data_1_address0[0] = \<const0> ;
  assign in_data_1_address1[3] = \<const0> ;
  assign in_data_1_address1[2] = \<const0> ;
  assign in_data_1_address1[1] = \<const0> ;
  assign in_data_1_address1[0] = \<const0> ;
  assign in_data_1_ce0 = \<const0> ;
  assign in_data_1_ce1 = \<const0> ;
  assign in_data_1_d0[2] = \<const0> ;
  assign in_data_1_d0[1] = \<const0> ;
  assign in_data_1_d0[0] = \<const0> ;
  assign in_data_1_d1[2] = \<const0> ;
  assign in_data_1_d1[1] = \<const0> ;
  assign in_data_1_d1[0] = \<const0> ;
  assign in_data_1_we0 = \<const0> ;
  assign in_data_1_we1 = \<const0> ;
  assign in_data_3_address0[3] = \<const0> ;
  assign in_data_3_address0[2] = \<const0> ;
  assign in_data_3_address0[1] = \<const0> ;
  assign in_data_3_address0[0] = \<const0> ;
  assign in_data_3_address1[3] = \<const0> ;
  assign in_data_3_address1[2] = \<const0> ;
  assign in_data_3_address1[1] = \<const0> ;
  assign in_data_3_address1[0] = \<const0> ;
  assign in_data_3_ce0 = \<const0> ;
  assign in_data_3_ce1 = \<const0> ;
  assign in_data_3_d0[2] = \<const0> ;
  assign in_data_3_d0[1] = \<const0> ;
  assign in_data_3_d0[0] = \<const0> ;
  assign in_data_3_d1[2] = \<const0> ;
  assign in_data_3_d1[1] = \<const0> ;
  assign in_data_3_d1[0] = \<const0> ;
  assign in_data_3_we0 = \<const0> ;
  assign in_data_3_we1 = \<const0> ;
  assign in_data_5_address0[3] = \<const0> ;
  assign in_data_5_address0[2] = \<const0> ;
  assign in_data_5_address0[1] = \<const0> ;
  assign in_data_5_address0[0] = \<const0> ;
  assign in_data_5_address1[3] = \<const0> ;
  assign in_data_5_address1[2] = \<const0> ;
  assign in_data_5_address1[1] = \<const0> ;
  assign in_data_5_address1[0] = \<const0> ;
  assign in_data_5_ce0 = \<const0> ;
  assign in_data_5_ce1 = \<const0> ;
  assign in_data_5_d0[2] = \<const0> ;
  assign in_data_5_d0[1] = \<const0> ;
  assign in_data_5_d0[0] = \<const0> ;
  assign in_data_5_d1[2] = \<const0> ;
  assign in_data_5_d1[1] = \<const0> ;
  assign in_data_5_d1[0] = \<const0> ;
  assign in_data_5_we0 = \<const0> ;
  assign in_data_5_we1 = \<const0> ;
  assign in_data_7_address0[3] = \<const0> ;
  assign in_data_7_address0[2] = \<const0> ;
  assign in_data_7_address0[1] = \<const0> ;
  assign in_data_7_address0[0] = \<const0> ;
  assign in_data_7_address1[3] = \<const0> ;
  assign in_data_7_address1[2] = \<const0> ;
  assign in_data_7_address1[1] = \<const0> ;
  assign in_data_7_address1[0] = \<const0> ;
  assign in_data_7_ce0 = \<const0> ;
  assign in_data_7_ce1 = \<const0> ;
  assign in_data_7_d0[2] = \<const0> ;
  assign in_data_7_d0[1] = \<const0> ;
  assign in_data_7_d0[0] = \<const0> ;
  assign in_data_7_d1[2] = \<const0> ;
  assign in_data_7_d1[1] = \<const0> ;
  assign in_data_7_d1[0] = \<const0> ;
  assign in_data_7_we0 = \<const0> ;
  assign in_data_7_we1 = \<const0> ;
  assign in_data_8_address1[3] = \<const0> ;
  assign in_data_8_address1[2:0] = \^in_data_8_address1 [2:0];
  assign in_data_9_address0[3] = \<const0> ;
  assign in_data_9_address0[2] = \<const0> ;
  assign in_data_9_address0[1] = \<const0> ;
  assign in_data_9_address0[0] = \<const0> ;
  assign in_data_9_address1[3] = \<const0> ;
  assign in_data_9_address1[2] = \<const0> ;
  assign in_data_9_address1[1] = \<const0> ;
  assign in_data_9_address1[0] = \<const0> ;
  assign in_data_9_ce0 = \<const0> ;
  assign in_data_9_ce1 = \<const0> ;
  assign in_data_9_d0[2] = \<const0> ;
  assign in_data_9_d0[1] = \<const0> ;
  assign in_data_9_d0[0] = \<const0> ;
  assign in_data_9_d1[2] = \<const0> ;
  assign in_data_9_d1[1] = \<const0> ;
  assign in_data_9_d1[0] = \<const0> ;
  assign in_data_9_we0 = \<const0> ;
  assign in_data_9_we1 = \<const0> ;
  assign in_scalar_address0[3:1] = \^in_scalar_address0 [3:1];
  assign in_scalar_address0[0] = \<const0> ;
  assign in_scalar_address1[3] = \<const0> ;
  assign in_scalar_address1[2] = \^in_scalar_address0 [3];
  assign in_scalar_address1[1] = \^in_scalar_address1 [1];
  assign in_scalar_address1[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_i2039_phi_fu_358[1]_i_1 
       (.I0(in_data_0_q0[1]),
        .I1(in_data_2_q0[1]),
        .I2(in_data_0_q0[0]),
        .I3(in_data_2_q0[0]),
        .O(sext_ln209_fu_2953_p1[1]));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2039_phi_fu_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_fu_2953_p1[0]),
        .Q(add_i2039_phi_fu_358[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2039_phi_fu_358_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_fu_2953_p1[1]),
        .Q(add_i2039_phi_fu_358[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2039_phi_fu_358_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(mul_5s_3s_5_1_1_U36_n_0),
        .Q(add_i2039_phi_fu_358[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2039_phi_fu_358_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_fu_2953_p1[3]),
        .Q(add_i2039_phi_fu_358[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[0]),
        .Q(add_i2636_phi_fu_362[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[1]),
        .Q(add_i2636_phi_fu_362[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[2]),
        .Q(add_i2636_phi_fu_362[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[3]),
        .Q(add_i2636_phi_fu_362[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[4]),
        .Q(add_i2636_phi_fu_362[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[5]),
        .Q(add_i2636_phi_fu_362[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[6]),
        .Q(add_i2636_phi_fu_362[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i2636_phi_fu_362_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(sext_ln209_2_fu_2961_p1[7]),
        .Q(add_i2636_phi_fu_362[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_i4161_lcssa_phi_fu_350[0]_i_1 
       (.I0(in_data_14_q0[0]),
        .I1(phi_ln145_cast_reg_4791),
        .O(add_ln177_fu_2508_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_i4161_lcssa_phi_fu_350[1]_i_1 
       (.I0(in_data_14_q0[1]),
        .I1(phi_ln145_cast_reg_4791),
        .I2(in_data_14_q0[0]),
        .O(add_ln177_fu_2508_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_i4161_lcssa_phi_fu_350[2]_i_1 
       (.I0(in_data_14_q0[1]),
        .I1(phi_ln145_cast_reg_4791),
        .I2(in_data_14_q0[0]),
        .I3(in_data_14_q0[2]),
        .O(add_ln177_fu_2508_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \add_i4161_lcssa_phi_fu_350[3]_i_1 
       (.I0(in_data_14_q0[2]),
        .I1(in_data_14_q0[0]),
        .I2(phi_ln145_cast_reg_4791),
        .I3(in_data_14_q0[1]),
        .O(add_ln177_fu_2508_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \add_i4161_lcssa_phi_fu_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln177_fu_2508_p2[0]),
        .Q(add_i4161_lcssa_phi_fu_350[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i4161_lcssa_phi_fu_350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln177_fu_2508_p2[1]),
        .Q(add_i4161_lcssa_phi_fu_350[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i4161_lcssa_phi_fu_350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln177_fu_2508_p2[2]),
        .Q(add_i4161_lcssa_phi_fu_350[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i4161_lcssa_phi_fu_350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln177_fu_2508_p2[3]),
        .Q(add_i4161_lcssa_phi_fu_350[3]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[0]),
        .Q(add_i5077_phi_cast_reg_4891[0]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[1]),
        .Q(add_i5077_phi_cast_reg_4891[1]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[2]),
        .Q(add_i5077_phi_cast_reg_4891[2]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[3]),
        .Q(add_i5077_phi_cast_reg_4891[3]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[4]),
        .Q(add_i5077_phi_cast_reg_4891[4]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[5]),
        .Q(add_i5077_phi_cast_reg_4891[5]),
        .R(1'b0));
  FDRE \add_i5077_phi_cast_reg_4891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5077_phi_fu_306[6]),
        .Q(add_i5077_phi_cast_reg_4891[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[0]),
        .Q(add_i5077_phi_fu_306[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[1]),
        .Q(add_i5077_phi_fu_306[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[2]),
        .Q(add_i5077_phi_fu_306[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[3]),
        .Q(add_i5077_phi_fu_306[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[4]),
        .Q(add_i5077_phi_fu_306[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[5]),
        .Q(add_i5077_phi_fu_306[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5077_phi_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sext_ln151_fu_1952_p1[6]),
        .Q(add_i5077_phi_fu_306[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5426_phi_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(tmp_4_fu_1664_p3[1]),
        .Q(add_i5426_phi_fu_230_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5426_phi_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(tmp_4_fu_1664_p3[2]),
        .Q(add_i5426_phi_fu_230_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5426_phi_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(tmp_4_fu_1664_p3[3]),
        .Q(add_i5426_phi_fu_230_reg[2]),
        .R(1'b0));
  FDRE \add_i5426_phi_load_reg_4510_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_i5426_phi_fu_230_reg[0]),
        .Q(add_i5426_phi_load_reg_4510_reg[0]),
        .R(1'b0));
  FDRE \add_i5426_phi_load_reg_4510_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_i5426_phi_fu_230_reg[1]),
        .Q(add_i5426_phi_load_reg_4510_reg[1]),
        .R(1'b0));
  FDRE \add_i5426_phi_load_reg_4510_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_i5426_phi_fu_230_reg[2]),
        .Q(add_i5426_phi_load_reg_4510_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_9),
        .Q(add_i5493_phi_fu_250[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_8),
        .Q(add_i5493_phi_fu_250[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_7),
        .Q(add_i5493_phi_fu_250[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_6),
        .Q(add_i5493_phi_fu_250[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_5),
        .Q(add_i5493_phi_fu_250[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_4),
        .Q(add_i5493_phi_fu_250[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_3),
        .Q(add_i5493_phi_fu_250[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_2),
        .Q(add_i5493_phi_fu_250[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i5493_phi_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mul_8s_8s_8_1_1_U11_n_1),
        .Q(add_i5493_phi_fu_250[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_i6304_phi_fu_274[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln113_reg_4357_pp0_iter3_reg),
        .O(add_i6304_phi_fu_2740));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6304_phi_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m25_reg_4473[0]),
        .Q(add_i6304_phi_fu_274[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6304_phi_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m25_reg_4473[1]),
        .Q(add_i6304_phi_fu_274[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6304_phi_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m25_reg_4473[2]),
        .Q(add_i6304_phi_fu_274[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6304_phi_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m25_reg_4473[3]),
        .Q(add_i6304_phi_fu_274[3]),
        .R(1'b0));
  FDRE \add_i6304_phi_load_reg_4520_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(add_i6304_phi_fu_274[0]),
        .Q(add_i6304_phi_load_reg_4520[0]),
        .R(1'b0));
  FDRE \add_i6304_phi_load_reg_4520_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(add_i6304_phi_fu_274[1]),
        .Q(add_i6304_phi_load_reg_4520[1]),
        .R(1'b0));
  FDRE \add_i6304_phi_load_reg_4520_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(add_i6304_phi_fu_274[2]),
        .Q(add_i6304_phi_load_reg_4520[2]),
        .R(1'b0));
  FDRE \add_i6304_phi_load_reg_4520_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(add_i6304_phi_fu_274[3]),
        .Q(add_i6304_phi_load_reg_4520[3]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[0]),
        .Q(add_i6356_phi_cast37_reg_4896[0]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[1]),
        .Q(add_i6356_phi_cast37_reg_4896[1]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[2]),
        .Q(add_i6356_phi_cast37_reg_4896[2]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[3]),
        .Q(add_i6356_phi_cast37_reg_4896[3]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[4]),
        .Q(add_i6356_phi_cast37_reg_4896[4]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[5]),
        .Q(add_i6356_phi_cast37_reg_4896[5]),
        .R(1'b0));
  FDRE \add_i6356_phi_cast37_reg_4896_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i6356_phi_fu_278[6]),
        .Q(add_i6356_phi_cast37_reg_4896[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_i6356_phi_fu_278[3]_i_2 
       (.I0(reg_1174[2]),
        .O(\add_i6356_phi_fu_278[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i6356_phi_fu_278[3]_i_3 
       (.I0(m21_reg_4435[2]),
        .I1(m21_reg_4435[3]),
        .O(\add_i6356_phi_fu_278[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6356_phi_fu_278[3]_i_4 
       (.I0(m21_reg_4435[2]),
        .I1(reg_1174[2]),
        .O(\add_i6356_phi_fu_278[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6356_phi_fu_278[3]_i_5 
       (.I0(reg_1174[1]),
        .I1(m21_reg_4435[1]),
        .O(\add_i6356_phi_fu_278[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6356_phi_fu_278[3]_i_6 
       (.I0(reg_1174[0]),
        .I1(m21_reg_4435[0]),
        .O(\add_i6356_phi_fu_278[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i6356_phi_fu_278[6]_i_2 
       (.I0(m21_reg_4435[5]),
        .I1(m21_reg_4435[6]),
        .O(\add_i6356_phi_fu_278[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i6356_phi_fu_278[6]_i_3 
       (.I0(m21_reg_4435[4]),
        .I1(m21_reg_4435[5]),
        .O(\add_i6356_phi_fu_278[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i6356_phi_fu_278[6]_i_4 
       (.I0(m21_reg_4435[3]),
        .I1(m21_reg_4435[4]),
        .O(\add_i6356_phi_fu_278[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[0]),
        .Q(add_i6356_phi_fu_278[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[1]),
        .Q(add_i6356_phi_fu_278[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[2]),
        .Q(add_i6356_phi_fu_278[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[3]),
        .Q(add_i6356_phi_fu_278[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i6356_phi_fu_278_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_i6356_phi_fu_278_reg[3]_i_1_n_0 ,\add_i6356_phi_fu_278_reg[3]_i_1_n_1 ,\add_i6356_phi_fu_278_reg[3]_i_1_n_2 ,\add_i6356_phi_fu_278_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m21_reg_4435[2],\add_i6356_phi_fu_278[3]_i_2_n_0 ,reg_1174[1:0]}),
        .O(trunc_ln129_1_fu_1428_p1[3:0]),
        .S({\add_i6356_phi_fu_278[3]_i_3_n_0 ,\add_i6356_phi_fu_278[3]_i_4_n_0 ,\add_i6356_phi_fu_278[3]_i_5_n_0 ,\add_i6356_phi_fu_278[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[4]),
        .Q(add_i6356_phi_fu_278[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[5]),
        .Q(add_i6356_phi_fu_278[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6356_phi_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_1_fu_1428_p1[6]),
        .Q(add_i6356_phi_fu_278[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i6356_phi_fu_278_reg[6]_i_1 
       (.CI(\add_i6356_phi_fu_278_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_i6356_phi_fu_278_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_i6356_phi_fu_278_reg[6]_i_1_n_2 ,\add_i6356_phi_fu_278_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m21_reg_4435[4:3]}),
        .O({\NLW_add_i6356_phi_fu_278_reg[6]_i_1_O_UNCONNECTED [3],trunc_ln129_1_fu_1428_p1[6:4]}),
        .S({1'b0,\add_i6356_phi_fu_278[6]_i_2_n_0 ,\add_i6356_phi_fu_278[6]_i_3_n_0 ,\add_i6356_phi_fu_278[6]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \add_i6572_phi_fu_282[3]_i_2 
       (.I0(in_data_14_q0[2]),
        .O(\add_i6572_phi_fu_282[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i6572_phi_fu_282[3]_i_3 
       (.I0(in_scalar_load_1_cast24_reg_4341[2]),
        .I1(in_scalar_load_1_cast24_reg_4341[3]),
        .O(\add_i6572_phi_fu_282[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6572_phi_fu_282[3]_i_4 
       (.I0(in_scalar_load_1_cast24_reg_4341[2]),
        .I1(in_data_14_q0[2]),
        .O(\add_i6572_phi_fu_282[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6572_phi_fu_282[3]_i_5 
       (.I0(in_data_14_q0[1]),
        .I1(in_scalar_load_1_cast24_reg_4341[1]),
        .O(\add_i6572_phi_fu_282[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i6572_phi_fu_282[3]_i_6 
       (.I0(in_data_14_q0[0]),
        .I1(in_scalar_load_1_cast24_reg_4341[0]),
        .O(\add_i6572_phi_fu_282[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[0]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[1]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[2]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[3]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \add_i6572_phi_fu_282_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_i6572_phi_fu_282_reg[3]_i_1_n_0 ,\add_i6572_phi_fu_282_reg[3]_i_1_n_1 ,\add_i6572_phi_fu_282_reg[3]_i_1_n_2 ,\add_i6572_phi_fu_282_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in_scalar_load_1_cast24_reg_4341[2],\add_i6572_phi_fu_282[3]_i_2_n_0 ,in_data_14_q0[1:0]}),
        .O(trunc_ln122_fu_1326_p1[3:0]),
        .S({\add_i6572_phi_fu_282[3]_i_3_n_0 ,\add_i6572_phi_fu_282[3]_i_4_n_0 ,\add_i6572_phi_fu_282[3]_i_5_n_0 ,\add_i6572_phi_fu_282[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[4]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[5]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[6]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[7]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_i6572_phi_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(trunc_ln122_fu_1326_p1[8]),
        .Q(\add_i6572_phi_fu_282_reg_n_0_[8] ),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_12_reg_4495[3]_i_2 
       (.I0(sext_ln117_fu_1358_p1[2]),
        .I1(trunc_ln129_1_fu_1428_p1[2]),
        .I2(mac_muladd_4s_3s_9s_9_4_1_U49_n_18),
        .O(\add_ln146_12_reg_4495[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE8888EEE8EEEE888)) 
    \add_ln146_12_reg_4495[3]_i_3 
       (.I0(sext_ln117_fu_1358_p1[1]),
        .I1(trunc_ln129_1_fu_1428_p1[1]),
        .I2(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .I3(sext_ln124_fu_1384_p1[0]),
        .I4(mul_4s_3s_7_1_1_U12_n_20),
        .I5(in_data_6_load_reg_4399_pp0_iter2_reg[1]),
        .O(\add_ln146_12_reg_4495[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \add_ln146_12_reg_4495[3]_i_4 
       (.I0(trunc_ln129_1_fu_1428_p1[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .I2(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .I3(m22_reg_4441[0]),
        .I4(reg_1165_pp0_iter2_reg[0]),
        .O(\add_ln146_12_reg_4495[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_12_reg_4495[3]_i_5 
       (.I0(\add_ln146_12_reg_4495[3]_i_2_n_0 ),
        .I1(sext_ln117_fu_1358_p1[3]),
        .I2(sext_ln136_fu_1488_p1[3]),
        .I3(trunc_ln129_1_fu_1428_p1[3]),
        .O(\add_ln146_12_reg_4495[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_12_reg_4495[3]_i_6 
       (.I0(sext_ln117_fu_1358_p1[2]),
        .I1(trunc_ln129_1_fu_1428_p1[2]),
        .I2(mac_muladd_4s_3s_9s_9_4_1_U49_n_18),
        .I3(\add_ln146_12_reg_4495[3]_i_3_n_0 ),
        .O(\add_ln146_12_reg_4495[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_12_reg_4495[3]_i_7 
       (.I0(\add_ln146_12_reg_4495[3]_i_4_n_0 ),
        .I1(sext_ln117_fu_1358_p1[1]),
        .I2(trunc_ln129_1_fu_1428_p1[1]),
        .I3(\phi_ln124_fu_270[1]_i_1_n_0 ),
        .O(\add_ln146_12_reg_4495[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln146_12_reg_4495[3]_i_8 
       (.I0(trunc_ln129_1_fu_1428_p1[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .I2(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .I3(m22_reg_4441[0]),
        .I4(reg_1165_pp0_iter2_reg[0]),
        .O(\add_ln146_12_reg_4495[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_12_reg_4495[7]_i_10 
       (.I0(empty_reg_4315[3]),
        .I1(empty_reg_4315[4]),
        .O(\add_ln146_12_reg_4495[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \add_ln146_12_reg_4495[7]_i_2 
       (.I0(trunc_ln129_1_fu_1428_p1[5]),
        .I1(sext_ln117_fu_1358_p1[5]),
        .I2(sext_ln117_fu_1358_p1[4]),
        .I3(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .O(\add_ln146_12_reg_4495[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \add_ln146_12_reg_4495[7]_i_3 
       (.I0(trunc_ln129_1_fu_1428_p1[4]),
        .I1(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .I2(sext_ln117_fu_1358_p1[4]),
        .O(\add_ln146_12_reg_4495[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln146_12_reg_4495[7]_i_4 
       (.I0(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .I1(sext_ln117_fu_1358_p1[4]),
        .I2(trunc_ln129_1_fu_1428_p1[4]),
        .O(\add_ln146_12_reg_4495[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEF0E10F1)) 
    \add_ln146_12_reg_4495[7]_i_5 
       (.I0(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .I1(sext_ln117_fu_1358_p1[4]),
        .I2(sext_ln117_fu_1358_p1[5]),
        .I3(trunc_ln129_1_fu_1428_p1[5]),
        .I4(trunc_ln129_1_fu_1428_p1[6]),
        .O(\add_ln146_12_reg_4495[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \add_ln146_12_reg_4495[7]_i_6 
       (.I0(\add_ln146_12_reg_4495[7]_i_3_n_0 ),
        .I1(sext_ln117_fu_1358_p1[5]),
        .I2(trunc_ln129_1_fu_1428_p1[5]),
        .I3(sext_ln117_fu_1358_p1[4]),
        .I4(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .O(\add_ln146_12_reg_4495[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \add_ln146_12_reg_4495[7]_i_7 
       (.I0(trunc_ln129_1_fu_1428_p1[4]),
        .I1(sext_ln117_fu_1358_p1[4]),
        .I2(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .I3(trunc_ln129_1_fu_1428_p1[3]),
        .I4(sext_ln136_fu_1488_p1[3]),
        .I5(sext_ln117_fu_1358_p1[3]),
        .O(\add_ln146_12_reg_4495[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_12_reg_4495[7]_i_9 
       (.I0(empty_reg_4315[4]),
        .I1(empty_reg_4315[5]),
        .O(\add_ln146_12_reg_4495[7]_i_9_n_0 ));
  FDRE \add_ln146_12_reg_4495_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[0]),
        .Q(add_ln146_12_reg_4495[0]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[1]),
        .Q(add_ln146_12_reg_4495[1]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[2]),
        .Q(add_ln146_12_reg_4495[2]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[3]),
        .Q(add_ln146_12_reg_4495[3]),
        .R(1'b0));
  CARRY4 \add_ln146_12_reg_4495_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln146_12_reg_4495_reg[3]_i_1_n_0 ,\add_ln146_12_reg_4495_reg[3]_i_1_n_1 ,\add_ln146_12_reg_4495_reg[3]_i_1_n_2 ,\add_ln146_12_reg_4495_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_12_reg_4495[3]_i_2_n_0 ,\add_ln146_12_reg_4495[3]_i_3_n_0 ,\add_ln146_12_reg_4495[3]_i_4_n_0 ,1'b0}),
        .O(add_ln146_12_fu_1562_p2[3:0]),
        .S({\add_ln146_12_reg_4495[3]_i_5_n_0 ,\add_ln146_12_reg_4495[3]_i_6_n_0 ,\add_ln146_12_reg_4495[3]_i_7_n_0 ,\add_ln146_12_reg_4495[3]_i_8_n_0 }));
  FDRE \add_ln146_12_reg_4495_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[4]),
        .Q(add_ln146_12_reg_4495[4]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[5]),
        .Q(add_ln146_12_reg_4495[5]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[6]),
        .Q(add_ln146_12_reg_4495[6]),
        .R(1'b0));
  FDRE \add_ln146_12_reg_4495_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_12_fu_1562_p2[7]),
        .Q(add_ln146_12_reg_4495[7]),
        .R(1'b0));
  CARRY4 \add_ln146_12_reg_4495_reg[7]_i_1 
       (.CI(\add_ln146_12_reg_4495_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln146_12_reg_4495_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln146_12_reg_4495_reg[7]_i_1_n_1 ,\add_ln146_12_reg_4495_reg[7]_i_1_n_2 ,\add_ln146_12_reg_4495_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln146_12_reg_4495[7]_i_2_n_0 ,\add_ln146_12_reg_4495[7]_i_3_n_0 ,\add_ln146_12_reg_4495[7]_i_4_n_0 }),
        .O(add_ln146_12_fu_1562_p2[7:4]),
        .S({1'b1,\add_ln146_12_reg_4495[7]_i_5_n_0 ,\add_ln146_12_reg_4495[7]_i_6_n_0 ,\add_ln146_12_reg_4495[7]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_12_reg_4495_reg[7]_i_8 
       (.CI(\add_ln146_14_reg_4500_reg[1]_i_4_n_0 ),
        .CO({\NLW_add_ln146_12_reg_4495_reg[7]_i_8_CO_UNCONNECTED [3:1],\add_ln146_12_reg_4495_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,empty_reg_4315[3]}),
        .O({\NLW_add_ln146_12_reg_4495_reg[7]_i_8_O_UNCONNECTED [3:2],sext_ln117_fu_1358_p1[5:4]}),
        .S({1'b0,1'b0,\add_ln146_12_reg_4495[7]_i_9_n_0 ,\add_ln146_12_reg_4495[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \add_ln146_14_reg_4500[0]_i_1 
       (.I0(trunc_ln129_1_fu_1428_p1[0]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I2(reg_1165_pp0_iter2_reg[0]),
        .I3(reg_1174[0]),
        .I4(sext_ln117_fu_1358_p1[0]),
        .O(\add_ln146_14_reg_4500[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \add_ln146_14_reg_4500[1]_i_1 
       (.I0(\add_ln146_14_reg_4500[1]_i_2_n_0 ),
        .I1(\add_ln146_14_reg_4500[1]_i_3_n_0 ),
        .I2(sext_ln117_fu_1358_p1[0]),
        .I3(reg_1174[0]),
        .I4(sext_ln117_fu_1358_p1[1]),
        .I5(reg_1174[1]),
        .O(add_ln146_14_fu_1568_p2[1]));
  LUT6 #(
    .INIT(64'h285F77FFD75F77FF)) 
    \add_ln146_14_reg_4500[1]_i_2 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .I2(trunc_ln129_1_fu_1428_p1[1]),
        .I3(trunc_ln129_1_fu_1428_p1[0]),
        .I4(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I5(reg_1165_pp0_iter2_reg[1]),
        .O(\add_ln146_14_reg_4500[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h9FFFFFFF)) 
    \add_ln146_14_reg_4500[1]_i_3 
       (.I0(reg_1174[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .I3(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I4(reg_1165_pp0_iter2_reg[0]),
        .O(\add_ln146_14_reg_4500[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln146_14_reg_4500[1]_i_5 
       (.I0(sext_ln219_1_fu_3028_p1[3]),
        .O(\add_ln146_14_reg_4500[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_14_reg_4500[1]_i_6 
       (.I0(empty_reg_4315[2]),
        .I1(empty_reg_4315[3]),
        .O(\add_ln146_14_reg_4500[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_14_reg_4500[1]_i_7 
       (.I0(empty_reg_4315[2]),
        .I1(sext_ln219_1_fu_3028_p1[3]),
        .O(\add_ln146_14_reg_4500[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_14_reg_4500[1]_i_8 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(empty_reg_4315[1]),
        .O(\add_ln146_14_reg_4500[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_14_reg_4500[1]_i_9 
       (.I0(sext_ln219_1_fu_3028_p1[1]),
        .I1(empty_reg_4315[0]),
        .O(\add_ln146_14_reg_4500[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_14_reg_4500[2]_i_1 
       (.I0(\add_ln146_14_reg_4500[4]_i_2_n_0 ),
        .I1(sext_ln135_1_fu_1480_p1[2]),
        .I2(\add_ln146_14_reg_4500[4]_i_3_n_0 ),
        .O(add_ln146_14_fu_1568_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \add_ln146_14_reg_4500[3]_i_1 
       (.I0(\add_ln146_14_reg_4500[4]_i_3_n_0 ),
        .I1(\add_ln146_14_reg_4500[4]_i_2_n_0 ),
        .I2(sext_ln135_1_fu_1480_p1[2]),
        .I3(sext_ln135_1_fu_1480_p1[3]),
        .I4(\phi_ln140_fu_246[3]_i_1_n_0 ),
        .O(add_ln146_14_fu_1568_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFD4D400)) 
    \add_ln146_14_reg_4500[4]_i_1 
       (.I0(sext_ln135_1_fu_1480_p1[2]),
        .I1(\add_ln146_14_reg_4500[4]_i_2_n_0 ),
        .I2(\add_ln146_14_reg_4500[4]_i_3_n_0 ),
        .I3(\phi_ln140_fu_246[3]_i_1_n_0 ),
        .I4(sext_ln135_1_fu_1480_p1[3]),
        .O(add_ln146_14_fu_1568_p2[4]));
  LUT6 #(
    .INIT(64'h8EEEE888E8888EEE)) 
    \add_ln146_14_reg_4500[4]_i_2 
       (.I0(\add_ln146_14_reg_4500[1]_i_2_n_0 ),
        .I1(\add_ln146_14_reg_4500[1]_i_3_n_0 ),
        .I2(sext_ln117_fu_1358_p1[0]),
        .I3(reg_1174[0]),
        .I4(sext_ln117_fu_1358_p1[1]),
        .I5(reg_1174[1]),
        .O(\add_ln146_14_reg_4500[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFCAAA3FFF9555)) 
    \add_ln146_14_reg_4500[4]_i_3 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(reg_1165_pp0_iter2_reg[2]),
        .I2(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I3(trunc_ln129_1_fu_1428_p1[0]),
        .I4(\add_ln146_17_reg_4505[3]_i_2_n_0 ),
        .I5(reg_1165_pp0_iter2_reg[1]),
        .O(\add_ln146_14_reg_4500[4]_i_3_n_0 ));
  FDRE \add_ln146_14_reg_4500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln146_14_reg_4500[0]_i_1_n_0 ),
        .Q(add_ln146_14_reg_4500[0]),
        .R(1'b0));
  FDRE \add_ln146_14_reg_4500_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_14_fu_1568_p2[1]),
        .Q(add_ln146_14_reg_4500[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_14_reg_4500_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\add_ln146_14_reg_4500_reg[1]_i_4_n_0 ,\add_ln146_14_reg_4500_reg[1]_i_4_n_1 ,\add_ln146_14_reg_4500_reg[1]_i_4_n_2 ,\add_ln146_14_reg_4500_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({empty_reg_4315[2],\add_ln146_14_reg_4500[1]_i_5_n_0 ,sext_ln219_1_fu_3028_p1[2:1]}),
        .O(sext_ln117_fu_1358_p1[3:0]),
        .S({\add_ln146_14_reg_4500[1]_i_6_n_0 ,\add_ln146_14_reg_4500[1]_i_7_n_0 ,\add_ln146_14_reg_4500[1]_i_8_n_0 ,\add_ln146_14_reg_4500[1]_i_9_n_0 }));
  FDRE \add_ln146_14_reg_4500_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_14_fu_1568_p2[2]),
        .Q(add_ln146_14_reg_4500[2]),
        .R(1'b0));
  FDRE \add_ln146_14_reg_4500_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_14_fu_1568_p2[3]),
        .Q(add_ln146_14_reg_4500[3]),
        .R(1'b0));
  FDRE \add_ln146_14_reg_4500_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_14_fu_1568_p2[4]),
        .Q(add_ln146_14_reg_4500[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln146_17_reg_4505[0]_i_1 
       (.I0(trunc_ln129_1_fu_1428_p1[0]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I2(m22_reg_4441[0]),
        .O(add_ln146_17_fu_1584_p2[0]));
  LUT6 #(
    .INIT(64'h309FCF9FCF603060)) 
    \add_ln146_17_reg_4505[1]_i_1 
       (.I0(m22_reg_4441[0]),
        .I1(trunc_ln129_1_fu_1428_p1[1]),
        .I2(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I3(trunc_ln129_1_fu_1428_p1[0]),
        .I4(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .I5(m22_reg_4441[1]),
        .O(add_ln146_17_fu_1584_p2[1]));
  LUT6 #(
    .INIT(64'h3C78F0F0F0E1C3C3)) 
    \add_ln146_17_reg_4505[2]_i_1 
       (.I0(m22_reg_4441[0]),
        .I1(m22_reg_4441[1]),
        .I2(m22_reg_4441[2]),
        .I3(trunc_ln129_1_fu_1428_p1[0]),
        .I4(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I5(\add_ln146_17_reg_4505[3]_i_2_n_0 ),
        .O(add_ln146_17_fu_1584_p2[2]));
  LUT6 #(
    .INIT(64'h0AAAAAAF2AAAAABF)) 
    \add_ln146_17_reg_4505[3]_i_1 
       (.I0(m22_reg_4441[2]),
        .I1(trunc_ln129_1_fu_1428_p1[0]),
        .I2(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I3(\add_ln146_17_reg_4505[3]_i_2_n_0 ),
        .I4(m22_reg_4441[1]),
        .I5(m22_reg_4441[0]),
        .O(add_ln146_17_fu_1584_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    \add_ln146_17_reg_4505[3]_i_2 
       (.I0(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .I1(trunc_ln129_1_fu_1428_p1[0]),
        .I2(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I3(trunc_ln129_1_fu_1428_p1[1]),
        .O(\add_ln146_17_reg_4505[3]_i_2_n_0 ));
  FDRE \add_ln146_17_reg_4505_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_17_fu_1584_p2[0]),
        .Q(add_ln146_17_reg_4505[0]),
        .R(1'b0));
  FDRE \add_ln146_17_reg_4505_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_17_fu_1584_p2[1]),
        .Q(add_ln146_17_reg_4505[1]),
        .R(1'b0));
  FDRE \add_ln146_17_reg_4505_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_17_fu_1584_p2[2]),
        .Q(add_ln146_17_reg_4505[2]),
        .R(1'b0));
  FDRE \add_ln146_17_reg_4505_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_17_fu_1584_p2[3]),
        .Q(add_ln146_17_reg_4505[3]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[0]),
        .Q(add_ln146_19_reg_4537[0]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[1]),
        .Q(add_ln146_19_reg_4537[1]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[2]),
        .Q(add_ln146_19_reg_4537[2]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[3]),
        .Q(add_ln146_19_reg_4537[3]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[4]),
        .Q(add_ln146_19_reg_4537[4]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[5]),
        .Q(add_ln146_19_reg_4537[5]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[6]),
        .Q(add_ln146_19_reg_4537[6]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[7]),
        .Q(add_ln146_19_reg_4537[7]),
        .R(1'b0));
  FDRE \add_ln146_19_reg_4537_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_19_fu_1758_p2[8]),
        .Q(add_ln146_19_reg_4537[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln146_3_reg_4527[10]_i_10 
       (.I0(m21_reg_4435_pp0_iter3_reg[5]),
        .O(\add_ln146_3_reg_4527[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_3_reg_4527[10]_i_11 
       (.I0(m21_reg_4435_pp0_iter3_reg[6]),
        .I1(m21_reg_4435_pp0_iter3_reg[7]),
        .O(\add_ln146_3_reg_4527[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_3_reg_4527[10]_i_12 
       (.I0(m21_reg_4435_pp0_iter3_reg[5]),
        .I1(m21_reg_4435_pp0_iter3_reg[6]),
        .O(\add_ln146_3_reg_4527[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[10]_i_13 
       (.I0(m21_reg_4435_pp0_iter3_reg[5]),
        .I1(m20_reg_4468[5]),
        .O(\add_ln146_3_reg_4527[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[10]_i_14 
       (.I0(m20_reg_4468[4]),
        .I1(m21_reg_4435_pp0_iter3_reg[4]),
        .O(\add_ln146_3_reg_4527[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \add_ln146_3_reg_4527[10]_i_2 
       (.I0(sext_ln146_1_fu_1681_p1[8]),
        .I1(m23_reg_4446_pp0_iter3_reg[8]),
        .I2(m23_reg_4446_pp0_iter3_reg[7]),
        .I3(sext_ln146_1_fu_1681_p1[7]),
        .O(\add_ln146_3_reg_4527[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln146_3_reg_4527[10]_i_3 
       (.I0(m23_reg_4446_pp0_iter3_reg[6]),
        .I1(sext_ln146_1_fu_1681_p1[6]),
        .I2(m23_reg_4446_pp0_iter3_reg[7]),
        .I3(sext_ln146_1_fu_1681_p1[7]),
        .O(\add_ln146_3_reg_4527[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_3_reg_4527[10]_i_4 
       (.I0(m23_reg_4446_pp0_iter3_reg[9]),
        .I1(m23_reg_4446_pp0_iter3_reg[10]),
        .O(\add_ln146_3_reg_4527[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \add_ln146_3_reg_4527[10]_i_5 
       (.I0(sext_ln146_1_fu_1681_p1[7]),
        .I1(m23_reg_4446_pp0_iter3_reg[7]),
        .I2(m23_reg_4446_pp0_iter3_reg[8]),
        .I3(sext_ln146_1_fu_1681_p1[8]),
        .I4(m23_reg_4446_pp0_iter3_reg[9]),
        .O(\add_ln146_3_reg_4527[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \add_ln146_3_reg_4527[10]_i_6 
       (.I0(sext_ln146_1_fu_1681_p1[6]),
        .I1(m23_reg_4446_pp0_iter3_reg[6]),
        .I2(sext_ln146_1_fu_1681_p1[8]),
        .I3(m23_reg_4446_pp0_iter3_reg[8]),
        .I4(sext_ln146_1_fu_1681_p1[7]),
        .I5(m23_reg_4446_pp0_iter3_reg[7]),
        .O(\add_ln146_3_reg_4527[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_3_reg_4527[10]_i_9 
       (.I0(m21_reg_4435_pp0_iter3_reg[7]),
        .I1(m21_reg_4435_pp0_iter3_reg[8]),
        .O(\add_ln146_3_reg_4527[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE88E8EE88EE88EE8)) 
    \add_ln146_3_reg_4527[3]_i_2 
       (.I0(m23_reg_4446_pp0_iter3_reg[2]),
        .I1(sext_ln146_1_fu_1681_p1[2]),
        .I2(tmp_4_fu_1664_p3[2]),
        .I3(m28_reg_4410_pp0_iter3_reg[2]),
        .I4(m28_reg_4410_pp0_iter3_reg[1]),
        .I5(tmp_4_fu_1664_p3[1]),
        .O(\add_ln146_3_reg_4527[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h8EE8)) 
    \add_ln146_3_reg_4527[3]_i_3 
       (.I0(m23_reg_4446_pp0_iter3_reg[1]),
        .I1(sext_ln146_1_fu_1681_p1[1]),
        .I2(m28_reg_4410_pp0_iter3_reg[1]),
        .I3(tmp_4_fu_1664_p3[1]),
        .O(\add_ln146_3_reg_4527[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_3_reg_4527[3]_i_4 
       (.I0(m23_reg_4446_pp0_iter3_reg[0]),
        .I1(sext_ln146_1_fu_1681_p1[0]),
        .I2(m28_reg_4410_pp0_iter3_reg[0]),
        .O(\add_ln146_3_reg_4527[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_3_reg_4527[3]_i_5 
       (.I0(\add_ln146_3_reg_4527[3]_i_2_n_0 ),
        .I1(sext_ln146_1_fu_1681_p1[3]),
        .I2(m23_reg_4446_pp0_iter3_reg[3]),
        .I3(sext_ln146_2_fu_1691_p1[3]),
        .O(\add_ln146_3_reg_4527[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_3_reg_4527[3]_i_6 
       (.I0(\add_ln146_3_reg_4527[3]_i_3_n_0 ),
        .I1(sext_ln146_1_fu_1681_p1[2]),
        .I2(m23_reg_4446_pp0_iter3_reg[2]),
        .I3(sext_ln146_2_fu_1691_p1[2]),
        .O(\add_ln146_3_reg_4527[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln146_3_reg_4527[3]_i_7 
       (.I0(m23_reg_4446_pp0_iter3_reg[1]),
        .I1(sext_ln146_1_fu_1681_p1[1]),
        .I2(m28_reg_4410_pp0_iter3_reg[1]),
        .I3(tmp_4_fu_1664_p3[1]),
        .I4(\add_ln146_3_reg_4527[3]_i_4_n_0 ),
        .O(\add_ln146_3_reg_4527[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_3_reg_4527[3]_i_8 
       (.I0(m23_reg_4446_pp0_iter3_reg[0]),
        .I1(sext_ln146_1_fu_1681_p1[0]),
        .I2(m28_reg_4410_pp0_iter3_reg[0]),
        .O(\add_ln146_3_reg_4527[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln146_3_reg_4527[3]_i_9 
       (.I0(tmp_4_fu_1664_p3[1]),
        .I1(m28_reg_4410_pp0_iter3_reg[1]),
        .I2(m28_reg_4410_pp0_iter3_reg[2]),
        .I3(tmp_4_fu_1664_p3[2]),
        .O(sext_ln146_2_fu_1691_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln146_3_reg_4527[7]_i_10 
       (.I0(m28_reg_4410_pp0_iter3_reg[2]),
        .I1(tmp_4_fu_1664_p3[2]),
        .I2(tmp_4_fu_1664_p3[1]),
        .I3(m28_reg_4410_pp0_iter3_reg[1]),
        .O(\add_ln146_3_reg_4527[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7777711171111111)) 
    \add_ln146_3_reg_4527[7]_i_11 
       (.I0(m28_reg_4410_pp0_iter3_reg[3]),
        .I1(tmp_4_fu_1664_p3[3]),
        .I2(m28_reg_4410_pp0_iter3_reg[1]),
        .I3(tmp_4_fu_1664_p3[1]),
        .I4(tmp_4_fu_1664_p3[2]),
        .I5(m28_reg_4410_pp0_iter3_reg[2]),
        .O(\add_ln146_3_reg_4527[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \add_ln146_3_reg_4527[7]_i_12 
       (.I0(m28_reg_4410_pp0_iter3_reg[1]),
        .I1(tmp_4_fu_1664_p3[1]),
        .I2(tmp_4_fu_1664_p3[2]),
        .I3(m28_reg_4410_pp0_iter3_reg[2]),
        .I4(m28_reg_4410_pp0_iter3_reg[3]),
        .I5(tmp_4_fu_1664_p3[3]),
        .O(sext_ln146_2_fu_1691_p1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[7]_i_14 
       (.I0(m20_reg_4468[3]),
        .I1(m21_reg_4435_pp0_iter3_reg[3]),
        .O(\add_ln146_3_reg_4527[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[7]_i_15 
       (.I0(m20_reg_4468[2]),
        .I1(m21_reg_4435_pp0_iter3_reg[2]),
        .O(\add_ln146_3_reg_4527[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[7]_i_16 
       (.I0(m20_reg_4468[1]),
        .I1(m21_reg_4435_pp0_iter3_reg[1]),
        .O(\add_ln146_3_reg_4527[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_3_reg_4527[7]_i_17 
       (.I0(m20_reg_4468[0]),
        .I1(m21_reg_4435_pp0_iter3_reg[0]),
        .O(\add_ln146_3_reg_4527[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln146_3_reg_4527[7]_i_2 
       (.I0(m23_reg_4446_pp0_iter3_reg[5]),
        .I1(sext_ln146_1_fu_1681_p1[5]),
        .I2(m23_reg_4446_pp0_iter3_reg[6]),
        .I3(sext_ln146_1_fu_1681_p1[6]),
        .O(\add_ln146_3_reg_4527[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln146_3_reg_4527[7]_i_3 
       (.I0(m23_reg_4446_pp0_iter3_reg[4]),
        .I1(sext_ln146_1_fu_1681_p1[4]),
        .I2(m23_reg_4446_pp0_iter3_reg[5]),
        .I3(sext_ln146_1_fu_1681_p1[5]),
        .O(\add_ln146_3_reg_4527[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2B00002B)) 
    \add_ln146_3_reg_4527[7]_i_4 
       (.I0(\add_ln146_3_reg_4527[7]_i_10_n_0 ),
        .I1(tmp_4_fu_1664_p3[3]),
        .I2(m28_reg_4410_pp0_iter3_reg[3]),
        .I3(m23_reg_4446_pp0_iter3_reg[4]),
        .I4(sext_ln146_1_fu_1681_p1[4]),
        .O(\add_ln146_3_reg_4527[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \add_ln146_3_reg_4527[7]_i_5 
       (.I0(m28_reg_4410_pp0_iter3_reg[3]),
        .I1(tmp_4_fu_1664_p3[3]),
        .I2(\add_ln146_3_reg_4527[7]_i_10_n_0 ),
        .I3(sext_ln146_1_fu_1681_p1[4]),
        .I4(m23_reg_4446_pp0_iter3_reg[4]),
        .O(\add_ln146_3_reg_4527[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \add_ln146_3_reg_4527[7]_i_6 
       (.I0(sext_ln146_1_fu_1681_p1[5]),
        .I1(m23_reg_4446_pp0_iter3_reg[5]),
        .I2(sext_ln146_1_fu_1681_p1[7]),
        .I3(m23_reg_4446_pp0_iter3_reg[7]),
        .I4(sext_ln146_1_fu_1681_p1[6]),
        .I5(m23_reg_4446_pp0_iter3_reg[6]),
        .O(\add_ln146_3_reg_4527[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \add_ln146_3_reg_4527[7]_i_7 
       (.I0(sext_ln146_1_fu_1681_p1[4]),
        .I1(m23_reg_4446_pp0_iter3_reg[4]),
        .I2(sext_ln146_1_fu_1681_p1[6]),
        .I3(m23_reg_4446_pp0_iter3_reg[6]),
        .I4(sext_ln146_1_fu_1681_p1[5]),
        .I5(m23_reg_4446_pp0_iter3_reg[5]),
        .O(\add_ln146_3_reg_4527[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \add_ln146_3_reg_4527[7]_i_8 
       (.I0(\add_ln146_3_reg_4527[7]_i_11_n_0 ),
        .I1(sext_ln146_1_fu_1681_p1[5]),
        .I2(m23_reg_4446_pp0_iter3_reg[5]),
        .I3(sext_ln146_1_fu_1681_p1[4]),
        .I4(m23_reg_4446_pp0_iter3_reg[4]),
        .O(\add_ln146_3_reg_4527[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \add_ln146_3_reg_4527[7]_i_9 
       (.I0(\add_ln146_3_reg_4527[7]_i_11_n_0 ),
        .I1(sext_ln146_1_fu_1681_p1[4]),
        .I2(m23_reg_4446_pp0_iter3_reg[4]),
        .I3(sext_ln146_2_fu_1691_p1[3]),
        .I4(sext_ln146_1_fu_1681_p1[3]),
        .I5(m23_reg_4446_pp0_iter3_reg[3]),
        .O(\add_ln146_3_reg_4527[7]_i_9_n_0 ));
  FDRE \add_ln146_3_reg_4527_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[0]),
        .Q(add_ln146_3_reg_4527[0]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[10]),
        .Q(add_ln146_3_reg_4527[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[10]_i_1 
       (.CI(\add_ln146_3_reg_4527_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln146_3_reg_4527_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln146_3_reg_4527_reg[10]_i_1_n_2 ,\add_ln146_3_reg_4527_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln146_3_reg_4527[10]_i_2_n_0 ,\add_ln146_3_reg_4527[10]_i_3_n_0 }),
        .O({\NLW_add_ln146_3_reg_4527_reg[10]_i_1_O_UNCONNECTED [3],add_ln146_3_fu_1700_p2[10:8]}),
        .S({1'b0,\add_ln146_3_reg_4527[10]_i_4_n_0 ,\add_ln146_3_reg_4527[10]_i_5_n_0 ,\add_ln146_3_reg_4527[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[10]_i_7 
       (.CI(\add_ln146_3_reg_4527_reg[10]_i_8_n_0 ),
        .CO(\NLW_add_ln146_3_reg_4527_reg[10]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln146_3_reg_4527_reg[10]_i_7_O_UNCONNECTED [3:1],sext_ln146_1_fu_1681_p1[8]}),
        .S({1'b0,1'b0,1'b0,\add_ln146_3_reg_4527[10]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[10]_i_8 
       (.CI(\add_ln146_3_reg_4527_reg[7]_i_13_n_0 ),
        .CO({\add_ln146_3_reg_4527_reg[10]_i_8_n_0 ,\add_ln146_3_reg_4527_reg[10]_i_8_n_1 ,\add_ln146_3_reg_4527_reg[10]_i_8_n_2 ,\add_ln146_3_reg_4527_reg[10]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({m21_reg_4435_pp0_iter3_reg[6:5],\add_ln146_3_reg_4527[10]_i_10_n_0 ,m20_reg_4468[4]}),
        .O(sext_ln146_1_fu_1681_p1[7:4]),
        .S({\add_ln146_3_reg_4527[10]_i_11_n_0 ,\add_ln146_3_reg_4527[10]_i_12_n_0 ,\add_ln146_3_reg_4527[10]_i_13_n_0 ,\add_ln146_3_reg_4527[10]_i_14_n_0 }));
  FDRE \add_ln146_3_reg_4527_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[1]),
        .Q(add_ln146_3_reg_4527[1]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[2]),
        .Q(add_ln146_3_reg_4527[2]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[3]),
        .Q(add_ln146_3_reg_4527[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln146_3_reg_4527_reg[3]_i_1_n_0 ,\add_ln146_3_reg_4527_reg[3]_i_1_n_1 ,\add_ln146_3_reg_4527_reg[3]_i_1_n_2 ,\add_ln146_3_reg_4527_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_3_reg_4527[3]_i_2_n_0 ,\add_ln146_3_reg_4527[3]_i_3_n_0 ,\add_ln146_3_reg_4527[3]_i_4_n_0 ,1'b0}),
        .O(add_ln146_3_fu_1700_p2[3:0]),
        .S({\add_ln146_3_reg_4527[3]_i_5_n_0 ,\add_ln146_3_reg_4527[3]_i_6_n_0 ,\add_ln146_3_reg_4527[3]_i_7_n_0 ,\add_ln146_3_reg_4527[3]_i_8_n_0 }));
  FDRE \add_ln146_3_reg_4527_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[4]),
        .Q(add_ln146_3_reg_4527[4]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[5]),
        .Q(add_ln146_3_reg_4527[5]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[6]),
        .Q(add_ln146_3_reg_4527[6]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[7]),
        .Q(add_ln146_3_reg_4527[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[7]_i_1 
       (.CI(\add_ln146_3_reg_4527_reg[3]_i_1_n_0 ),
        .CO({\add_ln146_3_reg_4527_reg[7]_i_1_n_0 ,\add_ln146_3_reg_4527_reg[7]_i_1_n_1 ,\add_ln146_3_reg_4527_reg[7]_i_1_n_2 ,\add_ln146_3_reg_4527_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_3_reg_4527[7]_i_2_n_0 ,\add_ln146_3_reg_4527[7]_i_3_n_0 ,\add_ln146_3_reg_4527[7]_i_4_n_0 ,\add_ln146_3_reg_4527[7]_i_5_n_0 }),
        .O(add_ln146_3_fu_1700_p2[7:4]),
        .S({\add_ln146_3_reg_4527[7]_i_6_n_0 ,\add_ln146_3_reg_4527[7]_i_7_n_0 ,\add_ln146_3_reg_4527[7]_i_8_n_0 ,\add_ln146_3_reg_4527[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_3_reg_4527_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\add_ln146_3_reg_4527_reg[7]_i_13_n_0 ,\add_ln146_3_reg_4527_reg[7]_i_13_n_1 ,\add_ln146_3_reg_4527_reg[7]_i_13_n_2 ,\add_ln146_3_reg_4527_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(m20_reg_4468[3:0]),
        .O(sext_ln146_1_fu_1681_p1[3:0]),
        .S({\add_ln146_3_reg_4527[7]_i_14_n_0 ,\add_ln146_3_reg_4527[7]_i_15_n_0 ,\add_ln146_3_reg_4527[7]_i_16_n_0 ,\add_ln146_3_reg_4527[7]_i_17_n_0 }));
  FDRE \add_ln146_3_reg_4527_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[8]),
        .Q(add_ln146_3_reg_4527[8]),
        .R(1'b0));
  FDRE \add_ln146_3_reg_4527_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_3_fu_1700_p2[9]),
        .Q(add_ln146_3_reg_4527[9]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[0]),
        .Q(add_ln146_7_reg_4490[0]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[1]),
        .Q(add_ln146_7_reg_4490[1]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[2]),
        .Q(add_ln146_7_reg_4490[2]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[3]),
        .Q(add_ln146_7_reg_4490[3]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[4]),
        .Q(add_ln146_7_reg_4490[4]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[5]),
        .Q(add_ln146_7_reg_4490[5]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[6]),
        .Q(add_ln146_7_reg_4490[6]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[7]),
        .Q(add_ln146_7_reg_4490[7]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[8]),
        .Q(add_ln146_7_reg_4490[8]),
        .R(1'b0));
  FDRE \add_ln146_7_reg_4490_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_7_fu_1550_p2[9]),
        .Q(add_ln146_7_reg_4490[9]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[0]),
        .Q(add_ln146_8_reg_4532[0]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[10]),
        .Q(add_ln146_8_reg_4532[10]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[1]),
        .Q(add_ln146_8_reg_4532[1]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[2]),
        .Q(add_ln146_8_reg_4532[2]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[3]),
        .Q(add_ln146_8_reg_4532[3]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[4]),
        .Q(add_ln146_8_reg_4532[4]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[5]),
        .Q(add_ln146_8_reg_4532[5]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[6]),
        .Q(add_ln146_8_reg_4532[6]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[7]),
        .Q(add_ln146_8_reg_4532[7]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[8]),
        .Q(add_ln146_8_reg_4532[8]),
        .R(1'b0));
  FDRE \add_ln146_8_reg_4532_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln146_8_fu_1718_p2[9]),
        .Q(add_ln146_8_reg_4532[9]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[0]),
        .Q(add_ln156_1_reg_4683[0]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[1]),
        .Q(add_ln156_1_reg_4683[1]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[2]),
        .Q(add_ln156_1_reg_4683[2]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[3]),
        .Q(add_ln156_1_reg_4683[3]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[4]),
        .Q(add_ln156_1_reg_4683[4]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[5]),
        .Q(add_ln156_1_reg_4683[5]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[6]),
        .Q(add_ln156_1_reg_4683[6]),
        .R(1'b0));
  FDRE \add_ln156_1_reg_4683_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln156_1_fu_1991_p2[7]),
        .Q(add_ln156_1_reg_4683[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln159_reg_4747[0]_i_1 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .O(add_ln159_fu_2076_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln159_reg_4747[1]_i_1 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I1(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .O(add_ln159_fu_2076_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln159_reg_4747[2]_i_1 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .I1(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I2(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .O(add_ln159_fu_2076_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln159_reg_4747[3]_i_1 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .I1(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I2(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I3(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .O(add_ln159_fu_2076_p2[3]));
  FDRE \add_ln159_reg_4747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln159_fu_2076_p2[0]),
        .Q(add_ln159_reg_4747[0]),
        .R(1'b0));
  FDRE \add_ln159_reg_4747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln159_fu_2076_p2[1]),
        .Q(add_ln159_reg_4747[1]),
        .R(1'b0));
  FDRE \add_ln159_reg_4747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln159_fu_2076_p2[2]),
        .Q(add_ln159_reg_4747[2]),
        .R(1'b0));
  FDRE \add_ln159_reg_4747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln159_fu_2076_p2[3]),
        .Q(add_ln159_reg_4747[3]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[0]),
        .Q(add_ln163_reg_4762[0]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[1]),
        .Q(add_ln163_reg_4762[1]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[2]),
        .Q(add_ln163_reg_4762[2]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[3]),
        .Q(add_ln163_reg_4762[3]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[4]),
        .Q(add_ln163_reg_4762[4]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[5]),
        .Q(add_ln163_reg_4762[5]),
        .R(1'b0));
  FDRE \add_ln163_reg_4762_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln163_fu_2126_p2[6]),
        .Q(add_ln163_reg_4762[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln167_reg_4974[0]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .O(add_ln167_fu_2439_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln167_reg_4974[1]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I1(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .O(add_ln167_fu_2439_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln167_reg_4974[2]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I1(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I2(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .O(add_ln167_fu_2439_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln167_reg_4974[3]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .I1(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I2(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I3(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .O(add_ln167_fu_2439_p2[3]));
  FDRE \add_ln167_reg_4974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln167_fu_2439_p2[0]),
        .Q(add_ln167_reg_4974[0]),
        .R(1'b0));
  FDRE \add_ln167_reg_4974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln167_fu_2439_p2[1]),
        .Q(add_ln167_reg_4974[1]),
        .R(1'b0));
  FDRE \add_ln167_reg_4974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln167_fu_2439_p2[2]),
        .Q(add_ln167_reg_4974[2]),
        .R(1'b0));
  FDRE \add_ln167_reg_4974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln167_fu_2439_p2[3]),
        .Q(add_ln167_reg_4974[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_10_reg_5044[3]_i_10 
       (.I0(m60_reg_5019[1]),
        .I1(mul_i3908_lcssa_phi_fu_346[1]),
        .I2(sext_ln185_5_reg_4821[1]),
        .O(\add_ln185_10_reg_5044[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln185_10_reg_5044[3]_i_2 
       (.I0(mul_i3908_lcssa_phi_fu_346[2]),
        .I1(m60_reg_5019[2]),
        .I2(sext_ln185_5_reg_4821[2]),
        .I3(\add_ln185_10_reg_5044[3]_i_6_n_0 ),
        .I4(\add_ln185_10_reg_5044[3]_i_7_n_0 ),
        .I5(add_ln185_6_reg_5034[3]),
        .O(\add_ln185_10_reg_5044[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E81E817817E17E8)) 
    \add_ln185_10_reg_5044[3]_i_3 
       (.I0(mul_i3908_lcssa_phi_fu_346[1]),
        .I1(m60_reg_5019[1]),
        .I2(sext_ln185_5_reg_4821[1]),
        .I3(\add_ln185_10_reg_5044[3]_i_8_n_0 ),
        .I4(\add_ln185_10_reg_5044[3]_i_9_n_0 ),
        .I5(add_ln185_6_reg_5034[2]),
        .O(\add_ln185_10_reg_5044[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln185_10_reg_5044[3]_i_4 
       (.I0(\add_ln185_10_reg_5044[3]_i_10_n_0 ),
        .I1(sext_ln185_5_reg_4821[0]),
        .I2(m60_reg_5019[0]),
        .I3(mul_i3908_lcssa_phi_fu_346[0]),
        .I4(add_ln185_6_reg_5034[1]),
        .O(\add_ln185_10_reg_5044[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln185_10_reg_5044[3]_i_5 
       (.I0(mul_i3908_lcssa_phi_fu_346[0]),
        .I1(m60_reg_5019[0]),
        .I2(sext_ln185_5_reg_4821[0]),
        .I3(add_ln185_6_reg_5034[0]),
        .O(\add_ln185_10_reg_5044[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_10_reg_5044[3]_i_6 
       (.I0(m60_reg_5019[3]),
        .I1(mul_i3908_lcssa_phi_fu_346[3]),
        .I2(sext_ln185_5_reg_4821[3]),
        .O(\add_ln185_10_reg_5044[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hECC8C880)) 
    \add_ln185_10_reg_5044[3]_i_7 
       (.I0(\add_ln185_10_reg_5044[3]_i_9_n_0 ),
        .I1(\add_ln185_10_reg_5044[3]_i_8_n_0 ),
        .I2(sext_ln185_5_reg_4821[1]),
        .I3(m60_reg_5019[1]),
        .I4(mul_i3908_lcssa_phi_fu_346[1]),
        .O(\add_ln185_10_reg_5044[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_10_reg_5044[3]_i_8 
       (.I0(m60_reg_5019[2]),
        .I1(mul_i3908_lcssa_phi_fu_346[2]),
        .I2(sext_ln185_5_reg_4821[2]),
        .O(\add_ln185_10_reg_5044[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln185_10_reg_5044[3]_i_9 
       (.I0(sext_ln185_5_reg_4821[0]),
        .I1(m60_reg_5019[0]),
        .I2(mul_i3908_lcssa_phi_fu_346[0]),
        .O(\add_ln185_10_reg_5044[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln185_10_reg_5044[7]_i_2 
       (.I0(add_ln185_6_reg_5034[5]),
        .O(\add_ln185_10_reg_5044[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_10_reg_5044[7]_i_3 
       (.I0(add_ln185_6_reg_5034[5]),
        .I1(add_ln185_6_reg_5034[6]),
        .O(\add_ln185_10_reg_5044[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h599A5555AAAA599A)) 
    \add_ln185_10_reg_5044[7]_i_4 
       (.I0(add_ln185_6_reg_5034[5]),
        .I1(mul_i3908_lcssa_phi_fu_346[3]),
        .I2(m60_reg_5019[3]),
        .I3(sext_ln185_5_reg_4821[3]),
        .I4(\add_ln185_10_reg_5044[7]_i_6_n_0 ),
        .I5(mul_i3908_lcssa_phi_fu_346[4]),
        .O(\add_ln185_10_reg_5044[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \add_ln185_10_reg_5044[7]_i_5 
       (.I0(\add_ln185_10_reg_5044[7]_i_6_n_0 ),
        .I1(mul_i3908_lcssa_phi_fu_346[3]),
        .I2(m60_reg_5019[3]),
        .I3(sext_ln185_5_reg_4821[3]),
        .I4(mul_i3908_lcssa_phi_fu_346[4]),
        .I5(add_ln185_6_reg_5034[4]),
        .O(\add_ln185_10_reg_5044[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_10_reg_5044[7]_i_6 
       (.I0(\add_ln185_10_reg_5044[3]_i_7_n_0 ),
        .I1(\add_ln185_10_reg_5044[3]_i_6_n_0 ),
        .I2(sext_ln185_5_reg_4821[2]),
        .I3(m60_reg_5019[2]),
        .I4(mul_i3908_lcssa_phi_fu_346[2]),
        .O(\add_ln185_10_reg_5044[7]_i_6_n_0 ));
  FDRE \add_ln185_10_reg_5044_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[0]),
        .Q(add_ln185_10_reg_5044[0]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[1]),
        .Q(add_ln185_10_reg_5044[1]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[2]),
        .Q(add_ln185_10_reg_5044[2]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[3]),
        .Q(add_ln185_10_reg_5044[3]),
        .R(1'b0));
  CARRY4 \add_ln185_10_reg_5044_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln185_10_reg_5044_reg[3]_i_1_n_0 ,\add_ln185_10_reg_5044_reg[3]_i_1_n_1 ,\add_ln185_10_reg_5044_reg[3]_i_1_n_2 ,\add_ln185_10_reg_5044_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln185_6_reg_5034[3:0]),
        .O(add_ln185_10_fu_2661_p2[3:0]),
        .S({\add_ln185_10_reg_5044[3]_i_2_n_0 ,\add_ln185_10_reg_5044[3]_i_3_n_0 ,\add_ln185_10_reg_5044[3]_i_4_n_0 ,\add_ln185_10_reg_5044[3]_i_5_n_0 }));
  FDRE \add_ln185_10_reg_5044_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[4]),
        .Q(add_ln185_10_reg_5044[4]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[5]),
        .Q(add_ln185_10_reg_5044[5]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[6]),
        .Q(add_ln185_10_reg_5044[6]),
        .R(1'b0));
  FDRE \add_ln185_10_reg_5044_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln185_10_fu_2661_p2[7]),
        .Q(add_ln185_10_reg_5044[7]),
        .R(1'b0));
  CARRY4 \add_ln185_10_reg_5044_reg[7]_i_1 
       (.CI(\add_ln185_10_reg_5044_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln185_10_reg_5044_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln185_10_reg_5044_reg[7]_i_1_n_1 ,\add_ln185_10_reg_5044_reg[7]_i_1_n_2 ,\add_ln185_10_reg_5044_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln185_6_reg_5034[5],\add_ln185_10_reg_5044[7]_i_2_n_0 ,add_ln185_6_reg_5034[4]}),
        .O(add_ln185_10_fu_2661_p2[7:4]),
        .S({1'b1,\add_ln185_10_reg_5044[7]_i_3_n_0 ,\add_ln185_10_reg_5044[7]_i_4_n_0 ,\add_ln185_10_reg_5044[7]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \add_ln185_11_reg_5049[11]_i_10 
       (.I0(sext_ln180_fu_2688_p1[9]),
        .I1(sext_ln185_2_fu_2698_p1[9]),
        .I2(add_ln185_3_reg_5029[9]),
        .I3(sext_ln180_fu_2688_p1[8]),
        .I4(sext_ln185_2_fu_2698_p1[8]),
        .O(\add_ln185_11_reg_5049[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE00E0EE00EE0E00E)) 
    \add_ln185_11_reg_5049[11]_i_11 
       (.I0(sext_ln180_fu_2688_p1[7]),
        .I1(sext_ln185_2_fu_2698_p1[7]),
        .I2(\add_ln185_11_reg_5049[11]_i_17_n_0 ),
        .I3(add_ln185_3_reg_5029[8]),
        .I4(sext_ln185_2_fu_2698_p1[8]),
        .I5(sext_ln180_fu_2688_p1[8]),
        .O(\add_ln185_11_reg_5049[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[11]_i_12 
       (.I0(add_ln185_10_reg_5044[7]),
        .I1(add_ln185_3_reg_5029[7]),
        .O(\add_ln185_11_reg_5049[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[11]_i_15 
       (.I0(add_ln185_3_reg_5029[10]),
        .I1(sext_ln180_fu_2688_p1[10]),
        .I2(sext_ln185_2_fu_2698_p1[10]),
        .O(\add_ln185_11_reg_5049[11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h69699669)) 
    \add_ln185_11_reg_5049[11]_i_16 
       (.I0(sext_ln180_fu_2688_p1[8]),
        .I1(sext_ln185_2_fu_2698_p1[8]),
        .I2(add_ln185_3_reg_5029[8]),
        .I3(add_ln185_3_reg_5029[7]),
        .I4(add_ln185_10_reg_5044[7]),
        .O(\add_ln185_11_reg_5049[11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln185_11_reg_5049[11]_i_17 
       (.I0(add_ln185_3_reg_5029[7]),
        .I1(add_ln185_10_reg_5044[7]),
        .O(\add_ln185_11_reg_5049[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[11]_i_18 
       (.I0(m56_reg_5039[6]),
        .I1(m56_reg_5039[7]),
        .O(\add_ln185_11_reg_5049[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[11]_i_19 
       (.I0(m56_reg_5039[5]),
        .I1(m56_reg_5039[6]),
        .O(\add_ln185_11_reg_5049[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF6969696900)) 
    \add_ln185_11_reg_5049[11]_i_2 
       (.I0(sext_ln185_2_fu_2698_p1[10]),
        .I1(sext_ln180_fu_2688_p1[10]),
        .I2(add_ln185_3_reg_5029[10]),
        .I3(sext_ln180_fu_2688_p1[9]),
        .I4(sext_ln185_2_fu_2698_p1[9]),
        .I5(\add_ln185_11_reg_5049[11]_i_10_n_0 ),
        .O(\add_ln185_11_reg_5049[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[11]_i_20 
       (.I0(m56_reg_5039[4]),
        .I1(m56_reg_5039[5]),
        .O(\add_ln185_11_reg_5049[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[11]_i_21 
       (.I0(m56_reg_5039[3]),
        .I1(m56_reg_5039[4]),
        .O(\add_ln185_11_reg_5049[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[11]_i_22 
       (.I0(m56_reg_5039[7]),
        .I1(m53_reg_5014[7]),
        .O(\add_ln185_11_reg_5049[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[11]_i_23 
       (.I0(m56_reg_5039[6]),
        .I1(m53_reg_5014[6]),
        .O(\add_ln185_11_reg_5049[11]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[11]_i_24 
       (.I0(m56_reg_5039[5]),
        .I1(m53_reg_5014[5]),
        .O(\add_ln185_11_reg_5049[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[11]_i_25 
       (.I0(m56_reg_5039[4]),
        .I1(m53_reg_5014[4]),
        .O(\add_ln185_11_reg_5049[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9696966900000000)) 
    \add_ln185_11_reg_5049[11]_i_3 
       (.I0(sext_ln180_fu_2688_p1[9]),
        .I1(sext_ln185_2_fu_2698_p1[9]),
        .I2(add_ln185_3_reg_5029[9]),
        .I3(sext_ln185_2_fu_2698_p1[8]),
        .I4(sext_ln180_fu_2688_p1[8]),
        .I5(\add_ln185_11_reg_5049[11]_i_11_n_0 ),
        .O(\add_ln185_11_reg_5049[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \add_ln185_11_reg_5049[11]_i_4 
       (.I0(\add_ln185_11_reg_5049[11]_i_11_n_0 ),
        .I1(sext_ln180_fu_2688_p1[9]),
        .I2(sext_ln185_2_fu_2698_p1[9]),
        .I3(add_ln185_3_reg_5029[9]),
        .I4(sext_ln185_2_fu_2698_p1[8]),
        .I5(sext_ln180_fu_2688_p1[8]),
        .O(\add_ln185_11_reg_5049[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D741D7414141)) 
    \add_ln185_11_reg_5049[11]_i_5 
       (.I0(\add_ln185_11_reg_5049[11]_i_12_n_0 ),
        .I1(sext_ln180_fu_2688_p1[7]),
        .I2(sext_ln185_2_fu_2698_p1[7]),
        .I3(add_ln185_3_reg_5029[6]),
        .I4(sext_ln185_2_fu_2698_p1[6]),
        .I5(sext_ln180_fu_2688_p1[6]),
        .O(\add_ln185_11_reg_5049[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \add_ln185_11_reg_5049[11]_i_6 
       (.I0(\add_ln185_11_reg_5049[11]_i_2_n_0 ),
        .I1(sext_ln185_2_fu_2698_p1[11]),
        .I2(sext_ln180_fu_2688_p1[11]),
        .I3(sext_ln180_fu_2688_p1[10]),
        .I4(sext_ln185_2_fu_2698_p1[10]),
        .I5(add_ln185_3_reg_5029[10]),
        .O(\add_ln185_11_reg_5049[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA95656A9)) 
    \add_ln185_11_reg_5049[11]_i_7 
       (.I0(\add_ln185_11_reg_5049[11]_i_3_n_0 ),
        .I1(sext_ln180_fu_2688_p1[9]),
        .I2(sext_ln185_2_fu_2698_p1[9]),
        .I3(\add_ln185_11_reg_5049[11]_i_15_n_0 ),
        .I4(\add_ln185_11_reg_5049[11]_i_10_n_0 ),
        .O(\add_ln185_11_reg_5049[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h69695569AAAA69AA)) 
    \add_ln185_11_reg_5049[11]_i_8 
       (.I0(\add_ln185_11_reg_5049[11]_i_4_n_0 ),
        .I1(sext_ln185_2_fu_2698_p1[8]),
        .I2(sext_ln180_fu_2688_p1[8]),
        .I3(add_ln185_3_reg_5029[7]),
        .I4(add_ln185_10_reg_5044[7]),
        .I5(add_ln185_3_reg_5029[8]),
        .O(\add_ln185_11_reg_5049[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hA956)) 
    \add_ln185_11_reg_5049[11]_i_9 
       (.I0(\add_ln185_11_reg_5049[11]_i_5_n_0 ),
        .I1(sext_ln185_2_fu_2698_p1[7]),
        .I2(sext_ln180_fu_2688_p1[7]),
        .I3(\add_ln185_11_reg_5049[11]_i_16_n_0 ),
        .O(\add_ln185_11_reg_5049[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_11 
       (.I0(m56_reg_5039[10]),
        .I1(m56_reg_5039[11]),
        .O(\add_ln185_11_reg_5049[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_12 
       (.I0(m56_reg_5039[9]),
        .I1(m56_reg_5039[10]),
        .O(\add_ln185_11_reg_5049[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_13 
       (.I0(m56_reg_5039[8]),
        .I1(m56_reg_5039[9]),
        .O(\add_ln185_11_reg_5049[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_14 
       (.I0(m56_reg_5039[7]),
        .I1(m56_reg_5039[8]),
        .O(\add_ln185_11_reg_5049[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln185_11_reg_5049[14]_i_15 
       (.I0(m53_reg_5014[8]),
        .O(\add_ln185_11_reg_5049[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_16 
       (.I0(m56_reg_5039[10]),
        .I1(m56_reg_5039[11]),
        .O(\add_ln185_11_reg_5049[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_17 
       (.I0(m56_reg_5039[9]),
        .I1(m56_reg_5039[10]),
        .O(\add_ln185_11_reg_5049[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[14]_i_18 
       (.I0(m53_reg_5014[8]),
        .I1(m56_reg_5039[9]),
        .O(\add_ln185_11_reg_5049[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[14]_i_19 
       (.I0(m53_reg_5014[8]),
        .I1(m56_reg_5039[8]),
        .O(\add_ln185_11_reg_5049[14]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln185_11_reg_5049[14]_i_2 
       (.I0(sext_ln180_fu_2688_p1[11]),
        .I1(sext_ln185_2_fu_2698_p1[11]),
        .I2(sext_ln180_fu_2688_p1[12]),
        .I3(sext_ln185_2_fu_2698_p1[12]),
        .O(\add_ln185_11_reg_5049[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_20 
       (.I0(m56_reg_5039[11]),
        .I1(m56_reg_5039[12]),
        .O(\add_ln185_11_reg_5049[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_11_reg_5049[14]_i_21 
       (.I0(m56_reg_5039[11]),
        .I1(m56_reg_5039[12]),
        .O(\add_ln185_11_reg_5049[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hD40000D4)) 
    \add_ln185_11_reg_5049[14]_i_3 
       (.I0(add_ln185_3_reg_5029[10]),
        .I1(sext_ln185_2_fu_2698_p1[10]),
        .I2(sext_ln180_fu_2688_p1[10]),
        .I3(sext_ln180_fu_2688_p1[11]),
        .I4(sext_ln185_2_fu_2698_p1[11]),
        .O(\add_ln185_11_reg_5049[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1FFE)) 
    \add_ln185_11_reg_5049[14]_i_4 
       (.I0(sext_ln185_2_fu_2698_p1[12]),
        .I1(sext_ln180_fu_2688_p1[12]),
        .I2(\add_ln185_11_reg_5049_reg[14]_i_9_n_2 ),
        .I3(\add_ln185_11_reg_5049_reg[14]_i_10_n_2 ),
        .O(\add_ln185_11_reg_5049[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \add_ln185_11_reg_5049[14]_i_5 
       (.I0(sext_ln185_2_fu_2698_p1[11]),
        .I1(sext_ln180_fu_2688_p1[11]),
        .I2(\add_ln185_11_reg_5049_reg[14]_i_10_n_2 ),
        .I3(\add_ln185_11_reg_5049_reg[14]_i_9_n_2 ),
        .I4(sext_ln185_2_fu_2698_p1[12]),
        .I5(sext_ln180_fu_2688_p1[12]),
        .O(\add_ln185_11_reg_5049[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \add_ln185_11_reg_5049[14]_i_6 
       (.I0(\add_ln185_11_reg_5049[14]_i_3_n_0 ),
        .I1(sext_ln185_2_fu_2698_p1[12]),
        .I2(sext_ln180_fu_2688_p1[12]),
        .I3(sext_ln185_2_fu_2698_p1[11]),
        .I4(sext_ln180_fu_2688_p1[11]),
        .O(\add_ln185_11_reg_5049[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_11_reg_5049[3]_i_2 
       (.I0(add_ln185_10_reg_5044[2]),
        .I1(\add_ln185_11_reg_5049[3]_i_9_n_0 ),
        .I2(add_ln185_3_reg_5029[1]),
        .I3(sext_ln185_2_fu_2698_p1[1]),
        .I4(sext_ln180_fu_2688_p1[1]),
        .O(\add_ln185_11_reg_5049[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln185_11_reg_5049[3]_i_3 
       (.I0(add_ln185_3_reg_5029[1]),
        .I1(sext_ln185_2_fu_2698_p1[1]),
        .I2(sext_ln180_fu_2688_p1[1]),
        .I3(add_ln185_10_reg_5044[2]),
        .I4(\add_ln185_11_reg_5049[3]_i_9_n_0 ),
        .O(\add_ln185_11_reg_5049[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln185_11_reg_5049[3]_i_4 
       (.I0(sext_ln185_2_fu_2698_p1[1]),
        .I1(sext_ln180_fu_2688_p1[1]),
        .I2(add_ln185_3_reg_5029[1]),
        .I3(add_ln185_10_reg_5044[1]),
        .O(\add_ln185_11_reg_5049[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln185_11_reg_5049[3]_i_5 
       (.I0(\add_ln185_11_reg_5049[3]_i_2_n_0 ),
        .I1(\add_ln185_11_reg_5049[7]_i_15_n_0 ),
        .I2(add_ln185_10_reg_5044[3]),
        .I3(sext_ln180_fu_2688_p1[2]),
        .I4(sext_ln185_2_fu_2698_p1[2]),
        .I5(add_ln185_3_reg_5029[2]),
        .O(\add_ln185_11_reg_5049[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln185_11_reg_5049[3]_i_6 
       (.I0(\add_ln185_11_reg_5049[3]_i_9_n_0 ),
        .I1(add_ln185_10_reg_5044[2]),
        .I2(add_ln185_3_reg_5029[1]),
        .I3(sext_ln180_fu_2688_p1[1]),
        .I4(sext_ln185_2_fu_2698_p1[1]),
        .I5(add_ln185_10_reg_5044[1]),
        .O(\add_ln185_11_reg_5049[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln185_11_reg_5049[3]_i_7 
       (.I0(\add_ln185_11_reg_5049[3]_i_4_n_0 ),
        .I1(add_ln185_3_reg_5029[0]),
        .I2(sext_ln185_2_fu_2698_p1[0]),
        .I3(sext_ln180_fu_2688_p1[0]),
        .O(\add_ln185_11_reg_5049[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln185_11_reg_5049[3]_i_8 
       (.I0(sext_ln185_2_fu_2698_p1[0]),
        .I1(sext_ln180_fu_2688_p1[0]),
        .I2(add_ln185_3_reg_5029[0]),
        .I3(add_ln185_10_reg_5044[0]),
        .O(\add_ln185_11_reg_5049[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[3]_i_9 
       (.I0(add_ln185_3_reg_5029[2]),
        .I1(sext_ln180_fu_2688_p1[2]),
        .I2(sext_ln185_2_fu_2698_p1[2]),
        .O(\add_ln185_11_reg_5049[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[7]_i_10 
       (.I0(add_ln185_3_reg_5029[6]),
        .I1(sext_ln180_fu_2688_p1[6]),
        .I2(sext_ln185_2_fu_2698_p1[6]),
        .O(\add_ln185_11_reg_5049[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[7]_i_11 
       (.I0(add_ln185_3_reg_5029[5]),
        .I1(sext_ln180_fu_2688_p1[5]),
        .I2(sext_ln185_2_fu_2698_p1[5]),
        .O(\add_ln185_11_reg_5049[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[7]_i_12 
       (.I0(add_ln185_3_reg_5029[4]),
        .I1(sext_ln180_fu_2688_p1[4]),
        .I2(sext_ln185_2_fu_2698_p1[4]),
        .O(\add_ln185_11_reg_5049[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_11_reg_5049[7]_i_15 
       (.I0(add_ln185_3_reg_5029[3]),
        .I1(sext_ln180_fu_2688_p1[3]),
        .I2(sext_ln185_2_fu_2698_p1[3]),
        .O(\add_ln185_11_reg_5049[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln185_11_reg_5049[7]_i_16 
       (.I0(sext_ln180_fu_2688_p1[6]),
        .I1(sext_ln185_2_fu_2698_p1[6]),
        .I2(add_ln185_3_reg_5029[6]),
        .O(\add_ln185_11_reg_5049[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_17 
       (.I0(m56_reg_5039[3]),
        .I1(m53_reg_5014[3]),
        .O(\add_ln185_11_reg_5049[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_18 
       (.I0(m56_reg_5039[2]),
        .I1(m53_reg_5014[2]),
        .O(\add_ln185_11_reg_5049[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_19 
       (.I0(m56_reg_5039[1]),
        .I1(m53_reg_5014[1]),
        .O(\add_ln185_11_reg_5049[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_11_reg_5049[7]_i_2 
       (.I0(add_ln185_10_reg_5044[6]),
        .I1(\add_ln185_11_reg_5049[7]_i_10_n_0 ),
        .I2(add_ln185_3_reg_5029[5]),
        .I3(sext_ln185_2_fu_2698_p1[5]),
        .I4(sext_ln180_fu_2688_p1[5]),
        .O(\add_ln185_11_reg_5049[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_20 
       (.I0(m56_reg_5039[0]),
        .I1(m53_reg_5014[0]),
        .O(\add_ln185_11_reg_5049[7]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln185_11_reg_5049[7]_i_21 
       (.I0(tmp_4_fu_1664_p3[3]),
        .O(\add_ln185_11_reg_5049[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_22 
       (.I0(tmp_4_fu_1664_p3[3]),
        .I1(m56_reg_5039[3]),
        .O(\add_ln185_11_reg_5049[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_23 
       (.I0(tmp_4_fu_1664_p3[3]),
        .I1(m56_reg_5039[2]),
        .O(\add_ln185_11_reg_5049[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_24 
       (.I0(m56_reg_5039[1]),
        .I1(tmp_4_fu_1664_p3[2]),
        .O(\add_ln185_11_reg_5049[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_11_reg_5049[7]_i_25 
       (.I0(m56_reg_5039[0]),
        .I1(tmp_4_fu_1664_p3[1]),
        .O(\add_ln185_11_reg_5049[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_11_reg_5049[7]_i_3 
       (.I0(add_ln185_10_reg_5044[5]),
        .I1(\add_ln185_11_reg_5049[7]_i_11_n_0 ),
        .I2(add_ln185_3_reg_5029[4]),
        .I3(sext_ln185_2_fu_2698_p1[4]),
        .I4(sext_ln180_fu_2688_p1[4]),
        .O(\add_ln185_11_reg_5049[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_11_reg_5049[7]_i_4 
       (.I0(add_ln185_10_reg_5044[4]),
        .I1(\add_ln185_11_reg_5049[7]_i_12_n_0 ),
        .I2(add_ln185_3_reg_5029[3]),
        .I3(sext_ln185_2_fu_2698_p1[3]),
        .I4(sext_ln180_fu_2688_p1[3]),
        .O(\add_ln185_11_reg_5049[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln185_11_reg_5049[7]_i_5 
       (.I0(add_ln185_10_reg_5044[3]),
        .I1(\add_ln185_11_reg_5049[7]_i_15_n_0 ),
        .I2(add_ln185_3_reg_5029[2]),
        .I3(sext_ln185_2_fu_2698_p1[2]),
        .I4(sext_ln180_fu_2688_p1[2]),
        .O(\add_ln185_11_reg_5049[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln185_11_reg_5049[7]_i_6 
       (.I0(\add_ln185_11_reg_5049[7]_i_2_n_0 ),
        .I1(sext_ln180_fu_2688_p1[7]),
        .I2(sext_ln185_2_fu_2698_p1[7]),
        .I3(add_ln185_3_reg_5029[7]),
        .I4(add_ln185_10_reg_5044[7]),
        .I5(\add_ln185_11_reg_5049[7]_i_16_n_0 ),
        .O(\add_ln185_11_reg_5049[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln185_11_reg_5049[7]_i_7 
       (.I0(\add_ln185_11_reg_5049[7]_i_3_n_0 ),
        .I1(\add_ln185_11_reg_5049[7]_i_10_n_0 ),
        .I2(add_ln185_10_reg_5044[6]),
        .I3(sext_ln180_fu_2688_p1[5]),
        .I4(sext_ln185_2_fu_2698_p1[5]),
        .I5(add_ln185_3_reg_5029[5]),
        .O(\add_ln185_11_reg_5049[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln185_11_reg_5049[7]_i_8 
       (.I0(\add_ln185_11_reg_5049[7]_i_4_n_0 ),
        .I1(\add_ln185_11_reg_5049[7]_i_11_n_0 ),
        .I2(add_ln185_10_reg_5044[5]),
        .I3(sext_ln180_fu_2688_p1[4]),
        .I4(sext_ln185_2_fu_2698_p1[4]),
        .I5(add_ln185_3_reg_5029[4]),
        .O(\add_ln185_11_reg_5049[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln185_11_reg_5049[7]_i_9 
       (.I0(\add_ln185_11_reg_5049[7]_i_5_n_0 ),
        .I1(\add_ln185_11_reg_5049[7]_i_12_n_0 ),
        .I2(add_ln185_10_reg_5044[4]),
        .I3(sext_ln180_fu_2688_p1[3]),
        .I4(sext_ln185_2_fu_2698_p1[3]),
        .I5(add_ln185_3_reg_5029[3]),
        .O(\add_ln185_11_reg_5049[7]_i_9_n_0 ));
  FDRE \add_ln185_11_reg_5049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[0]),
        .Q(add_ln185_11_reg_5049[0]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[10]),
        .Q(add_ln185_11_reg_5049[10]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[11]),
        .Q(add_ln185_11_reg_5049[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_11_reg_5049_reg[11]_i_1 
       (.CI(\add_ln185_11_reg_5049_reg[7]_i_1_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[11]_i_1_n_0 ,\add_ln185_11_reg_5049_reg[11]_i_1_n_1 ,\add_ln185_11_reg_5049_reg[11]_i_1_n_2 ,\add_ln185_11_reg_5049_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln185_11_reg_5049[11]_i_2_n_0 ,\add_ln185_11_reg_5049[11]_i_3_n_0 ,\add_ln185_11_reg_5049[11]_i_4_n_0 ,\add_ln185_11_reg_5049[11]_i_5_n_0 }),
        .O(add_ln185_11_fu_2720_p2[11:8]),
        .S({\add_ln185_11_reg_5049[11]_i_6_n_0 ,\add_ln185_11_reg_5049[11]_i_7_n_0 ,\add_ln185_11_reg_5049[11]_i_8_n_0 ,\add_ln185_11_reg_5049[11]_i_9_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[11]_i_13 
       (.CI(\add_ln185_11_reg_5049_reg[7]_i_14_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[11]_i_13_n_0 ,\add_ln185_11_reg_5049_reg[11]_i_13_n_1 ,\add_ln185_11_reg_5049_reg[11]_i_13_n_2 ,\add_ln185_11_reg_5049_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(m56_reg_5039[6:3]),
        .O(sext_ln180_fu_2688_p1[7:4]),
        .S({\add_ln185_11_reg_5049[11]_i_18_n_0 ,\add_ln185_11_reg_5049[11]_i_19_n_0 ,\add_ln185_11_reg_5049[11]_i_20_n_0 ,\add_ln185_11_reg_5049[11]_i_21_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[11]_i_14 
       (.CI(\add_ln185_11_reg_5049_reg[7]_i_13_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[11]_i_14_n_0 ,\add_ln185_11_reg_5049_reg[11]_i_14_n_1 ,\add_ln185_11_reg_5049_reg[11]_i_14_n_2 ,\add_ln185_11_reg_5049_reg[11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(m56_reg_5039[7:4]),
        .O(sext_ln185_2_fu_2698_p1[7:4]),
        .S({\add_ln185_11_reg_5049[11]_i_22_n_0 ,\add_ln185_11_reg_5049[11]_i_23_n_0 ,\add_ln185_11_reg_5049[11]_i_24_n_0 ,\add_ln185_11_reg_5049[11]_i_25_n_0 }));
  FDRE \add_ln185_11_reg_5049_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[12]),
        .Q(add_ln185_11_reg_5049[12]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[13]),
        .Q(add_ln185_11_reg_5049[13]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[14]),
        .Q(add_ln185_11_reg_5049[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_11_reg_5049_reg[14]_i_1 
       (.CI(\add_ln185_11_reg_5049_reg[11]_i_1_n_0 ),
        .CO({\NLW_add_ln185_11_reg_5049_reg[14]_i_1_CO_UNCONNECTED [3:2],\add_ln185_11_reg_5049_reg[14]_i_1_n_2 ,\add_ln185_11_reg_5049_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln185_11_reg_5049[14]_i_2_n_0 ,\add_ln185_11_reg_5049[14]_i_3_n_0 }),
        .O({\NLW_add_ln185_11_reg_5049_reg[14]_i_1_O_UNCONNECTED [3],add_ln185_11_fu_2720_p2[14:12]}),
        .S({1'b0,\add_ln185_11_reg_5049[14]_i_4_n_0 ,\add_ln185_11_reg_5049[14]_i_5_n_0 ,\add_ln185_11_reg_5049[14]_i_6_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[14]_i_10 
       (.CI(\add_ln185_11_reg_5049_reg[14]_i_8_n_0 ),
        .CO({\NLW_add_ln185_11_reg_5049_reg[14]_i_10_CO_UNCONNECTED [3:2],\add_ln185_11_reg_5049_reg[14]_i_10_n_2 ,\NLW_add_ln185_11_reg_5049_reg[14]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m56_reg_5039[11]}),
        .O({\NLW_add_ln185_11_reg_5049_reg[14]_i_10_O_UNCONNECTED [3:1],sext_ln185_2_fu_2698_p1[12]}),
        .S({1'b0,1'b0,1'b1,\add_ln185_11_reg_5049[14]_i_21_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[14]_i_7 
       (.CI(\add_ln185_11_reg_5049_reg[11]_i_13_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[14]_i_7_n_0 ,\add_ln185_11_reg_5049_reg[14]_i_7_n_1 ,\add_ln185_11_reg_5049_reg[14]_i_7_n_2 ,\add_ln185_11_reg_5049_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(m56_reg_5039[10:7]),
        .O(sext_ln180_fu_2688_p1[11:8]),
        .S({\add_ln185_11_reg_5049[14]_i_11_n_0 ,\add_ln185_11_reg_5049[14]_i_12_n_0 ,\add_ln185_11_reg_5049[14]_i_13_n_0 ,\add_ln185_11_reg_5049[14]_i_14_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[14]_i_8 
       (.CI(\add_ln185_11_reg_5049_reg[11]_i_14_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[14]_i_8_n_0 ,\add_ln185_11_reg_5049_reg[14]_i_8_n_1 ,\add_ln185_11_reg_5049_reg[14]_i_8_n_2 ,\add_ln185_11_reg_5049_reg[14]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({m56_reg_5039[10:9],\add_ln185_11_reg_5049[14]_i_15_n_0 ,m53_reg_5014[8]}),
        .O(sext_ln185_2_fu_2698_p1[11:8]),
        .S({\add_ln185_11_reg_5049[14]_i_16_n_0 ,\add_ln185_11_reg_5049[14]_i_17_n_0 ,\add_ln185_11_reg_5049[14]_i_18_n_0 ,\add_ln185_11_reg_5049[14]_i_19_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[14]_i_9 
       (.CI(\add_ln185_11_reg_5049_reg[14]_i_7_n_0 ),
        .CO({\NLW_add_ln185_11_reg_5049_reg[14]_i_9_CO_UNCONNECTED [3:2],\add_ln185_11_reg_5049_reg[14]_i_9_n_2 ,\NLW_add_ln185_11_reg_5049_reg[14]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m56_reg_5039[11]}),
        .O({\NLW_add_ln185_11_reg_5049_reg[14]_i_9_O_UNCONNECTED [3:1],sext_ln180_fu_2688_p1[12]}),
        .S({1'b0,1'b0,1'b1,\add_ln185_11_reg_5049[14]_i_20_n_0 }));
  FDRE \add_ln185_11_reg_5049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[1]),
        .Q(add_ln185_11_reg_5049[1]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[2]),
        .Q(add_ln185_11_reg_5049[2]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[3]),
        .Q(add_ln185_11_reg_5049[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_11_reg_5049_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln185_11_reg_5049_reg[3]_i_1_n_0 ,\add_ln185_11_reg_5049_reg[3]_i_1_n_1 ,\add_ln185_11_reg_5049_reg[3]_i_1_n_2 ,\add_ln185_11_reg_5049_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln185_11_reg_5049[3]_i_2_n_0 ,\add_ln185_11_reg_5049[3]_i_3_n_0 ,\add_ln185_11_reg_5049[3]_i_4_n_0 ,add_ln185_10_reg_5044[0]}),
        .O(add_ln185_11_fu_2720_p2[3:0]),
        .S({\add_ln185_11_reg_5049[3]_i_5_n_0 ,\add_ln185_11_reg_5049[3]_i_6_n_0 ,\add_ln185_11_reg_5049[3]_i_7_n_0 ,\add_ln185_11_reg_5049[3]_i_8_n_0 }));
  FDRE \add_ln185_11_reg_5049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[4]),
        .Q(add_ln185_11_reg_5049[4]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[5]),
        .Q(add_ln185_11_reg_5049[5]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[6]),
        .Q(add_ln185_11_reg_5049[6]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[7]),
        .Q(add_ln185_11_reg_5049[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_11_reg_5049_reg[7]_i_1 
       (.CI(\add_ln185_11_reg_5049_reg[3]_i_1_n_0 ),
        .CO({\add_ln185_11_reg_5049_reg[7]_i_1_n_0 ,\add_ln185_11_reg_5049_reg[7]_i_1_n_1 ,\add_ln185_11_reg_5049_reg[7]_i_1_n_2 ,\add_ln185_11_reg_5049_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln185_11_reg_5049[7]_i_2_n_0 ,\add_ln185_11_reg_5049[7]_i_3_n_0 ,\add_ln185_11_reg_5049[7]_i_4_n_0 ,\add_ln185_11_reg_5049[7]_i_5_n_0 }),
        .O(add_ln185_11_fu_2720_p2[7:4]),
        .S({\add_ln185_11_reg_5049[7]_i_6_n_0 ,\add_ln185_11_reg_5049[7]_i_7_n_0 ,\add_ln185_11_reg_5049[7]_i_8_n_0 ,\add_ln185_11_reg_5049[7]_i_9_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\add_ln185_11_reg_5049_reg[7]_i_13_n_0 ,\add_ln185_11_reg_5049_reg[7]_i_13_n_1 ,\add_ln185_11_reg_5049_reg[7]_i_13_n_2 ,\add_ln185_11_reg_5049_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(m56_reg_5039[3:0]),
        .O(sext_ln185_2_fu_2698_p1[3:0]),
        .S({\add_ln185_11_reg_5049[7]_i_17_n_0 ,\add_ln185_11_reg_5049[7]_i_18_n_0 ,\add_ln185_11_reg_5049[7]_i_19_n_0 ,\add_ln185_11_reg_5049[7]_i_20_n_0 }));
  CARRY4 \add_ln185_11_reg_5049_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\add_ln185_11_reg_5049_reg[7]_i_14_n_0 ,\add_ln185_11_reg_5049_reg[7]_i_14_n_1 ,\add_ln185_11_reg_5049_reg[7]_i_14_n_2 ,\add_ln185_11_reg_5049_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln185_11_reg_5049[7]_i_21_n_0 ,tmp_4_fu_1664_p3[3],m56_reg_5039[1:0]}),
        .O(sext_ln180_fu_2688_p1[3:0]),
        .S({\add_ln185_11_reg_5049[7]_i_22_n_0 ,\add_ln185_11_reg_5049[7]_i_23_n_0 ,\add_ln185_11_reg_5049[7]_i_24_n_0 ,\add_ln185_11_reg_5049[7]_i_25_n_0 }));
  FDRE \add_ln185_11_reg_5049_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[8]),
        .Q(add_ln185_11_reg_5049[8]),
        .R(1'b0));
  FDRE \add_ln185_11_reg_5049_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln185_11_fu_2720_p2[9]),
        .Q(add_ln185_11_reg_5049[9]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[0]),
        .Q(add_ln185_3_reg_5029[0]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[10]),
        .Q(add_ln185_3_reg_5029[10]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[1]),
        .Q(add_ln185_3_reg_5029[1]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[2]),
        .Q(add_ln185_3_reg_5029[2]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[3]),
        .Q(add_ln185_3_reg_5029[3]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[4]),
        .Q(add_ln185_3_reg_5029[4]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[5]),
        .Q(add_ln185_3_reg_5029[5]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[6]),
        .Q(add_ln185_3_reg_5029[6]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[7]),
        .Q(add_ln185_3_reg_5029[7]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[8]),
        .Q(add_ln185_3_reg_5029[8]),
        .R(1'b0));
  FDRE \add_ln185_3_reg_5029_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_3_fu_2589_p2[9]),
        .Q(add_ln185_3_reg_5029[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \add_ln185_6_reg_5034[3]_i_10 
       (.I0(in_data_14_q0[2]),
        .I1(in_data_14_q0[0]),
        .I2(phi_ln145_cast_reg_4791),
        .I3(in_data_14_q0[1]),
        .O(\add_ln185_6_reg_5034[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7F0080FF80FF7F00)) 
    \add_ln185_6_reg_5034[3]_i_2 
       (.I0(in_data_14_q0[1]),
        .I1(phi_ln145_cast_reg_4791),
        .I2(in_data_14_q0[0]),
        .I3(in_data_14_q0[2]),
        .I4(m54_fu_2477_p2[3]),
        .I5(mul_i4343_cast_cast_reg_4786[3]),
        .O(\add_ln185_6_reg_5034[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFEA2A80)) 
    \add_ln185_6_reg_5034[3]_i_3 
       (.I0(mul_i4343_cast_cast_reg_4786[1]),
        .I1(in_data_14_q0[0]),
        .I2(phi_ln145_cast_reg_4791),
        .I3(in_data_14_q0[1]),
        .I4(m54_fu_2477_p2[1]),
        .O(\add_ln185_6_reg_5034[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h80F8F880)) 
    \add_ln185_6_reg_5034[3]_i_4 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(mul_i4343_cast_cast_reg_4786[0]),
        .I3(in_data_14_q0[0]),
        .I4(phi_ln145_cast_reg_4791),
        .O(\add_ln185_6_reg_5034[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6696696696996696)) 
    \add_ln185_6_reg_5034[3]_i_5 
       (.I0(mul_i4343_cast_cast_reg_4786[3]),
        .I1(m54_fu_2477_p2[3]),
        .I2(\add_ln185_6_reg_5034[3]_i_9_n_0 ),
        .I3(in_data_14_q0[2]),
        .I4(mul_i4343_cast_cast_reg_4786[2]),
        .I5(mul_4s_3s_7_1_1_U29_n_0),
        .O(\add_ln185_6_reg_5034[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln185_6_reg_5034[3]_i_6 
       (.I0(\add_ln185_6_reg_5034[3]_i_3_n_0 ),
        .I1(mul_i4343_cast_cast_reg_4786[2]),
        .I2(\add_ln185_6_reg_5034[3]_i_10_n_0 ),
        .I3(mul_4s_3s_7_1_1_U29_n_0),
        .O(\add_ln185_6_reg_5034[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \add_ln185_6_reg_5034[3]_i_7 
       (.I0(\add_ln185_6_reg_5034[3]_i_4_n_0 ),
        .I1(mul_i4343_cast_cast_reg_4786[1]),
        .I2(in_data_14_q0[0]),
        .I3(phi_ln145_cast_reg_4791),
        .I4(in_data_14_q0[1]),
        .I5(m54_fu_2477_p2[1]),
        .O(\add_ln185_6_reg_5034[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \add_ln185_6_reg_5034[3]_i_8 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(mul_i4343_cast_cast_reg_4786[0]),
        .I3(in_data_14_q0[0]),
        .I4(phi_ln145_cast_reg_4791),
        .O(\add_ln185_6_reg_5034[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln185_6_reg_5034[3]_i_9 
       (.I0(in_data_14_q0[1]),
        .I1(phi_ln145_cast_reg_4791),
        .I2(in_data_14_q0[0]),
        .O(\add_ln185_6_reg_5034[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln185_6_reg_5034[6]_i_2 
       (.I0(m54_fu_2477_p2[3]),
        .I1(mul_i4343_cast_cast_reg_4786[3]),
        .I2(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .I3(mul_i4343_cast_cast_reg_4786[4]),
        .O(\add_ln185_6_reg_5034[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF0000000080FF)) 
    \add_ln185_6_reg_5034[6]_i_3 
       (.I0(in_data_14_q0[1]),
        .I1(phi_ln145_cast_reg_4791),
        .I2(in_data_14_q0[0]),
        .I3(in_data_14_q0[2]),
        .I4(m54_fu_2477_p2[3]),
        .I5(mul_i4343_cast_cast_reg_4786[3]),
        .O(\add_ln185_6_reg_5034[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \add_ln185_6_reg_5034[6]_i_4 
       (.I0(mul_i4343_cast_cast_reg_4786[5]),
        .I1(mul_i4343_cast_cast_reg_4786[4]),
        .I2(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .I3(mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .O(\add_ln185_6_reg_5034[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE10F0FEE1EF0F011)) 
    \add_ln185_6_reg_5034[6]_i_5 
       (.I0(mul_i4343_cast_cast_reg_4786[3]),
        .I1(m54_fu_2477_p2[3]),
        .I2(mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .I3(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .I4(mul_i4343_cast_cast_reg_4786[4]),
        .I5(mul_i4343_cast_cast_reg_4786[5]),
        .O(\add_ln185_6_reg_5034[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \add_ln185_6_reg_5034[6]_i_6 
       (.I0(\add_ln185_6_reg_5034[6]_i_3_n_0 ),
        .I1(mul_i4343_cast_cast_reg_4786[4]),
        .I2(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .I3(mul_i4343_cast_cast_reg_4786[3]),
        .I4(m54_fu_2477_p2[3]),
        .O(\add_ln185_6_reg_5034[6]_i_6_n_0 ));
  FDRE \add_ln185_6_reg_5034_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[0]),
        .Q(add_ln185_6_reg_5034[0]),
        .R(1'b0));
  FDRE \add_ln185_6_reg_5034_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[1]),
        .Q(add_ln185_6_reg_5034[1]),
        .R(1'b0));
  FDRE \add_ln185_6_reg_5034_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[2]),
        .Q(add_ln185_6_reg_5034[2]),
        .R(1'b0));
  FDRE \add_ln185_6_reg_5034_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[3]),
        .Q(add_ln185_6_reg_5034[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_6_reg_5034_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln185_6_reg_5034_reg[3]_i_1_n_0 ,\add_ln185_6_reg_5034_reg[3]_i_1_n_1 ,\add_ln185_6_reg_5034_reg[3]_i_1_n_2 ,\add_ln185_6_reg_5034_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln185_6_reg_5034[3]_i_2_n_0 ,\add_ln185_6_reg_5034[3]_i_3_n_0 ,\add_ln185_6_reg_5034[3]_i_4_n_0 ,1'b0}),
        .O(add_ln185_6_fu_2599_p2[3:0]),
        .S({\add_ln185_6_reg_5034[3]_i_5_n_0 ,\add_ln185_6_reg_5034[3]_i_6_n_0 ,\add_ln185_6_reg_5034[3]_i_7_n_0 ,\add_ln185_6_reg_5034[3]_i_8_n_0 }));
  FDRE \add_ln185_6_reg_5034_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[4]),
        .Q(add_ln185_6_reg_5034[4]),
        .R(1'b0));
  FDRE \add_ln185_6_reg_5034_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[5]),
        .Q(add_ln185_6_reg_5034[5]),
        .R(1'b0));
  FDRE \add_ln185_6_reg_5034_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln185_6_fu_2599_p2[6]),
        .Q(add_ln185_6_reg_5034[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_6_reg_5034_reg[6]_i_1 
       (.CI(\add_ln185_6_reg_5034_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln185_6_reg_5034_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln185_6_reg_5034_reg[6]_i_1_n_2 ,\add_ln185_6_reg_5034_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln185_6_reg_5034[6]_i_2_n_0 ,\add_ln185_6_reg_5034[6]_i_3_n_0 }),
        .O({\NLW_add_ln185_6_reg_5034_reg[6]_i_1_O_UNCONNECTED [3],add_ln185_6_fu_2599_p2[6:4]}),
        .S({1'b0,\add_ln185_6_reg_5034[6]_i_4_n_0 ,\add_ln185_6_reg_5034[6]_i_5_n_0 ,\add_ln185_6_reg_5034[6]_i_6_n_0 }));
  FDRE \add_ln222_12_reg_5174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[0]),
        .Q(add_ln222_12_reg_5174[0]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[1]),
        .Q(add_ln222_12_reg_5174[1]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[2]),
        .Q(add_ln222_12_reg_5174[2]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[3]),
        .Q(add_ln222_12_reg_5174[3]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[4]),
        .Q(add_ln222_12_reg_5174[4]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[5]),
        .Q(add_ln222_12_reg_5174[5]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[6]),
        .Q(add_ln222_12_reg_5174[6]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[7]),
        .Q(add_ln222_12_reg_5174[7]),
        .R(1'b0));
  FDRE \add_ln222_12_reg_5174_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_12_fu_3051_p2[8]),
        .Q(add_ln222_12_reg_5174[8]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[0]),
        .Q(add_ln222_14_reg_5179[0]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[1]),
        .Q(add_ln222_14_reg_5179[1]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[2]),
        .Q(add_ln222_14_reg_5179[2]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[3]),
        .Q(add_ln222_14_reg_5179[3]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[4]),
        .Q(add_ln222_14_reg_5179[4]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[5]),
        .Q(add_ln222_14_reg_5179[5]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[6]),
        .Q(add_ln222_14_reg_5179[6]),
        .R(1'b0));
  FDRE \add_ln222_14_reg_5179_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_14_fu_3066_p2[7]),
        .Q(add_ln222_14_reg_5179[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_16_reg_5184[0]_i_1 
       (.I0(in_data_2_q0[0]),
        .I1(in_data_6_q0[0]),
        .O(add_ln222_16_fu_3072_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \add_ln222_16_reg_5184[1]_i_1 
       (.I0(in_data_6_q0[0]),
        .I1(in_data_2_q0[0]),
        .I2(in_data_6_q0[1]),
        .I3(in_data_2_q0[1]),
        .I4(in_data_8_q0[0]),
        .O(add_ln222_16_fu_3072_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln222_16_reg_5184[2]_i_1 
       (.I0(in_data_2_q0[2]),
        .I1(in_data_6_q0[2]),
        .I2(\add_ln222_16_reg_5184[4]_i_2_n_0 ),
        .I3(\add_ln222_16_reg_5184[4]_i_3_n_0 ),
        .I4(in_data_8_q0[1]),
        .O(add_ln222_16_fu_3072_p2[2]));
  LUT6 #(
    .INIT(64'hE87E7E17178181E8)) 
    \add_ln222_16_reg_5184[3]_i_1 
       (.I0(\add_ln222_16_reg_5184[4]_i_3_n_0 ),
        .I1(in_data_8_q0[1]),
        .I2(\add_ln222_16_reg_5184[4]_i_2_n_0 ),
        .I3(in_data_6_q0[2]),
        .I4(in_data_2_q0[2]),
        .I5(in_data_8_q0[2]),
        .O(add_ln222_16_fu_3072_p2[3]));
  LUT6 #(
    .INIT(64'hD400FD40FD40FFD4)) 
    \add_ln222_16_reg_5184[4]_i_1 
       (.I0(\add_ln222_16_reg_5184[4]_i_2_n_0 ),
        .I1(in_data_6_q0[2]),
        .I2(in_data_2_q0[2]),
        .I3(in_data_8_q0[2]),
        .I4(\add_ln222_16_reg_5184[4]_i_3_n_0 ),
        .I5(in_data_8_q0[1]),
        .O(add_ln222_16_fu_3072_p2[4]));
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln222_16_reg_5184[4]_i_2 
       (.I0(in_data_2_q0[1]),
        .I1(in_data_6_q0[1]),
        .I2(in_data_2_q0[0]),
        .I3(in_data_6_q0[0]),
        .O(\add_ln222_16_reg_5184[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h82282828)) 
    \add_ln222_16_reg_5184[4]_i_3 
       (.I0(in_data_8_q0[0]),
        .I1(in_data_2_q0[1]),
        .I2(in_data_6_q0[1]),
        .I3(in_data_2_q0[0]),
        .I4(in_data_6_q0[0]),
        .O(\add_ln222_16_reg_5184[4]_i_3_n_0 ));
  FDRE \add_ln222_16_reg_5184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_16_fu_3072_p2[0]),
        .Q(add_ln222_16_reg_5184[0]),
        .R(1'b0));
  FDRE \add_ln222_16_reg_5184_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_16_fu_3072_p2[1]),
        .Q(add_ln222_16_reg_5184[1]),
        .R(1'b0));
  FDRE \add_ln222_16_reg_5184_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_16_fu_3072_p2[2]),
        .Q(add_ln222_16_reg_5184[2]),
        .R(1'b0));
  FDRE \add_ln222_16_reg_5184_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_16_fu_3072_p2[3]),
        .Q(add_ln222_16_reg_5184[3]),
        .R(1'b0));
  FDRE \add_ln222_16_reg_5184_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_16_fu_3072_p2[4]),
        .Q(add_ln222_16_reg_5184[4]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[0]),
        .Q(add_ln222_19_reg_5189[0]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[1]),
        .Q(add_ln222_19_reg_5189[1]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[2]),
        .Q(add_ln222_19_reg_5189[2]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[3]),
        .Q(add_ln222_19_reg_5189[3]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[4]),
        .Q(add_ln222_19_reg_5189[4]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[5]),
        .Q(add_ln222_19_reg_5189[5]),
        .R(1'b0));
  FDRE \add_ln222_19_reg_5189_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_19_fu_3088_p2[6]),
        .Q(add_ln222_19_reg_5189[6]),
        .R(1'b0));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[3]_i_2 
       (.I0(add_ln222_12_reg_5174[2]),
        .I1(add_ln222_14_reg_5179[2]),
        .I2(sext_ln222_14_fu_3205_p1[2]),
        .O(\add_ln222_21_reg_5204[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[3]_i_3 
       (.I0(add_ln222_12_reg_5174[1]),
        .I1(add_ln222_14_reg_5179[1]),
        .I2(sext_ln222_14_fu_3205_p1[1]),
        .O(\add_ln222_21_reg_5204[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[3]_i_4 
       (.I0(add_ln222_12_reg_5174[0]),
        .I1(add_ln222_14_reg_5179[0]),
        .I2(sext_ln222_14_fu_3205_p1[0]),
        .O(\add_ln222_21_reg_5204[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[3]_i_5 
       (.I0(add_ln222_12_reg_5174[3]),
        .I1(add_ln222_14_reg_5179[3]),
        .I2(sext_ln222_14_fu_3205_p1[3]),
        .I3(\add_ln222_21_reg_5204[3]_i_2_n_0 ),
        .O(\add_ln222_21_reg_5204[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[3]_i_6 
       (.I0(add_ln222_12_reg_5174[2]),
        .I1(add_ln222_14_reg_5179[2]),
        .I2(sext_ln222_14_fu_3205_p1[2]),
        .I3(\add_ln222_21_reg_5204[3]_i_3_n_0 ),
        .O(\add_ln222_21_reg_5204[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[3]_i_7 
       (.I0(add_ln222_12_reg_5174[1]),
        .I1(add_ln222_14_reg_5179[1]),
        .I2(sext_ln222_14_fu_3205_p1[1]),
        .I3(\add_ln222_21_reg_5204[3]_i_4_n_0 ),
        .O(\add_ln222_21_reg_5204[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_21_reg_5204[3]_i_8 
       (.I0(add_ln222_12_reg_5174[0]),
        .I1(add_ln222_14_reg_5179[0]),
        .I2(sext_ln222_14_fu_3205_p1[0]),
        .O(\add_ln222_21_reg_5204[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_11 
       (.I0(m70_reg_5143[2]),
        .I1(add_ln222_16_reg_5184[2]),
        .I2(add_ln222_19_reg_5189[2]),
        .O(\add_ln222_21_reg_5204[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_12 
       (.I0(m70_reg_5143[1]),
        .I1(add_ln222_16_reg_5184[1]),
        .I2(add_ln222_19_reg_5189[1]),
        .O(\add_ln222_21_reg_5204[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_13 
       (.I0(m70_reg_5143[0]),
        .I1(add_ln222_16_reg_5184[0]),
        .I2(add_ln222_19_reg_5189[0]),
        .O(\add_ln222_21_reg_5204[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_14 
       (.I0(m70_reg_5143[3]),
        .I1(add_ln222_16_reg_5184[3]),
        .I2(add_ln222_19_reg_5189[3]),
        .I3(\add_ln222_21_reg_5204[7]_i_11_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_15 
       (.I0(m70_reg_5143[2]),
        .I1(add_ln222_16_reg_5184[2]),
        .I2(add_ln222_19_reg_5189[2]),
        .I3(\add_ln222_21_reg_5204[7]_i_12_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_16 
       (.I0(m70_reg_5143[1]),
        .I1(add_ln222_16_reg_5184[1]),
        .I2(add_ln222_19_reg_5189[1]),
        .I3(\add_ln222_21_reg_5204[7]_i_13_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_21_reg_5204[7]_i_17 
       (.I0(m70_reg_5143[0]),
        .I1(add_ln222_16_reg_5184[0]),
        .I2(add_ln222_19_reg_5189[0]),
        .O(\add_ln222_21_reg_5204[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_2 
       (.I0(add_ln222_12_reg_5174[6]),
        .I1(add_ln222_14_reg_5179[6]),
        .I2(sext_ln222_14_fu_3205_p1[6]),
        .O(\add_ln222_21_reg_5204[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_3 
       (.I0(add_ln222_12_reg_5174[5]),
        .I1(add_ln222_14_reg_5179[5]),
        .I2(sext_ln222_14_fu_3205_p1[5]),
        .O(\add_ln222_21_reg_5204[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_4 
       (.I0(add_ln222_12_reg_5174[4]),
        .I1(add_ln222_14_reg_5179[4]),
        .I2(sext_ln222_14_fu_3205_p1[4]),
        .O(\add_ln222_21_reg_5204[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[7]_i_5 
       (.I0(add_ln222_12_reg_5174[3]),
        .I1(add_ln222_14_reg_5179[3]),
        .I2(sext_ln222_14_fu_3205_p1[3]),
        .O(\add_ln222_21_reg_5204[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_6 
       (.I0(\add_ln222_21_reg_5204[7]_i_2_n_0 ),
        .I1(add_ln222_14_reg_5179[7]),
        .I2(add_ln222_12_reg_5174[7]),
        .I3(sext_ln222_14_fu_3205_p1[7]),
        .O(\add_ln222_21_reg_5204[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_7 
       (.I0(add_ln222_12_reg_5174[6]),
        .I1(add_ln222_14_reg_5179[6]),
        .I2(sext_ln222_14_fu_3205_p1[6]),
        .I3(\add_ln222_21_reg_5204[7]_i_3_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_8 
       (.I0(add_ln222_12_reg_5174[5]),
        .I1(add_ln222_14_reg_5179[5]),
        .I2(sext_ln222_14_fu_3205_p1[5]),
        .I3(\add_ln222_21_reg_5204[7]_i_4_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[7]_i_9 
       (.I0(add_ln222_12_reg_5174[4]),
        .I1(add_ln222_14_reg_5179[4]),
        .I2(sext_ln222_14_fu_3205_p1[4]),
        .I3(\add_ln222_21_reg_5204[7]_i_5_n_0 ),
        .O(\add_ln222_21_reg_5204[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h66966966)) 
    \add_ln222_21_reg_5204[9]_i_10 
       (.I0(add_ln222_19_reg_5189[5]),
        .I1(m70_reg_5143[5]),
        .I2(add_ln222_19_reg_5189[4]),
        .I3(add_ln222_16_reg_5184[4]),
        .I4(m70_reg_5143[4]),
        .O(\add_ln222_21_reg_5204[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_21_reg_5204[9]_i_11 
       (.I0(\add_ln222_21_reg_5204[9]_i_7_n_0 ),
        .I1(add_ln222_16_reg_5184[4]),
        .I2(m70_reg_5143[4]),
        .I3(add_ln222_19_reg_5189[4]),
        .O(\add_ln222_21_reg_5204[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \add_ln222_21_reg_5204[9]_i_2 
       (.I0(add_ln222_14_reg_5179[7]),
        .I1(add_ln222_12_reg_5174[7]),
        .I2(sext_ln222_14_fu_3205_p1[7]),
        .O(\add_ln222_21_reg_5204[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \add_ln222_21_reg_5204[9]_i_3 
       (.I0(sext_ln222_14_fu_3205_p1[7]),
        .I1(add_ln222_12_reg_5174[7]),
        .I2(add_ln222_14_reg_5179[7]),
        .I3(add_ln222_12_reg_5174[8]),
        .O(\add_ln222_21_reg_5204[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln222_21_reg_5204[9]_i_5 
       (.I0(add_ln222_19_reg_5189[5]),
        .I1(m70_reg_5143[5]),
        .I2(add_ln222_16_reg_5184[4]),
        .O(\add_ln222_21_reg_5204[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_21_reg_5204[9]_i_6 
       (.I0(m70_reg_5143[5]),
        .I1(add_ln222_16_reg_5184[4]),
        .I2(add_ln222_19_reg_5189[5]),
        .O(\add_ln222_21_reg_5204[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_21_reg_5204[9]_i_7 
       (.I0(m70_reg_5143[3]),
        .I1(add_ln222_16_reg_5184[3]),
        .I2(add_ln222_19_reg_5189[3]),
        .O(\add_ln222_21_reg_5204[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln222_21_reg_5204[9]_i_8 
       (.I0(m70_reg_5143[5]),
        .I1(add_ln222_16_reg_5184[4]),
        .I2(add_ln222_19_reg_5189[6]),
        .O(\add_ln222_21_reg_5204[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h399C)) 
    \add_ln222_21_reg_5204[9]_i_9 
       (.I0(add_ln222_19_reg_5189[5]),
        .I1(add_ln222_19_reg_5189[6]),
        .I2(add_ln222_16_reg_5184[4]),
        .I3(m70_reg_5143[5]),
        .O(\add_ln222_21_reg_5204[9]_i_9_n_0 ));
  FDRE \add_ln222_21_reg_5204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[0]),
        .Q(add_ln222_21_reg_5204[0]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[1]),
        .Q(add_ln222_21_reg_5204[1]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[2]),
        .Q(add_ln222_21_reg_5204[2]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[3]),
        .Q(add_ln222_21_reg_5204[3]),
        .R(1'b0));
  CARRY4 \add_ln222_21_reg_5204_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_21_reg_5204_reg[3]_i_1_n_0 ,\add_ln222_21_reg_5204_reg[3]_i_1_n_1 ,\add_ln222_21_reg_5204_reg[3]_i_1_n_2 ,\add_ln222_21_reg_5204_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln222_21_reg_5204[3]_i_2_n_0 ,\add_ln222_21_reg_5204[3]_i_3_n_0 ,\add_ln222_21_reg_5204[3]_i_4_n_0 ,1'b0}),
        .O(add_ln222_21_fu_3209_p2[3:0]),
        .S({\add_ln222_21_reg_5204[3]_i_5_n_0 ,\add_ln222_21_reg_5204[3]_i_6_n_0 ,\add_ln222_21_reg_5204[3]_i_7_n_0 ,\add_ln222_21_reg_5204[3]_i_8_n_0 }));
  FDRE \add_ln222_21_reg_5204_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[4]),
        .Q(add_ln222_21_reg_5204[4]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[5]),
        .Q(add_ln222_21_reg_5204[5]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[6]),
        .Q(add_ln222_21_reg_5204[6]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[7]),
        .Q(add_ln222_21_reg_5204[7]),
        .R(1'b0));
  CARRY4 \add_ln222_21_reg_5204_reg[7]_i_1 
       (.CI(\add_ln222_21_reg_5204_reg[3]_i_1_n_0 ),
        .CO({\add_ln222_21_reg_5204_reg[7]_i_1_n_0 ,\add_ln222_21_reg_5204_reg[7]_i_1_n_1 ,\add_ln222_21_reg_5204_reg[7]_i_1_n_2 ,\add_ln222_21_reg_5204_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln222_21_reg_5204[7]_i_2_n_0 ,\add_ln222_21_reg_5204[7]_i_3_n_0 ,\add_ln222_21_reg_5204[7]_i_4_n_0 ,\add_ln222_21_reg_5204[7]_i_5_n_0 }),
        .O(add_ln222_21_fu_3209_p2[7:4]),
        .S({\add_ln222_21_reg_5204[7]_i_6_n_0 ,\add_ln222_21_reg_5204[7]_i_7_n_0 ,\add_ln222_21_reg_5204[7]_i_8_n_0 ,\add_ln222_21_reg_5204[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_21_reg_5204_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln222_21_reg_5204_reg[7]_i_10_n_0 ,\add_ln222_21_reg_5204_reg[7]_i_10_n_1 ,\add_ln222_21_reg_5204_reg[7]_i_10_n_2 ,\add_ln222_21_reg_5204_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln222_21_reg_5204[7]_i_11_n_0 ,\add_ln222_21_reg_5204[7]_i_12_n_0 ,\add_ln222_21_reg_5204[7]_i_13_n_0 ,1'b0}),
        .O(sext_ln222_14_fu_3205_p1[3:0]),
        .S({\add_ln222_21_reg_5204[7]_i_14_n_0 ,\add_ln222_21_reg_5204[7]_i_15_n_0 ,\add_ln222_21_reg_5204[7]_i_16_n_0 ,\add_ln222_21_reg_5204[7]_i_17_n_0 }));
  FDRE \add_ln222_21_reg_5204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[8]),
        .Q(add_ln222_21_reg_5204[8]),
        .R(1'b0));
  FDRE \add_ln222_21_reg_5204_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_21_fu_3209_p2[9]),
        .Q(add_ln222_21_reg_5204[9]),
        .R(1'b0));
  CARRY4 \add_ln222_21_reg_5204_reg[9]_i_1 
       (.CI(\add_ln222_21_reg_5204_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln222_21_reg_5204_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln222_21_reg_5204_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln222_21_reg_5204[9]_i_2_n_0 }),
        .O({\NLW_add_ln222_21_reg_5204_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln222_21_fu_3209_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\add_ln222_21_reg_5204[9]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_21_reg_5204_reg[9]_i_4 
       (.CI(\add_ln222_21_reg_5204_reg[7]_i_10_n_0 ),
        .CO({\NLW_add_ln222_21_reg_5204_reg[9]_i_4_CO_UNCONNECTED [3],\add_ln222_21_reg_5204_reg[9]_i_4_n_1 ,\add_ln222_21_reg_5204_reg[9]_i_4_n_2 ,\add_ln222_21_reg_5204_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln222_21_reg_5204[9]_i_5_n_0 ,\add_ln222_21_reg_5204[9]_i_6_n_0 ,\add_ln222_21_reg_5204[9]_i_7_n_0 }),
        .O(sext_ln222_14_fu_3205_p1[7:4]),
        .S({\add_ln222_21_reg_5204[9]_i_8_n_0 ,\add_ln222_21_reg_5204[9]_i_9_n_0 ,\add_ln222_21_reg_5204[9]_i_10_n_0 ,\add_ln222_21_reg_5204[9]_i_11_n_0 }));
  FDRE \add_ln222_4_reg_5194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[0]),
        .Q(add_ln222_4_reg_5194[0]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[10]),
        .Q(add_ln222_4_reg_5194[10]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[11]),
        .Q(add_ln222_4_reg_5194[11]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[12]),
        .Q(add_ln222_4_reg_5194[12]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[13]),
        .Q(add_ln222_4_reg_5194[13]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[1]),
        .Q(add_ln222_4_reg_5194[1]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[2]),
        .Q(add_ln222_4_reg_5194[2]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[3]),
        .Q(add_ln222_4_reg_5194[3]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[4]),
        .Q(add_ln222_4_reg_5194[4]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[5]),
        .Q(add_ln222_4_reg_5194[5]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[6]),
        .Q(add_ln222_4_reg_5194[6]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[7]),
        .Q(add_ln222_4_reg_5194[7]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[8]),
        .Q(add_ln222_4_reg_5194[8]),
        .R(1'b0));
  FDRE \add_ln222_4_reg_5194_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_4_fu_3129_p2[9]),
        .Q(add_ln222_4_reg_5194[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[10]_i_3 
       (.I0(\add_ln222_9_reg_5199_reg[10]_i_2_n_2 ),
        .I1(\add_ln222_9_reg_5199_reg[10]_i_6_n_2 ),
        .O(\add_ln222_9_reg_5199[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[10]_i_4 
       (.I0(sext_ln222_5_fu_3165_p1[8]),
        .I1(sext_ln222_4_fu_3149_p1[8]),
        .O(\add_ln222_9_reg_5199[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[10]_i_5 
       (.I0(m76_reg_5159[7]),
        .I1(m76_reg_5159[8]),
        .O(\add_ln222_9_reg_5199[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[10]_i_7 
       (.I0(\m90_reg_4960_reg_n_0_[7] ),
        .I1(\m90_reg_4960_reg_n_0_[8] ),
        .O(\add_ln222_9_reg_5199[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_9_reg_5199[3]_i_10 
       (.I0(\add_ln222_9_reg_5199[3]_i_7_n_0 ),
        .I1(m72_reg_5153[3]),
        .I2(m78_reg_5164[3]),
        .I3(m76_reg_5159[3]),
        .O(\add_ln222_9_reg_5199[3]_i_10_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_9_reg_5199[3]_i_11 
       (.I0(m78_reg_5164[2]),
        .I1(m72_reg_5153[2]),
        .I2(m76_reg_5159[2]),
        .I3(\add_ln222_9_reg_5199[3]_i_8_n_0 ),
        .O(\add_ln222_9_reg_5199[3]_i_11_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_9_reg_5199[3]_i_12 
       (.I0(m78_reg_5164[1]),
        .I1(m72_reg_5153[1]),
        .I2(m76_reg_5159[1]),
        .I3(\add_ln222_9_reg_5199[3]_i_9_n_0 ),
        .O(\add_ln222_9_reg_5199[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_9_reg_5199[3]_i_13 
       (.I0(m78_reg_5164[0]),
        .I1(m72_reg_5153[0]),
        .I2(m76_reg_5159[0]),
        .O(\add_ln222_9_reg_5199[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_9_reg_5199[3]_i_15 
       (.I0(m71_reg_5148[3]),
        .I1(m72_reg_5153[3]),
        .I2(\add_ln222_9_reg_5199[7]_i_18_n_0 ),
        .I3(\m90_reg_4960_reg_n_0_[3] ),
        .O(\add_ln222_9_reg_5199[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_9_reg_5199[3]_i_16 
       (.I0(m71_reg_5148[2]),
        .I1(m72_reg_5153[2]),
        .I2(\add_ln222_9_reg_5199[3]_i_19_n_0 ),
        .I3(\m90_reg_4960_reg_n_0_[2] ),
        .O(\add_ln222_9_reg_5199[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \add_ln222_9_reg_5199[3]_i_17 
       (.I0(m71_reg_5148[1]),
        .I1(m72_reg_5153[1]),
        .I2(m72_reg_5153[0]),
        .I3(m71_reg_5148[0]),
        .I4(\m90_reg_4960_reg_n_0_[1] ),
        .O(\add_ln222_9_reg_5199[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_9_reg_5199[3]_i_18 
       (.I0(m72_reg_5153[0]),
        .I1(m71_reg_5148[0]),
        .I2(\m90_reg_4960_reg_n_0_[0] ),
        .O(\add_ln222_9_reg_5199[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln222_9_reg_5199[3]_i_19 
       (.I0(m72_reg_5153[1]),
        .I1(m71_reg_5148[1]),
        .I2(m71_reg_5148[0]),
        .I3(m72_reg_5153[0]),
        .O(\add_ln222_9_reg_5199[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[3]_i_3 
       (.I0(sext_ln222_5_fu_3165_p1[3]),
        .I1(sext_ln222_4_fu_3149_p1[3]),
        .O(\add_ln222_9_reg_5199[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[3]_i_4 
       (.I0(sext_ln222_5_fu_3165_p1[2]),
        .I1(sext_ln222_4_fu_3149_p1[2]),
        .O(\add_ln222_9_reg_5199[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[3]_i_5 
       (.I0(sext_ln222_5_fu_3165_p1[1]),
        .I1(sext_ln222_4_fu_3149_p1[1]),
        .O(\add_ln222_9_reg_5199[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[3]_i_6 
       (.I0(sext_ln222_5_fu_3165_p1[0]),
        .I1(sext_ln222_4_fu_3149_p1[0]),
        .O(\add_ln222_9_reg_5199[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_9_reg_5199[3]_i_7 
       (.I0(m78_reg_5164[2]),
        .I1(m72_reg_5153[2]),
        .I2(m76_reg_5159[2]),
        .O(\add_ln222_9_reg_5199[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_9_reg_5199[3]_i_8 
       (.I0(m78_reg_5164[1]),
        .I1(m72_reg_5153[1]),
        .I2(m76_reg_5159[1]),
        .O(\add_ln222_9_reg_5199[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln222_9_reg_5199[3]_i_9 
       (.I0(m78_reg_5164[0]),
        .I1(m72_reg_5153[0]),
        .I2(m76_reg_5159[0]),
        .O(\add_ln222_9_reg_5199[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_10 
       (.I0(m76_reg_5159[4]),
        .I1(m76_reg_5159[5]),
        .O(\add_ln222_9_reg_5199[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \add_ln222_9_reg_5199[7]_i_11 
       (.I0(m76_reg_5159[3]),
        .I1(m72_reg_5153[3]),
        .I2(m78_reg_5164[3]),
        .I3(m76_reg_5159[4]),
        .O(\add_ln222_9_reg_5199[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln222_9_reg_5199[7]_i_13 
       (.I0(\m90_reg_4960_reg_n_0_[4] ),
        .O(\add_ln222_9_reg_5199[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_14 
       (.I0(\m90_reg_4960_reg_n_0_[6] ),
        .I1(\m90_reg_4960_reg_n_0_[7] ),
        .O(\add_ln222_9_reg_5199[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_15 
       (.I0(\m90_reg_4960_reg_n_0_[5] ),
        .I1(\m90_reg_4960_reg_n_0_[6] ),
        .O(\add_ln222_9_reg_5199[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_16 
       (.I0(\m90_reg_4960_reg_n_0_[4] ),
        .I1(\m90_reg_4960_reg_n_0_[5] ),
        .O(\add_ln222_9_reg_5199[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h599A)) 
    \add_ln222_9_reg_5199[7]_i_17 
       (.I0(\m90_reg_4960_reg_n_0_[4] ),
        .I1(\add_ln222_9_reg_5199[7]_i_18_n_0 ),
        .I2(m71_reg_5148[3]),
        .I3(m72_reg_5153[3]),
        .O(\add_ln222_9_reg_5199[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \add_ln222_9_reg_5199[7]_i_18 
       (.I0(m72_reg_5153[2]),
        .I1(m71_reg_5148[2]),
        .I2(m72_reg_5153[0]),
        .I3(m71_reg_5148[0]),
        .I4(m71_reg_5148[1]),
        .I5(m72_reg_5153[1]),
        .O(\add_ln222_9_reg_5199[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[7]_i_3 
       (.I0(sext_ln222_5_fu_3165_p1[7]),
        .I1(sext_ln222_4_fu_3149_p1[7]),
        .O(\add_ln222_9_reg_5199[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[7]_i_4 
       (.I0(sext_ln222_5_fu_3165_p1[6]),
        .I1(sext_ln222_4_fu_3149_p1[6]),
        .O(\add_ln222_9_reg_5199[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[7]_i_5 
       (.I0(sext_ln222_5_fu_3165_p1[5]),
        .I1(sext_ln222_4_fu_3149_p1[5]),
        .O(\add_ln222_9_reg_5199[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_9_reg_5199[7]_i_6 
       (.I0(sext_ln222_5_fu_3165_p1[4]),
        .I1(sext_ln222_4_fu_3149_p1[4]),
        .O(\add_ln222_9_reg_5199[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln222_9_reg_5199[7]_i_7 
       (.I0(m78_reg_5164[3]),
        .I1(m72_reg_5153[3]),
        .I2(m76_reg_5159[3]),
        .O(\add_ln222_9_reg_5199[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_8 
       (.I0(m76_reg_5159[6]),
        .I1(m76_reg_5159[7]),
        .O(\add_ln222_9_reg_5199[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_9_reg_5199[7]_i_9 
       (.I0(m76_reg_5159[5]),
        .I1(m76_reg_5159[6]),
        .O(\add_ln222_9_reg_5199[7]_i_9_n_0 ));
  FDRE \add_ln222_9_reg_5199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[0]),
        .Q(add_ln222_9_reg_5199[0]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[10]),
        .Q(add_ln222_9_reg_5199[10]),
        .R(1'b0));
  CARRY4 \add_ln222_9_reg_5199_reg[10]_i_1 
       (.CI(\add_ln222_9_reg_5199_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln222_9_reg_5199_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln222_9_reg_5199_reg[10]_i_1_n_2 ,\add_ln222_9_reg_5199_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln222_9_reg_5199_reg[10]_i_2_n_2 ,sext_ln222_5_fu_3165_p1[8]}),
        .O({\NLW_add_ln222_9_reg_5199_reg[10]_i_1_O_UNCONNECTED [3],add_ln222_9_fu_3169_p2[10:8]}),
        .S({1'b0,1'b1,\add_ln222_9_reg_5199[10]_i_3_n_0 ,\add_ln222_9_reg_5199[10]_i_4_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[10]_i_2 
       (.CI(\add_ln222_9_reg_5199_reg[7]_i_2_n_0 ),
        .CO({\NLW_add_ln222_9_reg_5199_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln222_9_reg_5199_reg[10]_i_2_n_2 ,\NLW_add_ln222_9_reg_5199_reg[10]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m76_reg_5159[7]}),
        .O({\NLW_add_ln222_9_reg_5199_reg[10]_i_2_O_UNCONNECTED [3:1],sext_ln222_5_fu_3165_p1[8]}),
        .S({1'b0,1'b0,1'b1,\add_ln222_9_reg_5199[10]_i_5_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[10]_i_6 
       (.CI(\add_ln222_9_reg_5199_reg[7]_i_12_n_0 ),
        .CO({\NLW_add_ln222_9_reg_5199_reg[10]_i_6_CO_UNCONNECTED [3:2],\add_ln222_9_reg_5199_reg[10]_i_6_n_2 ,\NLW_add_ln222_9_reg_5199_reg[10]_i_6_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m90_reg_4960_reg_n_0_[7] }),
        .O({\NLW_add_ln222_9_reg_5199_reg[10]_i_6_O_UNCONNECTED [3:1],sext_ln222_4_fu_3149_p1[8]}),
        .S({1'b0,1'b0,1'b1,\add_ln222_9_reg_5199[10]_i_7_n_0 }));
  FDRE \add_ln222_9_reg_5199_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[1]),
        .Q(add_ln222_9_reg_5199[1]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[2]),
        .Q(add_ln222_9_reg_5199[2]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[3]),
        .Q(add_ln222_9_reg_5199[3]),
        .R(1'b0));
  CARRY4 \add_ln222_9_reg_5199_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_9_reg_5199_reg[3]_i_1_n_0 ,\add_ln222_9_reg_5199_reg[3]_i_1_n_1 ,\add_ln222_9_reg_5199_reg[3]_i_1_n_2 ,\add_ln222_9_reg_5199_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln222_5_fu_3165_p1[3:0]),
        .O(add_ln222_9_fu_3169_p2[3:0]),
        .S({\add_ln222_9_reg_5199[3]_i_3_n_0 ,\add_ln222_9_reg_5199[3]_i_4_n_0 ,\add_ln222_9_reg_5199[3]_i_5_n_0 ,\add_ln222_9_reg_5199[3]_i_6_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln222_9_reg_5199_reg[3]_i_14_n_0 ,\add_ln222_9_reg_5199_reg[3]_i_14_n_1 ,\add_ln222_9_reg_5199_reg[3]_i_14_n_2 ,\add_ln222_9_reg_5199_reg[3]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\m90_reg_4960_reg_n_0_[3] ,\m90_reg_4960_reg_n_0_[2] ,\m90_reg_4960_reg_n_0_[1] ,\m90_reg_4960_reg_n_0_[0] }),
        .O(sext_ln222_4_fu_3149_p1[3:0]),
        .S({\add_ln222_9_reg_5199[3]_i_15_n_0 ,\add_ln222_9_reg_5199[3]_i_16_n_0 ,\add_ln222_9_reg_5199[3]_i_17_n_0 ,\add_ln222_9_reg_5199[3]_i_18_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln222_9_reg_5199_reg[3]_i_2_n_0 ,\add_ln222_9_reg_5199_reg[3]_i_2_n_1 ,\add_ln222_9_reg_5199_reg[3]_i_2_n_2 ,\add_ln222_9_reg_5199_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln222_9_reg_5199[3]_i_7_n_0 ,\add_ln222_9_reg_5199[3]_i_8_n_0 ,\add_ln222_9_reg_5199[3]_i_9_n_0 ,1'b0}),
        .O(sext_ln222_5_fu_3165_p1[3:0]),
        .S({\add_ln222_9_reg_5199[3]_i_10_n_0 ,\add_ln222_9_reg_5199[3]_i_11_n_0 ,\add_ln222_9_reg_5199[3]_i_12_n_0 ,\add_ln222_9_reg_5199[3]_i_13_n_0 }));
  FDRE \add_ln222_9_reg_5199_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[4]),
        .Q(add_ln222_9_reg_5199[4]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[5]),
        .Q(add_ln222_9_reg_5199[5]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[6]),
        .Q(add_ln222_9_reg_5199[6]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[7]),
        .Q(add_ln222_9_reg_5199[7]),
        .R(1'b0));
  CARRY4 \add_ln222_9_reg_5199_reg[7]_i_1 
       (.CI(\add_ln222_9_reg_5199_reg[3]_i_1_n_0 ),
        .CO({\add_ln222_9_reg_5199_reg[7]_i_1_n_0 ,\add_ln222_9_reg_5199_reg[7]_i_1_n_1 ,\add_ln222_9_reg_5199_reg[7]_i_1_n_2 ,\add_ln222_9_reg_5199_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln222_5_fu_3165_p1[7:4]),
        .O(add_ln222_9_fu_3169_p2[7:4]),
        .S({\add_ln222_9_reg_5199[7]_i_3_n_0 ,\add_ln222_9_reg_5199[7]_i_4_n_0 ,\add_ln222_9_reg_5199[7]_i_5_n_0 ,\add_ln222_9_reg_5199[7]_i_6_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[7]_i_12 
       (.CI(\add_ln222_9_reg_5199_reg[3]_i_14_n_0 ),
        .CO({\add_ln222_9_reg_5199_reg[7]_i_12_n_0 ,\add_ln222_9_reg_5199_reg[7]_i_12_n_1 ,\add_ln222_9_reg_5199_reg[7]_i_12_n_2 ,\add_ln222_9_reg_5199_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m90_reg_4960_reg_n_0_[6] ,\m90_reg_4960_reg_n_0_[5] ,\m90_reg_4960_reg_n_0_[4] ,\add_ln222_9_reg_5199[7]_i_13_n_0 }),
        .O(sext_ln222_4_fu_3149_p1[7:4]),
        .S({\add_ln222_9_reg_5199[7]_i_14_n_0 ,\add_ln222_9_reg_5199[7]_i_15_n_0 ,\add_ln222_9_reg_5199[7]_i_16_n_0 ,\add_ln222_9_reg_5199[7]_i_17_n_0 }));
  CARRY4 \add_ln222_9_reg_5199_reg[7]_i_2 
       (.CI(\add_ln222_9_reg_5199_reg[3]_i_2_n_0 ),
        .CO({\add_ln222_9_reg_5199_reg[7]_i_2_n_0 ,\add_ln222_9_reg_5199_reg[7]_i_2_n_1 ,\add_ln222_9_reg_5199_reg[7]_i_2_n_2 ,\add_ln222_9_reg_5199_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m76_reg_5159[6:4],\add_ln222_9_reg_5199[7]_i_7_n_0 }),
        .O(sext_ln222_5_fu_3165_p1[7:4]),
        .S({\add_ln222_9_reg_5199[7]_i_8_n_0 ,\add_ln222_9_reg_5199[7]_i_9_n_0 ,\add_ln222_9_reg_5199[7]_i_10_n_0 ,\add_ln222_9_reg_5199[7]_i_11_n_0 }));
  FDRE \add_ln222_9_reg_5199_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[8]),
        .Q(add_ln222_9_reg_5199[8]),
        .R(1'b0));
  FDRE \add_ln222_9_reg_5199_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_9_fu_3169_p2[9]),
        .Q(add_ln222_9_reg_5199[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln222_reg_5138[11]_i_2 
       (.I0(m68_reg_5088[7]),
        .O(\add_ln222_reg_5138[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_reg_5138[11]_i_3 
       (.I0(trunc_ln194_reg_5093[10]),
        .I1(trunc_ln194_reg_5093[11]),
        .O(\add_ln222_reg_5138[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_reg_5138[11]_i_4 
       (.I0(trunc_ln194_reg_5093[9]),
        .I1(trunc_ln194_reg_5093[10]),
        .O(\add_ln222_reg_5138[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_reg_5138[11]_i_5 
       (.I0(trunc_ln194_reg_5093[8]),
        .I1(trunc_ln194_reg_5093[9]),
        .O(\add_ln222_reg_5138[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[11]_i_6 
       (.I0(m68_reg_5088[7]),
        .I1(trunc_ln194_reg_5093[8]),
        .O(\add_ln222_reg_5138[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_reg_5138[13]_i_2 
       (.I0(trunc_ln194_reg_5093[12]),
        .I1(trunc_ln194_reg_5093[13]),
        .O(\add_ln222_reg_5138[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_reg_5138[13]_i_3 
       (.I0(trunc_ln194_reg_5093[11]),
        .I1(trunc_ln194_reg_5093[12]),
        .O(\add_ln222_reg_5138[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[3]_i_2 
       (.I0(trunc_ln194_reg_5093[3]),
        .I1(m68_reg_5088[3]),
        .O(\add_ln222_reg_5138[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[3]_i_3 
       (.I0(trunc_ln194_reg_5093[2]),
        .I1(m68_reg_5088[2]),
        .O(\add_ln222_reg_5138[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[3]_i_4 
       (.I0(trunc_ln194_reg_5093[1]),
        .I1(m68_reg_5088[1]),
        .O(\add_ln222_reg_5138[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[3]_i_5 
       (.I0(trunc_ln194_reg_5093[0]),
        .I1(m68_reg_5088[0]),
        .O(\add_ln222_reg_5138[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[7]_i_2 
       (.I0(m68_reg_5088[7]),
        .I1(trunc_ln194_reg_5093[7]),
        .O(\add_ln222_reg_5138[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[7]_i_3 
       (.I0(trunc_ln194_reg_5093[6]),
        .I1(m68_reg_5088[6]),
        .O(\add_ln222_reg_5138[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[7]_i_4 
       (.I0(trunc_ln194_reg_5093[5]),
        .I1(m68_reg_5088[5]),
        .O(\add_ln222_reg_5138[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_5138[7]_i_5 
       (.I0(trunc_ln194_reg_5093[4]),
        .I1(m68_reg_5088[4]),
        .O(\add_ln222_reg_5138[7]_i_5_n_0 ));
  FDRE \add_ln222_reg_5138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[0]),
        .Q(add_ln222_reg_5138[0]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[10]),
        .Q(add_ln222_reg_5138[10]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[11]),
        .Q(add_ln222_reg_5138[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_reg_5138_reg[11]_i_1 
       (.CI(\add_ln222_reg_5138_reg[7]_i_1_n_0 ),
        .CO({\add_ln222_reg_5138_reg[11]_i_1_n_0 ,\add_ln222_reg_5138_reg[11]_i_1_n_1 ,\add_ln222_reg_5138_reg[11]_i_1_n_2 ,\add_ln222_reg_5138_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln194_reg_5093[10:8],\add_ln222_reg_5138[11]_i_2_n_0 }),
        .O(add_ln222_fu_2844_p2[11:8]),
        .S({\add_ln222_reg_5138[11]_i_3_n_0 ,\add_ln222_reg_5138[11]_i_4_n_0 ,\add_ln222_reg_5138[11]_i_5_n_0 ,\add_ln222_reg_5138[11]_i_6_n_0 }));
  FDRE \add_ln222_reg_5138_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[12]),
        .Q(add_ln222_reg_5138[12]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[13]),
        .Q(add_ln222_reg_5138[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_reg_5138_reg[13]_i_1 
       (.CI(\add_ln222_reg_5138_reg[11]_i_1_n_0 ),
        .CO({\NLW_add_ln222_reg_5138_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln222_reg_5138_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln194_reg_5093[11]}),
        .O({\NLW_add_ln222_reg_5138_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln222_fu_2844_p2[13:12]}),
        .S({1'b0,1'b0,\add_ln222_reg_5138[13]_i_2_n_0 ,\add_ln222_reg_5138[13]_i_3_n_0 }));
  FDRE \add_ln222_reg_5138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[1]),
        .Q(add_ln222_reg_5138[1]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[2]),
        .Q(add_ln222_reg_5138[2]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[3]),
        .Q(add_ln222_reg_5138[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_reg_5138_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_reg_5138_reg[3]_i_1_n_0 ,\add_ln222_reg_5138_reg[3]_i_1_n_1 ,\add_ln222_reg_5138_reg[3]_i_1_n_2 ,\add_ln222_reg_5138_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln194_reg_5093[3:0]),
        .O(add_ln222_fu_2844_p2[3:0]),
        .S({\add_ln222_reg_5138[3]_i_2_n_0 ,\add_ln222_reg_5138[3]_i_3_n_0 ,\add_ln222_reg_5138[3]_i_4_n_0 ,\add_ln222_reg_5138[3]_i_5_n_0 }));
  FDRE \add_ln222_reg_5138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[4]),
        .Q(add_ln222_reg_5138[4]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[5]),
        .Q(add_ln222_reg_5138[5]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[6]),
        .Q(add_ln222_reg_5138[6]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[7]),
        .Q(add_ln222_reg_5138[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_reg_5138_reg[7]_i_1 
       (.CI(\add_ln222_reg_5138_reg[3]_i_1_n_0 ),
        .CO({\add_ln222_reg_5138_reg[7]_i_1_n_0 ,\add_ln222_reg_5138_reg[7]_i_1_n_1 ,\add_ln222_reg_5138_reg[7]_i_1_n_2 ,\add_ln222_reg_5138_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m68_reg_5088[7],trunc_ln194_reg_5093[6:4]}),
        .O(add_ln222_fu_2844_p2[7:4]),
        .S({\add_ln222_reg_5138[7]_i_2_n_0 ,\add_ln222_reg_5138[7]_i_3_n_0 ,\add_ln222_reg_5138[7]_i_4_n_0 ,\add_ln222_reg_5138[7]_i_5_n_0 }));
  FDRE \add_ln222_reg_5138_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[8]),
        .Q(add_ln222_reg_5138[8]),
        .R(1'b0));
  FDRE \add_ln222_reg_5138_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln222_fu_2844_p2[9]),
        .Q(add_ln222_reg_5138[9]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[0]),
        .Q(add_ln231_2_reg_5465[0]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[1]),
        .Q(add_ln231_2_reg_5465[1]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[2]),
        .Q(add_ln231_2_reg_5465[2]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[3]),
        .Q(add_ln231_2_reg_5465[3]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[4]),
        .Q(add_ln231_2_reg_5465[4]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[5]),
        .Q(add_ln231_2_reg_5465[5]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[6]),
        .Q(add_ln231_2_reg_5465[6]),
        .R(1'b0));
  FDRE \add_ln231_2_reg_5465_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln231_2_fu_3393_p2[7]),
        .Q(add_ln231_2_reg_5465[7]),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[10]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[11]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[12]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[13]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[14]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[15]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[16]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[17]),
        .Q(p_0_in0_in0),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln225_6_fu_3573_p2[0]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln225_6_fu_3573_p2[1]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[5]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[6]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[7]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[8]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \add_ln231_8_reg_5475_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(add_ln231_8_fu_3628_p2[9]),
        .Q(\add_ln231_8_reg_5475_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_1_reg_5625[10]_i_2 
       (.I0(m106_reg_5600[9]),
        .I1(m106_reg_5600[10]),
        .O(\add_ln252_1_reg_5625[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_1_reg_5625[10]_i_3 
       (.I0(m106_reg_5600[8]),
        .I1(m106_reg_5600[9]),
        .O(\add_ln252_1_reg_5625[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_1_reg_5625[10]_i_4 
       (.I0(m106_reg_5600[7]),
        .I1(m106_reg_5600[8]),
        .O(\add_ln252_1_reg_5625[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[3]_i_2 
       (.I0(m106_reg_5600[3]),
        .I1(m102_reg_5590[3]),
        .O(\add_ln252_1_reg_5625[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[3]_i_3 
       (.I0(m106_reg_5600[2]),
        .I1(m102_reg_5590[2]),
        .O(\add_ln252_1_reg_5625[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[3]_i_4 
       (.I0(m106_reg_5600[1]),
        .I1(m102_reg_5590[1]),
        .O(\add_ln252_1_reg_5625[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[3]_i_5 
       (.I0(m106_reg_5600[0]),
        .I1(m102_reg_5590[0]),
        .O(\add_ln252_1_reg_5625[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln252_1_reg_5625[7]_i_2 
       (.I0(m102_reg_5590[4]),
        .O(\add_ln252_1_reg_5625[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_1_reg_5625[7]_i_3 
       (.I0(m106_reg_5600[6]),
        .I1(m106_reg_5600[7]),
        .O(\add_ln252_1_reg_5625[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_1_reg_5625[7]_i_4 
       (.I0(m106_reg_5600[5]),
        .I1(m106_reg_5600[6]),
        .O(\add_ln252_1_reg_5625[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[7]_i_5 
       (.I0(m102_reg_5590[4]),
        .I1(m106_reg_5600[5]),
        .O(\add_ln252_1_reg_5625[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_1_reg_5625[7]_i_6 
       (.I0(m102_reg_5590[4]),
        .I1(m106_reg_5600[4]),
        .O(\add_ln252_1_reg_5625[7]_i_6_n_0 ));
  FDRE \add_ln252_1_reg_5625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[0]),
        .Q(add_ln252_1_reg_5625[0]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[10]),
        .Q(add_ln252_1_reg_5625[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_1_reg_5625_reg[10]_i_1 
       (.CI(\add_ln252_1_reg_5625_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln252_1_reg_5625_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln252_1_reg_5625_reg[10]_i_1_n_2 ,\add_ln252_1_reg_5625_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m106_reg_5600[8:7]}),
        .O({\NLW_add_ln252_1_reg_5625_reg[10]_i_1_O_UNCONNECTED [3],add_ln252_1_fu_3864_p2[10:8]}),
        .S({1'b0,\add_ln252_1_reg_5625[10]_i_2_n_0 ,\add_ln252_1_reg_5625[10]_i_3_n_0 ,\add_ln252_1_reg_5625[10]_i_4_n_0 }));
  FDRE \add_ln252_1_reg_5625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[1]),
        .Q(add_ln252_1_reg_5625[1]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[2]),
        .Q(add_ln252_1_reg_5625[2]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[3]),
        .Q(add_ln252_1_reg_5625[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_1_reg_5625_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln252_1_reg_5625_reg[3]_i_1_n_0 ,\add_ln252_1_reg_5625_reg[3]_i_1_n_1 ,\add_ln252_1_reg_5625_reg[3]_i_1_n_2 ,\add_ln252_1_reg_5625_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m106_reg_5600[3:0]),
        .O(add_ln252_1_fu_3864_p2[3:0]),
        .S({\add_ln252_1_reg_5625[3]_i_2_n_0 ,\add_ln252_1_reg_5625[3]_i_3_n_0 ,\add_ln252_1_reg_5625[3]_i_4_n_0 ,\add_ln252_1_reg_5625[3]_i_5_n_0 }));
  FDRE \add_ln252_1_reg_5625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[4]),
        .Q(add_ln252_1_reg_5625[4]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[5]),
        .Q(add_ln252_1_reg_5625[5]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[6]),
        .Q(add_ln252_1_reg_5625[6]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[7]),
        .Q(add_ln252_1_reg_5625[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_1_reg_5625_reg[7]_i_1 
       (.CI(\add_ln252_1_reg_5625_reg[3]_i_1_n_0 ),
        .CO({\add_ln252_1_reg_5625_reg[7]_i_1_n_0 ,\add_ln252_1_reg_5625_reg[7]_i_1_n_1 ,\add_ln252_1_reg_5625_reg[7]_i_1_n_2 ,\add_ln252_1_reg_5625_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m106_reg_5600[6:5],\add_ln252_1_reg_5625[7]_i_2_n_0 ,m102_reg_5590[4]}),
        .O(add_ln252_1_fu_3864_p2[7:4]),
        .S({\add_ln252_1_reg_5625[7]_i_3_n_0 ,\add_ln252_1_reg_5625[7]_i_4_n_0 ,\add_ln252_1_reg_5625[7]_i_5_n_0 ,\add_ln252_1_reg_5625[7]_i_6_n_0 }));
  FDRE \add_ln252_1_reg_5625_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[8]),
        .Q(add_ln252_1_reg_5625[8]),
        .R(1'b0));
  FDRE \add_ln252_1_reg_5625_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln252_1_fu_3864_p2[9]),
        .Q(add_ln252_1_reg_5625[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h633339999CCCC666)) 
    \add_ln252_5_reg_5620[3]_i_2 
       (.I0(in_data_0_q0[1]),
        .I1(sext_ln240_reg_5505[3]),
        .I2(sext_ln240_reg_5505[1]),
        .I3(in_data_0_q0[0]),
        .I4(sext_ln240_reg_5505[2]),
        .I5(m101_cast149_reg_5490[3]),
        .O(\add_ln252_5_reg_5620[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \add_ln252_5_reg_5620[3]_i_3 
       (.I0(in_data_0_q0[1]),
        .I1(sext_ln240_reg_5505[2]),
        .I2(sext_ln240_reg_5505[1]),
        .I3(in_data_0_q0[0]),
        .I4(m101_cast149_reg_5490[2]),
        .O(\add_ln252_5_reg_5620[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln252_5_reg_5620[3]_i_4 
       (.I0(in_data_0_q0[0]),
        .I1(sext_ln240_reg_5505[1]),
        .I2(m101_cast149_reg_5490[1]),
        .O(\add_ln252_5_reg_5620[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_5_reg_5620[3]_i_5 
       (.I0(sext_ln240_reg_5505[0]),
        .I1(m101_cast149_reg_5490[0]),
        .O(\add_ln252_5_reg_5620[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \add_ln252_5_reg_5620[7]_i_2 
       (.I0(sext_ln240_reg_5505[5]),
        .I1(sext_ln240_reg_5505[4]),
        .I2(\add_ln252_5_reg_5620[7]_i_7_n_0 ),
        .I3(sext_ln240_reg_5505[2]),
        .I4(in_data_0_q0[1]),
        .I5(sext_ln240_reg_5505[3]),
        .O(sext_ln252_3_fu_3843_p1));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln252_5_reg_5620[7]_i_3 
       (.I0(m101_cast149_reg_5490[4]),
        .O(\add_ln252_5_reg_5620[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFDFFFF)) 
    \add_ln252_5_reg_5620[7]_i_4 
       (.I0(sext_ln240_reg_5505[5]),
        .I1(sext_ln240_reg_5505[4]),
        .I2(\add_ln252_5_reg_5620[7]_i_7_n_0 ),
        .I3(sext_ln240_reg_5505[2]),
        .I4(in_data_0_q0[1]),
        .I5(sext_ln240_reg_5505[3]),
        .O(\add_ln252_5_reg_5620[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_5_reg_5620[7]_i_5 
       (.I0(m101_cast149_reg_5490[4]),
        .I1(sext_ln252_3_fu_3843_p1),
        .O(\add_ln252_5_reg_5620[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A5A69965A5A5A)) 
    \add_ln252_5_reg_5620[7]_i_6 
       (.I0(m101_cast149_reg_5490[4]),
        .I1(sext_ln240_reg_5505[3]),
        .I2(sext_ln240_reg_5505[4]),
        .I3(\add_ln252_5_reg_5620[7]_i_7_n_0 ),
        .I4(sext_ln240_reg_5505[2]),
        .I5(in_data_0_q0[1]),
        .O(\add_ln252_5_reg_5620[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln252_5_reg_5620[7]_i_7 
       (.I0(sext_ln240_reg_5505[1]),
        .I1(in_data_0_q0[0]),
        .O(\add_ln252_5_reg_5620[7]_i_7_n_0 ));
  FDRE \add_ln252_5_reg_5620_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[0]),
        .Q(add_ln252_5_reg_5620[0]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[1]),
        .Q(add_ln252_5_reg_5620[1]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[2]),
        .Q(add_ln252_5_reg_5620[2]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[3]),
        .Q(add_ln252_5_reg_5620[3]),
        .R(1'b0));
  CARRY4 \add_ln252_5_reg_5620_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln252_5_reg_5620_reg[3]_i_1_n_0 ,\add_ln252_5_reg_5620_reg[3]_i_1_n_1 ,\add_ln252_5_reg_5620_reg[3]_i_1_n_2 ,\add_ln252_5_reg_5620_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m101_cast149_reg_5490[3:1],sext_ln240_reg_5505[0]}),
        .O(add_ln252_5_fu_3847_p2[3:0]),
        .S({\add_ln252_5_reg_5620[3]_i_2_n_0 ,\add_ln252_5_reg_5620[3]_i_3_n_0 ,\add_ln252_5_reg_5620[3]_i_4_n_0 ,\add_ln252_5_reg_5620[3]_i_5_n_0 }));
  FDRE \add_ln252_5_reg_5620_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[4]),
        .Q(add_ln252_5_reg_5620[4]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[5]),
        .Q(add_ln252_5_reg_5620[5]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[6]),
        .Q(add_ln252_5_reg_5620[6]),
        .R(1'b0));
  FDRE \add_ln252_5_reg_5620_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln252_5_fu_3847_p2[7]),
        .Q(add_ln252_5_reg_5620[7]),
        .R(1'b0));
  CARRY4 \add_ln252_5_reg_5620_reg[7]_i_1 
       (.CI(\add_ln252_5_reg_5620_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln252_5_reg_5620_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln252_5_reg_5620_reg[7]_i_1_n_1 ,\add_ln252_5_reg_5620_reg[7]_i_1_n_2 ,\add_ln252_5_reg_5620_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln252_3_fu_3843_p1,\add_ln252_5_reg_5620[7]_i_3_n_0 ,m101_cast149_reg_5490[4]}),
        .O(add_ln252_5_fu_3847_p2[7:4]),
        .S({1'b1,\add_ln252_5_reg_5620[7]_i_4_n_0 ,\add_ln252_5_reg_5620[7]_i_5_n_0 ,\add_ln252_5_reg_5620[7]_i_6_n_0 }));
  FDRE \add_ln252_7_reg_5630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[0]),
        .Q(add_ln252_7_reg_5630[0]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[10]),
        .Q(add_ln252_7_reg_5630[10]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[11]),
        .Q(add_ln252_7_reg_5630[11]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[12]),
        .Q(add_ln252_7_reg_5630[12]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[13]),
        .Q(add_ln252_7_reg_5630[13]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[14]),
        .Q(add_ln252_7_reg_5630[14]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[15]),
        .Q(add_ln252_7_reg_5630[15]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[16]),
        .Q(add_ln252_7_reg_5630[16]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[1]),
        .Q(add_ln252_7_reg_5630[1]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[2]),
        .Q(add_ln252_7_reg_5630[2]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[3]),
        .Q(add_ln252_7_reg_5630[3]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[4]),
        .Q(add_ln252_7_reg_5630[4]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[5]),
        .Q(add_ln252_7_reg_5630[5]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[6]),
        .Q(add_ln252_7_reg_5630[6]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[7]),
        .Q(add_ln252_7_reg_5630[7]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[8]),
        .Q(add_ln252_7_reg_5630[8]),
        .R(1'b0));
  FDRE \add_ln252_7_reg_5630_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(add_ln252_7_fu_3893_p2[9]),
        .Q(add_ln252_7_reg_5630[9]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[0]),
        .Q(add_ln263_3_reg_5694[0]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[1]),
        .Q(add_ln263_3_reg_5694[1]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[2]),
        .Q(add_ln263_3_reg_5694[2]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[3]),
        .Q(add_ln263_3_reg_5694[3]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[4]),
        .Q(add_ln263_3_reg_5694[4]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[5]),
        .Q(add_ln263_3_reg_5694[5]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[6]),
        .Q(add_ln263_3_reg_5694[6]),
        .R(1'b0));
  FDRE \add_ln263_3_reg_5694_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln263_3_fu_3987_p2[7]),
        .Q(add_ln263_3_reg_5694[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[10]_i_10 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[5] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[6] ),
        .O(\add_ln263_4_reg_5704[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[10]_i_11 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[4] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[5] ),
        .O(\add_ln263_4_reg_5704[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[10]_i_12 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[3] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[4] ),
        .O(\add_ln263_4_reg_5704[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \add_ln263_4_reg_5704[10]_i_2 
       (.I0(sext_ln259_1_fu_4001_p1[8]),
        .I1(m115_reg_5684[8]),
        .I2(sext_ln259_1_fu_4001_p1[7]),
        .I3(m115_reg_5684[7]),
        .O(\add_ln263_4_reg_5704[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \add_ln263_4_reg_5704[10]_i_3 
       (.I0(sext_ln259_1_fu_4001_p1[7]),
        .I1(m115_reg_5684[7]),
        .I2(add_ln263_3_reg_5694[7]),
        .O(\add_ln263_4_reg_5704[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \add_ln263_4_reg_5704[10]_i_4 
       (.I0(m115_reg_5684[7]),
        .I1(sext_ln259_1_fu_4001_p1[7]),
        .I2(m115_reg_5684[8]),
        .I3(sext_ln259_1_fu_4001_p1[8]),
        .I4(m115_reg_5684[9]),
        .O(\add_ln263_4_reg_5704[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \add_ln263_4_reg_5704[10]_i_5 
       (.I0(add_ln263_3_reg_5694[7]),
        .I1(m115_reg_5684[8]),
        .I2(sext_ln259_1_fu_4001_p1[8]),
        .I3(m115_reg_5684[7]),
        .I4(sext_ln259_1_fu_4001_p1[7]),
        .O(\add_ln263_4_reg_5704[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[10]_i_8 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[7] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[8] ),
        .O(\add_ln263_4_reg_5704[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[10]_i_9 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[6] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[7] ),
        .O(\add_ln263_4_reg_5704[10]_i_9_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[3]_i_2 
       (.I0(sext_ln259_1_fu_4001_p1[2]),
        .I1(m115_reg_5684[2]),
        .I2(add_ln263_3_reg_5694[2]),
        .O(\add_ln263_4_reg_5704[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[3]_i_3 
       (.I0(sext_ln259_1_fu_4001_p1[1]),
        .I1(m115_reg_5684[1]),
        .I2(add_ln263_3_reg_5694[1]),
        .O(\add_ln263_4_reg_5704[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[3]_i_4 
       (.I0(sext_ln259_1_fu_4001_p1[0]),
        .I1(m115_reg_5684[0]),
        .I2(add_ln263_3_reg_5694[0]),
        .O(\add_ln263_4_reg_5704[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[3]_i_5 
       (.I0(sext_ln259_1_fu_4001_p1[3]),
        .I1(m115_reg_5684[3]),
        .I2(add_ln263_3_reg_5694[3]),
        .I3(\add_ln263_4_reg_5704[3]_i_2_n_0 ),
        .O(\add_ln263_4_reg_5704[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[3]_i_6 
       (.I0(sext_ln259_1_fu_4001_p1[2]),
        .I1(m115_reg_5684[2]),
        .I2(add_ln263_3_reg_5694[2]),
        .I3(\add_ln263_4_reg_5704[3]_i_3_n_0 ),
        .O(\add_ln263_4_reg_5704[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[3]_i_7 
       (.I0(sext_ln259_1_fu_4001_p1[1]),
        .I1(m115_reg_5684[1]),
        .I2(add_ln263_3_reg_5694[1]),
        .I3(\add_ln263_4_reg_5704[3]_i_4_n_0 ),
        .O(\add_ln263_4_reg_5704[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln263_4_reg_5704[3]_i_8 
       (.I0(sext_ln259_1_fu_4001_p1[0]),
        .I1(m115_reg_5684[0]),
        .I2(add_ln263_3_reg_5694[0]),
        .O(\add_ln263_4_reg_5704[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln263_4_reg_5704[7]_i_11 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[2] ),
        .O(\add_ln263_4_reg_5704[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln263_4_reg_5704[7]_i_12 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[2] ),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[3] ),
        .O(\add_ln263_4_reg_5704[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_4_reg_5704[7]_i_13 
       (.I0(\add_i6572_phi_fu_282_reg_n_0_[2] ),
        .I1(in_data_10_load_12_reg_5679[2]),
        .O(\add_ln263_4_reg_5704[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_4_reg_5704[7]_i_14 
       (.I0(in_data_10_load_12_reg_5679[1]),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[1] ),
        .O(\add_ln263_4_reg_5704[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_4_reg_5704[7]_i_15 
       (.I0(in_data_10_load_12_reg_5679[0]),
        .I1(\add_i6572_phi_fu_282_reg_n_0_[0] ),
        .O(\add_ln263_4_reg_5704[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln263_4_reg_5704[7]_i_2 
       (.I0(add_ln263_3_reg_5694[7]),
        .I1(m115_reg_5684[7]),
        .I2(sext_ln259_1_fu_4001_p1[7]),
        .O(\add_ln263_4_reg_5704[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[7]_i_3 
       (.I0(sext_ln259_1_fu_4001_p1[5]),
        .I1(m115_reg_5684[5]),
        .I2(add_ln263_3_reg_5694[5]),
        .O(\add_ln263_4_reg_5704[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[7]_i_4 
       (.I0(sext_ln259_1_fu_4001_p1[4]),
        .I1(m115_reg_5684[4]),
        .I2(add_ln263_3_reg_5694[4]),
        .O(\add_ln263_4_reg_5704[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln263_4_reg_5704[7]_i_5 
       (.I0(sext_ln259_1_fu_4001_p1[3]),
        .I1(m115_reg_5684[3]),
        .I2(add_ln263_3_reg_5694[3]),
        .O(\add_ln263_4_reg_5704[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln263_4_reg_5704[7]_i_6 
       (.I0(add_ln263_3_reg_5694[7]),
        .I1(m115_reg_5684[7]),
        .I2(sext_ln259_1_fu_4001_p1[7]),
        .I3(add_ln263_3_reg_5694[6]),
        .I4(m115_reg_5684[6]),
        .I5(sext_ln259_1_fu_4001_p1[6]),
        .O(\add_ln263_4_reg_5704[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[7]_i_7 
       (.I0(\add_ln263_4_reg_5704[7]_i_3_n_0 ),
        .I1(m115_reg_5684[6]),
        .I2(sext_ln259_1_fu_4001_p1[6]),
        .I3(add_ln263_3_reg_5694[6]),
        .O(\add_ln263_4_reg_5704[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[7]_i_8 
       (.I0(sext_ln259_1_fu_4001_p1[5]),
        .I1(m115_reg_5684[5]),
        .I2(add_ln263_3_reg_5694[5]),
        .I3(\add_ln263_4_reg_5704[7]_i_4_n_0 ),
        .O(\add_ln263_4_reg_5704[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln263_4_reg_5704[7]_i_9 
       (.I0(sext_ln259_1_fu_4001_p1[4]),
        .I1(m115_reg_5684[4]),
        .I2(add_ln263_3_reg_5694[4]),
        .I3(\add_ln263_4_reg_5704[7]_i_5_n_0 ),
        .O(\add_ln263_4_reg_5704[7]_i_9_n_0 ));
  FDRE \add_ln263_4_reg_5704_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[0]),
        .Q(add_ln263_4_reg_5704[0]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[10]),
        .Q(add_ln263_4_reg_5704[10]),
        .R(1'b0));
  CARRY4 \add_ln263_4_reg_5704_reg[10]_i_1 
       (.CI(\add_ln263_4_reg_5704_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln263_4_reg_5704_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln263_4_reg_5704_reg[10]_i_1_n_2 ,\add_ln263_4_reg_5704_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln263_4_reg_5704[10]_i_2_n_0 ,\add_ln263_4_reg_5704[10]_i_3_n_0 }),
        .O({\NLW_add_ln263_4_reg_5704_reg[10]_i_1_O_UNCONNECTED [3],add_ln263_4_fu_4021_p2[10:8]}),
        .S({1'b0,1'b1,\add_ln263_4_reg_5704[10]_i_4_n_0 ,\add_ln263_4_reg_5704[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln263_4_reg_5704_reg[10]_i_6 
       (.CI(\add_ln263_4_reg_5704_reg[10]_i_7_n_0 ),
        .CO(\NLW_add_ln263_4_reg_5704_reg[10]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln263_4_reg_5704_reg[10]_i_6_O_UNCONNECTED [3:1],sext_ln259_1_fu_4001_p1[8]}),
        .S({1'b0,1'b0,1'b0,\add_ln263_4_reg_5704[10]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln263_4_reg_5704_reg[10]_i_7 
       (.CI(\add_ln263_4_reg_5704_reg[7]_i_10_n_0 ),
        .CO({\add_ln263_4_reg_5704_reg[10]_i_7_n_0 ,\add_ln263_4_reg_5704_reg[10]_i_7_n_1 ,\add_ln263_4_reg_5704_reg[10]_i_7_n_2 ,\add_ln263_4_reg_5704_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_i6572_phi_fu_282_reg_n_0_[6] ,\add_i6572_phi_fu_282_reg_n_0_[5] ,\add_i6572_phi_fu_282_reg_n_0_[4] ,\add_i6572_phi_fu_282_reg_n_0_[3] }),
        .O(sext_ln259_1_fu_4001_p1[7:4]),
        .S({\add_ln263_4_reg_5704[10]_i_9_n_0 ,\add_ln263_4_reg_5704[10]_i_10_n_0 ,\add_ln263_4_reg_5704[10]_i_11_n_0 ,\add_ln263_4_reg_5704[10]_i_12_n_0 }));
  FDRE \add_ln263_4_reg_5704_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[1]),
        .Q(add_ln263_4_reg_5704[1]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[2]),
        .Q(add_ln263_4_reg_5704[2]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[3]),
        .Q(add_ln263_4_reg_5704[3]),
        .R(1'b0));
  CARRY4 \add_ln263_4_reg_5704_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln263_4_reg_5704_reg[3]_i_1_n_0 ,\add_ln263_4_reg_5704_reg[3]_i_1_n_1 ,\add_ln263_4_reg_5704_reg[3]_i_1_n_2 ,\add_ln263_4_reg_5704_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln263_4_reg_5704[3]_i_2_n_0 ,\add_ln263_4_reg_5704[3]_i_3_n_0 ,\add_ln263_4_reg_5704[3]_i_4_n_0 ,1'b0}),
        .O(add_ln263_4_fu_4021_p2[3:0]),
        .S({\add_ln263_4_reg_5704[3]_i_5_n_0 ,\add_ln263_4_reg_5704[3]_i_6_n_0 ,\add_ln263_4_reg_5704[3]_i_7_n_0 ,\add_ln263_4_reg_5704[3]_i_8_n_0 }));
  FDRE \add_ln263_4_reg_5704_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[4]),
        .Q(add_ln263_4_reg_5704[4]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[5]),
        .Q(add_ln263_4_reg_5704[5]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[6]),
        .Q(add_ln263_4_reg_5704[6]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[7]),
        .Q(add_ln263_4_reg_5704[7]),
        .R(1'b0));
  CARRY4 \add_ln263_4_reg_5704_reg[7]_i_1 
       (.CI(\add_ln263_4_reg_5704_reg[3]_i_1_n_0 ),
        .CO({\add_ln263_4_reg_5704_reg[7]_i_1_n_0 ,\add_ln263_4_reg_5704_reg[7]_i_1_n_1 ,\add_ln263_4_reg_5704_reg[7]_i_1_n_2 ,\add_ln263_4_reg_5704_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln263_4_reg_5704[7]_i_2_n_0 ,\add_ln263_4_reg_5704[7]_i_3_n_0 ,\add_ln263_4_reg_5704[7]_i_4_n_0 ,\add_ln263_4_reg_5704[7]_i_5_n_0 }),
        .O(add_ln263_4_fu_4021_p2[7:4]),
        .S({\add_ln263_4_reg_5704[7]_i_6_n_0 ,\add_ln263_4_reg_5704[7]_i_7_n_0 ,\add_ln263_4_reg_5704[7]_i_8_n_0 ,\add_ln263_4_reg_5704[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln263_4_reg_5704_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln263_4_reg_5704_reg[7]_i_10_n_0 ,\add_ln263_4_reg_5704_reg[7]_i_10_n_1 ,\add_ln263_4_reg_5704_reg[7]_i_10_n_2 ,\add_ln263_4_reg_5704_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_i6572_phi_fu_282_reg_n_0_[2] ,\add_ln263_4_reg_5704[7]_i_11_n_0 ,in_data_10_load_12_reg_5679[1:0]}),
        .O(sext_ln259_1_fu_4001_p1[3:0]),
        .S({\add_ln263_4_reg_5704[7]_i_12_n_0 ,\add_ln263_4_reg_5704[7]_i_13_n_0 ,\add_ln263_4_reg_5704[7]_i_14_n_0 ,\add_ln263_4_reg_5704[7]_i_15_n_0 }));
  FDRE \add_ln263_4_reg_5704_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[8]),
        .Q(add_ln263_4_reg_5704[8]),
        .R(1'b0));
  FDRE \add_ln263_4_reg_5704_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln263_4_fu_4021_p2[9]),
        .Q(add_ln263_4_reg_5704[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEE2EEEE)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'hFE00FF00)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .I1(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I2(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state16),
        .I4(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(i_n2_0_fu_318[2]),
        .I1(i_n2_0_fu_318[3]),
        .I2(i_n2_0_fu_318[0]),
        .I3(i_n2_0_fu_318[1]),
        .I4(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I2(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I3(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state22),
        .I5(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'hFFFFFCFFAAAAAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\ap_CS_fsm[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFE00FF00)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I1(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I2(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state22),
        .I4(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(\reg_1155[7]_i_1_n_0 ),
        .I3(ap_NS_fsm[5]),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state46),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state38),
        .I4(in_data_8_ce0_INST_0_i_1_n_0),
        .I5(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state26),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_CS_fsm_state24),
        .I2(ap_NS_fsm112_out),
        .I3(ap_NS_fsm[29]),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_8_n_0 ),
        .I1(ap_CS_fsm_state12),
        .I2(ap_done),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state52),
        .I5(\ap_CS_fsm[1]_i_9_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state51),
        .I2(\ap_CS_fsm_reg_n_0_[39] ),
        .I3(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[32] ),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state44),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_state17),
        .I1(\ap_CS_fsm_reg_n_0_[38] ),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state23),
        .I4(\ap_CS_fsm[1]_i_10_n_0 ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[21]_i_2_n_0 ),
        .O(ap_NS_fsm[21]));
  LUT6 #(
    .INIT(64'hDDD0DDDDDDDDDDDD)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_enable_reg_pp1_iter1),
        .O(\ap_CS_fsm[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008CCCC00080008)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(ap_enable_reg_pp1_iter5),
        .O(ap_NS_fsm[22]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state39),
        .O(ap_NS_fsm[29]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(i_s2_0_fu_390_reg[2]),
        .I2(i_s2_0_fu_390_reg[3]),
        .I3(i_s2_0_fu_390_reg[0]),
        .I4(i_s2_0_fu_390_reg[1]),
        .O(ap_NS_fsm[30]));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(i_s2_0_fu_390_reg[1]),
        .I2(i_s2_0_fu_390_reg[0]),
        .I3(i_s2_0_fu_390_reg[3]),
        .I4(i_s2_0_fu_390_reg[2]),
        .I5(ap_CS_fsm_state40),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(i_s1_0_fu_314_reg[2]),
        .I1(i_s1_0_fu_314_reg[3]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[0]),
        .I4(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(i_s1_0_fu_314_reg[2]),
        .I1(i_s1_0_fu_314_reg[3]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[0]),
        .I4(ap_CS_fsm_state11),
        .I5(ap_NS_fsm17_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1_n_0 ),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[16]_i_1_n_0 ),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(\^in_data_8_address1 [0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^in_data_8_address1 [0]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_done),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1_n_0 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1_n_0 ),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00007770)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(icmp_ln113_fu_1211_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00007770)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(icmp_ln188_fu_2743_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_NS_fsm16_out),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  FDRE \conv25_i4067_cast_reg_4945_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[0]),
        .Q(conv25_i4067_cast_reg_4945[0]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[1]),
        .Q(conv25_i4067_cast_reg_4945[1]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[2]),
        .Q(conv25_i4067_cast_reg_4945[2]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[3]),
        .Q(conv25_i4067_cast_reg_4945[3]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[4]),
        .Q(conv25_i4067_cast_reg_4945[4]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[5]),
        .Q(conv25_i4067_cast_reg_4945[5]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[6]),
        .Q(conv25_i4067_cast_reg_4945[6]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[7]),
        .Q(conv25_i4067_cast_reg_4945[7]),
        .R(1'b0));
  FDRE \conv25_i4067_cast_reg_4945_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i5493_phi_fu_250[8]),
        .Q(conv25_i4067_cast_reg_4945[8]),
        .R(1'b0));
  FDRE \conv_i3929_cast_reg_4806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_i6356_phi_fu_278[0]),
        .Q(conv_i3929_cast_reg_4806[0]),
        .R(1'b0));
  FDRE \conv_i3929_cast_reg_4806_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_i6356_phi_fu_278[1]),
        .Q(conv_i3929_cast_reg_4806[1]),
        .R(1'b0));
  FDRE \conv_i3929_cast_reg_4806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_i6356_phi_fu_278[2]),
        .Q(conv_i3929_cast_reg_4806[2]),
        .R(1'b0));
  FDRE \conv_i3929_cast_reg_4806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_i6356_phi_fu_278[3]),
        .Q(conv_i3929_cast_reg_4806[3]),
        .R(1'b0));
  FDRE \conv_i3929_cast_reg_4806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_i6356_phi_fu_278[4]),
        .Q(conv_i3929_cast_reg_4806[4]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[0]),
        .Q(conv_i4714_cast_reg_4663[0]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[1]),
        .Q(conv_i4714_cast_reg_4663[1]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[2]),
        .Q(conv_i4714_cast_reg_4663[2]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[3]),
        .Q(conv_i4714_cast_reg_4663[3]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[4]),
        .Q(conv_i4714_cast_reg_4663[4]),
        .R(1'b0));
  FDRE \conv_i4714_cast_reg_4663_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_i6668_phi_fu_238[5]),
        .Q(conv_i4714_cast_reg_4663[5]),
        .R(1'b0));
  FDRE \conv_i4979_cast_reg_4592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i6668_phi_fu_238[0]),
        .Q(conv_i4979_cast_reg_4592[0]),
        .R(1'b0));
  FDRE \conv_i4979_cast_reg_4592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i6668_phi_fu_238[1]),
        .Q(conv_i4979_cast_reg_4592[1]),
        .R(1'b0));
  FDRE \conv_i4979_cast_reg_4592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i6668_phi_fu_238[2]),
        .Q(conv_i4979_cast_reg_4592[2]),
        .R(1'b0));
  FDRE \conv_i4979_cast_reg_4592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i6668_phi_fu_238[3]),
        .Q(conv_i4979_cast_reg_4592[3]),
        .R(1'b0));
  FDRE \conv_i6325_phi_cast_reg_4801_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(phi_ln119_fu_286[0]),
        .Q(conv_i6325_phi_cast_reg_4801[0]),
        .R(1'b0));
  FDRE \conv_i6325_phi_cast_reg_4801_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(phi_ln119_fu_286[1]),
        .Q(conv_i6325_phi_cast_reg_4801[1]),
        .R(1'b0));
  FDRE \conv_i6325_phi_cast_reg_4801_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(phi_ln119_fu_286[2]),
        .Q(conv_i6325_phi_cast_reg_4801[2]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[0]),
        .Q(empty_47_reg_4583[0]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[1]),
        .Q(empty_47_reg_4583[1]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[2]),
        .Q(empty_47_reg_4583[2]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[3]),
        .Q(empty_47_reg_4583[3]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[4]),
        .Q(empty_47_reg_4583[4]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[5]),
        .Q(empty_47_reg_4583[5]),
        .R(1'b0));
  FDRE \empty_47_reg_4583_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_i5493_phi_fu_250[6]),
        .Q(empty_47_reg_4583[6]),
        .R(1'b0));
  FDRE \empty_49_reg_4668_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(empty_54_fu_2316_p1[0]),
        .Q(empty_49_reg_4668[0]),
        .R(1'b0));
  FDRE \empty_49_reg_4668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(empty_54_fu_2316_p1[1]),
        .Q(empty_49_reg_4668[1]),
        .R(1'b0));
  FDRE \empty_49_reg_4668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(empty_54_fu_2316_p1[2]),
        .Q(empty_49_reg_4668[2]),
        .R(1'b0));
  FDRE \empty_49_reg_4668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(empty_54_fu_2316_p1[3]),
        .Q(empty_49_reg_4668[3]),
        .R(1'b0));
  FDRE \empty_55_reg_4906_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_scalar_load_2_reg_4346[0]),
        .Q(empty_55_reg_4906[0]),
        .R(1'b0));
  FDRE \empty_55_reg_4906_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_scalar_load_2_reg_4346[1]),
        .Q(empty_55_reg_4906[1]),
        .R(1'b0));
  FDRE \empty_55_reg_4906_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_scalar_load_2_reg_4346[2]),
        .Q(empty_55_reg_4906[2]),
        .R(1'b0));
  FDRE \empty_55_reg_4906_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_scalar_load_2_reg_4346[3]),
        .Q(empty_55_reg_4906[3]),
        .R(1'b0));
  FDRE \empty_55_reg_4906_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_scalar_load_2_reg_4346[4]),
        .Q(empty_55_reg_4906[4]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[0] ),
        .Q(empty_57_reg_4925[0]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[1] ),
        .Q(empty_57_reg_4925[1]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[2] ),
        .Q(empty_57_reg_4925[2]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[3] ),
        .Q(empty_57_reg_4925[3]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[4] ),
        .Q(empty_57_reg_4925[4]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[5] ),
        .Q(empty_57_reg_4925[5]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[6] ),
        .Q(empty_57_reg_4925[6]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[7] ),
        .Q(empty_57_reg_4925[7]),
        .R(1'b0));
  FDRE \empty_57_reg_4925_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[8] ),
        .Q(empty_57_reg_4925[8]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[0]),
        .Q(empty_58_reg_4930[0]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[1]),
        .Q(empty_58_reg_4930[1]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[2]),
        .Q(empty_58_reg_4930[2]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[3]),
        .Q(empty_58_reg_4930[3]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[4]),
        .Q(empty_58_reg_4930[4]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(empty_54_fu_2316_p1[5]),
        .Q(empty_58_reg_4930[5]),
        .R(1'b0));
  FDRE \empty_58_reg_4930_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\in_scalar_load_1_reg_4320_reg_n_0_[6] ),
        .Q(empty_58_reg_4930[6]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[0] ),
        .Q(empty_61_reg_5390[0]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[1] ),
        .Q(empty_61_reg_5390[1]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[2] ),
        .Q(empty_61_reg_5390[2]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[3] ),
        .Q(empty_61_reg_5390[3]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[4] ),
        .Q(empty_61_reg_5390[4]),
        .R(1'b0));
  FDRE \empty_61_reg_5390_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\m90_reg_4960_reg_n_0_[5] ),
        .Q(empty_61_reg_5390[5]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[0]),
        .Q(empty_reg_4315[0]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[1]),
        .Q(empty_reg_4315[1]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[2]),
        .Q(empty_reg_4315[2]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[3]),
        .Q(empty_reg_4315[3]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[4]),
        .Q(empty_reg_4315[4]),
        .R(1'b0));
  FDRE \empty_reg_4315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q1[5]),
        .Q(empty_reg_4315[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_case_9_Pipeline_L_s4_1 grp_case_9_Pipeline_L_s4_1_fu_1108
       (.D(ap_NS_fsm[42:41]),
        .E(in_data_4_load_2_reg_50830),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state46,ap_CS_fsm_state40,\^in_data_8_address1 [0],ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state22,ap_CS_fsm_state11}),
        .\add_ln269_reg_281_reg[4]_i_2_0 (mul_i1148_phi_fu_386),
        .\ap_CS_fsm_reg[41] (i_s3_0_fu_402_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_rst(ap_rst),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg(grp_case_9_Pipeline_L_s4_1_fu_1108_n_12),
        .\i_n4_1_fu_378_reg[3] (grp_case_9_Pipeline_L_s4_1_fu_1108_n_10),
        .in_data_14_address0(in_data_14_address0),
        .\in_data_14_address0[3] (zext_ln189_reg_5058_reg),
        .\in_data_14_address0[3]_INST_0_i_1 (zext_ln114_reg_4361_reg),
        .in_data_14_q0(in_data_14_q0),
        .in_data_4_address0(in_data_4_address0),
        .\in_data_4_address0[3] (i_s2_0_fu_390_reg),
        .\in_data_4_address0[3]_0 ({\i_n3_1_reg_1097_reg_n_0_[3] ,\i_n3_1_reg_1097_reg_n_0_[2] ,\i_n3_1_reg_1097_reg_n_0_[1] ,\i_n3_1_reg_1097_reg_n_0_[0] }),
        .\in_data_4_address0[3]_1 (i_s1_0_fu_314_reg),
        .in_data_4_q0(in_data_4_q0),
        .m16_19_out({out_data_3,out_data_2,out_data_1,out_data_0}),
        .\m16_fu_66_reg[15]_i_11_0 (phi_ln130_fu_258),
        .\m16_fu_66_reg[31]_0 (m16_17_load_1_reg_5663),
        .\sext_ln22_3_cast_reg_257_reg[4]_0 ({\m_reg_5674_reg_n_0_[4] ,\m_reg_5674_reg_n_0_[3] ,\m_reg_5674_reg_n_0_[2] ,\m_reg_5674_reg_n_0_[1] }),
        .\zext_ln189_reg_5058_reg[3] (i_n4_1_fu_378));
  FDRE #(
    .INIT(1'b0)) 
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_case_9_Pipeline_L_s4_1_fu_1108_n_12),
        .Q(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_n1_1_fu_294[0]_i_1 
       (.I0(i_n1_1_fu_294[0]),
        .O(add_ln114_fu_1248_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_n1_1_fu_294[1]_i_1 
       (.I0(i_n1_1_fu_294[0]),
        .I1(i_n1_1_fu_294[1]),
        .O(add_ln114_fu_1248_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_n1_1_fu_294[2]_i_1 
       (.I0(i_n1_1_fu_294[2]),
        .I1(i_n1_1_fu_294[1]),
        .I2(i_n1_1_fu_294[0]),
        .O(add_ln114_fu_1248_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_n1_1_fu_294[3]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm112_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_n1_1_fu_294[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln113_fu_1211_p2),
        .O(i_n1_1_fu_2940));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AA8)) 
    \i_n1_1_fu_294[3]_i_3 
       (.I0(i_n1_1_fu_294[3]),
        .I1(i_n1_1_fu_294[0]),
        .I2(i_n1_1_fu_294[1]),
        .I3(i_n1_1_fu_294[2]),
        .O(add_ln114_fu_1248_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_n1_1_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln114_fu_1248_p2[0]),
        .Q(i_n1_1_fu_294[0]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n1_1_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln114_fu_1248_p2[1]),
        .Q(i_n1_1_fu_294[1]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n1_1_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln114_fu_1248_p2[2]),
        .Q(i_n1_1_fu_294[2]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n1_1_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln114_fu_1248_p2[3]),
        .Q(i_n1_1_fu_294[3]),
        .R(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_n2_0_2_reg_4696[0]_i_1 
       (.I0(i_n2_0_fu_318[0]),
        .O(i_n2_0_2_fu_2054_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_n2_0_2_reg_4696[1]_i_1 
       (.I0(i_n2_0_fu_318[0]),
        .I1(i_n2_0_fu_318[1]),
        .O(i_n2_0_2_fu_2054_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_n2_0_2_reg_4696[2]_i_1 
       (.I0(i_n2_0_fu_318[2]),
        .I1(i_n2_0_fu_318[1]),
        .I2(i_n2_0_fu_318[0]),
        .O(i_n2_0_2_fu_2054_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_n2_0_2_reg_4696[3]_i_1 
       (.I0(i_n2_0_fu_318[3]),
        .I1(i_n2_0_fu_318[0]),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[2]),
        .O(i_n2_0_2_fu_2054_p2[3]));
  FDRE \i_n2_0_2_reg_4696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_n2_0_2_fu_2054_p2[0]),
        .Q(i_n2_0_2_reg_4696[0]),
        .R(1'b0));
  FDRE \i_n2_0_2_reg_4696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_n2_0_2_fu_2054_p2[1]),
        .Q(i_n2_0_2_reg_4696[1]),
        .R(1'b0));
  FDRE \i_n2_0_2_reg_4696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_n2_0_2_fu_2054_p2[2]),
        .Q(i_n2_0_2_reg_4696[2]),
        .R(1'b0));
  FDRE \i_n2_0_2_reg_4696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_n2_0_2_fu_2054_p2[3]),
        .Q(i_n2_0_2_reg_4696[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_n2_0_fu_318[3]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(i_s1_0_fu_314_reg[2]),
        .I2(i_s1_0_fu_314_reg[3]),
        .I3(i_s1_0_fu_314_reg[1]),
        .I4(i_s1_0_fu_314_reg[0]),
        .O(ap_NS_fsm19_out));
  LUT5 #(
    .INIT(32'h00000008)) 
    \i_n2_0_fu_318[3]_i_2 
       (.I0(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .I1(ap_CS_fsm_state16),
        .I2(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I3(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I4(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .O(ap_NS_fsm17_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n2_0_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(i_n2_0_2_reg_4696[0]),
        .Q(i_n2_0_fu_318[0]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n2_0_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(i_n2_0_2_reg_4696[1]),
        .Q(i_n2_0_fu_318[1]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n2_0_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(i_n2_0_2_reg_4696[2]),
        .Q(i_n2_0_fu_318[2]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n2_0_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(i_n2_0_2_reg_4696[3]),
        .Q(i_n2_0_fu_318[3]),
        .R(ap_NS_fsm19_out));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \i_n2_1_reg_1086[3]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[2]),
        .I3(i_n2_0_fu_318[3]),
        .I4(i_n2_0_fu_318[0]),
        .I5(i_n2_0_fu_318[1]),
        .O(i_n2_1_reg_1086));
  FDRE \i_n2_1_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln159_reg_4747[0]),
        .Q(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .R(i_n2_1_reg_1086));
  FDRE \i_n2_1_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln159_reg_4747[1]),
        .Q(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .R(i_n2_1_reg_1086));
  FDRE \i_n2_1_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln159_reg_4747[2]),
        .Q(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .R(i_n2_1_reg_1086));
  FDRE \i_n2_1_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln159_reg_4747[3]),
        .Q(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .R(i_n2_1_reg_1086));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_n3_0_2_reg_4829[0]_i_1 
       (.I0(i_n3_0_fu_330[0]),
        .O(i_n3_0_2_fu_2286_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_n3_0_2_reg_4829[1]_i_1 
       (.I0(i_n3_0_fu_330[0]),
        .I1(i_n3_0_fu_330[1]),
        .O(i_n3_0_2_fu_2286_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_n3_0_2_reg_4829[2]_i_1 
       (.I0(i_n3_0_fu_330[2]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .O(i_n3_0_2_fu_2286_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_n3_0_2_reg_4829[3]_i_1 
       (.I0(i_n3_0_fu_330[3]),
        .I1(i_n3_0_fu_330[0]),
        .I2(i_n3_0_fu_330[1]),
        .I3(i_n3_0_fu_330[2]),
        .O(i_n3_0_2_fu_2286_p2[3]));
  FDRE \i_n3_0_2_reg_4829_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(i_n3_0_2_fu_2286_p2[0]),
        .Q(i_n3_0_2_reg_4829[0]),
        .R(1'b0));
  FDRE \i_n3_0_2_reg_4829_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(i_n3_0_2_fu_2286_p2[1]),
        .Q(i_n3_0_2_reg_4829[1]),
        .R(1'b0));
  FDRE \i_n3_0_2_reg_4829_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(i_n3_0_2_fu_2286_p2[2]),
        .Q(i_n3_0_2_reg_4829[2]),
        .R(1'b0));
  FDRE \i_n3_0_2_reg_4829_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(i_n3_0_2_fu_2286_p2[3]),
        .Q(i_n3_0_2_reg_4829[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \i_n3_0_fu_330[3]_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I3(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I4(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .O(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n3_0_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(i_n3_0_2_reg_4829[0]),
        .Q(i_n3_0_fu_330[0]),
        .R(\ap_CS_fsm[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_n3_0_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(i_n3_0_2_reg_4829[1]),
        .Q(i_n3_0_fu_330[1]),
        .R(\ap_CS_fsm[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_n3_0_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(i_n3_0_2_reg_4829[2]),
        .Q(i_n3_0_fu_330[2]),
        .R(\ap_CS_fsm[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_n3_0_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(i_n3_0_2_reg_4829[3]),
        .Q(i_n3_0_fu_330[3]),
        .R(\ap_CS_fsm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \i_n3_1_reg_1097[3]_i_1 
       (.I0(i_n3_0_fu_330[2]),
        .I1(i_n3_0_fu_330[3]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[1]),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state26),
        .O(i_n3_1_reg_1097));
  FDRE \i_n3_1_reg_1097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(add_ln167_reg_4974[0]),
        .Q(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .R(i_n3_1_reg_1097));
  FDRE \i_n3_1_reg_1097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(add_ln167_reg_4974[1]),
        .Q(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .R(i_n3_1_reg_1097));
  FDRE \i_n3_1_reg_1097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(add_ln167_reg_4974[2]),
        .Q(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .R(i_n3_1_reg_1097));
  FDRE \i_n3_1_reg_1097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(add_ln167_reg_4974[3]),
        .Q(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .R(i_n3_1_reg_1097));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_n4_1_fu_378[0]_i_1 
       (.I0(i_n4_1_fu_378[0]),
        .O(add_ln189_fu_2778_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_n4_1_fu_378[1]_i_1 
       (.I0(i_n4_1_fu_378[0]),
        .I1(i_n4_1_fu_378[1]),
        .O(add_ln189_fu_2778_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_n4_1_fu_378[2]_i_1 
       (.I0(i_n4_1_fu_378[2]),
        .I1(i_n4_1_fu_378[1]),
        .I2(i_n4_1_fu_378[0]),
        .O(add_ln189_fu_2778_p2[2]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_n4_1_fu_378[3]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(i_n3_0_fu_330[2]),
        .I2(i_n3_0_fu_330[3]),
        .I3(i_n3_0_fu_330[0]),
        .I4(i_n3_0_fu_330[1]),
        .O(ap_NS_fsm16_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_n4_1_fu_378[3]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln188_fu_2743_p2),
        .O(i_n4_1_fu_3780));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7E80)) 
    \i_n4_1_fu_378[3]_i_3 
       (.I0(i_n4_1_fu_378[2]),
        .I1(i_n4_1_fu_378[1]),
        .I2(i_n4_1_fu_378[0]),
        .I3(i_n4_1_fu_378[3]),
        .O(add_ln189_fu_2778_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_n4_1_fu_378_reg[0] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln189_fu_2778_p2[0]),
        .Q(i_n4_1_fu_378[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n4_1_fu_378_reg[1] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln189_fu_2778_p2[1]),
        .Q(i_n4_1_fu_378[1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n4_1_fu_378_reg[2] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln189_fu_2778_p2[2]),
        .Q(i_n4_1_fu_378[2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_n4_1_fu_378_reg[3] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln189_fu_2778_p2[3]),
        .Q(i_n4_1_fu_378[3]),
        .R(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_s1_0_fu_314[0]_i_1 
       (.I0(i_s1_0_fu_314_reg[0]),
        .O(\i_s1_0_fu_314[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_s1_0_fu_314[1]_i_1 
       (.I0(i_s1_0_fu_314_reg[1]),
        .I1(i_s1_0_fu_314_reg[0]),
        .O(add_ln149_fu_1903_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_s1_0_fu_314[2]_i_1 
       (.I0(i_s1_0_fu_314_reg[2]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .O(add_ln149_fu_1903_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_s1_0_fu_314[3]_i_1 
       (.I0(i_s1_0_fu_314_reg[3]),
        .I1(i_s1_0_fu_314_reg[1]),
        .I2(i_s1_0_fu_314_reg[0]),
        .I3(i_s1_0_fu_314_reg[2]),
        .O(add_ln149_fu_1903_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_s1_0_fu_314_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1_n_0 ),
        .D(\i_s1_0_fu_314[0]_i_1_n_0 ),
        .Q(i_s1_0_fu_314_reg[0]),
        .R(ap_CS_fsm_state10));
  FDRE #(
    .INIT(1'b0)) 
    \i_s1_0_fu_314_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1_n_0 ),
        .D(add_ln149_fu_1903_p2[1]),
        .Q(i_s1_0_fu_314_reg[1]),
        .R(ap_CS_fsm_state10));
  FDRE #(
    .INIT(1'b0)) 
    \i_s1_0_fu_314_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1_n_0 ),
        .D(add_ln149_fu_1903_p2[2]),
        .Q(i_s1_0_fu_314_reg[2]),
        .R(ap_CS_fsm_state10));
  FDRE #(
    .INIT(1'b0)) 
    \i_s1_0_fu_314_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1_n_0 ),
        .D(add_ln149_fu_1903_p2[3]),
        .Q(i_s1_0_fu_314_reg[3]),
        .R(ap_CS_fsm_state10));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_s2_0_fu_390[0]_i_1 
       (.I0(i_s2_0_fu_390_reg[0]),
        .O(add_ln240_fu_3707_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_s2_0_fu_390[1]_i_1 
       (.I0(i_s2_0_fu_390_reg[0]),
        .I1(i_s2_0_fu_390_reg[1]),
        .O(add_ln240_fu_3707_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_s2_0_fu_390[2]_i_1 
       (.I0(i_s2_0_fu_390_reg[2]),
        .I1(i_s2_0_fu_390_reg[1]),
        .I2(i_s2_0_fu_390_reg[0]),
        .O(add_ln240_fu_3707_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_s2_0_fu_390[3]_i_1 
       (.I0(i_s2_0_fu_390_reg[3]),
        .I1(i_s2_0_fu_390_reg[0]),
        .I2(i_s2_0_fu_390_reg[1]),
        .I3(i_s2_0_fu_390_reg[2]),
        .O(add_ln240_fu_3707_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_s2_0_fu_390_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln240_fu_3707_p2[0]),
        .Q(i_s2_0_fu_390_reg[0]),
        .R(ap_CS_fsm_state33));
  FDRE #(
    .INIT(1'b0)) 
    \i_s2_0_fu_390_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln240_fu_3707_p2[1]),
        .Q(i_s2_0_fu_390_reg[1]),
        .R(ap_CS_fsm_state33));
  FDRE #(
    .INIT(1'b0)) 
    \i_s2_0_fu_390_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln240_fu_3707_p2[2]),
        .Q(i_s2_0_fu_390_reg[2]),
        .R(ap_CS_fsm_state33));
  FDRE #(
    .INIT(1'b0)) 
    \i_s2_0_fu_390_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln240_fu_3707_p2[3]),
        .Q(i_s2_0_fu_390_reg[3]),
        .R(ap_CS_fsm_state33));
  LUT1 #(
    .INIT(2'h1)) 
    \i_s3_0_fu_402[0]_i_1 
       (.I0(i_s3_0_fu_402_reg[0]),
        .O(add_ln254_fu_3921_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_s3_0_fu_402[1]_i_1 
       (.I0(i_s3_0_fu_402_reg[0]),
        .I1(i_s3_0_fu_402_reg[1]),
        .O(add_ln254_fu_3921_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_s3_0_fu_402[2]_i_1 
       (.I0(i_s3_0_fu_402_reg[2]),
        .I1(i_s3_0_fu_402_reg[1]),
        .I2(i_s3_0_fu_402_reg[0]),
        .O(add_ln254_fu_3921_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_s3_0_fu_402[3]_i_2 
       (.I0(i_s3_0_fu_402_reg[3]),
        .I1(i_s3_0_fu_402_reg[0]),
        .I2(i_s3_0_fu_402_reg[1]),
        .I3(i_s3_0_fu_402_reg[2]),
        .O(add_ln254_fu_3921_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_s3_0_fu_402_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[36]),
        .D(add_ln254_fu_3921_p2[0]),
        .Q(i_s3_0_fu_402_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_s3_0_fu_402_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[36]),
        .D(add_ln254_fu_3921_p2[1]),
        .Q(i_s3_0_fu_402_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_s3_0_fu_402_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[36]),
        .D(add_ln254_fu_3921_p2[2]),
        .Q(i_s3_0_fu_402_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_s3_0_fu_402_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[36]),
        .D(add_ln254_fu_3921_p2[3]),
        .Q(i_s3_0_fu_402_reg[3]),
        .R(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln113_reg_4357[0]_i_1 
       (.I0(indvar_flatten_fu_298_reg[2]),
        .I1(indvar_flatten_fu_298_reg[4]),
        .I2(indvar_flatten_fu_298_reg[6]),
        .I3(\icmp_ln113_reg_4357[0]_i_2_n_0 ),
        .O(icmp_ln113_fu_1211_p2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln113_reg_4357[0]_i_2 
       (.I0(indvar_flatten_fu_298_reg[1]),
        .I1(indvar_flatten_fu_298_reg[0]),
        .I2(indvar_flatten_fu_298_reg[5]),
        .I3(indvar_flatten_fu_298_reg[3]),
        .O(\icmp_ln113_reg_4357[0]_i_2_n_0 ));
  FDRE \icmp_ln113_reg_4357_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln113_reg_4357),
        .Q(icmp_ln113_reg_4357_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln113_reg_4357_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_reg_4357_pp0_iter1_reg),
        .Q(icmp_ln113_reg_4357_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln113_reg_4357_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_reg_4357_pp0_iter2_reg),
        .Q(icmp_ln113_reg_4357_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln113_reg_4357_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_reg_4357_pp0_iter3_reg),
        .Q(icmp_ln113_reg_4357_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln113_reg_4357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln113_fu_1211_p2),
        .Q(icmp_ln113_reg_4357),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln188_reg_5054[0]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[2]),
        .I1(indvar_flatten6_fu_382_reg[4]),
        .I2(indvar_flatten6_fu_382_reg[6]),
        .I3(\icmp_ln188_reg_5054[0]_i_2_n_0 ),
        .O(icmp_ln188_fu_2743_p2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln188_reg_5054[0]_i_2 
       (.I0(indvar_flatten6_fu_382_reg[1]),
        .I1(indvar_flatten6_fu_382_reg[0]),
        .I2(indvar_flatten6_fu_382_reg[5]),
        .I3(indvar_flatten6_fu_382_reg[3]),
        .O(\icmp_ln188_reg_5054[0]_i_2_n_0 ));
  FDRE \icmp_ln188_reg_5054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln188_fu_2743_p2),
        .Q(icmp_ln188_reg_5054),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F8)) 
    \in_data_0_address0[0]_INST_0 
       (.I0(zext_ln189_reg_5058_pp1_iter1_reg_reg[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(\in_data_0_address0[0]_INST_0_i_1_n_0 ),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .I5(\in_data_0_address0[0]_INST_0_i_2_n_0 ),
        .O(in_data_0_address0[0]));
  LUT6 #(
    .INIT(64'h00000000FE0EF404)) 
    \in_data_0_address0[0]_INST_0_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(i_n1_1_fu_294[0]),
        .I2(ap_CS_fsm_state22),
        .I3(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I4(i_s1_0_fu_314_reg[0]),
        .I5(ap_enable_reg_pp1_iter2),
        .O(\in_data_0_address0[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \in_data_0_address0[0]_INST_0_i_2 
       (.I0(i_s3_0_fu_402_reg[0]),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state40),
        .I3(i_s2_0_fu_390_reg[0]),
        .O(\in_data_0_address0[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCAA0F)) 
    \in_data_0_address0[1]_INST_0 
       (.I0(i_s2_0_fu_390_reg[1]),
        .I1(i_s3_0_fu_402_reg[1]),
        .I2(\in_data_0_address0[1]_INST_0_i_1_n_0 ),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .O(in_data_0_address0[1]));
  LUT6 #(
    .INIT(64'h00000000FF3AFF3F)) 
    \in_data_0_address0[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state22),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(i_n1_1_fu_294[1]),
        .I5(\in_data_0_address0[1]_INST_0_i_2_n_0 ),
        .O(\in_data_0_address0[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \in_data_0_address0[1]_INST_0_i_2 
       (.I0(zext_ln189_reg_5058_pp1_iter1_reg_reg[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_CS_fsm_state22),
        .I3(i_s1_0_fu_314_reg[1]),
        .I4(ap_CS_fsm_state11),
        .O(\in_data_0_address0[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \in_data_0_address0[2]_INST_0 
       (.I0(\in_data_0_address0[2]_INST_0_i_1_n_0 ),
        .I1(i_s2_0_fu_390_reg[2]),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state46),
        .I4(i_s3_0_fu_402_reg[2]),
        .O(in_data_0_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000C5C0)) 
    \in_data_0_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state22),
        .I3(i_n1_1_fu_294[2]),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(\in_data_0_address0[2]_INST_0_i_2_n_0 ),
        .O(\in_data_0_address0[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \in_data_0_address0[2]_INST_0_i_2 
       (.I0(zext_ln189_reg_5058_pp1_iter1_reg_reg[2]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state22),
        .I3(i_s1_0_fu_314_reg[2]),
        .I4(ap_enable_reg_pp1_iter2),
        .O(\in_data_0_address0[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    \in_data_0_address0[3]_INST_0 
       (.I0(\in_data_0_address0[3]_INST_0_i_1_n_0 ),
        .I1(i_s2_0_fu_390_reg[3]),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state46),
        .I4(i_s3_0_fu_402_reg[3]),
        .O(in_data_0_address0[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFE00FE00)) 
    \in_data_0_address0[3]_INST_0_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(\in_data_6_address0[3]_INST_0_i_2_n_0 ),
        .I2(ap_CS_fsm_state11),
        .I3(\in_data_0_address0[3]_INST_0_i_2_n_0 ),
        .I4(zext_ln189_reg_5058_pp1_iter1_reg_reg[3]),
        .I5(ap_enable_reg_pp1_iter2),
        .O(\in_data_0_address0[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h1D3F)) 
    \in_data_0_address0[3]_INST_0_i_2 
       (.I0(i_s1_0_fu_314_reg[3]),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .I3(ap_CS_fsm_state11),
        .O(\in_data_0_address0[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    in_data_0_ce0_INST_0
       (.I0(in_data_0_ce0_INST_0_i_1_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state46),
        .O(in_data_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    in_data_0_ce0_INST_0_i_1
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(in_data_0_ce0_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \in_data_10_address0[0]_INST_0 
       (.I0(\^in_data_8_address1 [0]),
        .I1(\in_data_10_address0[0]_INST_0_i_1_n_0 ),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(i_n1_1_fu_294[0]),
        .I4(ap_CS_fsm_state22),
        .I5(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .O(in_data_10_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \in_data_10_address0[0]_INST_0_i_1 
       (.I0(zext_ln189_reg_5058_pp1_iter1_reg_reg[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state35),
        .O(\in_data_10_address0[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    \in_data_10_address0[1]_INST_0 
       (.I0(\in_data_10_address0[1]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_state33),
        .I2(zext_ln189_reg_5058_pp1_iter1_reg_reg[1]),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(\in_data_10_address0[1]_INST_0_i_2_n_0 ),
        .O(in_data_10_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \in_data_10_address0[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(\^in_data_8_address1 [0]),
        .I2(ap_CS_fsm_state35),
        .O(\in_data_10_address0[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \in_data_10_address0[1]_INST_0_i_2 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(i_n1_1_fu_294[1]),
        .I2(ap_CS_fsm_state22),
        .I3(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .O(\in_data_10_address0[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    \in_data_10_address0[2]_INST_0 
       (.I0(ap_CS_fsm_state33),
        .I1(\in_data_10_address0[2]_INST_0_i_1_n_0 ),
        .I2(\in_data_10_address0[2]_INST_0_i_2_n_0 ),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(\^in_data_8_address1 [0]),
        .O(in_data_10_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_data_10_address0[2]_INST_0_i_1 
       (.I0(i_n1_1_fu_294[2]),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I3(ap_enable_reg_pp1_iter2),
        .O(\in_data_10_address0[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_data_10_address0[2]_INST_0_i_2 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(zext_ln189_reg_5058_pp1_iter1_reg_reg[2]),
        .O(\in_data_10_address0[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2808080A2A280A2)) 
    \in_data_10_address0[3]_INST_0 
       (.I0(in_data_8_ce0_INST_0_i_1_n_0),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(zext_ln189_reg_5058_pp1_iter1_reg_reg[3]),
        .I3(ap_CS_fsm_state22),
        .I4(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .I5(\in_data_6_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_10_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hCCCCAAF0)) 
    \in_data_10_address1[0]_INST_0 
       (.I0(i_s2_0_fu_390_reg[0]),
        .I1(i_s3_0_fu_402_reg[0]),
        .I2(\^in_data_8_address1 [0]),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .O(in_data_10_address1[0]));
  LUT5 #(
    .INIT(32'hCCCCAA0F)) 
    \in_data_10_address1[1]_INST_0 
       (.I0(i_s2_0_fu_390_reg[1]),
        .I1(i_s3_0_fu_402_reg[1]),
        .I2(\in_data_10_address0[1]_INST_0_i_1_n_0 ),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .O(in_data_10_address1[1]));
  LUT5 #(
    .INIT(32'hCCCCAA0F)) 
    \in_data_10_address1[2]_INST_0 
       (.I0(i_s2_0_fu_390_reg[2]),
        .I1(i_s3_0_fu_402_reg[2]),
        .I2(\in_data_10_address1[2]_INST_0_i_1_n_0 ),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .O(in_data_10_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \in_data_10_address1[2]_INST_0_i_1 
       (.I0(\^in_data_8_address1 [0]),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state34),
        .O(\in_data_10_address1[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \in_data_10_address1[3]_INST_0 
       (.I0(i_s3_0_fu_402_reg[3]),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state40),
        .I3(i_s2_0_fu_390_reg[3]),
        .O(in_data_10_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFF8FF)) 
    in_data_10_ce0_INST_0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(in_data_8_ce0_INST_0_i_1_n_0),
        .I4(ap_CS_fsm_state22),
        .O(in_data_10_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    in_data_10_ce1_INST_0
       (.I0(ap_CS_fsm_state35),
        .I1(\^in_data_8_address1 [0]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state40),
        .O(in_data_10_ce1));
  FDRE \in_data_10_load_12_reg_5679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(in_data_10_q1[0]),
        .Q(in_data_10_load_12_reg_5679[0]),
        .R(1'b0));
  FDRE \in_data_10_load_12_reg_5679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(in_data_10_q1[1]),
        .Q(in_data_10_load_12_reg_5679[1]),
        .R(1'b0));
  FDRE \in_data_10_load_12_reg_5679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(in_data_10_q1[2]),
        .Q(in_data_10_load_12_reg_5679[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \in_data_12_address0[0]_INST_0 
       (.I0(i_s2_0_fu_390_reg[0]),
        .I1(ap_CS_fsm_state40),
        .I2(i_n4_1_fu_378[0]),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\in_data_12_address0[0]_INST_0_i_1_n_0 ),
        .O(in_data_12_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_12_address0[0]_INST_0_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(zext_ln114_reg_4361_reg[0]),
        .O(\in_data_12_address0[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \in_data_12_address0[1]_INST_0 
       (.I0(i_s2_0_fu_390_reg[1]),
        .I1(ap_CS_fsm_state40),
        .I2(i_n4_1_fu_378[1]),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\in_data_12_address0[1]_INST_0_i_1_n_0 ),
        .O(in_data_12_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_12_address0[1]_INST_0_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(zext_ln114_reg_4361_reg[1]),
        .O(\in_data_12_address0[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \in_data_12_address0[2]_INST_0 
       (.I0(i_s2_0_fu_390_reg[2]),
        .I1(ap_CS_fsm_state40),
        .I2(i_n4_1_fu_378[2]),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\in_data_12_address0[2]_INST_0_i_1_n_0 ),
        .O(in_data_12_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_12_address0[2]_INST_0_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(zext_ln114_reg_4361_reg[2]),
        .O(\in_data_12_address0[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \in_data_12_address0[3]_INST_0 
       (.I0(i_s2_0_fu_390_reg[3]),
        .I1(ap_CS_fsm_state40),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_n_10),
        .I3(in_data_4_ce0_INST_0_i_1_n_0),
        .I4(\in_data_12_address0[3]_INST_0_i_2_n_0 ),
        .I5(\in_data_12_address0[3]_INST_0_i_3_n_0 ),
        .O(in_data_12_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_data_12_address0[3]_INST_0_i_2 
       (.I0(ap_CS_fsm_state22),
        .I1(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .O(\in_data_12_address0[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \in_data_12_address0[3]_INST_0_i_3 
       (.I0(zext_ln114_reg_4361_reg[3]),
        .I1(ap_CS_fsm_state22),
        .O(\in_data_12_address0[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    in_data_12_ce0_INST_0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state40),
        .O(in_data_12_ce0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \in_data_14_address1[0]_INST_0 
       (.I0(i_s3_0_fu_402_reg[0]),
        .I1(ap_NS_fsm[36]),
        .I2(ap_CS_fsm_state35),
        .I3(\^in_data_8_address1 [0]),
        .I4(ap_CS_fsm_state34),
        .O(in_data_14_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hBBBB88B8)) 
    \in_data_14_address1[1]_INST_0 
       (.I0(i_s3_0_fu_402_reg[1]),
        .I1(ap_NS_fsm[36]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state35),
        .I4(\^in_data_8_address1 [0]),
        .O(in_data_14_address1[1]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \in_data_14_address1[2]_INST_0 
       (.I0(i_s3_0_fu_402_reg[2]),
        .I1(ap_NS_fsm[36]),
        .I2(ap_CS_fsm_state35),
        .I3(\^in_data_8_address1 [0]),
        .O(in_data_14_address1[2]));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \in_data_14_address1[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state46),
        .I1(i_s3_0_fu_402_reg[0]),
        .I2(i_s3_0_fu_402_reg[2]),
        .I3(i_s3_0_fu_402_reg[3]),
        .I4(i_s3_0_fu_402_reg[1]),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hCCC80000)) 
    \in_data_14_address1[3]_INST_0 
       (.I0(i_s3_0_fu_402_reg[1]),
        .I1(i_s3_0_fu_402_reg[3]),
        .I2(i_s3_0_fu_402_reg[2]),
        .I3(i_s3_0_fu_402_reg[0]),
        .I4(ap_CS_fsm_state46),
        .O(in_data_14_address1[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    in_data_14_ce0_INST_0
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_CS_fsm_state52),
        .I2(in_data_4_load_2_reg_50830),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_data_14_ce0_INST_0_i_2_n_0),
        .O(in_data_14_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    in_data_14_ce0_INST_0_i_2
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(\^in_data_8_address1 [0]),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state22),
        .O(in_data_14_ce0_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    in_data_14_ce1_INST_0
       (.I0(ap_NS_fsm[36]),
        .I1(ap_CS_fsm_state35),
        .I2(\^in_data_8_address1 [0]),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state33),
        .O(in_data_14_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_14_load_3_reg_5275[0]_i_1 
       (.I0(in_data_14_q0[0]),
        .I1(ap_CS_fsm_state34),
        .I2(in_data_14_load_3_reg_5275[0]),
        .O(\in_data_14_load_3_reg_5275[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_14_load_3_reg_5275[1]_i_1 
       (.I0(in_data_14_q0[1]),
        .I1(ap_CS_fsm_state34),
        .I2(in_data_14_load_3_reg_5275[1]),
        .O(\in_data_14_load_3_reg_5275[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_data_14_load_3_reg_5275[2]_i_1 
       (.I0(in_data_14_q0[2]),
        .I1(ap_CS_fsm_state34),
        .I2(in_data_14_load_3_reg_5275[2]),
        .O(\in_data_14_load_3_reg_5275[2]_i_1_n_0 ));
  FDRE \in_data_14_load_3_reg_5275_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_14_load_3_reg_5275[0]_i_1_n_0 ),
        .Q(in_data_14_load_3_reg_5275[0]),
        .R(1'b0));
  FDRE \in_data_14_load_3_reg_5275_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_14_load_3_reg_5275[1]_i_1_n_0 ),
        .Q(in_data_14_load_3_reg_5275[1]),
        .R(1'b0));
  FDRE \in_data_14_load_3_reg_5275_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_14_load_3_reg_5275[2]_i_1_n_0 ),
        .Q(in_data_14_load_3_reg_5275[2]),
        .R(1'b0));
  FDRE \in_data_14_load_4_reg_5330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q0[0]),
        .Q(in_data_14_load_4_reg_5330[0]),
        .R(1'b0));
  FDRE \in_data_14_load_4_reg_5330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q0[1]),
        .Q(in_data_14_load_4_reg_5330[1]),
        .R(1'b0));
  FDRE \in_data_14_load_4_reg_5330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q0[2]),
        .Q(in_data_14_load_4_reg_5330[2]),
        .R(1'b0));
  FDRE \in_data_14_load_5_reg_5335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q1[0]),
        .Q(in_data_14_load_5_reg_5335[0]),
        .R(1'b0));
  FDRE \in_data_14_load_5_reg_5335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q1[1]),
        .Q(in_data_14_load_5_reg_5335[1]),
        .R(1'b0));
  FDRE \in_data_14_load_5_reg_5335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(in_data_14_q1[2]),
        .Q(in_data_14_load_5_reg_5335[2]),
        .R(1'b0));
  FDRE \in_data_14_load_6_reg_5395_reg[0] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q0[0]),
        .Q(in_data_14_load_6_reg_5395[0]),
        .R(1'b0));
  FDRE \in_data_14_load_6_reg_5395_reg[1] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q0[1]),
        .Q(in_data_14_load_6_reg_5395[1]),
        .R(1'b0));
  FDRE \in_data_14_load_6_reg_5395_reg[2] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q0[2]),
        .Q(in_data_14_load_6_reg_5395[2]),
        .R(1'b0));
  FDRE \in_data_14_load_7_reg_5400_reg[0] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q1[0]),
        .Q(in_data_14_load_7_reg_5400[0]),
        .R(1'b0));
  FDRE \in_data_14_load_7_reg_5400_reg[1] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q1[1]),
        .Q(in_data_14_load_7_reg_5400[1]),
        .R(1'b0));
  FDRE \in_data_14_load_7_reg_5400_reg[2] 
       (.C(ap_clk),
        .CE(\^in_data_8_address1 [0]),
        .D(in_data_14_q1[2]),
        .Q(in_data_14_load_7_reg_5400[2]),
        .R(1'b0));
  FDRE \in_data_14_load_8_reg_5445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q0[0]),
        .Q(in_data_14_load_8_reg_5445[0]),
        .R(1'b0));
  FDRE \in_data_14_load_8_reg_5445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q0[1]),
        .Q(in_data_14_load_8_reg_5445[1]),
        .R(1'b0));
  FDRE \in_data_14_load_8_reg_5445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q0[2]),
        .Q(in_data_14_load_8_reg_5445[2]),
        .R(1'b0));
  FDRE \in_data_14_load_9_reg_5450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q1[0]),
        .Q(in_data_14_load_9_reg_5450[0]),
        .R(1'b0));
  FDRE \in_data_14_load_9_reg_5450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q1[1]),
        .Q(in_data_14_load_9_reg_5450[1]),
        .R(1'b0));
  FDRE \in_data_14_load_9_reg_5450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(in_data_14_q1[2]),
        .Q(in_data_14_load_9_reg_5450[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \in_data_2_address0[0]_INST_0 
       (.I0(\in_data_2_address0[0]_INST_0_i_1_n_0 ),
        .I1(\in_data_2_address0[0]_INST_0_i_2_n_0 ),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state40),
        .I4(ap_enable_reg_pp1_iter2),
        .O(in_data_2_address0[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    \in_data_2_address0[0]_INST_0_i_1 
       (.I0(i_s2_0_fu_390_reg[0]),
        .I1(i_s3_0_fu_402_reg[0]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(zext_ln189_reg_5058_pp1_iter1_reg_reg[0]),
        .I4(ap_CS_fsm_state40),
        .I5(ap_CS_fsm_state46),
        .O(\in_data_2_address0[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_data_2_address0[0]_INST_0_i_2 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(zext_ln114_reg_4361_pp0_iter1_reg_reg[0]),
        .O(\in_data_2_address0[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \in_data_2_address0[1]_INST_0 
       (.I0(\in_data_2_address0[1]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state40),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(\in_data_2_address0[1]_INST_0_i_2_n_0 ),
        .O(in_data_2_address0[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \in_data_2_address0[1]_INST_0_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[1] ),
        .I1(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state16),
        .I3(zext_ln114_reg_4361_pp0_iter1_reg_reg[1]),
        .I4(ap_CS_fsm_state22),
        .O(\in_data_2_address0[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    \in_data_2_address0[1]_INST_0_i_2 
       (.I0(i_s2_0_fu_390_reg[1]),
        .I1(i_s3_0_fu_402_reg[1]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(zext_ln189_reg_5058_pp1_iter1_reg_reg[1]),
        .I4(ap_CS_fsm_state40),
        .I5(ap_CS_fsm_state46),
        .O(\in_data_2_address0[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \in_data_2_address0[2]_INST_0 
       (.I0(\in_data_2_address0[2]_INST_0_i_1_n_0 ),
        .I1(\in_data_2_address0[2]_INST_0_i_2_n_0 ),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state40),
        .I4(ap_enable_reg_pp1_iter2),
        .O(in_data_2_address0[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    \in_data_2_address0[2]_INST_0_i_1 
       (.I0(i_s2_0_fu_390_reg[2]),
        .I1(i_s3_0_fu_402_reg[2]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(zext_ln189_reg_5058_pp1_iter1_reg_reg[2]),
        .I4(ap_CS_fsm_state40),
        .I5(ap_CS_fsm_state46),
        .O(\in_data_2_address0[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_data_2_address0[2]_INST_0_i_2 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state16),
        .I4(zext_ln114_reg_4361_pp0_iter1_reg_reg[2]),
        .O(\in_data_2_address0[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \in_data_2_address0[3]_INST_0 
       (.I0(\in_data_2_address0[3]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state40),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(\in_data_2_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_2_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_data_2_address0[3]_INST_0_i_1 
       (.I0(\i_n3_1_reg_1097_reg_n_0_[3] ),
        .I1(ap_CS_fsm_state22),
        .I2(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .I3(ap_CS_fsm_state16),
        .I4(zext_ln114_reg_4361_pp0_iter1_reg_reg[3]),
        .O(\in_data_2_address0[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCA0CCA0)) 
    \in_data_2_address0[3]_INST_0_i_2 
       (.I0(i_s2_0_fu_390_reg[3]),
        .I1(i_s3_0_fu_402_reg[3]),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state46),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(zext_ln189_reg_5058_pp1_iter1_reg_reg[3]),
        .O(\in_data_2_address0[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    in_data_2_ce0_INST_0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state16),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_state46),
        .O(in_data_2_ce0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    in_data_4_ce0_INST_0
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_CS_fsm_state52),
        .I2(in_data_4_ce0_INST_0_i_1_n_0),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state40),
        .I5(ap_CS_fsm_state11),
        .O(in_data_4_ce0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    in_data_4_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .O(in_data_4_ce0_INST_0_i_1_n_0));
  FDRE \in_data_4_load_2_reg_5083_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_load_2_reg_5083[0]),
        .Q(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \in_data_4_load_2_reg_5083_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_load_2_reg_5083[1]),
        .Q(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \in_data_4_load_2_reg_5083_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_load_2_reg_5083[2]),
        .Q(in_data_4_load_2_reg_5083_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \in_data_4_load_2_reg_5083_reg[0] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(in_data_4_q0[0]),
        .Q(in_data_4_load_2_reg_5083[0]),
        .R(1'b0));
  FDRE \in_data_4_load_2_reg_5083_reg[1] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(in_data_4_q0[1]),
        .Q(in_data_4_load_2_reg_5083[1]),
        .R(1'b0));
  FDRE \in_data_4_load_2_reg_5083_reg[2] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(in_data_4_q0[2]),
        .Q(in_data_4_load_2_reg_5083[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2F0F2F2F2F0F0F0)) 
    \in_data_6_address0[0]_INST_0 
       (.I0(\in_data_6_address0[3]_INST_0_i_1_n_0 ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(\in_data_2_address0[0]_INST_0_i_1_n_0 ),
        .I3(\i_n2_1_reg_1086_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state16),
        .I5(i_n1_1_fu_294[0]),
        .O(in_data_6_address0[0]));
  LUT6 #(
    .INIT(64'hF2F0F2F2F2F0F0F0)) 
    \in_data_6_address0[1]_INST_0 
       (.I0(\in_data_6_address0[3]_INST_0_i_1_n_0 ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(\in_data_2_address0[1]_INST_0_i_2_n_0 ),
        .I3(\i_n2_1_reg_1086_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state16),
        .I5(i_n1_1_fu_294[1]),
        .O(in_data_6_address0[1]));
  LUT6 #(
    .INIT(64'hF2F0F2F2F2F0F0F0)) 
    \in_data_6_address0[2]_INST_0 
       (.I0(\in_data_6_address0[3]_INST_0_i_1_n_0 ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(\in_data_2_address0[2]_INST_0_i_1_n_0 ),
        .I3(\i_n2_1_reg_1086_reg_n_0_[2] ),
        .I4(ap_CS_fsm_state16),
        .I5(i_n1_1_fu_294[2]),
        .O(in_data_6_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF20200022)) 
    \in_data_6_address0[3]_INST_0 
       (.I0(\in_data_6_address0[3]_INST_0_i_1_n_0 ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(\i_n2_1_reg_1086_reg_n_0_[3] ),
        .I3(\in_data_6_address0[3]_INST_0_i_2_n_0 ),
        .I4(ap_CS_fsm_state16),
        .I5(\in_data_2_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_6_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \in_data_6_address0[3]_INST_0_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state46),
        .O(\in_data_6_address0[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \in_data_6_address0[3]_INST_0_i_2 
       (.I0(i_n1_1_fu_294[2]),
        .I1(i_n1_1_fu_294[0]),
        .I2(i_n1_1_fu_294[1]),
        .I3(i_n1_1_fu_294[3]),
        .O(\in_data_6_address0[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    in_data_6_ce0_INST_0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state16),
        .O(in_data_6_ce0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \in_data_6_load_reg_4399[0]_i_1 
       (.I0(in_data_6_q0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_data_6_load_reg_4399[0]),
        .O(\in_data_6_load_reg_4399[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \in_data_6_load_reg_4399[1]_i_1 
       (.I0(in_data_6_q0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_data_6_load_reg_4399[1]),
        .O(\in_data_6_load_reg_4399[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \in_data_6_load_reg_4399[2]_i_1 
       (.I0(in_data_6_q0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_data_6_load_reg_4399[2]),
        .O(\in_data_6_load_reg_4399[2]_i_1_n_0 ));
  FDRE \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_load_reg_4399[0]),
        .Q(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \in_data_6_load_reg_4399_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_load_reg_4399[1]),
        .Q(in_data_6_load_reg_4399_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_load_reg_4399[2]),
        .Q(in_data_6_load_reg_4399_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \in_data_6_load_reg_4399_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_6_load_reg_4399[0]_i_1_n_0 ),
        .Q(in_data_6_load_reg_4399[0]),
        .R(1'b0));
  FDRE \in_data_6_load_reg_4399_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_6_load_reg_4399[1]_i_1_n_0 ),
        .Q(in_data_6_load_reg_4399[1]),
        .R(1'b0));
  FDRE \in_data_6_load_reg_4399_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_data_6_load_reg_4399[2]_i_1_n_0 ),
        .Q(in_data_6_load_reg_4399[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555554055)) 
    \in_data_8_address0[0]_INST_0 
       (.I0(\^in_data_8_address1 [0]),
        .I1(zext_ln189_reg_5058_pp1_iter1_reg_reg[0]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(\in_data_8_address0[0]_INST_0_i_1_n_0 ),
        .I4(ap_CS_fsm_state35),
        .I5(\in_data_0_address0[0]_INST_0_i_1_n_0 ),
        .O(in_data_8_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \in_data_8_address0[0]_INST_0_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .O(\in_data_8_address0[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    \in_data_8_address0[1]_INST_0 
       (.I0(\in_data_0_address0[1]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state35),
        .I3(\^in_data_8_address1 [0]),
        .I4(ap_CS_fsm_state34),
        .O(in_data_8_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    \in_data_8_address0[2]_INST_0 
       (.I0(ap_CS_fsm_state33),
        .I1(\in_data_0_address0[2]_INST_0_i_1_n_0 ),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state35),
        .I4(\^in_data_8_address1 [0]),
        .O(in_data_8_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \in_data_8_address0[3]_INST_0 
       (.I0(ap_CS_fsm_state35),
        .I1(\^in_data_8_address1 [0]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(\in_data_0_address0[3]_INST_0_i_1_n_0 ),
        .O(in_data_8_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \in_data_8_address1[1]_INST_0 
       (.I0(ap_CS_fsm_state35),
        .I1(\^in_data_8_address1 [0]),
        .I2(ap_CS_fsm_state34),
        .O(\^in_data_8_address1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \in_data_8_address1[2]_INST_0 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(\^in_data_8_address1 [0]),
        .O(\^in_data_8_address1 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8FFFF)) 
    in_data_8_ce0_INST_0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_CS_fsm_state22),
        .I4(in_data_8_ce0_INST_0_i_1_n_0),
        .I5(ap_CS_fsm_state11),
        .O(in_data_8_ce0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    in_data_8_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(\^in_data_8_address1 [0]),
        .I3(ap_CS_fsm_state35),
        .O(in_data_8_ce0_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    in_data_8_ce1_INST_0
       (.I0(ap_CS_fsm_state35),
        .I1(\^in_data_8_address1 [0]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(in_data_8_ce1));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \in_scalar_address0[1]_INST_0 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state19),
        .O(\^in_scalar_address0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \in_scalar_address0[2]_INST_0 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state2),
        .O(\^in_scalar_address0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \in_scalar_address1[1]_INST_0 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state2),
        .O(\^in_scalar_address1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \in_scalar_address1[2]_INST_0 
       (.I0(ap_CS_fsm_state19),
        .O(\^in_scalar_address0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    in_scalar_ce0_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state15),
        .O(in_scalar_ce0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    in_scalar_ce1_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state2),
        .O(in_scalar_ce1));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[0]),
        .Q(in_scalar_load_1_cast24_reg_4341[0]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[1]),
        .Q(in_scalar_load_1_cast24_reg_4341[1]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[2]),
        .Q(in_scalar_load_1_cast24_reg_4341[2]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[3]),
        .Q(in_scalar_load_1_cast24_reg_4341[3]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[4]),
        .Q(in_scalar_load_1_cast24_reg_4341[4]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_54_fu_2316_p1[5]),
        .Q(in_scalar_load_1_cast24_reg_4341[5]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\in_scalar_load_1_reg_4320_reg_n_0_[6] ),
        .Q(in_scalar_load_1_cast24_reg_4341[6]),
        .R(1'b0));
  FDRE \in_scalar_load_1_cast24_reg_4341_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\in_scalar_load_1_reg_4320_reg_n_0_[7] ),
        .Q(in_scalar_load_1_cast24_reg_4341[7]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[0]),
        .Q(empty_54_fu_2316_p1[0]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[1]),
        .Q(empty_54_fu_2316_p1[1]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[2]),
        .Q(empty_54_fu_2316_p1[2]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[3]),
        .Q(empty_54_fu_2316_p1[3]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[4]),
        .Q(empty_54_fu_2316_p1[4]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[5]),
        .Q(empty_54_fu_2316_p1[5]),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[6]),
        .Q(\in_scalar_load_1_reg_4320_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \in_scalar_load_1_reg_4320_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_scalar_q0[7]),
        .Q(\in_scalar_load_1_reg_4320_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \in_scalar_load_2_cast_reg_4352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[6]),
        .Q(in_scalar_load_2_cast_reg_4352[6]),
        .R(1'b0));
  FDRE \in_scalar_load_2_cast_reg_4352_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[7]),
        .Q(in_scalar_load_2_cast_reg_4352[7]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[0]),
        .Q(in_scalar_load_2_reg_4346[0]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[1]),
        .Q(in_scalar_load_2_reg_4346[1]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[2]),
        .Q(in_scalar_load_2_reg_4346[2]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[3]),
        .Q(in_scalar_load_2_reg_4346[3]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[4]),
        .Q(in_scalar_load_2_reg_4346[4]),
        .R(1'b0));
  FDRE \in_scalar_load_2_reg_4346_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_scalar_q1[5]),
        .Q(in_scalar_load_2_reg_4346[5]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[0]),
        .Q(in_scalar_load_4_cast124_reg_5575[0]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[1]),
        .Q(in_scalar_load_4_cast124_reg_5575[1]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[2]),
        .Q(in_scalar_load_4_cast124_reg_5575[2]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[3]),
        .Q(in_scalar_load_4_cast124_reg_5575[3]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[4]),
        .Q(in_scalar_load_4_cast124_reg_5575[4]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[5]),
        .Q(in_scalar_load_4_cast124_reg_5575[5]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[6]),
        .Q(in_scalar_load_4_cast124_reg_5575[6]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast124_reg_5575_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(reg_1155[7]),
        .Q(in_scalar_load_4_cast124_reg_5575[7]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[0]),
        .Q(in_scalar_load_4_cast_reg_4777[0]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[1]),
        .Q(in_scalar_load_4_cast_reg_4777[1]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[2]),
        .Q(in_scalar_load_4_cast_reg_4777[2]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[3]),
        .Q(in_scalar_load_4_cast_reg_4777[3]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[4]),
        .Q(in_scalar_load_4_cast_reg_4777[4]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[5]),
        .Q(in_scalar_load_4_cast_reg_4777[5]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[6]),
        .Q(in_scalar_load_4_cast_reg_4777[6]),
        .R(1'b0));
  FDRE \in_scalar_load_4_cast_reg_4777_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(reg_1155[7]),
        .Q(in_scalar_load_4_cast_reg_4777[7]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[0]),
        .Q(in_scalar_load_6_cast122_reg_4966[0]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[1]),
        .Q(in_scalar_load_6_cast122_reg_4966[1]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[2]),
        .Q(in_scalar_load_6_cast122_reg_4966[2]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[3]),
        .Q(in_scalar_load_6_cast122_reg_4966[3]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[4]),
        .Q(in_scalar_load_6_cast122_reg_4966[4]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[5]),
        .Q(in_scalar_load_6_cast122_reg_4966[5]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[6]),
        .Q(in_scalar_load_6_cast122_reg_4966[6]),
        .R(1'b0));
  FDRE \in_scalar_load_6_cast122_reg_4966_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(reg_1160[7]),
        .Q(in_scalar_load_6_cast122_reg_4966[7]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[0]),
        .Q(in_scalar_load_cast_reg_4597[0]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[1]),
        .Q(in_scalar_load_cast_reg_4597[1]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[2]),
        .Q(in_scalar_load_cast_reg_4597[2]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[3]),
        .Q(in_scalar_load_cast_reg_4597[3]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[4]),
        .Q(in_scalar_load_cast_reg_4597[4]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[5]),
        .Q(in_scalar_load_cast_reg_4597[5]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[6]),
        .Q(in_scalar_load_cast_reg_4597[6]),
        .R(1'b0));
  FDRE \in_scalar_load_cast_reg_4597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(reg_1155[7]),
        .Q(in_scalar_load_cast_reg_4597[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten6_fu_382[0]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[0]),
        .O(add_ln188_fu_2749_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten6_fu_382[1]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[0]),
        .I1(indvar_flatten6_fu_382_reg[1]),
        .O(add_ln188_fu_2749_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten6_fu_382[2]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[2]),
        .I1(indvar_flatten6_fu_382_reg[1]),
        .I2(indvar_flatten6_fu_382_reg[0]),
        .O(add_ln188_fu_2749_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten6_fu_382[3]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[3]),
        .I1(indvar_flatten6_fu_382_reg[0]),
        .I2(indvar_flatten6_fu_382_reg[1]),
        .I3(indvar_flatten6_fu_382_reg[2]),
        .O(add_ln188_fu_2749_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten6_fu_382[4]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[4]),
        .I1(indvar_flatten6_fu_382_reg[2]),
        .I2(indvar_flatten6_fu_382_reg[1]),
        .I3(indvar_flatten6_fu_382_reg[0]),
        .I4(indvar_flatten6_fu_382_reg[3]),
        .O(add_ln188_fu_2749_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten6_fu_382[5]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[5]),
        .I1(indvar_flatten6_fu_382_reg[3]),
        .I2(indvar_flatten6_fu_382_reg[0]),
        .I3(indvar_flatten6_fu_382_reg[1]),
        .I4(indvar_flatten6_fu_382_reg[2]),
        .I5(indvar_flatten6_fu_382_reg[4]),
        .O(add_ln188_fu_2749_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten6_fu_382[6]_i_1 
       (.I0(indvar_flatten6_fu_382_reg[6]),
        .I1(\indvar_flatten6_fu_382[6]_i_2_n_0 ),
        .I2(indvar_flatten6_fu_382_reg[5]),
        .O(add_ln188_fu_2749_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten6_fu_382[6]_i_2 
       (.I0(indvar_flatten6_fu_382_reg[4]),
        .I1(indvar_flatten6_fu_382_reg[2]),
        .I2(indvar_flatten6_fu_382_reg[1]),
        .I3(indvar_flatten6_fu_382_reg[0]),
        .I4(indvar_flatten6_fu_382_reg[3]),
        .O(\indvar_flatten6_fu_382[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[0] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[0]),
        .Q(indvar_flatten6_fu_382_reg[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[1] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[1]),
        .Q(indvar_flatten6_fu_382_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[2] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[2]),
        .Q(indvar_flatten6_fu_382_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[3] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[3]),
        .Q(indvar_flatten6_fu_382_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[4] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[4]),
        .Q(indvar_flatten6_fu_382_reg[4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[5] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[5]),
        .Q(indvar_flatten6_fu_382_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_382_reg[6] 
       (.C(ap_clk),
        .CE(i_n4_1_fu_3780),
        .D(add_ln188_fu_2749_p2[6]),
        .Q(indvar_flatten6_fu_382_reg[6]),
        .R(ap_NS_fsm16_out));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_298[0]_i_1 
       (.I0(indvar_flatten_fu_298_reg[0]),
        .O(add_ln113_fu_1217_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_298[1]_i_1 
       (.I0(indvar_flatten_fu_298_reg[0]),
        .I1(indvar_flatten_fu_298_reg[1]),
        .O(add_ln113_fu_1217_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_fu_298[2]_i_1 
       (.I0(indvar_flatten_fu_298_reg[2]),
        .I1(indvar_flatten_fu_298_reg[1]),
        .I2(indvar_flatten_fu_298_reg[0]),
        .O(add_ln113_fu_1217_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_fu_298[3]_i_1 
       (.I0(indvar_flatten_fu_298_reg[3]),
        .I1(indvar_flatten_fu_298_reg[0]),
        .I2(indvar_flatten_fu_298_reg[1]),
        .I3(indvar_flatten_fu_298_reg[2]),
        .O(add_ln113_fu_1217_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_fu_298[4]_i_1 
       (.I0(indvar_flatten_fu_298_reg[4]),
        .I1(indvar_flatten_fu_298_reg[2]),
        .I2(indvar_flatten_fu_298_reg[1]),
        .I3(indvar_flatten_fu_298_reg[0]),
        .I4(indvar_flatten_fu_298_reg[3]),
        .O(add_ln113_fu_1217_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_fu_298[5]_i_1 
       (.I0(indvar_flatten_fu_298_reg[5]),
        .I1(indvar_flatten_fu_298_reg[3]),
        .I2(indvar_flatten_fu_298_reg[0]),
        .I3(indvar_flatten_fu_298_reg[1]),
        .I4(indvar_flatten_fu_298_reg[2]),
        .I5(indvar_flatten_fu_298_reg[4]),
        .O(add_ln113_fu_1217_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_fu_298[6]_i_1 
       (.I0(indvar_flatten_fu_298_reg[6]),
        .I1(\indvar_flatten_fu_298[6]_i_2_n_0 ),
        .I2(indvar_flatten_fu_298_reg[5]),
        .O(add_ln113_fu_1217_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_fu_298[6]_i_2 
       (.I0(indvar_flatten_fu_298_reg[4]),
        .I1(indvar_flatten_fu_298_reg[2]),
        .I2(indvar_flatten_fu_298_reg[1]),
        .I3(indvar_flatten_fu_298_reg[0]),
        .I4(indvar_flatten_fu_298_reg[3]),
        .O(\indvar_flatten_fu_298[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[0]),
        .Q(indvar_flatten_fu_298_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[1]),
        .Q(indvar_flatten_fu_298_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[2]),
        .Q(indvar_flatten_fu_298_reg[2]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[3]),
        .Q(indvar_flatten_fu_298_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[4]),
        .Q(indvar_flatten_fu_298_reg[4]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[5]),
        .Q(indvar_flatten_fu_298_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(i_n1_1_fu_2940),
        .D(add_ln113_fu_1217_p2[6]),
        .Q(indvar_flatten_fu_298_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \m101_cast149_reg_5490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m101_reg_5265[0]),
        .Q(m101_cast149_reg_5490[0]),
        .R(1'b0));
  FDRE \m101_cast149_reg_5490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m101_reg_5265[1]),
        .Q(m101_cast149_reg_5490[1]),
        .R(1'b0));
  FDRE \m101_cast149_reg_5490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m101_reg_5265[2]),
        .Q(m101_cast149_reg_5490[2]),
        .R(1'b0));
  FDRE \m101_cast149_reg_5490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m101_reg_5265[3]),
        .Q(m101_cast149_reg_5490[3]),
        .R(1'b0));
  FDRE \m101_cast149_reg_5490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m101_reg_5265[4]),
        .Q(m101_cast149_reg_5490[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m101_reg_5265[1]_i_1 
       (.I0(sext_ln1_1_reg_4548[1]),
        .I1(sext_ln1_reg_4542_reg[0]),
        .O(m101_fu_3262_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m101_reg_5265[2]_i_1 
       (.I0(sext_ln1_reg_4542_reg[0]),
        .I1(sext_ln1_1_reg_4548[1]),
        .I2(sext_ln1_reg_4542_reg[1]),
        .I3(sext_ln1_1_reg_4548[2]),
        .O(m101_fu_3262_p2[2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \m101_reg_5265[3]_i_1 
       (.I0(sext_ln1_reg_4542_reg[1]),
        .I1(sext_ln1_1_reg_4548[2]),
        .I2(sext_ln1_reg_4542_reg[0]),
        .I3(sext_ln1_1_reg_4548[1]),
        .I4(sext_ln1_1_reg_4548[3]),
        .I5(sext_ln1_reg_4542_reg[2]),
        .O(m101_fu_3262_p2[3]));
  LUT6 #(
    .INIT(64'hABBFBFBF022A2A2A)) 
    \m101_reg_5265[4]_i_1 
       (.I0(sext_ln1_1_reg_4548[3]),
        .I1(sext_ln1_reg_4542_reg[1]),
        .I2(sext_ln1_1_reg_4548[2]),
        .I3(sext_ln1_reg_4542_reg[0]),
        .I4(sext_ln1_1_reg_4548[1]),
        .I5(sext_ln1_reg_4542_reg[2]),
        .O(m101_fu_3262_p2[4]));
  FDRE \m101_reg_5265_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(sext_ln1_1_reg_4548[0]),
        .Q(m101_reg_5265[0]),
        .R(1'b0));
  FDRE \m101_reg_5265_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(m101_fu_3262_p2[1]),
        .Q(m101_reg_5265[1]),
        .R(1'b0));
  FDRE \m101_reg_5265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(m101_fu_3262_p2[2]),
        .Q(m101_reg_5265[2]),
        .R(1'b0));
  FDRE \m101_reg_5265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(m101_fu_3262_p2[3]),
        .Q(m101_reg_5265[3]),
        .R(1'b0));
  FDRE \m101_reg_5265_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(m101_fu_3262_p2[4]),
        .Q(m101_reg_5265[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \m102_reg_5590[0]_i_1 
       (.I0(in_data_12_q0[0]),
        .I1(phi_ln127_cast_reg_5485[0]),
        .O(m102_fu_3784_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m102_reg_5590[1]_i_1 
       (.I0(phi_ln127_cast_reg_5485[0]),
        .I1(in_data_12_q0[0]),
        .I2(phi_ln127_cast_reg_5485[1]),
        .I3(in_data_12_q0[1]),
        .O(m102_fu_3784_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \m102_reg_5590[2]_i_1 
       (.I0(phi_ln127_cast_reg_5485[1]),
        .I1(in_data_12_q0[1]),
        .I2(phi_ln127_cast_reg_5485[0]),
        .I3(in_data_12_q0[0]),
        .I4(phi_ln127_cast_reg_5485[2]),
        .I5(in_data_12_q0[2]),
        .O(m102_fu_3784_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \m102_reg_5590[3]_i_1 
       (.I0(phi_ln127_cast_reg_5485[2]),
        .I1(\m102_reg_5590[4]_i_2_n_0 ),
        .I2(phi_ln127_cast_reg_5485[3]),
        .I3(in_data_12_q0[2]),
        .O(m102_fu_3784_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBF02)) 
    \m102_reg_5590[4]_i_1 
       (.I0(in_data_12_q0[2]),
        .I1(\m102_reg_5590[4]_i_2_n_0 ),
        .I2(phi_ln127_cast_reg_5485[2]),
        .I3(phi_ln127_cast_reg_5485[3]),
        .O(m102_fu_3784_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \m102_reg_5590[4]_i_2 
       (.I0(in_data_12_q0[0]),
        .I1(phi_ln127_cast_reg_5485[0]),
        .I2(in_data_12_q0[1]),
        .I3(phi_ln127_cast_reg_5485[1]),
        .O(\m102_reg_5590[4]_i_2_n_0 ));
  FDRE \m102_reg_5590_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m102_fu_3784_p2[0]),
        .Q(m102_reg_5590[0]),
        .R(1'b0));
  FDRE \m102_reg_5590_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m102_fu_3784_p2[1]),
        .Q(m102_reg_5590[1]),
        .R(1'b0));
  FDRE \m102_reg_5590_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m102_fu_3784_p2[2]),
        .Q(m102_reg_5590[2]),
        .R(1'b0));
  FDRE \m102_reg_5590_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m102_fu_3784_p2[3]),
        .Q(m102_reg_5590[3]),
        .R(1'b0));
  FDRE \m102_reg_5590_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m102_fu_3784_p2[4]),
        .Q(m102_reg_5590[4]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[0]),
        .Q(m104_cast_reg_5495[0]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[10]),
        .Q(m104_cast_reg_5495[10]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[11]),
        .Q(m104_cast_reg_5495[11]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[12]),
        .Q(m104_cast_reg_5495[12]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[13]),
        .Q(m104_cast_reg_5495[13]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[14]),
        .Q(m104_cast_reg_5495[14]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[15]),
        .Q(m104_cast_reg_5495[15]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[1]),
        .Q(m104_cast_reg_5495[1]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[2]),
        .Q(m104_cast_reg_5495[2]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[3]),
        .Q(m104_cast_reg_5495[3]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[4]),
        .Q(m104_cast_reg_5495[4]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[5]),
        .Q(m104_cast_reg_5495[5]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[6]),
        .Q(m104_cast_reg_5495[6]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[7]),
        .Q(m104_cast_reg_5495[7]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[8]),
        .Q(m104_cast_reg_5495[8]),
        .R(1'b0));
  FDRE \m104_cast_reg_5495_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m104_reg_5270[9]),
        .Q(m104_cast_reg_5495[9]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_15),
        .Q(m104_reg_5270[0]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_5),
        .Q(m104_reg_5270[10]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_4),
        .Q(m104_reg_5270[11]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_3),
        .Q(m104_reg_5270[12]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_2),
        .Q(m104_reg_5270[13]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_1),
        .Q(m104_reg_5270[14]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_0),
        .Q(m104_reg_5270[15]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_14),
        .Q(m104_reg_5270[1]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_13),
        .Q(m104_reg_5270[2]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_12),
        .Q(m104_reg_5270[3]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_11),
        .Q(m104_reg_5270[4]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_10),
        .Q(m104_reg_5270[5]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_9),
        .Q(m104_reg_5270[6]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_8),
        .Q(m104_reg_5270[7]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_7),
        .Q(m104_reg_5270[8]),
        .R(1'b0));
  FDRE \m104_reg_5270_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_15s_4s_16_1_1_U39_n_6),
        .Q(m104_reg_5270[9]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_5),
        .Q(m105_reg_5470[0]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_4),
        .Q(m105_reg_5470[1]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_3),
        .Q(m105_reg_5470[2]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_2),
        .Q(m105_reg_5470[3]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_1),
        .Q(m105_reg_5470[4]),
        .R(1'b0));
  FDRE \m105_reg_5470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(mul_6s_6s_6_1_1_U44_n_0),
        .Q(m105_reg_5470[5]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[0]),
        .Q(m106_reg_5600[0]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[10]),
        .Q(m106_reg_5600[10]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[1]),
        .Q(m106_reg_5600[1]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[2]),
        .Q(m106_reg_5600[2]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[3]),
        .Q(m106_reg_5600[3]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[4]),
        .Q(m106_reg_5600[4]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[5]),
        .Q(m106_reg_5600[5]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[6]),
        .Q(m106_reg_5600[6]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[7]),
        .Q(m106_reg_5600[7]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[8]),
        .Q(m106_reg_5600[8]),
        .R(1'b0));
  FDRE \m106_reg_5600_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[9]),
        .Q(m106_reg_5600[9]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[0]),
        .Q(m115_reg_5684[0]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[1]),
        .Q(m115_reg_5684[1]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[2]),
        .Q(m115_reg_5684[2]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[3]),
        .Q(m115_reg_5684[3]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[4]),
        .Q(m115_reg_5684[4]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[5]),
        .Q(m115_reg_5684[5]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[6]),
        .Q(m115_reg_5684[6]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[7]),
        .Q(m115_reg_5684[7]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[8]),
        .Q(m115_reg_5684[8]),
        .R(1'b0));
  FDRE \m115_reg_5684_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(mul_ln260_fu_3974_p2[9]),
        .Q(m115_reg_5684[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \m116_reg_5580[11]_i_2 
       (.I0(sext_ln1_2_reg_4553[9]),
        .I1(sext_ln1_2_reg_4553[10]),
        .O(\m116_reg_5580[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m116_reg_5580[11]_i_3 
       (.I0(sext_ln1_2_reg_4553[8]),
        .I1(sext_ln1_2_reg_4553[9]),
        .O(\m116_reg_5580[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m116_reg_5580[11]_i_4 
       (.I0(sext_ln1_2_reg_4553[7]),
        .I1(sext_ln1_2_reg_4553[8]),
        .O(\m116_reg_5580[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[3]_i_2 
       (.I0(sext_ln1_2_reg_4553[3]),
        .I1(trunc_ln181_reg_5480[3]),
        .O(\m116_reg_5580[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[3]_i_3 
       (.I0(sext_ln1_2_reg_4553[2]),
        .I1(trunc_ln181_reg_5480[2]),
        .O(\m116_reg_5580[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[3]_i_4 
       (.I0(sext_ln1_2_reg_4553[1]),
        .I1(trunc_ln181_reg_5480[1]),
        .O(\m116_reg_5580[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[3]_i_5 
       (.I0(sext_ln1_2_reg_4553[0]),
        .I1(trunc_ln181_reg_5480[0]),
        .O(\m116_reg_5580[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m116_reg_5580[7]_i_2 
       (.I0(trunc_ln181_reg_5480[4]),
        .O(\m116_reg_5580[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m116_reg_5580[7]_i_3 
       (.I0(sext_ln1_2_reg_4553[6]),
        .I1(sext_ln1_2_reg_4553[7]),
        .O(\m116_reg_5580[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m116_reg_5580[7]_i_4 
       (.I0(sext_ln1_2_reg_4553[5]),
        .I1(sext_ln1_2_reg_4553[6]),
        .O(\m116_reg_5580[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[7]_i_5 
       (.I0(trunc_ln181_reg_5480[4]),
        .I1(sext_ln1_2_reg_4553[5]),
        .O(\m116_reg_5580[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m116_reg_5580[7]_i_6 
       (.I0(trunc_ln181_reg_5480[4]),
        .I1(sext_ln1_2_reg_4553[4]),
        .O(\m116_reg_5580[7]_i_6_n_0 ));
  FDRE \m116_reg_5580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[0]),
        .Q(m116_reg_5580[0]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[10]),
        .Q(m116_reg_5580[10]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[11]),
        .Q(m116_reg_5580[11]),
        .R(1'b0));
  CARRY4 \m116_reg_5580_reg[11]_i_1 
       (.CI(\m116_reg_5580_reg[7]_i_1_n_0 ),
        .CO({\NLW_m116_reg_5580_reg[11]_i_1_CO_UNCONNECTED [3],\m116_reg_5580_reg[11]_i_1_n_1 ,\m116_reg_5580_reg[11]_i_1_n_2 ,\m116_reg_5580_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln1_2_reg_4553[9:7]}),
        .O(m116_fu_3761_p2[11:8]),
        .S({1'b1,\m116_reg_5580[11]_i_2_n_0 ,\m116_reg_5580[11]_i_3_n_0 ,\m116_reg_5580[11]_i_4_n_0 }));
  FDRE \m116_reg_5580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[1]),
        .Q(m116_reg_5580[1]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[2]),
        .Q(m116_reg_5580[2]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[3]),
        .Q(m116_reg_5580[3]),
        .R(1'b0));
  CARRY4 \m116_reg_5580_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m116_reg_5580_reg[3]_i_1_n_0 ,\m116_reg_5580_reg[3]_i_1_n_1 ,\m116_reg_5580_reg[3]_i_1_n_2 ,\m116_reg_5580_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln1_2_reg_4553[3:0]),
        .O(m116_fu_3761_p2[3:0]),
        .S({\m116_reg_5580[3]_i_2_n_0 ,\m116_reg_5580[3]_i_3_n_0 ,\m116_reg_5580[3]_i_4_n_0 ,\m116_reg_5580[3]_i_5_n_0 }));
  FDRE \m116_reg_5580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[4]),
        .Q(m116_reg_5580[4]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[5]),
        .Q(m116_reg_5580[5]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[6]),
        .Q(m116_reg_5580[6]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[7]),
        .Q(m116_reg_5580[7]),
        .R(1'b0));
  CARRY4 \m116_reg_5580_reg[7]_i_1 
       (.CI(\m116_reg_5580_reg[3]_i_1_n_0 ),
        .CO({\m116_reg_5580_reg[7]_i_1_n_0 ,\m116_reg_5580_reg[7]_i_1_n_1 ,\m116_reg_5580_reg[7]_i_1_n_2 ,\m116_reg_5580_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln1_2_reg_4553[6:5],\m116_reg_5580[7]_i_2_n_0 ,trunc_ln181_reg_5480[4]}),
        .O(m116_fu_3761_p2[7:4]),
        .S({\m116_reg_5580[7]_i_3_n_0 ,\m116_reg_5580[7]_i_4_n_0 ,\m116_reg_5580[7]_i_5_n_0 ,\m116_reg_5580[7]_i_6_n_0 }));
  FDRE \m116_reg_5580_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[8]),
        .Q(m116_reg_5580[8]),
        .R(1'b0));
  FDRE \m116_reg_5580_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(m116_fu_3761_p2[9]),
        .Q(m116_reg_5580[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \m16_10_fu_374[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[0]_i_10 
       (.I0(B[0]),
        .I1(m16_10_fu_374_reg[0]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[0]),
        .O(\m16_10_fu_374[0]_i_10_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[0]_i_12 
       (.I0(add_ln222_4_reg_5194[2]),
        .I1(add_ln222_21_reg_5204[2]),
        .I2(add_ln222_9_reg_5199[2]),
        .O(\m16_10_fu_374[0]_i_12_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[0]_i_13 
       (.I0(add_ln222_4_reg_5194[1]),
        .I1(add_ln222_21_reg_5204[1]),
        .I2(add_ln222_9_reg_5199[1]),
        .O(\m16_10_fu_374[0]_i_13_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[0]_i_14 
       (.I0(add_ln222_21_reg_5204[0]),
        .I1(add_ln222_4_reg_5194[0]),
        .I2(add_ln222_9_reg_5199[0]),
        .O(\m16_10_fu_374[0]_i_14_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[0]_i_15 
       (.I0(add_ln222_4_reg_5194[3]),
        .I1(add_ln222_21_reg_5204[3]),
        .I2(add_ln222_9_reg_5199[3]),
        .I3(\m16_10_fu_374[0]_i_12_n_0 ),
        .O(\m16_10_fu_374[0]_i_15_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[0]_i_16 
       (.I0(add_ln222_4_reg_5194[2]),
        .I1(add_ln222_21_reg_5204[2]),
        .I2(add_ln222_9_reg_5199[2]),
        .I3(\m16_10_fu_374[0]_i_13_n_0 ),
        .O(\m16_10_fu_374[0]_i_16_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[0]_i_17 
       (.I0(add_ln222_4_reg_5194[1]),
        .I1(add_ln222_21_reg_5204[1]),
        .I2(add_ln222_9_reg_5199[1]),
        .I3(\m16_10_fu_374[0]_i_14_n_0 ),
        .O(\m16_10_fu_374[0]_i_17_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m16_10_fu_374[0]_i_18 
       (.I0(add_ln222_21_reg_5204[0]),
        .I1(add_ln222_4_reg_5194[0]),
        .I2(add_ln222_9_reg_5199[0]),
        .O(\m16_10_fu_374[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[0]_i_3 
       (.I0(B[3]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[0]_i_4 
       (.I0(B[2]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[0]_i_5 
       (.I0(B[1]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[0]_i_6 
       (.I0(B[0]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[0]_i_7 
       (.I0(B[3]),
        .I1(m16_10_fu_374_reg[3]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[3]),
        .O(\m16_10_fu_374[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[0]_i_8 
       (.I0(B[2]),
        .I1(m16_10_fu_374_reg[2]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[2]),
        .O(\m16_10_fu_374[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[0]_i_9 
       (.I0(B[1]),
        .I1(m16_10_fu_374_reg[1]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[1]),
        .O(\m16_10_fu_374[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_10_fu_374[12]_i_10 
       (.I0(add_ln222_4_reg_5194[11]),
        .I1(add_ln222_4_reg_5194[12]),
        .O(\m16_10_fu_374[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[12]_i_2 
       (.I0(B[13]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[12]_i_3 
       (.I0(B[12]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[12]_i_4 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[15]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[15]),
        .O(\m16_10_fu_374[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[12]_i_5 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[14]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[14]),
        .O(\m16_10_fu_374[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[12]_i_6 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[13]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[13]),
        .O(\m16_10_fu_374[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[12]_i_7 
       (.I0(B[12]),
        .I1(m16_10_fu_374_reg[12]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[12]),
        .O(\m16_10_fu_374[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_10_fu_374[12]_i_9 
       (.I0(add_ln222_4_reg_5194[12]),
        .I1(add_ln222_4_reg_5194[13]),
        .O(\m16_10_fu_374[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[16]_i_2 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[19]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[19]),
        .O(\m16_10_fu_374[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[16]_i_3 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[18]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[18]),
        .O(\m16_10_fu_374[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[16]_i_4 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[17]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[17]),
        .O(\m16_10_fu_374[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[16]_i_5 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[16]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[16]),
        .O(\m16_10_fu_374[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[20]_i_2 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[23]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[23]),
        .O(\m16_10_fu_374[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[20]_i_3 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[22]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[22]),
        .O(\m16_10_fu_374[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[20]_i_4 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[21]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[21]),
        .O(\m16_10_fu_374[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[20]_i_5 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[20]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[20]),
        .O(\m16_10_fu_374[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[24]_i_2 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[27]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[27]),
        .O(\m16_10_fu_374[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[24]_i_3 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[26]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[26]),
        .O(\m16_10_fu_374[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[24]_i_4 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[25]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[25]),
        .O(\m16_10_fu_374[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[24]_i_5 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[24]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[24]),
        .O(\m16_10_fu_374[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \m16_10_fu_374[28]_i_2 
       (.I0(m16_6_fu_334_reg[31]),
        .I1(ap_NS_fsm16_out),
        .I2(m16_10_fu_374_reg[31]),
        .I3(B[13]),
        .O(\m16_10_fu_374[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[28]_i_3 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[30]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[30]),
        .O(\m16_10_fu_374[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[28]_i_4 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[29]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[29]),
        .O(\m16_10_fu_374[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[28]_i_5 
       (.I0(B[13]),
        .I1(m16_10_fu_374_reg[28]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[28]),
        .O(\m16_10_fu_374[28]_i_5_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[4]_i_11 
       (.I0(add_ln222_4_reg_5194[6]),
        .I1(add_ln222_21_reg_5204[6]),
        .I2(add_ln222_9_reg_5199[6]),
        .O(\m16_10_fu_374[4]_i_11_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[4]_i_12 
       (.I0(add_ln222_4_reg_5194[5]),
        .I1(add_ln222_21_reg_5204[5]),
        .I2(add_ln222_9_reg_5199[5]),
        .O(\m16_10_fu_374[4]_i_12_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[4]_i_13 
       (.I0(add_ln222_4_reg_5194[4]),
        .I1(add_ln222_21_reg_5204[4]),
        .I2(add_ln222_9_reg_5199[4]),
        .O(\m16_10_fu_374[4]_i_13_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[4]_i_14 
       (.I0(add_ln222_4_reg_5194[3]),
        .I1(add_ln222_21_reg_5204[3]),
        .I2(add_ln222_9_reg_5199[3]),
        .O(\m16_10_fu_374[4]_i_14_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[4]_i_15 
       (.I0(add_ln222_4_reg_5194[7]),
        .I1(add_ln222_21_reg_5204[7]),
        .I2(add_ln222_9_reg_5199[7]),
        .I3(\m16_10_fu_374[4]_i_11_n_0 ),
        .O(\m16_10_fu_374[4]_i_15_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[4]_i_16 
       (.I0(add_ln222_4_reg_5194[6]),
        .I1(add_ln222_21_reg_5204[6]),
        .I2(add_ln222_9_reg_5199[6]),
        .I3(\m16_10_fu_374[4]_i_12_n_0 ),
        .O(\m16_10_fu_374[4]_i_16_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[4]_i_17 
       (.I0(add_ln222_4_reg_5194[5]),
        .I1(add_ln222_21_reg_5204[5]),
        .I2(add_ln222_9_reg_5199[5]),
        .I3(\m16_10_fu_374[4]_i_13_n_0 ),
        .O(\m16_10_fu_374[4]_i_17_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[4]_i_18 
       (.I0(add_ln222_4_reg_5194[4]),
        .I1(add_ln222_21_reg_5204[4]),
        .I2(add_ln222_9_reg_5199[4]),
        .I3(\m16_10_fu_374[4]_i_14_n_0 ),
        .O(\m16_10_fu_374[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[4]_i_2 
       (.I0(B[7]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[4]_i_3 
       (.I0(B[6]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[4]_i_4 
       (.I0(B[5]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[4]_i_5 
       (.I0(B[4]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[4]_i_6 
       (.I0(B[7]),
        .I1(m16_10_fu_374_reg[7]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[7]),
        .O(\m16_10_fu_374[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[4]_i_7 
       (.I0(B[6]),
        .I1(m16_10_fu_374_reg[6]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[6]),
        .O(\m16_10_fu_374[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[4]_i_8 
       (.I0(B[5]),
        .I1(m16_10_fu_374_reg[5]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[5]),
        .O(\m16_10_fu_374[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[4]_i_9 
       (.I0(B[4]),
        .I1(m16_10_fu_374_reg[4]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[4]),
        .O(\m16_10_fu_374[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \m16_10_fu_374[8]_i_11 
       (.I0(add_ln222_4_reg_5194[10]),
        .I1(add_ln222_9_reg_5199[10]),
        .I2(add_ln222_4_reg_5194[9]),
        .I3(add_ln222_9_reg_5199[9]),
        .O(\m16_10_fu_374[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \m16_10_fu_374[8]_i_12 
       (.I0(add_ln222_21_reg_5204[9]),
        .I1(add_ln222_9_reg_5199[9]),
        .I2(add_ln222_4_reg_5194[9]),
        .O(\m16_10_fu_374[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \m16_10_fu_374[8]_i_13 
       (.I0(add_ln222_21_reg_5204[9]),
        .I1(add_ln222_9_reg_5199[9]),
        .I2(add_ln222_4_reg_5194[9]),
        .O(\m16_10_fu_374[8]_i_13_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_10_fu_374[8]_i_14 
       (.I0(add_ln222_4_reg_5194[7]),
        .I1(add_ln222_21_reg_5204[7]),
        .I2(add_ln222_9_reg_5199[7]),
        .O(\m16_10_fu_374[8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEF0E10F1)) 
    \m16_10_fu_374[8]_i_15 
       (.I0(add_ln222_9_reg_5199[9]),
        .I1(add_ln222_4_reg_5194[9]),
        .I2(add_ln222_9_reg_5199[10]),
        .I3(add_ln222_4_reg_5194[10]),
        .I4(add_ln222_4_reg_5194[11]),
        .O(\m16_10_fu_374[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \m16_10_fu_374[8]_i_16 
       (.I0(\m16_10_fu_374[8]_i_12_n_0 ),
        .I1(add_ln222_4_reg_5194[10]),
        .I2(add_ln222_9_reg_5199[10]),
        .I3(add_ln222_4_reg_5194[9]),
        .I4(add_ln222_9_reg_5199[9]),
        .O(\m16_10_fu_374[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \m16_10_fu_374[8]_i_17 
       (.I0(add_ln222_4_reg_5194[9]),
        .I1(add_ln222_9_reg_5199[9]),
        .I2(add_ln222_21_reg_5204[9]),
        .I3(add_ln222_9_reg_5199[8]),
        .I4(add_ln222_21_reg_5204[8]),
        .I5(add_ln222_4_reg_5194[8]),
        .O(\m16_10_fu_374[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_10_fu_374[8]_i_18 
       (.I0(\m16_10_fu_374[8]_i_14_n_0 ),
        .I1(add_ln222_4_reg_5194[8]),
        .I2(add_ln222_21_reg_5204[8]),
        .I3(add_ln222_9_reg_5199[8]),
        .O(\m16_10_fu_374[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[8]_i_2 
       (.I0(B[11]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[8]_i_3 
       (.I0(B[10]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[8]_i_4 
       (.I0(B[9]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_10_fu_374[8]_i_5 
       (.I0(B[8]),
        .I1(i_n3_0_fu_330[1]),
        .I2(i_n3_0_fu_330[0]),
        .I3(i_n3_0_fu_330[3]),
        .I4(i_n3_0_fu_330[2]),
        .I5(ap_CS_fsm_state21),
        .O(\m16_10_fu_374[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[8]_i_6 
       (.I0(B[11]),
        .I1(m16_10_fu_374_reg[11]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[11]),
        .O(\m16_10_fu_374[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[8]_i_7 
       (.I0(B[10]),
        .I1(m16_10_fu_374_reg[10]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[10]),
        .O(\m16_10_fu_374[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[8]_i_8 
       (.I0(B[9]),
        .I1(m16_10_fu_374_reg[9]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[9]),
        .O(\m16_10_fu_374[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_10_fu_374[8]_i_9 
       (.I0(B[8]),
        .I1(m16_10_fu_374_reg[8]),
        .I2(ap_NS_fsm16_out),
        .I3(m16_6_fu_334_reg[8]),
        .O(\m16_10_fu_374[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[0] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[0]_i_2_n_7 ),
        .Q(m16_10_fu_374_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_10_fu_374_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\m16_10_fu_374_reg[0]_i_11_n_0 ,\m16_10_fu_374_reg[0]_i_11_n_1 ,\m16_10_fu_374_reg[0]_i_11_n_2 ,\m16_10_fu_374_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[0]_i_12_n_0 ,\m16_10_fu_374[0]_i_13_n_0 ,\m16_10_fu_374[0]_i_14_n_0 ,1'b0}),
        .O(B[3:0]),
        .S({\m16_10_fu_374[0]_i_15_n_0 ,\m16_10_fu_374[0]_i_16_n_0 ,\m16_10_fu_374[0]_i_17_n_0 ,\m16_10_fu_374[0]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\m16_10_fu_374_reg[0]_i_2_n_0 ,\m16_10_fu_374_reg[0]_i_2_n_1 ,\m16_10_fu_374_reg[0]_i_2_n_2 ,\m16_10_fu_374_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[0]_i_3_n_0 ,\m16_10_fu_374[0]_i_4_n_0 ,\m16_10_fu_374[0]_i_5_n_0 ,\m16_10_fu_374[0]_i_6_n_0 }),
        .O({\m16_10_fu_374_reg[0]_i_2_n_4 ,\m16_10_fu_374_reg[0]_i_2_n_5 ,\m16_10_fu_374_reg[0]_i_2_n_6 ,\m16_10_fu_374_reg[0]_i_2_n_7 }),
        .S({\m16_10_fu_374[0]_i_7_n_0 ,\m16_10_fu_374[0]_i_8_n_0 ,\m16_10_fu_374[0]_i_9_n_0 ,\m16_10_fu_374[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[10] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[8]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[11] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[8]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[12] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[12]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[12]_i_1 
       (.CI(\m16_10_fu_374_reg[8]_i_1_n_0 ),
        .CO({\m16_10_fu_374_reg[12]_i_1_n_0 ,\m16_10_fu_374_reg[12]_i_1_n_1 ,\m16_10_fu_374_reg[12]_i_1_n_2 ,\m16_10_fu_374_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_3_n_0 }),
        .O({\m16_10_fu_374_reg[12]_i_1_n_4 ,\m16_10_fu_374_reg[12]_i_1_n_5 ,\m16_10_fu_374_reg[12]_i_1_n_6 ,\m16_10_fu_374_reg[12]_i_1_n_7 }),
        .S({\m16_10_fu_374[12]_i_4_n_0 ,\m16_10_fu_374[12]_i_5_n_0 ,\m16_10_fu_374[12]_i_6_n_0 ,\m16_10_fu_374[12]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_10_fu_374_reg[12]_i_8 
       (.CI(\m16_10_fu_374_reg[8]_i_10_n_0 ),
        .CO({\NLW_m16_10_fu_374_reg[12]_i_8_CO_UNCONNECTED [3:1],\m16_10_fu_374_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln222_4_reg_5194[11]}),
        .O({\NLW_m16_10_fu_374_reg[12]_i_8_O_UNCONNECTED [3:2],B[13:12]}),
        .S({1'b0,1'b0,\m16_10_fu_374[12]_i_9_n_0 ,\m16_10_fu_374[12]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[13] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[12]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[14] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[12]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[15] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[12]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[16] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[16]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[16]_i_1 
       (.CI(\m16_10_fu_374_reg[12]_i_1_n_0 ),
        .CO({\m16_10_fu_374_reg[16]_i_1_n_0 ,\m16_10_fu_374_reg[16]_i_1_n_1 ,\m16_10_fu_374_reg[16]_i_1_n_2 ,\m16_10_fu_374_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 }),
        .O({\m16_10_fu_374_reg[16]_i_1_n_4 ,\m16_10_fu_374_reg[16]_i_1_n_5 ,\m16_10_fu_374_reg[16]_i_1_n_6 ,\m16_10_fu_374_reg[16]_i_1_n_7 }),
        .S({\m16_10_fu_374[16]_i_2_n_0 ,\m16_10_fu_374[16]_i_3_n_0 ,\m16_10_fu_374[16]_i_4_n_0 ,\m16_10_fu_374[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[17] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[16]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[18] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[16]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[19] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[16]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[1] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[0]_i_2_n_6 ),
        .Q(m16_10_fu_374_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[20] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[20]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[20]_i_1 
       (.CI(\m16_10_fu_374_reg[16]_i_1_n_0 ),
        .CO({\m16_10_fu_374_reg[20]_i_1_n_0 ,\m16_10_fu_374_reg[20]_i_1_n_1 ,\m16_10_fu_374_reg[20]_i_1_n_2 ,\m16_10_fu_374_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 }),
        .O({\m16_10_fu_374_reg[20]_i_1_n_4 ,\m16_10_fu_374_reg[20]_i_1_n_5 ,\m16_10_fu_374_reg[20]_i_1_n_6 ,\m16_10_fu_374_reg[20]_i_1_n_7 }),
        .S({\m16_10_fu_374[20]_i_2_n_0 ,\m16_10_fu_374[20]_i_3_n_0 ,\m16_10_fu_374[20]_i_4_n_0 ,\m16_10_fu_374[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[21] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[20]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[22] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[20]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[23] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[20]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[24] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[24]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[24]_i_1 
       (.CI(\m16_10_fu_374_reg[20]_i_1_n_0 ),
        .CO({\m16_10_fu_374_reg[24]_i_1_n_0 ,\m16_10_fu_374_reg[24]_i_1_n_1 ,\m16_10_fu_374_reg[24]_i_1_n_2 ,\m16_10_fu_374_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 }),
        .O({\m16_10_fu_374_reg[24]_i_1_n_4 ,\m16_10_fu_374_reg[24]_i_1_n_5 ,\m16_10_fu_374_reg[24]_i_1_n_6 ,\m16_10_fu_374_reg[24]_i_1_n_7 }),
        .S({\m16_10_fu_374[24]_i_2_n_0 ,\m16_10_fu_374[24]_i_3_n_0 ,\m16_10_fu_374[24]_i_4_n_0 ,\m16_10_fu_374[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[25] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[24]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[26] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[24]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[27] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[24]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[28] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[28]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[28]_i_1 
       (.CI(\m16_10_fu_374_reg[24]_i_1_n_0 ),
        .CO({\NLW_m16_10_fu_374_reg[28]_i_1_CO_UNCONNECTED [3],\m16_10_fu_374_reg[28]_i_1_n_1 ,\m16_10_fu_374_reg[28]_i_1_n_2 ,\m16_10_fu_374_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 ,\m16_10_fu_374[12]_i_2_n_0 }),
        .O({\m16_10_fu_374_reg[28]_i_1_n_4 ,\m16_10_fu_374_reg[28]_i_1_n_5 ,\m16_10_fu_374_reg[28]_i_1_n_6 ,\m16_10_fu_374_reg[28]_i_1_n_7 }),
        .S({\m16_10_fu_374[28]_i_2_n_0 ,\m16_10_fu_374[28]_i_3_n_0 ,\m16_10_fu_374[28]_i_4_n_0 ,\m16_10_fu_374[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[29] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[28]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[2] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[0]_i_2_n_5 ),
        .Q(m16_10_fu_374_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[30] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[28]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[31] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[28]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[3] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[0]_i_2_n_4 ),
        .Q(m16_10_fu_374_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[4] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[4]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[4]_i_1 
       (.CI(\m16_10_fu_374_reg[0]_i_2_n_0 ),
        .CO({\m16_10_fu_374_reg[4]_i_1_n_0 ,\m16_10_fu_374_reg[4]_i_1_n_1 ,\m16_10_fu_374_reg[4]_i_1_n_2 ,\m16_10_fu_374_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[4]_i_2_n_0 ,\m16_10_fu_374[4]_i_3_n_0 ,\m16_10_fu_374[4]_i_4_n_0 ,\m16_10_fu_374[4]_i_5_n_0 }),
        .O({\m16_10_fu_374_reg[4]_i_1_n_4 ,\m16_10_fu_374_reg[4]_i_1_n_5 ,\m16_10_fu_374_reg[4]_i_1_n_6 ,\m16_10_fu_374_reg[4]_i_1_n_7 }),
        .S({\m16_10_fu_374[4]_i_6_n_0 ,\m16_10_fu_374[4]_i_7_n_0 ,\m16_10_fu_374[4]_i_8_n_0 ,\m16_10_fu_374[4]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_10_fu_374_reg[4]_i_10 
       (.CI(\m16_10_fu_374_reg[0]_i_11_n_0 ),
        .CO({\m16_10_fu_374_reg[4]_i_10_n_0 ,\m16_10_fu_374_reg[4]_i_10_n_1 ,\m16_10_fu_374_reg[4]_i_10_n_2 ,\m16_10_fu_374_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[4]_i_11_n_0 ,\m16_10_fu_374[4]_i_12_n_0 ,\m16_10_fu_374[4]_i_13_n_0 ,\m16_10_fu_374[4]_i_14_n_0 }),
        .O(B[7:4]),
        .S({\m16_10_fu_374[4]_i_15_n_0 ,\m16_10_fu_374[4]_i_16_n_0 ,\m16_10_fu_374[4]_i_17_n_0 ,\m16_10_fu_374[4]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[5] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[4]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[6] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[4]_i_1_n_5 ),
        .Q(m16_10_fu_374_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[7] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[4]_i_1_n_4 ),
        .Q(m16_10_fu_374_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[8] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[8]_i_1_n_7 ),
        .Q(m16_10_fu_374_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_10_fu_374_reg[8]_i_1 
       (.CI(\m16_10_fu_374_reg[4]_i_1_n_0 ),
        .CO({\m16_10_fu_374_reg[8]_i_1_n_0 ,\m16_10_fu_374_reg[8]_i_1_n_1 ,\m16_10_fu_374_reg[8]_i_1_n_2 ,\m16_10_fu_374_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[8]_i_2_n_0 ,\m16_10_fu_374[8]_i_3_n_0 ,\m16_10_fu_374[8]_i_4_n_0 ,\m16_10_fu_374[8]_i_5_n_0 }),
        .O({\m16_10_fu_374_reg[8]_i_1_n_4 ,\m16_10_fu_374_reg[8]_i_1_n_5 ,\m16_10_fu_374_reg[8]_i_1_n_6 ,\m16_10_fu_374_reg[8]_i_1_n_7 }),
        .S({\m16_10_fu_374[8]_i_6_n_0 ,\m16_10_fu_374[8]_i_7_n_0 ,\m16_10_fu_374[8]_i_8_n_0 ,\m16_10_fu_374[8]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_10_fu_374_reg[8]_i_10 
       (.CI(\m16_10_fu_374_reg[4]_i_10_n_0 ),
        .CO({\m16_10_fu_374_reg[8]_i_10_n_0 ,\m16_10_fu_374_reg[8]_i_10_n_1 ,\m16_10_fu_374_reg[8]_i_10_n_2 ,\m16_10_fu_374_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_10_fu_374[8]_i_11_n_0 ,\m16_10_fu_374[8]_i_12_n_0 ,\m16_10_fu_374[8]_i_13_n_0 ,\m16_10_fu_374[8]_i_14_n_0 }),
        .O(B[11:8]),
        .S({\m16_10_fu_374[8]_i_15_n_0 ,\m16_10_fu_374[8]_i_16_n_0 ,\m16_10_fu_374[8]_i_17_n_0 ,\m16_10_fu_374[8]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_10_fu_374_reg[9] 
       (.C(ap_clk),
        .CE(\m16_10_fu_374[0]_i_1_n_0 ),
        .D(\m16_10_fu_374_reg[8]_i_1_n_6 ),
        .Q(m16_10_fu_374_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[11]_i_10 
       (.I0(\add_ln231_8_reg_5475_reg_n_0_[11] ),
        .I1(ap_CS_fsm_state39),
        .I2(add_ln252_7_reg_5630[11]),
        .O(\m16_14_fu_394[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[11]_i_2 
       (.I0(add_ln252_7_reg_5630[10]),
        .I1(m16_10_fu_374_reg[10]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[10] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[10] ),
        .I5(\mul_i1663_reg_5239_reg_n_0_[1] ),
        .O(\m16_14_fu_394[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC355C3AA3C553CAA)) 
    \m16_14_fu_394[11]_i_3 
       (.I0(\m16_14_fu_394_reg_n_0_[10] ),
        .I1(m16_10_fu_374_reg[10]),
        .I2(\add_ln231_8_reg_5475_reg_n_0_[10] ),
        .I3(ap_CS_fsm_state39),
        .I4(add_ln252_7_reg_5630[10]),
        .I5(\mul_i1663_reg_5239_reg_n_0_[1] ),
        .O(\m16_14_fu_394[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \m16_14_fu_394[11]_i_4 
       (.I0(\mul_i1663_reg_5239_reg_n_0_[0] ),
        .I1(add_ln252_7_reg_5630[9]),
        .I2(ap_CS_fsm_state39),
        .I3(\add_ln231_8_reg_5475_reg_n_0_[9] ),
        .O(\m16_14_fu_394[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[11]_i_5 
       (.I0(m16_10_fu_374_reg[8]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[8] ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h6A959A65659A956A)) 
    \m16_14_fu_394[11]_i_6 
       (.I0(\m16_14_fu_394[11]_i_2_n_0 ),
        .I1(\mul_i1663_reg_5239_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394[11]_i_10_n_0 ),
        .I4(m16_10_fu_374_reg[11]),
        .I5(\m16_14_fu_394_reg_n_0_[11] ),
        .O(\m16_14_fu_394[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \m16_14_fu_394[11]_i_7 
       (.I0(\m16_14_fu_394[11]_i_3_n_0 ),
        .I1(ap_CS_fsm_state39),
        .I2(\mul_i1663_reg_5239_reg_n_0_[0] ),
        .I3(\add_ln231_8_reg_5475_reg_n_0_[9] ),
        .O(\m16_14_fu_394[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA5A533CC5A5A33CC)) 
    \m16_14_fu_394[11]_i_8 
       (.I0(\add_ln231_8_reg_5475_reg_n_0_[9] ),
        .I1(add_ln252_7_reg_5630[9]),
        .I2(\mul_i1663_reg_5239_reg_n_0_[0] ),
        .I3(\m16_14_fu_394_reg_n_0_[9] ),
        .I4(ap_CS_fsm_state39),
        .I5(m16_10_fu_374_reg[9]),
        .O(\m16_14_fu_394[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[11]_i_9 
       (.I0(\m16_14_fu_394_reg_n_0_[8] ),
        .I1(m16_10_fu_374_reg[8]),
        .I2(add_ln252_7_reg_5630[8]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[8] ),
        .O(\m16_14_fu_394[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[15]_i_10 
       (.I0(m16_10_fu_374_reg[15]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[15] ),
        .O(\m16_14_fu_394[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[15]_i_11 
       (.I0(m16_10_fu_374_reg[14]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[14] ),
        .O(\m16_14_fu_394[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[15]_i_12 
       (.I0(m16_10_fu_374_reg[13]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[13] ),
        .O(\m16_14_fu_394[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[15]_i_13 
       (.I0(\add_ln231_8_reg_5475_reg_n_0_[12] ),
        .I1(ap_CS_fsm_state39),
        .I2(add_ln252_7_reg_5630[12]),
        .O(\m16_14_fu_394[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[15]_i_2 
       (.I0(add_ln252_7_reg_5630[14]),
        .I1(m16_10_fu_374_reg[14]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[14] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[14] ),
        .I5(p_0_in0),
        .O(\m16_14_fu_394[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[15]_i_3 
       (.I0(add_ln252_7_reg_5630[13]),
        .I1(m16_10_fu_374_reg[13]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[13] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[13] ),
        .I5(p_0_in0),
        .O(\m16_14_fu_394[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[15]_i_4 
       (.I0(add_ln252_7_reg_5630[12]),
        .I1(m16_10_fu_374_reg[12]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[12] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[12] ),
        .I5(\mul_i1663_reg_5239_reg_n_0_[3] ),
        .O(\m16_14_fu_394[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[15]_i_5 
       (.I0(add_ln252_7_reg_5630[11]),
        .I1(m16_10_fu_374_reg[11]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[11] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[11] ),
        .I5(\mul_i1663_reg_5239_reg_n_0_[2] ),
        .O(\m16_14_fu_394[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969996696969966)) 
    \m16_14_fu_394[15]_i_6 
       (.I0(\m16_14_fu_394[15]_i_2_n_0 ),
        .I1(\m16_14_fu_394[15]_i_10_n_0 ),
        .I2(p_0_in0),
        .I3(add_ln252_7_reg_5630[15]),
        .I4(ap_CS_fsm_state39),
        .I5(\add_ln231_8_reg_5475_reg_n_0_[15] ),
        .O(\m16_14_fu_394[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969996696969966)) 
    \m16_14_fu_394[15]_i_7 
       (.I0(\m16_14_fu_394[15]_i_3_n_0 ),
        .I1(\m16_14_fu_394[15]_i_11_n_0 ),
        .I2(p_0_in0),
        .I3(add_ln252_7_reg_5630[14]),
        .I4(ap_CS_fsm_state39),
        .I5(\add_ln231_8_reg_5475_reg_n_0_[14] ),
        .O(\m16_14_fu_394[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969996696969966)) 
    \m16_14_fu_394[15]_i_8 
       (.I0(\m16_14_fu_394[15]_i_4_n_0 ),
        .I1(\m16_14_fu_394[15]_i_12_n_0 ),
        .I2(p_0_in0),
        .I3(add_ln252_7_reg_5630[13]),
        .I4(ap_CS_fsm_state39),
        .I5(\add_ln231_8_reg_5475_reg_n_0_[13] ),
        .O(\m16_14_fu_394[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A959A65659A956A)) 
    \m16_14_fu_394[15]_i_9 
       (.I0(\m16_14_fu_394[15]_i_5_n_0 ),
        .I1(\mul_i1663_reg_5239_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394[15]_i_13_n_0 ),
        .I4(m16_10_fu_374_reg[12]),
        .I5(\m16_14_fu_394_reg_n_0_[12] ),
        .O(\m16_14_fu_394[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[19]_i_10 
       (.I0(add_ln252_7_reg_5630[16]),
        .I1(p_0_in0_in0),
        .I2(\m16_14_fu_394_reg_n_0_[19] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[19]),
        .O(\m16_14_fu_394[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[19]_i_11 
       (.I0(\add_ln231_8_reg_5475_reg_n_0_[16] ),
        .I1(ap_CS_fsm_state39),
        .I2(add_ln252_7_reg_5630[16]),
        .O(\m16_14_fu_394[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0CAA0C00C0AAC000)) 
    \m16_14_fu_394[19]_i_2 
       (.I0(\m16_14_fu_394_reg_n_0_[18] ),
        .I1(m16_10_fu_374_reg[18]),
        .I2(p_0_in0_in0),
        .I3(ap_CS_fsm_state39),
        .I4(add_ln252_7_reg_5630[16]),
        .I5(p_0_in0),
        .O(\m16_14_fu_394[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA5A533CC5A5A33CC)) 
    \m16_14_fu_394[19]_i_3 
       (.I0(p_0_in0_in0),
        .I1(add_ln252_7_reg_5630[16]),
        .I2(p_0_in0),
        .I3(\m16_14_fu_394_reg_n_0_[18] ),
        .I4(ap_CS_fsm_state39),
        .I5(m16_10_fu_374_reg[18]),
        .O(\m16_14_fu_394[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCACAC0CF0A0A000)) 
    \m16_14_fu_394[19]_i_4 
       (.I0(p_0_in0),
        .I1(add_ln252_7_reg_5630[16]),
        .I2(ap_CS_fsm_state39),
        .I3(\add_ln231_8_reg_5475_reg_n_0_[16] ),
        .I4(m16_10_fu_374_reg[16]),
        .I5(\m16_14_fu_394_reg_n_0_[16] ),
        .O(\m16_14_fu_394[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \m16_14_fu_394[19]_i_5 
       (.I0(add_ln252_7_reg_5630[15]),
        .I1(m16_10_fu_374_reg[15]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[15] ),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[15] ),
        .I5(p_0_in0),
        .O(\m16_14_fu_394[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h66669666)) 
    \m16_14_fu_394[19]_i_6 
       (.I0(\m16_14_fu_394[19]_i_2_n_0 ),
        .I1(\m16_14_fu_394[19]_i_10_n_0 ),
        .I2(p_0_in0),
        .I3(ap_CS_fsm_state39),
        .I4(p_0_in0_in0),
        .O(\m16_14_fu_394[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h556666AA5AAA5AAA)) 
    \m16_14_fu_394[19]_i_7 
       (.I0(\m16_14_fu_394[19]_i_3_n_0 ),
        .I1(m16_10_fu_374_reg[17]),
        .I2(\m16_14_fu_394_reg_n_0_[17] ),
        .I3(\m16_14_fu_394[23]_i_10_n_0 ),
        .I4(p_0_in0),
        .I5(ap_CS_fsm_state39),
        .O(\m16_14_fu_394[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A659A95959A656A)) 
    \m16_14_fu_394[19]_i_8 
       (.I0(\m16_14_fu_394[19]_i_4_n_0 ),
        .I1(m16_10_fu_374_reg[17]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[17] ),
        .I4(p_0_in0),
        .I5(\m16_14_fu_394[23]_i_10_n_0 ),
        .O(\m16_14_fu_394[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A659A95959A656A)) 
    \m16_14_fu_394[19]_i_9 
       (.I0(\m16_14_fu_394[19]_i_5_n_0 ),
        .I1(m16_10_fu_374_reg[16]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[16] ),
        .I4(p_0_in0),
        .I5(\m16_14_fu_394[19]_i_11_n_0 ),
        .O(\m16_14_fu_394[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[23]_i_10 
       (.I0(p_0_in0_in0),
        .I1(ap_CS_fsm_state39),
        .I2(add_ln252_7_reg_5630[16]),
        .O(\m16_14_fu_394[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \m16_14_fu_394[23]_i_11 
       (.I0(\m16_14_fu_394_reg_n_0_[21] ),
        .I1(m16_10_fu_374_reg[21]),
        .I2(add_ln252_7_reg_5630[16]),
        .I3(ap_CS_fsm_state39),
        .I4(p_0_in0_in0),
        .O(\m16_14_fu_394[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[23]_i_12 
       (.I0(add_ln252_7_reg_5630[16]),
        .I1(p_0_in0_in0),
        .I2(\m16_14_fu_394_reg_n_0_[21] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[21]),
        .O(\m16_14_fu_394[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[23]_i_13 
       (.I0(add_ln252_7_reg_5630[16]),
        .I1(p_0_in0_in0),
        .I2(\m16_14_fu_394_reg_n_0_[20] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[20]),
        .O(\m16_14_fu_394[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF504444FF50)) 
    \m16_14_fu_394[23]_i_2 
       (.I0(\m16_14_fu_394[23]_i_10_n_0 ),
        .I1(m16_10_fu_374_reg[21]),
        .I2(\m16_14_fu_394_reg_n_0_[21] ),
        .I3(\m16_14_fu_394_reg_n_0_[22] ),
        .I4(ap_CS_fsm_state39),
        .I5(m16_10_fu_374_reg[22]),
        .O(\m16_14_fu_394[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0000A000ACC)) 
    \m16_14_fu_394[23]_i_3 
       (.I0(m16_10_fu_374_reg[20]),
        .I1(\m16_14_fu_394_reg_n_0_[20] ),
        .I2(m16_10_fu_374_reg[21]),
        .I3(ap_CS_fsm_state39),
        .I4(\m16_14_fu_394_reg_n_0_[21] ),
        .I5(\m16_14_fu_394[23]_i_10_n_0 ),
        .O(\m16_14_fu_394[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0000A000ACC)) 
    \m16_14_fu_394[23]_i_4 
       (.I0(m16_10_fu_374_reg[19]),
        .I1(\m16_14_fu_394_reg_n_0_[19] ),
        .I2(m16_10_fu_374_reg[20]),
        .I3(ap_CS_fsm_state39),
        .I4(\m16_14_fu_394_reg_n_0_[20] ),
        .I5(\m16_14_fu_394[23]_i_10_n_0 ),
        .O(\m16_14_fu_394[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC01F10C0CF101F)) 
    \m16_14_fu_394[23]_i_5 
       (.I0(p_0_in0),
        .I1(m16_10_fu_374_reg[19]),
        .I2(ap_CS_fsm_state39),
        .I3(\m16_14_fu_394_reg_n_0_[19] ),
        .I4(p_0_in0_in0),
        .I5(add_ln252_7_reg_5630[16]),
        .O(\m16_14_fu_394[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \m16_14_fu_394[23]_i_6 
       (.I0(\m16_14_fu_394[23]_i_2_n_0 ),
        .I1(\m16_14_fu_394_reg_n_0_[23] ),
        .I2(ap_CS_fsm_state39),
        .I3(m16_10_fu_374_reg[23]),
        .O(\m16_14_fu_394[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h66699969)) 
    \m16_14_fu_394[23]_i_7 
       (.I0(\m16_14_fu_394[23]_i_3_n_0 ),
        .I1(\m16_14_fu_394[23]_i_11_n_0 ),
        .I2(\m16_14_fu_394_reg_n_0_[22] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[22]),
        .O(\m16_14_fu_394[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6666666969696669)) 
    \m16_14_fu_394[23]_i_8 
       (.I0(\m16_14_fu_394[23]_i_4_n_0 ),
        .I1(\m16_14_fu_394[23]_i_12_n_0 ),
        .I2(\m16_14_fu_394[23]_i_10_n_0 ),
        .I3(\m16_14_fu_394_reg_n_0_[20] ),
        .I4(ap_CS_fsm_state39),
        .I5(m16_10_fu_374_reg[20]),
        .O(\m16_14_fu_394[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6666666969696669)) 
    \m16_14_fu_394[23]_i_9 
       (.I0(\m16_14_fu_394[23]_i_5_n_0 ),
        .I1(\m16_14_fu_394[23]_i_13_n_0 ),
        .I2(\m16_14_fu_394[23]_i_10_n_0 ),
        .I3(\m16_14_fu_394_reg_n_0_[19] ),
        .I4(ap_CS_fsm_state39),
        .I5(m16_10_fu_374_reg[19]),
        .O(\m16_14_fu_394[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[27]_i_2 
       (.I0(m16_10_fu_374_reg[26]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[26] ),
        .O(p_2_in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[27]_i_3 
       (.I0(m16_10_fu_374_reg[25]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[25] ),
        .O(p_2_in[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[27]_i_4 
       (.I0(m16_10_fu_374_reg[24]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[24] ),
        .O(p_2_in[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[27]_i_5 
       (.I0(m16_10_fu_374_reg[23]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[23] ),
        .O(p_2_in[23]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[27]_i_6 
       (.I0(\m16_14_fu_394_reg_n_0_[26] ),
        .I1(m16_10_fu_374_reg[26]),
        .I2(\m16_14_fu_394_reg_n_0_[27] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[27]),
        .O(\m16_14_fu_394[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[27]_i_7 
       (.I0(\m16_14_fu_394_reg_n_0_[25] ),
        .I1(m16_10_fu_374_reg[25]),
        .I2(\m16_14_fu_394_reg_n_0_[26] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[26]),
        .O(\m16_14_fu_394[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[27]_i_8 
       (.I0(\m16_14_fu_394_reg_n_0_[24] ),
        .I1(m16_10_fu_374_reg[24]),
        .I2(\m16_14_fu_394_reg_n_0_[25] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[25]),
        .O(\m16_14_fu_394[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[27]_i_9 
       (.I0(\m16_14_fu_394_reg_n_0_[23] ),
        .I1(m16_10_fu_374_reg[23]),
        .I2(\m16_14_fu_394_reg_n_0_[24] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[24]),
        .O(\m16_14_fu_394[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[31]_i_2 
       (.I0(m16_10_fu_374_reg[29]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[29] ),
        .O(p_2_in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[31]_i_3 
       (.I0(m16_10_fu_374_reg[28]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[28] ),
        .O(p_2_in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[31]_i_4 
       (.I0(m16_10_fu_374_reg[27]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[27] ),
        .O(p_2_in[27]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[31]_i_5 
       (.I0(\m16_14_fu_394_reg_n_0_[30] ),
        .I1(m16_10_fu_374_reg[30]),
        .I2(\m16_14_fu_394_reg_n_0_[31] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[31]),
        .O(\m16_14_fu_394[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[31]_i_6 
       (.I0(\m16_14_fu_394_reg_n_0_[29] ),
        .I1(m16_10_fu_374_reg[29]),
        .I2(\m16_14_fu_394_reg_n_0_[30] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[30]),
        .O(\m16_14_fu_394[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[31]_i_7 
       (.I0(\m16_14_fu_394_reg_n_0_[28] ),
        .I1(m16_10_fu_374_reg[28]),
        .I2(\m16_14_fu_394_reg_n_0_[29] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[29]),
        .O(\m16_14_fu_394[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \m16_14_fu_394[31]_i_8 
       (.I0(\m16_14_fu_394_reg_n_0_[27] ),
        .I1(m16_10_fu_374_reg[27]),
        .I2(\m16_14_fu_394_reg_n_0_[28] ),
        .I3(ap_CS_fsm_state39),
        .I4(m16_10_fu_374_reg[28]),
        .O(\m16_14_fu_394[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[3]_i_2 
       (.I0(m16_10_fu_374_reg[3]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[3] ),
        .O(p_2_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[3]_i_3 
       (.I0(m16_10_fu_374_reg[2]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[2] ),
        .O(p_2_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[3]_i_4 
       (.I0(m16_10_fu_374_reg[1]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[1] ),
        .O(p_2_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[3]_i_5 
       (.I0(m16_10_fu_374_reg[0]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[0] ),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[3]_i_6 
       (.I0(\m16_14_fu_394_reg_n_0_[3] ),
        .I1(m16_10_fu_374_reg[3]),
        .I2(add_ln252_7_reg_5630[3]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[3] ),
        .O(\m16_14_fu_394[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \m16_14_fu_394[3]_i_7 
       (.I0(\m16_14_fu_394_reg_n_0_[2] ),
        .I1(m16_10_fu_374_reg[2]),
        .I2(ap_CS_fsm_state39),
        .I3(add_ln252_7_reg_5630[2]),
        .O(\m16_14_fu_394[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \m16_14_fu_394[3]_i_8 
       (.I0(\m16_14_fu_394_reg_n_0_[1] ),
        .I1(m16_10_fu_374_reg[1]),
        .I2(ap_CS_fsm_state39),
        .I3(add_ln252_7_reg_5630[1]),
        .O(\m16_14_fu_394[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \m16_14_fu_394[3]_i_9 
       (.I0(\m16_14_fu_394_reg_n_0_[0] ),
        .I1(m16_10_fu_374_reg[0]),
        .I2(ap_CS_fsm_state39),
        .I3(add_ln252_7_reg_5630[0]),
        .O(\m16_14_fu_394[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[7]_i_2 
       (.I0(m16_10_fu_374_reg[7]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[7] ),
        .O(p_2_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[7]_i_3 
       (.I0(m16_10_fu_374_reg[6]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[6] ),
        .O(p_2_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[7]_i_4 
       (.I0(m16_10_fu_374_reg[5]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[5] ),
        .O(p_2_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_14_fu_394[7]_i_5 
       (.I0(m16_10_fu_374_reg[4]),
        .I1(ap_CS_fsm_state39),
        .I2(\m16_14_fu_394_reg_n_0_[4] ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[7]_i_6 
       (.I0(\m16_14_fu_394_reg_n_0_[7] ),
        .I1(m16_10_fu_374_reg[7]),
        .I2(add_ln252_7_reg_5630[7]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[7] ),
        .O(\m16_14_fu_394[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[7]_i_7 
       (.I0(\m16_14_fu_394_reg_n_0_[6] ),
        .I1(m16_10_fu_374_reg[6]),
        .I2(add_ln252_7_reg_5630[6]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[6] ),
        .O(\m16_14_fu_394[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[7]_i_8 
       (.I0(\m16_14_fu_394_reg_n_0_[5] ),
        .I1(m16_10_fu_374_reg[5]),
        .I2(add_ln252_7_reg_5630[5]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[5] ),
        .O(\m16_14_fu_394[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \m16_14_fu_394[7]_i_9 
       (.I0(\m16_14_fu_394_reg_n_0_[4] ),
        .I1(m16_10_fu_374_reg[4]),
        .I2(add_ln252_7_reg_5630[4]),
        .I3(ap_CS_fsm_state39),
        .I4(\add_ln231_8_reg_5475_reg_n_0_[4] ),
        .O(\m16_14_fu_394[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[0]),
        .Q(\m16_14_fu_394_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[10]),
        .Q(\m16_14_fu_394_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[11]),
        .Q(\m16_14_fu_394_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[11]_i_1 
       (.CI(\m16_14_fu_394_reg[7]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[11]_i_1_n_0 ,\m16_14_fu_394_reg[11]_i_1_n_1 ,\m16_14_fu_394_reg[11]_i_1_n_2 ,\m16_14_fu_394_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_14_fu_394[11]_i_2_n_0 ,\m16_14_fu_394[11]_i_3_n_0 ,\m16_14_fu_394[11]_i_4_n_0 ,p_2_in[8]}),
        .O(m16_14_fu_394[11:8]),
        .S({\m16_14_fu_394[11]_i_6_n_0 ,\m16_14_fu_394[11]_i_7_n_0 ,\m16_14_fu_394[11]_i_8_n_0 ,\m16_14_fu_394[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[12]),
        .Q(\m16_14_fu_394_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[13]),
        .Q(\m16_14_fu_394_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[14]),
        .Q(\m16_14_fu_394_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[15]),
        .Q(\m16_14_fu_394_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[15]_i_1 
       (.CI(\m16_14_fu_394_reg[11]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[15]_i_1_n_0 ,\m16_14_fu_394_reg[15]_i_1_n_1 ,\m16_14_fu_394_reg[15]_i_1_n_2 ,\m16_14_fu_394_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_14_fu_394[15]_i_2_n_0 ,\m16_14_fu_394[15]_i_3_n_0 ,\m16_14_fu_394[15]_i_4_n_0 ,\m16_14_fu_394[15]_i_5_n_0 }),
        .O(m16_14_fu_394[15:12]),
        .S({\m16_14_fu_394[15]_i_6_n_0 ,\m16_14_fu_394[15]_i_7_n_0 ,\m16_14_fu_394[15]_i_8_n_0 ,\m16_14_fu_394[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[16]),
        .Q(\m16_14_fu_394_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[17]),
        .Q(\m16_14_fu_394_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[18]),
        .Q(\m16_14_fu_394_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[19]),
        .Q(\m16_14_fu_394_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[19]_i_1 
       (.CI(\m16_14_fu_394_reg[15]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[19]_i_1_n_0 ,\m16_14_fu_394_reg[19]_i_1_n_1 ,\m16_14_fu_394_reg[19]_i_1_n_2 ,\m16_14_fu_394_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_14_fu_394[19]_i_2_n_0 ,\m16_14_fu_394[19]_i_3_n_0 ,\m16_14_fu_394[19]_i_4_n_0 ,\m16_14_fu_394[19]_i_5_n_0 }),
        .O(m16_14_fu_394[19:16]),
        .S({\m16_14_fu_394[19]_i_6_n_0 ,\m16_14_fu_394[19]_i_7_n_0 ,\m16_14_fu_394[19]_i_8_n_0 ,\m16_14_fu_394[19]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[1]),
        .Q(\m16_14_fu_394_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[20]),
        .Q(\m16_14_fu_394_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[21]),
        .Q(\m16_14_fu_394_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[22]),
        .Q(\m16_14_fu_394_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[23]),
        .Q(\m16_14_fu_394_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[23]_i_1 
       (.CI(\m16_14_fu_394_reg[19]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[23]_i_1_n_0 ,\m16_14_fu_394_reg[23]_i_1_n_1 ,\m16_14_fu_394_reg[23]_i_1_n_2 ,\m16_14_fu_394_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_14_fu_394[23]_i_2_n_0 ,\m16_14_fu_394[23]_i_3_n_0 ,\m16_14_fu_394[23]_i_4_n_0 ,\m16_14_fu_394[23]_i_5_n_0 }),
        .O(m16_14_fu_394[23:20]),
        .S({\m16_14_fu_394[23]_i_6_n_0 ,\m16_14_fu_394[23]_i_7_n_0 ,\m16_14_fu_394[23]_i_8_n_0 ,\m16_14_fu_394[23]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[24]),
        .Q(\m16_14_fu_394_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[25]),
        .Q(\m16_14_fu_394_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[26]),
        .Q(\m16_14_fu_394_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[27]),
        .Q(\m16_14_fu_394_reg_n_0_[27] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[27]_i_1 
       (.CI(\m16_14_fu_394_reg[23]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[27]_i_1_n_0 ,\m16_14_fu_394_reg[27]_i_1_n_1 ,\m16_14_fu_394_reg[27]_i_1_n_2 ,\m16_14_fu_394_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_2_in[26:23]),
        .O(m16_14_fu_394[27:24]),
        .S({\m16_14_fu_394[27]_i_6_n_0 ,\m16_14_fu_394[27]_i_7_n_0 ,\m16_14_fu_394[27]_i_8_n_0 ,\m16_14_fu_394[27]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[28]),
        .Q(\m16_14_fu_394_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[29]),
        .Q(\m16_14_fu_394_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[2]),
        .Q(\m16_14_fu_394_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[30]),
        .Q(\m16_14_fu_394_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[31]),
        .Q(\m16_14_fu_394_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[31]_i_1 
       (.CI(\m16_14_fu_394_reg[27]_i_1_n_0 ),
        .CO({\NLW_m16_14_fu_394_reg[31]_i_1_CO_UNCONNECTED [3],\m16_14_fu_394_reg[31]_i_1_n_1 ,\m16_14_fu_394_reg[31]_i_1_n_2 ,\m16_14_fu_394_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_2_in[29:27]}),
        .O(m16_14_fu_394[31:28]),
        .S({\m16_14_fu_394[31]_i_5_n_0 ,\m16_14_fu_394[31]_i_6_n_0 ,\m16_14_fu_394[31]_i_7_n_0 ,\m16_14_fu_394[31]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[3]),
        .Q(\m16_14_fu_394_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m16_14_fu_394_reg[3]_i_1_n_0 ,\m16_14_fu_394_reg[3]_i_1_n_1 ,\m16_14_fu_394_reg[3]_i_1_n_2 ,\m16_14_fu_394_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_2_in[3:0]),
        .O(m16_14_fu_394[3:0]),
        .S({\m16_14_fu_394[3]_i_6_n_0 ,\m16_14_fu_394[3]_i_7_n_0 ,\m16_14_fu_394[3]_i_8_n_0 ,\m16_14_fu_394[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[4]),
        .Q(\m16_14_fu_394_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[5]),
        .Q(\m16_14_fu_394_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[6]),
        .Q(\m16_14_fu_394_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[7]),
        .Q(\m16_14_fu_394_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_14_fu_394_reg[7]_i_1 
       (.CI(\m16_14_fu_394_reg[3]_i_1_n_0 ),
        .CO({\m16_14_fu_394_reg[7]_i_1_n_0 ,\m16_14_fu_394_reg[7]_i_1_n_1 ,\m16_14_fu_394_reg[7]_i_1_n_2 ,\m16_14_fu_394_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_2_in[7:4]),
        .O(m16_14_fu_394[7:4]),
        .S({\m16_14_fu_394[7]_i_6_n_0 ,\m16_14_fu_394[7]_i_7_n_0 ,\m16_14_fu_394[7]_i_8_n_0 ,\m16_14_fu_394[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[8]),
        .Q(\m16_14_fu_394_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_14_fu_394_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(m16_14_fu_394[9]),
        .Q(\m16_14_fu_394_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \m16_17_fu_398[0]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(i_s2_0_fu_390_reg[1]),
        .I2(i_s2_0_fu_390_reg[0]),
        .I3(i_s2_0_fu_390_reg[3]),
        .I4(i_s2_0_fu_390_reg[2]),
        .I5(ap_CS_fsm_state40),
        .O(\m16_17_fu_398[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[0] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_4),
        .Q(m16_17_fu_398_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[10] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_10),
        .Q(m16_17_fu_398_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[11] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_9),
        .Q(m16_17_fu_398_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[12] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_16),
        .Q(m16_17_fu_398_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[13] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_15),
        .Q(m16_17_fu_398_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[14] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_14),
        .Q(m16_17_fu_398_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[15] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_13),
        .Q(m16_17_fu_398_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[16] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_20),
        .Q(m16_17_fu_398_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[17] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_19),
        .Q(m16_17_fu_398_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[18] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_18),
        .Q(m16_17_fu_398_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[19] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_17),
        .Q(m16_17_fu_398_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[1] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_3),
        .Q(m16_17_fu_398_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[20] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_24),
        .Q(m16_17_fu_398_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[21] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_23),
        .Q(m16_17_fu_398_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[22] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_22),
        .Q(m16_17_fu_398_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[23] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_21),
        .Q(m16_17_fu_398_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[24] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_28),
        .Q(m16_17_fu_398_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[25] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_27),
        .Q(m16_17_fu_398_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[26] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_26),
        .Q(m16_17_fu_398_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[27] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_25),
        .Q(m16_17_fu_398_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[28] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_32),
        .Q(m16_17_fu_398_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[29] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_31),
        .Q(m16_17_fu_398_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[2] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_2),
        .Q(m16_17_fu_398_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[30] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_30),
        .Q(m16_17_fu_398_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[31] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_29),
        .Q(m16_17_fu_398_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[3] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_1),
        .Q(m16_17_fu_398_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[4] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_8),
        .Q(m16_17_fu_398_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[5] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_7),
        .Q(m16_17_fu_398_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[6] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_6),
        .Q(m16_17_fu_398_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[7] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_5),
        .Q(m16_17_fu_398_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[8] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_12),
        .Q(m16_17_fu_398_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_17_fu_398_reg[9] 
       (.C(ap_clk),
        .CE(\m16_17_fu_398[0]_i_1_n_0 ),
        .D(mac_muladd_8s_3s_12s_12_4_1_U60_n_11),
        .Q(m16_17_fu_398_reg[9]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[0]),
        .Q(m16_17_load_1_reg_5663[0]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[10]),
        .Q(m16_17_load_1_reg_5663[10]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[11]),
        .Q(m16_17_load_1_reg_5663[11]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[12]),
        .Q(m16_17_load_1_reg_5663[12]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[13]),
        .Q(m16_17_load_1_reg_5663[13]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[14]),
        .Q(m16_17_load_1_reg_5663[14]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[15]),
        .Q(m16_17_load_1_reg_5663[15]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[16]),
        .Q(m16_17_load_1_reg_5663[16]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[17]),
        .Q(m16_17_load_1_reg_5663[17]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[18]),
        .Q(m16_17_load_1_reg_5663[18]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[19]),
        .Q(m16_17_load_1_reg_5663[19]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[1]),
        .Q(m16_17_load_1_reg_5663[1]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[20]),
        .Q(m16_17_load_1_reg_5663[20]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[21]),
        .Q(m16_17_load_1_reg_5663[21]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[22]),
        .Q(m16_17_load_1_reg_5663[22]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[23]),
        .Q(m16_17_load_1_reg_5663[23]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[24]),
        .Q(m16_17_load_1_reg_5663[24]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[25]),
        .Q(m16_17_load_1_reg_5663[25]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[26]),
        .Q(m16_17_load_1_reg_5663[26]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[27]),
        .Q(m16_17_load_1_reg_5663[27]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[28]),
        .Q(m16_17_load_1_reg_5663[28]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[29]),
        .Q(m16_17_load_1_reg_5663[29]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[2]),
        .Q(m16_17_load_1_reg_5663[2]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[30]),
        .Q(m16_17_load_1_reg_5663[30]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[31]),
        .Q(m16_17_load_1_reg_5663[31]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[3]),
        .Q(m16_17_load_1_reg_5663[3]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[4]),
        .Q(m16_17_load_1_reg_5663[4]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[5]),
        .Q(m16_17_load_1_reg_5663[5]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[6]),
        .Q(m16_17_load_1_reg_5663[6]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[7]),
        .Q(m16_17_load_1_reg_5663[7]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[8]),
        .Q(m16_17_load_1_reg_5663[8]),
        .R(1'b0));
  FDRE \m16_17_load_1_reg_5663_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(m16_17_fu_398_reg[9]),
        .Q(m16_17_load_1_reg_5663[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \m16_1_fu_290[11]_i_10 
       (.I0(add_ln146_19_reg_4537[8]),
        .I1(add_ln146_8_reg_4532[8]),
        .I2(add_ln146_3_reg_4527[8]),
        .O(\m16_1_fu_290[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hEFF1)) 
    \m16_1_fu_290[11]_i_11 
       (.I0(add_ln146_8_reg_4532[9]),
        .I1(add_ln146_3_reg_4527[9]),
        .I2(add_ln146_3_reg_4527[10]),
        .I3(add_ln146_8_reg_4532[10]),
        .O(\m16_1_fu_290[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \m16_1_fu_290[11]_i_12 
       (.I0(add_ln146_8_reg_4532[8]),
        .I1(add_ln146_3_reg_4527[8]),
        .I2(add_ln146_8_reg_4532[10]),
        .I3(add_ln146_3_reg_4527[10]),
        .I4(add_ln146_8_reg_4532[9]),
        .I5(add_ln146_3_reg_4527[9]),
        .O(\m16_1_fu_290[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \m16_1_fu_290[11]_i_13 
       (.I0(add_ln146_19_reg_4537[8]),
        .I1(add_ln146_8_reg_4532[9]),
        .I2(add_ln146_3_reg_4527[9]),
        .I3(add_ln146_8_reg_4532[8]),
        .I4(add_ln146_3_reg_4527[8]),
        .O(\m16_1_fu_290[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \m16_1_fu_290[11]_i_14 
       (.I0(add_ln146_19_reg_4537[8]),
        .I1(add_ln146_8_reg_4532[8]),
        .I2(add_ln146_3_reg_4527[8]),
        .I3(add_ln146_19_reg_4537[7]),
        .I4(add_ln146_8_reg_4532[7]),
        .I5(add_ln146_3_reg_4527[7]),
        .O(\m16_1_fu_290[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[11]_i_15 
       (.I0(add_ln146_3_reg_4527[6]),
        .I1(add_ln146_8_reg_4532[6]),
        .I2(add_ln146_19_reg_4537[6]),
        .O(\m16_1_fu_290[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[11]_i_16 
       (.I0(add_ln146_3_reg_4527[5]),
        .I1(add_ln146_8_reg_4532[5]),
        .I2(add_ln146_19_reg_4537[5]),
        .O(\m16_1_fu_290[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[11]_i_17 
       (.I0(add_ln146_3_reg_4527[4]),
        .I1(add_ln146_8_reg_4532[4]),
        .I2(add_ln146_19_reg_4537[4]),
        .O(\m16_1_fu_290[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[11]_i_18 
       (.I0(add_ln146_3_reg_4527[3]),
        .I1(add_ln146_8_reg_4532[3]),
        .I2(add_ln146_19_reg_4537[3]),
        .O(\m16_1_fu_290[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[11]_i_19 
       (.I0(\m16_1_fu_290[11]_i_15_n_0 ),
        .I1(add_ln146_8_reg_4532[7]),
        .I2(add_ln146_3_reg_4527[7]),
        .I3(add_ln146_19_reg_4537[7]),
        .O(\m16_1_fu_290[11]_i_19_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[11]_i_20 
       (.I0(add_ln146_3_reg_4527[6]),
        .I1(add_ln146_8_reg_4532[6]),
        .I2(add_ln146_19_reg_4537[6]),
        .I3(\m16_1_fu_290[11]_i_16_n_0 ),
        .O(\m16_1_fu_290[11]_i_20_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[11]_i_21 
       (.I0(add_ln146_3_reg_4527[5]),
        .I1(add_ln146_8_reg_4532[5]),
        .I2(add_ln146_19_reg_4537[5]),
        .I3(\m16_1_fu_290[11]_i_17_n_0 ),
        .O(\m16_1_fu_290[11]_i_21_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[11]_i_22 
       (.I0(add_ln146_3_reg_4527[4]),
        .I1(add_ln146_8_reg_4532[4]),
        .I2(add_ln146_19_reg_4537[4]),
        .I3(\m16_1_fu_290[11]_i_18_n_0 ),
        .O(\m16_1_fu_290[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[11]_i_3 
       (.I0(sext_ln146_15_fu_1819_p1[11]),
        .I1(m16_1_fu_290[11]),
        .O(\m16_1_fu_290[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[11]_i_4 
       (.I0(m16_1_fu_290[10]),
        .I1(sext_ln146_15_fu_1819_p1[10]),
        .O(\m16_1_fu_290[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[11]_i_5 
       (.I0(m16_1_fu_290[9]),
        .I1(sext_ln146_15_fu_1819_p1[9]),
        .O(\m16_1_fu_290[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[11]_i_6 
       (.I0(m16_1_fu_290[8]),
        .I1(sext_ln146_15_fu_1819_p1[8]),
        .O(\m16_1_fu_290[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \m16_1_fu_290[11]_i_8 
       (.I0(add_ln146_3_reg_4527[8]),
        .I1(add_ln146_8_reg_4532[8]),
        .I2(add_ln146_3_reg_4527[9]),
        .I3(add_ln146_8_reg_4532[9]),
        .O(\m16_1_fu_290[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \m16_1_fu_290[11]_i_9 
       (.I0(add_ln146_3_reg_4527[8]),
        .I1(add_ln146_8_reg_4532[8]),
        .I2(add_ln146_19_reg_4537[8]),
        .O(\m16_1_fu_290[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m16_1_fu_290[15]_i_2 
       (.I0(sext_ln146_15_fu_1819_p1[11]),
        .O(\m16_1_fu_290[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_1_fu_290[15]_i_3 
       (.I0(m16_1_fu_290[14]),
        .I1(m16_1_fu_290[15]),
        .O(\m16_1_fu_290[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_1_fu_290[15]_i_4 
       (.I0(m16_1_fu_290[13]),
        .I1(m16_1_fu_290[14]),
        .O(\m16_1_fu_290[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_1_fu_290[15]_i_5 
       (.I0(m16_1_fu_290[12]),
        .I1(m16_1_fu_290[13]),
        .O(\m16_1_fu_290[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[15]_i_6 
       (.I0(sext_ln146_15_fu_1819_p1[11]),
        .I1(m16_1_fu_290[12]),
        .O(\m16_1_fu_290[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m16_1_fu_290[17]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(icmp_ln113_reg_4357_pp0_iter4_reg),
        .O(m16_1_fu_2900));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_1_fu_290[17]_i_3 
       (.I0(m16_1_fu_290[16]),
        .I1(m16_1_fu_290[17]),
        .O(\m16_1_fu_290[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_1_fu_290[17]_i_4 
       (.I0(m16_1_fu_290[15]),
        .I1(m16_1_fu_290[16]),
        .O(\m16_1_fu_290[17]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[3]_i_10 
       (.I0(add_ln146_3_reg_4527[3]),
        .I1(add_ln146_8_reg_4532[3]),
        .I2(add_ln146_19_reg_4537[3]),
        .I3(\m16_1_fu_290[3]_i_7_n_0 ),
        .O(\m16_1_fu_290[3]_i_10_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[3]_i_11 
       (.I0(add_ln146_3_reg_4527[2]),
        .I1(add_ln146_8_reg_4532[2]),
        .I2(add_ln146_19_reg_4537[2]),
        .I3(\m16_1_fu_290[3]_i_8_n_0 ),
        .O(\m16_1_fu_290[3]_i_11_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_1_fu_290[3]_i_12 
       (.I0(add_ln146_3_reg_4527[1]),
        .I1(add_ln146_8_reg_4532[1]),
        .I2(add_ln146_19_reg_4537[1]),
        .I3(\m16_1_fu_290[3]_i_9_n_0 ),
        .O(\m16_1_fu_290[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m16_1_fu_290[3]_i_13 
       (.I0(add_ln146_3_reg_4527[0]),
        .I1(add_ln146_8_reg_4532[0]),
        .I2(add_ln146_19_reg_4537[0]),
        .O(\m16_1_fu_290[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[3]_i_2 
       (.I0(m16_1_fu_290[3]),
        .I1(sext_ln146_15_fu_1819_p1[3]),
        .O(\m16_1_fu_290[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[3]_i_3 
       (.I0(m16_1_fu_290[2]),
        .I1(sext_ln146_15_fu_1819_p1[2]),
        .O(\m16_1_fu_290[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[3]_i_4 
       (.I0(m16_1_fu_290[1]),
        .I1(sext_ln146_15_fu_1819_p1[1]),
        .O(\m16_1_fu_290[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[3]_i_5 
       (.I0(m16_1_fu_290[0]),
        .I1(sext_ln146_15_fu_1819_p1[0]),
        .O(\m16_1_fu_290[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[3]_i_7 
       (.I0(add_ln146_3_reg_4527[2]),
        .I1(add_ln146_8_reg_4532[2]),
        .I2(add_ln146_19_reg_4537[2]),
        .O(\m16_1_fu_290[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[3]_i_8 
       (.I0(add_ln146_3_reg_4527[1]),
        .I1(add_ln146_8_reg_4532[1]),
        .I2(add_ln146_19_reg_4537[1]),
        .O(\m16_1_fu_290[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_1_fu_290[3]_i_9 
       (.I0(add_ln146_3_reg_4527[0]),
        .I1(add_ln146_8_reg_4532[0]),
        .I2(add_ln146_19_reg_4537[0]),
        .O(\m16_1_fu_290[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[7]_i_2 
       (.I0(m16_1_fu_290[7]),
        .I1(sext_ln146_15_fu_1819_p1[7]),
        .O(\m16_1_fu_290[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[7]_i_3 
       (.I0(m16_1_fu_290[6]),
        .I1(sext_ln146_15_fu_1819_p1[6]),
        .O(\m16_1_fu_290[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[7]_i_4 
       (.I0(m16_1_fu_290[5]),
        .I1(sext_ln146_15_fu_1819_p1[5]),
        .O(\m16_1_fu_290[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_1_fu_290[7]_i_5 
       (.I0(m16_1_fu_290[4]),
        .I1(sext_ln146_15_fu_1819_p1[4]),
        .O(\m16_1_fu_290[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[0]),
        .Q(m16_1_fu_290[0]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[10]),
        .Q(m16_1_fu_290[10]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[11] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[11]),
        .Q(m16_1_fu_290[11]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[11]_i_1 
       (.CI(\m16_1_fu_290_reg[7]_i_1_n_0 ),
        .CO({\m16_1_fu_290_reg[11]_i_1_n_0 ,\m16_1_fu_290_reg[11]_i_1_n_1 ,\m16_1_fu_290_reg[11]_i_1_n_2 ,\m16_1_fu_290_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln146_15_fu_1819_p1[11],m16_1_fu_290[10:8]}),
        .O(m16_23_fu_1823_p2[11:8]),
        .S({\m16_1_fu_290[11]_i_3_n_0 ,\m16_1_fu_290[11]_i_4_n_0 ,\m16_1_fu_290[11]_i_5_n_0 ,\m16_1_fu_290[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[11]_i_2 
       (.CI(\m16_1_fu_290_reg[11]_i_7_n_0 ),
        .CO({\NLW_m16_1_fu_290_reg[11]_i_2_CO_UNCONNECTED [3],\m16_1_fu_290_reg[11]_i_2_n_1 ,\m16_1_fu_290_reg[11]_i_2_n_2 ,\m16_1_fu_290_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_1_fu_290[11]_i_8_n_0 ,\m16_1_fu_290[11]_i_9_n_0 ,\m16_1_fu_290[11]_i_10_n_0 }),
        .O(sext_ln146_15_fu_1819_p1[11:8]),
        .S({\m16_1_fu_290[11]_i_11_n_0 ,\m16_1_fu_290[11]_i_12_n_0 ,\m16_1_fu_290[11]_i_13_n_0 ,\m16_1_fu_290[11]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[11]_i_7 
       (.CI(\m16_1_fu_290_reg[3]_i_6_n_0 ),
        .CO({\m16_1_fu_290_reg[11]_i_7_n_0 ,\m16_1_fu_290_reg[11]_i_7_n_1 ,\m16_1_fu_290_reg[11]_i_7_n_2 ,\m16_1_fu_290_reg[11]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_1_fu_290[11]_i_15_n_0 ,\m16_1_fu_290[11]_i_16_n_0 ,\m16_1_fu_290[11]_i_17_n_0 ,\m16_1_fu_290[11]_i_18_n_0 }),
        .O(sext_ln146_15_fu_1819_p1[7:4]),
        .S({\m16_1_fu_290[11]_i_19_n_0 ,\m16_1_fu_290[11]_i_20_n_0 ,\m16_1_fu_290[11]_i_21_n_0 ,\m16_1_fu_290[11]_i_22_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[12] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[12]),
        .Q(m16_1_fu_290[12]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[13] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[13]),
        .Q(m16_1_fu_290[13]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[14] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[14]),
        .Q(m16_1_fu_290[14]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[15] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[15]),
        .Q(m16_1_fu_290[15]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[15]_i_1 
       (.CI(\m16_1_fu_290_reg[11]_i_1_n_0 ),
        .CO({\m16_1_fu_290_reg[15]_i_1_n_0 ,\m16_1_fu_290_reg[15]_i_1_n_1 ,\m16_1_fu_290_reg[15]_i_1_n_2 ,\m16_1_fu_290_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m16_1_fu_290[14:12],\m16_1_fu_290[15]_i_2_n_0 }),
        .O(m16_23_fu_1823_p2[15:12]),
        .S({\m16_1_fu_290[15]_i_3_n_0 ,\m16_1_fu_290[15]_i_4_n_0 ,\m16_1_fu_290[15]_i_5_n_0 ,\m16_1_fu_290[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[16] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[16]),
        .Q(m16_1_fu_290[16]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[17] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[17]),
        .Q(m16_1_fu_290[17]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[17]_i_2 
       (.CI(\m16_1_fu_290_reg[15]_i_1_n_0 ),
        .CO({\NLW_m16_1_fu_290_reg[17]_i_2_CO_UNCONNECTED [3:1],\m16_1_fu_290_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m16_1_fu_290[15]}),
        .O({\NLW_m16_1_fu_290_reg[17]_i_2_O_UNCONNECTED [3:2],m16_23_fu_1823_p2[17:16]}),
        .S({1'b0,1'b0,\m16_1_fu_290[17]_i_3_n_0 ,\m16_1_fu_290[17]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[1]),
        .Q(m16_1_fu_290[1]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[2]),
        .Q(m16_1_fu_290[2]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[3]),
        .Q(m16_1_fu_290[3]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m16_1_fu_290_reg[3]_i_1_n_0 ,\m16_1_fu_290_reg[3]_i_1_n_1 ,\m16_1_fu_290_reg[3]_i_1_n_2 ,\m16_1_fu_290_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m16_1_fu_290[3:0]),
        .O(m16_23_fu_1823_p2[3:0]),
        .S({\m16_1_fu_290[3]_i_2_n_0 ,\m16_1_fu_290[3]_i_3_n_0 ,\m16_1_fu_290[3]_i_4_n_0 ,\m16_1_fu_290[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\m16_1_fu_290_reg[3]_i_6_n_0 ,\m16_1_fu_290_reg[3]_i_6_n_1 ,\m16_1_fu_290_reg[3]_i_6_n_2 ,\m16_1_fu_290_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_1_fu_290[3]_i_7_n_0 ,\m16_1_fu_290[3]_i_8_n_0 ,\m16_1_fu_290[3]_i_9_n_0 ,1'b0}),
        .O(sext_ln146_15_fu_1819_p1[3:0]),
        .S({\m16_1_fu_290[3]_i_10_n_0 ,\m16_1_fu_290[3]_i_11_n_0 ,\m16_1_fu_290[3]_i_12_n_0 ,\m16_1_fu_290[3]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[4]),
        .Q(m16_1_fu_290[4]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[5]),
        .Q(m16_1_fu_290[5]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[6]),
        .Q(m16_1_fu_290[6]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[7]),
        .Q(m16_1_fu_290[7]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_1_fu_290_reg[7]_i_1 
       (.CI(\m16_1_fu_290_reg[3]_i_1_n_0 ),
        .CO({\m16_1_fu_290_reg[7]_i_1_n_0 ,\m16_1_fu_290_reg[7]_i_1_n_1 ,\m16_1_fu_290_reg[7]_i_1_n_2 ,\m16_1_fu_290_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m16_1_fu_290[7:4]),
        .O(m16_23_fu_1823_p2[7:4]),
        .S({\m16_1_fu_290[7]_i_2_n_0 ,\m16_1_fu_290[7]_i_3_n_0 ,\m16_1_fu_290[7]_i_4_n_0 ,\m16_1_fu_290[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[8]),
        .Q(m16_1_fu_290[8]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \m16_1_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(m16_1_fu_2900),
        .D(m16_23_fu_1823_p2[9]),
        .Q(m16_1_fu_290[9]),
        .R(ap_NS_fsm112_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[0]_i_1 
       (.I0(sext_ln1_3_reg_4558[0]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[0]),
        .O(\m16_2_fu_310[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[10]_i_1 
       (.I0(sext_ln1_3_reg_4558[10]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[10]),
        .O(\m16_2_fu_310[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[11]_i_1 
       (.I0(sext_ln1_3_reg_4558[11]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[11]),
        .O(\m16_2_fu_310[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[12]_i_1 
       (.I0(sext_ln1_3_reg_4558[12]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[12]),
        .O(\m16_2_fu_310[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[13]_i_1 
       (.I0(sext_ln1_3_reg_4558[13]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[13]),
        .O(\m16_2_fu_310[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[14]_i_1 
       (.I0(sext_ln1_3_reg_4558[14]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[14]),
        .O(\m16_2_fu_310[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[15]_i_1 
       (.I0(sext_ln1_3_reg_4558[15]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[15]),
        .O(\m16_2_fu_310[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[16]_i_1 
       (.I0(sext_ln1_3_reg_4558[16]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[16]),
        .O(\m16_2_fu_310[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[17]_i_1 
       (.I0(sext_ln1_3_reg_4558[17]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[17]),
        .O(\m16_2_fu_310[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[18]_i_1 
       (.I0(sext_ln1_3_reg_4558[17]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[18]),
        .O(\m16_2_fu_310[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[1]_i_1 
       (.I0(sext_ln1_3_reg_4558[1]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[1]),
        .O(\m16_2_fu_310[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[2]_i_1 
       (.I0(sext_ln1_3_reg_4558[2]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[2]),
        .O(\m16_2_fu_310[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[3]_i_1 
       (.I0(sext_ln1_3_reg_4558[3]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[3]),
        .O(\m16_2_fu_310[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[4]_i_1 
       (.I0(sext_ln1_3_reg_4558[4]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[4]),
        .O(\m16_2_fu_310[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[5]_i_1 
       (.I0(sext_ln1_3_reg_4558[5]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[5]),
        .O(\m16_2_fu_310[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[6]_i_1 
       (.I0(sext_ln1_3_reg_4558[6]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[6]),
        .O(\m16_2_fu_310[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[7]_i_1 
       (.I0(sext_ln1_3_reg_4558[7]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[7]),
        .O(\m16_2_fu_310[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[8]_i_1 
       (.I0(sext_ln1_3_reg_4558[8]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[8]),
        .O(\m16_2_fu_310[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m16_2_fu_310[9]_i_1 
       (.I0(sext_ln1_3_reg_4558[9]),
        .I1(ap_CS_fsm_state10),
        .I2(m16_reg_4688[9]),
        .O(\m16_2_fu_310[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[0]_i_1_n_0 ),
        .Q(m16_2_fu_310[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[10]_i_1_n_0 ),
        .Q(m16_2_fu_310[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[11]_i_1_n_0 ),
        .Q(m16_2_fu_310[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[12]_i_1_n_0 ),
        .Q(m16_2_fu_310[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[13]_i_1_n_0 ),
        .Q(m16_2_fu_310[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[14]_i_1_n_0 ),
        .Q(m16_2_fu_310[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[15]_i_1_n_0 ),
        .Q(m16_2_fu_310[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[16]_i_1_n_0 ),
        .Q(m16_2_fu_310[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[17]_i_1_n_0 ),
        .Q(m16_2_fu_310[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[18]_i_1_n_0 ),
        .Q(m16_2_fu_310[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[1]_i_1_n_0 ),
        .Q(m16_2_fu_310[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[2]_i_1_n_0 ),
        .Q(m16_2_fu_310[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[3]_i_1_n_0 ),
        .Q(m16_2_fu_310[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[4]_i_1_n_0 ),
        .Q(m16_2_fu_310[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[5]_i_1_n_0 ),
        .Q(m16_2_fu_310[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[6]_i_1_n_0 ),
        .Q(m16_2_fu_310[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[7]_i_1_n_0 ),
        .Q(m16_2_fu_310[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[8]_i_1_n_0 ),
        .Q(m16_2_fu_310[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_2_fu_310_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\m16_2_fu_310[9]_i_1_n_0 ),
        .Q(m16_2_fu_310[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \m16_4_fu_322[0]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[0]_i_10 
       (.I0(add_ln163_reg_4762[0]),
        .I1(m16_4_fu_322_reg[0]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[0]),
        .O(\m16_4_fu_322[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[0]_i_3 
       (.I0(add_ln163_reg_4762[3]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[0]_i_4 
       (.I0(add_ln163_reg_4762[2]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[0]_i_5 
       (.I0(add_ln163_reg_4762[1]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[0]_i_6 
       (.I0(add_ln163_reg_4762[0]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[0]_i_7 
       (.I0(add_ln163_reg_4762[3]),
        .I1(m16_4_fu_322_reg[3]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[3]),
        .O(\m16_4_fu_322[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[0]_i_8 
       (.I0(add_ln163_reg_4762[2]),
        .I1(m16_4_fu_322_reg[2]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[2]),
        .O(\m16_4_fu_322[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[0]_i_9 
       (.I0(add_ln163_reg_4762[1]),
        .I1(m16_4_fu_322_reg[1]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[1]),
        .O(\m16_4_fu_322[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[12]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[15]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[15]),
        .O(\m16_4_fu_322[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[12]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[14]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[14]),
        .O(\m16_4_fu_322[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[12]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[13]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[13]),
        .O(\m16_4_fu_322[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[12]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[12]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[12]),
        .O(\m16_4_fu_322[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[16]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[19]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[16]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[18]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[16]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[17]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[17]),
        .O(\m16_4_fu_322[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[16]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[16]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[16]),
        .O(\m16_4_fu_322[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[20]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[23]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[20]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[22]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[20]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[21]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[20]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[20]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[24]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[27]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[24]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[26]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[24]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[25]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[24]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[24]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \m16_4_fu_322[28]_i_2 
       (.I0(m16_2_fu_310[18]),
        .I1(ap_NS_fsm19_out),
        .I2(m16_4_fu_322_reg[31]),
        .I3(add_ln163_reg_4762[6]),
        .O(\m16_4_fu_322[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[28]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[30]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[28]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[29]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[28]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[28]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[18]),
        .O(\m16_4_fu_322[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[4]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[4]_i_3 
       (.I0(add_ln163_reg_4762[5]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_4_fu_322[4]_i_4 
       (.I0(add_ln163_reg_4762[4]),
        .I1(i_s1_0_fu_314_reg[0]),
        .I2(i_s1_0_fu_314_reg[1]),
        .I3(i_s1_0_fu_314_reg[3]),
        .I4(i_s1_0_fu_314_reg[2]),
        .I5(ap_CS_fsm_state11),
        .O(\m16_4_fu_322[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[4]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[7]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[7]),
        .O(\m16_4_fu_322[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[4]_i_6 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[6]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[6]),
        .O(\m16_4_fu_322[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[4]_i_7 
       (.I0(add_ln163_reg_4762[5]),
        .I1(m16_4_fu_322_reg[5]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[5]),
        .O(\m16_4_fu_322[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[4]_i_8 
       (.I0(add_ln163_reg_4762[4]),
        .I1(m16_4_fu_322_reg[4]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[4]),
        .O(\m16_4_fu_322[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[8]_i_2 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[11]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[11]),
        .O(\m16_4_fu_322[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[8]_i_3 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[10]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[10]),
        .O(\m16_4_fu_322[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[8]_i_4 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[9]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[9]),
        .O(\m16_4_fu_322[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_4_fu_322[8]_i_5 
       (.I0(add_ln163_reg_4762[6]),
        .I1(m16_4_fu_322_reg[8]),
        .I2(ap_NS_fsm19_out),
        .I3(m16_2_fu_310[8]),
        .O(\m16_4_fu_322[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[0]_i_2_n_7 ),
        .Q(m16_4_fu_322_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\m16_4_fu_322_reg[0]_i_2_n_0 ,\m16_4_fu_322_reg[0]_i_2_n_1 ,\m16_4_fu_322_reg[0]_i_2_n_2 ,\m16_4_fu_322_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[0]_i_3_n_0 ,\m16_4_fu_322[0]_i_4_n_0 ,\m16_4_fu_322[0]_i_5_n_0 ,\m16_4_fu_322[0]_i_6_n_0 }),
        .O({\m16_4_fu_322_reg[0]_i_2_n_4 ,\m16_4_fu_322_reg[0]_i_2_n_5 ,\m16_4_fu_322_reg[0]_i_2_n_6 ,\m16_4_fu_322_reg[0]_i_2_n_7 }),
        .S({\m16_4_fu_322[0]_i_7_n_0 ,\m16_4_fu_322[0]_i_8_n_0 ,\m16_4_fu_322[0]_i_9_n_0 ,\m16_4_fu_322[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[10] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[8]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[11] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[8]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[12] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[12]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[12]_i_1 
       (.CI(\m16_4_fu_322_reg[8]_i_1_n_0 ),
        .CO({\m16_4_fu_322_reg[12]_i_1_n_0 ,\m16_4_fu_322_reg[12]_i_1_n_1 ,\m16_4_fu_322_reg[12]_i_1_n_2 ,\m16_4_fu_322_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[12]_i_1_n_4 ,\m16_4_fu_322_reg[12]_i_1_n_5 ,\m16_4_fu_322_reg[12]_i_1_n_6 ,\m16_4_fu_322_reg[12]_i_1_n_7 }),
        .S({\m16_4_fu_322[12]_i_2_n_0 ,\m16_4_fu_322[12]_i_3_n_0 ,\m16_4_fu_322[12]_i_4_n_0 ,\m16_4_fu_322[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[13] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[12]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[14] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[12]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[15] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[12]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[16] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[16]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[16]_i_1 
       (.CI(\m16_4_fu_322_reg[12]_i_1_n_0 ),
        .CO({\m16_4_fu_322_reg[16]_i_1_n_0 ,\m16_4_fu_322_reg[16]_i_1_n_1 ,\m16_4_fu_322_reg[16]_i_1_n_2 ,\m16_4_fu_322_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[16]_i_1_n_4 ,\m16_4_fu_322_reg[16]_i_1_n_5 ,\m16_4_fu_322_reg[16]_i_1_n_6 ,\m16_4_fu_322_reg[16]_i_1_n_7 }),
        .S({\m16_4_fu_322[16]_i_2_n_0 ,\m16_4_fu_322[16]_i_3_n_0 ,\m16_4_fu_322[16]_i_4_n_0 ,\m16_4_fu_322[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[17] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[16]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[18] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[16]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[19] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[16]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[0]_i_2_n_6 ),
        .Q(m16_4_fu_322_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[20] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[20]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[20]_i_1 
       (.CI(\m16_4_fu_322_reg[16]_i_1_n_0 ),
        .CO({\m16_4_fu_322_reg[20]_i_1_n_0 ,\m16_4_fu_322_reg[20]_i_1_n_1 ,\m16_4_fu_322_reg[20]_i_1_n_2 ,\m16_4_fu_322_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[20]_i_1_n_4 ,\m16_4_fu_322_reg[20]_i_1_n_5 ,\m16_4_fu_322_reg[20]_i_1_n_6 ,\m16_4_fu_322_reg[20]_i_1_n_7 }),
        .S({\m16_4_fu_322[20]_i_2_n_0 ,\m16_4_fu_322[20]_i_3_n_0 ,\m16_4_fu_322[20]_i_4_n_0 ,\m16_4_fu_322[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[21] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[20]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[22] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[20]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[23] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[20]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[24] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[24]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[24]_i_1 
       (.CI(\m16_4_fu_322_reg[20]_i_1_n_0 ),
        .CO({\m16_4_fu_322_reg[24]_i_1_n_0 ,\m16_4_fu_322_reg[24]_i_1_n_1 ,\m16_4_fu_322_reg[24]_i_1_n_2 ,\m16_4_fu_322_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[24]_i_1_n_4 ,\m16_4_fu_322_reg[24]_i_1_n_5 ,\m16_4_fu_322_reg[24]_i_1_n_6 ,\m16_4_fu_322_reg[24]_i_1_n_7 }),
        .S({\m16_4_fu_322[24]_i_2_n_0 ,\m16_4_fu_322[24]_i_3_n_0 ,\m16_4_fu_322[24]_i_4_n_0 ,\m16_4_fu_322[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[25] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[24]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[26] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[24]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[27] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[24]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[28] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[28]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[28]_i_1 
       (.CI(\m16_4_fu_322_reg[24]_i_1_n_0 ),
        .CO({\NLW_m16_4_fu_322_reg[28]_i_1_CO_UNCONNECTED [3],\m16_4_fu_322_reg[28]_i_1_n_1 ,\m16_4_fu_322_reg[28]_i_1_n_2 ,\m16_4_fu_322_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[28]_i_1_n_4 ,\m16_4_fu_322_reg[28]_i_1_n_5 ,\m16_4_fu_322_reg[28]_i_1_n_6 ,\m16_4_fu_322_reg[28]_i_1_n_7 }),
        .S({\m16_4_fu_322[28]_i_2_n_0 ,\m16_4_fu_322[28]_i_3_n_0 ,\m16_4_fu_322[28]_i_4_n_0 ,\m16_4_fu_322[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[29] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[28]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[0]_i_2_n_5 ),
        .Q(m16_4_fu_322_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[30] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[28]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[31] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[28]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[3] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[0]_i_2_n_4 ),
        .Q(m16_4_fu_322_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[4] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[4]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[4]_i_1 
       (.CI(\m16_4_fu_322_reg[0]_i_2_n_0 ),
        .CO({\m16_4_fu_322_reg[4]_i_1_n_0 ,\m16_4_fu_322_reg[4]_i_1_n_1 ,\m16_4_fu_322_reg[4]_i_1_n_2 ,\m16_4_fu_322_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_3_n_0 ,\m16_4_fu_322[4]_i_4_n_0 }),
        .O({\m16_4_fu_322_reg[4]_i_1_n_4 ,\m16_4_fu_322_reg[4]_i_1_n_5 ,\m16_4_fu_322_reg[4]_i_1_n_6 ,\m16_4_fu_322_reg[4]_i_1_n_7 }),
        .S({\m16_4_fu_322[4]_i_5_n_0 ,\m16_4_fu_322[4]_i_6_n_0 ,\m16_4_fu_322[4]_i_7_n_0 ,\m16_4_fu_322[4]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[5] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[4]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[6] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[4]_i_1_n_5 ),
        .Q(m16_4_fu_322_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[7] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[4]_i_1_n_4 ),
        .Q(m16_4_fu_322_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[8] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[8]_i_1_n_7 ),
        .Q(m16_4_fu_322_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_4_fu_322_reg[8]_i_1 
       (.CI(\m16_4_fu_322_reg[4]_i_1_n_0 ),
        .CO({\m16_4_fu_322_reg[8]_i_1_n_0 ,\m16_4_fu_322_reg[8]_i_1_n_1 ,\m16_4_fu_322_reg[8]_i_1_n_2 ,\m16_4_fu_322_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 ,\m16_4_fu_322[4]_i_2_n_0 }),
        .O({\m16_4_fu_322_reg[8]_i_1_n_4 ,\m16_4_fu_322_reg[8]_i_1_n_5 ,\m16_4_fu_322_reg[8]_i_1_n_6 ,\m16_4_fu_322_reg[8]_i_1_n_7 }),
        .S({\m16_4_fu_322[8]_i_2_n_0 ,\m16_4_fu_322[8]_i_3_n_0 ,\m16_4_fu_322[8]_i_4_n_0 ,\m16_4_fu_322[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_4_fu_322_reg[9] 
       (.C(ap_clk),
        .CE(\m16_4_fu_322[0]_i_1_n_0 ),
        .D(\m16_4_fu_322_reg[8]_i_1_n_6 ),
        .Q(m16_4_fu_322_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \m16_6_fu_334[0]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[0]_i_10 
       (.I0(add_ln185_11_reg_5049[0]),
        .I1(m16_6_fu_334_reg[0]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[0]),
        .O(\m16_6_fu_334[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[0]_i_3 
       (.I0(add_ln185_11_reg_5049[3]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[0]_i_4 
       (.I0(add_ln185_11_reg_5049[2]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[0]_i_5 
       (.I0(add_ln185_11_reg_5049[1]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[0]_i_6 
       (.I0(add_ln185_11_reg_5049[0]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[0]_i_7 
       (.I0(add_ln185_11_reg_5049[3]),
        .I1(m16_6_fu_334_reg[3]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[3]),
        .O(\m16_6_fu_334[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[0]_i_8 
       (.I0(add_ln185_11_reg_5049[2]),
        .I1(m16_6_fu_334_reg[2]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[2]),
        .O(\m16_6_fu_334[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[0]_i_9 
       (.I0(add_ln185_11_reg_5049[1]),
        .I1(m16_6_fu_334_reg[1]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[1]),
        .O(\m16_6_fu_334[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[12]_i_2 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[12]_i_3 
       (.I0(add_ln185_11_reg_5049[13]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[12]_i_4 
       (.I0(add_ln185_11_reg_5049[12]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[12]_i_5 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[15]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[15]),
        .O(\m16_6_fu_334[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[12]_i_6 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[14]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[14]),
        .O(\m16_6_fu_334[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[12]_i_7 
       (.I0(add_ln185_11_reg_5049[13]),
        .I1(m16_6_fu_334_reg[13]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[13]),
        .O(\m16_6_fu_334[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[12]_i_8 
       (.I0(add_ln185_11_reg_5049[12]),
        .I1(m16_6_fu_334_reg[12]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[12]),
        .O(\m16_6_fu_334[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[16]_i_2 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[19]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[19]),
        .O(\m16_6_fu_334[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[16]_i_3 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[18]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[18]),
        .O(\m16_6_fu_334[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[16]_i_4 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[17]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[17]),
        .O(\m16_6_fu_334[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[16]_i_5 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[16]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[16]),
        .O(\m16_6_fu_334[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[20]_i_2 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[23]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[23]),
        .O(\m16_6_fu_334[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[20]_i_3 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[22]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[22]),
        .O(\m16_6_fu_334[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[20]_i_4 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[21]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[21]),
        .O(\m16_6_fu_334[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[20]_i_5 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[20]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[20]),
        .O(\m16_6_fu_334[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[24]_i_2 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[27]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[27]),
        .O(\m16_6_fu_334[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[24]_i_3 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[26]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[26]),
        .O(\m16_6_fu_334[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[24]_i_4 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[25]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[25]),
        .O(\m16_6_fu_334[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[24]_i_5 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[24]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[24]),
        .O(\m16_6_fu_334[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \m16_6_fu_334[28]_i_2 
       (.I0(m16_4_fu_322_reg[31]),
        .I1(\ap_CS_fsm[13]_i_1_n_0 ),
        .I2(m16_6_fu_334_reg[31]),
        .I3(add_ln185_11_reg_5049[14]),
        .O(\m16_6_fu_334[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[28]_i_3 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[30]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[30]),
        .O(\m16_6_fu_334[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[28]_i_4 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[29]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[29]),
        .O(\m16_6_fu_334[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[28]_i_5 
       (.I0(add_ln185_11_reg_5049[14]),
        .I1(m16_6_fu_334_reg[28]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[28]),
        .O(\m16_6_fu_334[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[4]_i_2 
       (.I0(add_ln185_11_reg_5049[7]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[4]_i_3 
       (.I0(add_ln185_11_reg_5049[6]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[4]_i_4 
       (.I0(add_ln185_11_reg_5049[5]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[4]_i_5 
       (.I0(add_ln185_11_reg_5049[4]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[4]_i_6 
       (.I0(add_ln185_11_reg_5049[7]),
        .I1(m16_6_fu_334_reg[7]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[7]),
        .O(\m16_6_fu_334[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[4]_i_7 
       (.I0(add_ln185_11_reg_5049[6]),
        .I1(m16_6_fu_334_reg[6]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[6]),
        .O(\m16_6_fu_334[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[4]_i_8 
       (.I0(add_ln185_11_reg_5049[5]),
        .I1(m16_6_fu_334_reg[5]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[5]),
        .O(\m16_6_fu_334[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[4]_i_9 
       (.I0(add_ln185_11_reg_5049[4]),
        .I1(m16_6_fu_334_reg[4]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[4]),
        .O(\m16_6_fu_334[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[8]_i_2 
       (.I0(add_ln185_11_reg_5049[11]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[8]_i_3 
       (.I0(add_ln185_11_reg_5049[10]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[8]_i_4 
       (.I0(add_ln185_11_reg_5049[9]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \m16_6_fu_334[8]_i_5 
       (.I0(add_ln185_11_reg_5049[8]),
        .I1(ap_CS_fsm_state15),
        .I2(i_n2_0_fu_318[1]),
        .I3(i_n2_0_fu_318[0]),
        .I4(i_n2_0_fu_318[3]),
        .I5(i_n2_0_fu_318[2]),
        .O(\m16_6_fu_334[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[8]_i_6 
       (.I0(add_ln185_11_reg_5049[11]),
        .I1(m16_6_fu_334_reg[11]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[11]),
        .O(\m16_6_fu_334[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[8]_i_7 
       (.I0(add_ln185_11_reg_5049[10]),
        .I1(m16_6_fu_334_reg[10]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[10]),
        .O(\m16_6_fu_334[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[8]_i_8 
       (.I0(add_ln185_11_reg_5049[9]),
        .I1(m16_6_fu_334_reg[9]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[9]),
        .O(\m16_6_fu_334[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_6_fu_334[8]_i_9 
       (.I0(add_ln185_11_reg_5049[8]),
        .I1(m16_6_fu_334_reg[8]),
        .I2(\ap_CS_fsm[13]_i_1_n_0 ),
        .I3(m16_4_fu_322_reg[8]),
        .O(\m16_6_fu_334[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[0]_i_2_n_7 ),
        .Q(m16_6_fu_334_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\m16_6_fu_334_reg[0]_i_2_n_0 ,\m16_6_fu_334_reg[0]_i_2_n_1 ,\m16_6_fu_334_reg[0]_i_2_n_2 ,\m16_6_fu_334_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[0]_i_3_n_0 ,\m16_6_fu_334[0]_i_4_n_0 ,\m16_6_fu_334[0]_i_5_n_0 ,\m16_6_fu_334[0]_i_6_n_0 }),
        .O({\m16_6_fu_334_reg[0]_i_2_n_4 ,\m16_6_fu_334_reg[0]_i_2_n_5 ,\m16_6_fu_334_reg[0]_i_2_n_6 ,\m16_6_fu_334_reg[0]_i_2_n_7 }),
        .S({\m16_6_fu_334[0]_i_7_n_0 ,\m16_6_fu_334[0]_i_8_n_0 ,\m16_6_fu_334[0]_i_9_n_0 ,\m16_6_fu_334[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[10] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[8]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[11] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[8]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[12] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[12]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[12]_i_1 
       (.CI(\m16_6_fu_334_reg[8]_i_1_n_0 ),
        .CO({\m16_6_fu_334_reg[12]_i_1_n_0 ,\m16_6_fu_334_reg[12]_i_1_n_1 ,\m16_6_fu_334_reg[12]_i_1_n_2 ,\m16_6_fu_334_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_3_n_0 ,\m16_6_fu_334[12]_i_4_n_0 }),
        .O({\m16_6_fu_334_reg[12]_i_1_n_4 ,\m16_6_fu_334_reg[12]_i_1_n_5 ,\m16_6_fu_334_reg[12]_i_1_n_6 ,\m16_6_fu_334_reg[12]_i_1_n_7 }),
        .S({\m16_6_fu_334[12]_i_5_n_0 ,\m16_6_fu_334[12]_i_6_n_0 ,\m16_6_fu_334[12]_i_7_n_0 ,\m16_6_fu_334[12]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[13] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[12]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[14] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[12]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[15] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[12]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[16] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[16]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[16]_i_1 
       (.CI(\m16_6_fu_334_reg[12]_i_1_n_0 ),
        .CO({\m16_6_fu_334_reg[16]_i_1_n_0 ,\m16_6_fu_334_reg[16]_i_1_n_1 ,\m16_6_fu_334_reg[16]_i_1_n_2 ,\m16_6_fu_334_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 }),
        .O({\m16_6_fu_334_reg[16]_i_1_n_4 ,\m16_6_fu_334_reg[16]_i_1_n_5 ,\m16_6_fu_334_reg[16]_i_1_n_6 ,\m16_6_fu_334_reg[16]_i_1_n_7 }),
        .S({\m16_6_fu_334[16]_i_2_n_0 ,\m16_6_fu_334[16]_i_3_n_0 ,\m16_6_fu_334[16]_i_4_n_0 ,\m16_6_fu_334[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[17] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[16]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[18] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[16]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[19] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[16]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[0]_i_2_n_6 ),
        .Q(m16_6_fu_334_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[20] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[20]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[20]_i_1 
       (.CI(\m16_6_fu_334_reg[16]_i_1_n_0 ),
        .CO({\m16_6_fu_334_reg[20]_i_1_n_0 ,\m16_6_fu_334_reg[20]_i_1_n_1 ,\m16_6_fu_334_reg[20]_i_1_n_2 ,\m16_6_fu_334_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 }),
        .O({\m16_6_fu_334_reg[20]_i_1_n_4 ,\m16_6_fu_334_reg[20]_i_1_n_5 ,\m16_6_fu_334_reg[20]_i_1_n_6 ,\m16_6_fu_334_reg[20]_i_1_n_7 }),
        .S({\m16_6_fu_334[20]_i_2_n_0 ,\m16_6_fu_334[20]_i_3_n_0 ,\m16_6_fu_334[20]_i_4_n_0 ,\m16_6_fu_334[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[21] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[20]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[22] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[20]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[23] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[20]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[24] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[24]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[24]_i_1 
       (.CI(\m16_6_fu_334_reg[20]_i_1_n_0 ),
        .CO({\m16_6_fu_334_reg[24]_i_1_n_0 ,\m16_6_fu_334_reg[24]_i_1_n_1 ,\m16_6_fu_334_reg[24]_i_1_n_2 ,\m16_6_fu_334_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 }),
        .O({\m16_6_fu_334_reg[24]_i_1_n_4 ,\m16_6_fu_334_reg[24]_i_1_n_5 ,\m16_6_fu_334_reg[24]_i_1_n_6 ,\m16_6_fu_334_reg[24]_i_1_n_7 }),
        .S({\m16_6_fu_334[24]_i_2_n_0 ,\m16_6_fu_334[24]_i_3_n_0 ,\m16_6_fu_334[24]_i_4_n_0 ,\m16_6_fu_334[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[25] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[24]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[26] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[24]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[27] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[24]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[28] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[28]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[28]_i_1 
       (.CI(\m16_6_fu_334_reg[24]_i_1_n_0 ),
        .CO({\NLW_m16_6_fu_334_reg[28]_i_1_CO_UNCONNECTED [3],\m16_6_fu_334_reg[28]_i_1_n_1 ,\m16_6_fu_334_reg[28]_i_1_n_2 ,\m16_6_fu_334_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 ,\m16_6_fu_334[12]_i_2_n_0 }),
        .O({\m16_6_fu_334_reg[28]_i_1_n_4 ,\m16_6_fu_334_reg[28]_i_1_n_5 ,\m16_6_fu_334_reg[28]_i_1_n_6 ,\m16_6_fu_334_reg[28]_i_1_n_7 }),
        .S({\m16_6_fu_334[28]_i_2_n_0 ,\m16_6_fu_334[28]_i_3_n_0 ,\m16_6_fu_334[28]_i_4_n_0 ,\m16_6_fu_334[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[29] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[28]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[0]_i_2_n_5 ),
        .Q(m16_6_fu_334_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[30] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[28]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[31] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[28]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[0]_i_2_n_4 ),
        .Q(m16_6_fu_334_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[4]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[4]_i_1 
       (.CI(\m16_6_fu_334_reg[0]_i_2_n_0 ),
        .CO({\m16_6_fu_334_reg[4]_i_1_n_0 ,\m16_6_fu_334_reg[4]_i_1_n_1 ,\m16_6_fu_334_reg[4]_i_1_n_2 ,\m16_6_fu_334_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[4]_i_2_n_0 ,\m16_6_fu_334[4]_i_3_n_0 ,\m16_6_fu_334[4]_i_4_n_0 ,\m16_6_fu_334[4]_i_5_n_0 }),
        .O({\m16_6_fu_334_reg[4]_i_1_n_4 ,\m16_6_fu_334_reg[4]_i_1_n_5 ,\m16_6_fu_334_reg[4]_i_1_n_6 ,\m16_6_fu_334_reg[4]_i_1_n_7 }),
        .S({\m16_6_fu_334[4]_i_6_n_0 ,\m16_6_fu_334[4]_i_7_n_0 ,\m16_6_fu_334[4]_i_8_n_0 ,\m16_6_fu_334[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[4]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[4]_i_1_n_5 ),
        .Q(m16_6_fu_334_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[4]_i_1_n_4 ),
        .Q(m16_6_fu_334_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[8] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[8]_i_1_n_7 ),
        .Q(m16_6_fu_334_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_6_fu_334_reg[8]_i_1 
       (.CI(\m16_6_fu_334_reg[4]_i_1_n_0 ),
        .CO({\m16_6_fu_334_reg[8]_i_1_n_0 ,\m16_6_fu_334_reg[8]_i_1_n_1 ,\m16_6_fu_334_reg[8]_i_1_n_2 ,\m16_6_fu_334_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_6_fu_334[8]_i_2_n_0 ,\m16_6_fu_334[8]_i_3_n_0 ,\m16_6_fu_334[8]_i_4_n_0 ,\m16_6_fu_334[8]_i_5_n_0 }),
        .O({\m16_6_fu_334_reg[8]_i_1_n_4 ,\m16_6_fu_334_reg[8]_i_1_n_5 ,\m16_6_fu_334_reg[8]_i_1_n_6 ,\m16_6_fu_334_reg[8]_i_1_n_7 }),
        .S({\m16_6_fu_334[8]_i_6_n_0 ,\m16_6_fu_334[8]_i_7_n_0 ,\m16_6_fu_334[8]_i_8_n_0 ,\m16_6_fu_334[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_6_fu_334_reg[9] 
       (.C(ap_clk),
        .CE(\m16_6_fu_334[0]_i_1_n_0 ),
        .D(\m16_6_fu_334_reg[8]_i_1_n_6 ),
        .Q(m16_6_fu_334_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[11]_i_2 
       (.I0(m16_2_fu_310[11]),
        .I1(sext_ln156_5_fu_2032_p1[11]),
        .O(\m16_reg_4688[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[11]_i_3 
       (.I0(m16_2_fu_310[10]),
        .I1(sext_ln156_5_fu_2032_p1[10]),
        .O(\m16_reg_4688[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[11]_i_4 
       (.I0(m16_2_fu_310[9]),
        .I1(sext_ln156_5_fu_2032_p1[9]),
        .O(\m16_reg_4688[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[11]_i_5 
       (.I0(m16_2_fu_310[8]),
        .I1(sext_ln156_5_fu_2032_p1[8]),
        .O(\m16_reg_4688[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \m16_reg_4688[15]_i_10 
       (.I0(\m16_reg_4688_reg[15]_i_16_n_3 ),
        .I1(sext_ln46_reg_4602[8]),
        .I2(m46_reg_4678[8]),
        .O(\m16_reg_4688[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \m16_reg_4688[15]_i_11 
       (.I0(\m16_reg_4688_reg[15]_i_16_n_3 ),
        .I1(m46_reg_4678[8]),
        .I2(sext_ln46_reg_4602[8]),
        .O(\m16_reg_4688[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEF0E10F1)) 
    \m16_reg_4688[15]_i_12 
       (.I0(sext_ln46_reg_4602[9]),
        .I1(m46_reg_4678[9]),
        .I2(m46_reg_4678[10]),
        .I3(sext_ln46_reg_4602[10]),
        .I4(sext_ln46_reg_4602[11]),
        .O(\m16_reg_4688[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \m16_reg_4688[15]_i_13 
       (.I0(\m16_reg_4688[15]_i_9_n_0 ),
        .I1(m46_reg_4678[10]),
        .I2(sext_ln46_reg_4602[10]),
        .I3(m46_reg_4678[9]),
        .I4(sext_ln46_reg_4602[9]),
        .O(\m16_reg_4688[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \m16_reg_4688[15]_i_14 
       (.I0(sext_ln46_reg_4602[8]),
        .I1(m46_reg_4678[8]),
        .I2(sext_ln46_reg_4602[9]),
        .I3(m46_reg_4678[9]),
        .I4(\m16_reg_4688[15]_i_10_n_0 ),
        .O(\m16_reg_4688[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \m16_reg_4688[15]_i_15 
       (.I0(sext_ln46_reg_4602[8]),
        .I1(m46_reg_4678[8]),
        .I2(\m16_reg_4688_reg[15]_i_16_n_3 ),
        .I3(sext_ln46_reg_4602[7]),
        .I4(sext_ln156_4_fu_2022_p1[7]),
        .I5(m46_reg_4678[7]),
        .O(\m16_reg_4688[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m16_reg_4688[15]_i_18 
       (.I0(add_ln156_1_reg_4683[7]),
        .O(\m16_reg_4688[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[15]_i_19 
       (.I0(add_ln156_1_reg_4683[7]),
        .I1(m45_reg_4673[7]),
        .O(\m16_reg_4688[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[15]_i_20 
       (.I0(add_ln156_1_reg_4683[6]),
        .I1(m45_reg_4673[6]),
        .O(\m16_reg_4688[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[15]_i_21 
       (.I0(add_ln156_1_reg_4683[5]),
        .I1(m45_reg_4673[5]),
        .O(\m16_reg_4688[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[15]_i_22 
       (.I0(add_ln156_1_reg_4683[4]),
        .I1(m45_reg_4673[4]),
        .O(\m16_reg_4688[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[15]_i_3 
       (.I0(m16_2_fu_310[14]),
        .I1(m16_2_fu_310[15]),
        .O(\m16_reg_4688[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[15]_i_4 
       (.I0(m16_2_fu_310[13]),
        .I1(m16_2_fu_310[14]),
        .O(\m16_reg_4688[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[15]_i_5 
       (.I0(\m16_reg_4688_reg[15]_i_2_n_3 ),
        .I1(m16_2_fu_310[13]),
        .O(\m16_reg_4688[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[15]_i_6 
       (.I0(\m16_reg_4688_reg[15]_i_2_n_3 ),
        .I1(m16_2_fu_310[12]),
        .O(\m16_reg_4688[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \m16_reg_4688[15]_i_8 
       (.I0(sext_ln46_reg_4602[10]),
        .I1(m46_reg_4678[10]),
        .I2(m46_reg_4678[9]),
        .I3(sext_ln46_reg_4602[9]),
        .O(\m16_reg_4688[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \m16_reg_4688[15]_i_9 
       (.I0(sext_ln46_reg_4602[8]),
        .I1(m46_reg_4678[8]),
        .I2(sext_ln46_reg_4602[9]),
        .I3(m46_reg_4678[9]),
        .O(\m16_reg_4688[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[18]_i_2 
       (.I0(m16_2_fu_310[17]),
        .I1(m16_2_fu_310[18]),
        .O(\m16_reg_4688[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[18]_i_3 
       (.I0(m16_2_fu_310[16]),
        .I1(m16_2_fu_310[17]),
        .O(\m16_reg_4688[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_reg_4688[18]_i_4 
       (.I0(m16_2_fu_310[15]),
        .I1(m16_2_fu_310[16]),
        .O(\m16_reg_4688[18]_i_4_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[3]_i_10 
       (.I0(m46_reg_4678[3]),
        .I1(sext_ln156_4_fu_2022_p1[3]),
        .I2(sext_ln46_reg_4602[3]),
        .I3(\m16_reg_4688[3]_i_7_n_0 ),
        .O(\m16_reg_4688[3]_i_10_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[3]_i_11 
       (.I0(m46_reg_4678[2]),
        .I1(sext_ln156_4_fu_2022_p1[2]),
        .I2(sext_ln46_reg_4602[2]),
        .I3(\m16_reg_4688[3]_i_8_n_0 ),
        .O(\m16_reg_4688[3]_i_11_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[3]_i_12 
       (.I0(m46_reg_4678[1]),
        .I1(sext_ln156_4_fu_2022_p1[1]),
        .I2(sext_ln46_reg_4602[1]),
        .I3(\m16_reg_4688[3]_i_9_n_0 ),
        .O(\m16_reg_4688[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m16_reg_4688[3]_i_13 
       (.I0(sext_ln156_4_fu_2022_p1[0]),
        .I1(m46_reg_4678[0]),
        .I2(sext_ln46_reg_4602[0]),
        .O(\m16_reg_4688[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[3]_i_2 
       (.I0(m16_2_fu_310[3]),
        .I1(sext_ln156_5_fu_2032_p1[3]),
        .O(\m16_reg_4688[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[3]_i_3 
       (.I0(m16_2_fu_310[2]),
        .I1(sext_ln156_5_fu_2032_p1[2]),
        .O(\m16_reg_4688[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[3]_i_4 
       (.I0(m16_2_fu_310[1]),
        .I1(sext_ln156_5_fu_2032_p1[1]),
        .O(\m16_reg_4688[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[3]_i_5 
       (.I0(m16_2_fu_310[0]),
        .I1(sext_ln156_5_fu_2032_p1[0]),
        .O(\m16_reg_4688[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[3]_i_7 
       (.I0(m46_reg_4678[2]),
        .I1(sext_ln156_4_fu_2022_p1[2]),
        .I2(sext_ln46_reg_4602[2]),
        .O(\m16_reg_4688[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[3]_i_8 
       (.I0(m46_reg_4678[1]),
        .I1(sext_ln156_4_fu_2022_p1[1]),
        .I2(sext_ln46_reg_4602[1]),
        .O(\m16_reg_4688[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[3]_i_9 
       (.I0(sext_ln156_4_fu_2022_p1[0]),
        .I1(m46_reg_4678[0]),
        .I2(sext_ln46_reg_4602[0]),
        .O(\m16_reg_4688[3]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[7]_i_10 
       (.I0(m46_reg_4678[3]),
        .I1(sext_ln156_4_fu_2022_p1[3]),
        .I2(sext_ln46_reg_4602[3]),
        .O(\m16_reg_4688[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[7]_i_11 
       (.I0(\m16_reg_4688[7]_i_7_n_0 ),
        .I1(m46_reg_4678[7]),
        .I2(sext_ln156_4_fu_2022_p1[7]),
        .I3(sext_ln46_reg_4602[7]),
        .O(\m16_reg_4688[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[7]_i_12 
       (.I0(m46_reg_4678[6]),
        .I1(sext_ln156_4_fu_2022_p1[6]),
        .I2(sext_ln46_reg_4602[6]),
        .I3(\m16_reg_4688[7]_i_8_n_0 ),
        .O(\m16_reg_4688[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[7]_i_13 
       (.I0(m46_reg_4678[5]),
        .I1(sext_ln156_4_fu_2022_p1[5]),
        .I2(sext_ln46_reg_4602[5]),
        .I3(\m16_reg_4688[7]_i_9_n_0 ),
        .O(\m16_reg_4688[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m16_reg_4688[7]_i_14 
       (.I0(m46_reg_4678[4]),
        .I1(sext_ln156_4_fu_2022_p1[4]),
        .I2(sext_ln46_reg_4602[4]),
        .I3(\m16_reg_4688[7]_i_10_n_0 ),
        .O(\m16_reg_4688[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_16 
       (.I0(add_ln156_1_reg_4683[3]),
        .I1(m45_reg_4673[3]),
        .O(\m16_reg_4688[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_17 
       (.I0(add_ln156_1_reg_4683[2]),
        .I1(m45_reg_4673[2]),
        .O(\m16_reg_4688[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_18 
       (.I0(add_ln156_1_reg_4683[1]),
        .I1(m45_reg_4673[1]),
        .O(\m16_reg_4688[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_19 
       (.I0(add_ln156_1_reg_4683[0]),
        .I1(m45_reg_4673[0]),
        .O(\m16_reg_4688[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_2 
       (.I0(m16_2_fu_310[7]),
        .I1(sext_ln156_5_fu_2032_p1[7]),
        .O(\m16_reg_4688[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_3 
       (.I0(m16_2_fu_310[6]),
        .I1(sext_ln156_5_fu_2032_p1[6]),
        .O(\m16_reg_4688[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_4 
       (.I0(m16_2_fu_310[5]),
        .I1(sext_ln156_5_fu_2032_p1[5]),
        .O(\m16_reg_4688[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_reg_4688[7]_i_5 
       (.I0(m16_2_fu_310[4]),
        .I1(sext_ln156_5_fu_2032_p1[4]),
        .O(\m16_reg_4688[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[7]_i_7 
       (.I0(m46_reg_4678[6]),
        .I1(sext_ln156_4_fu_2022_p1[6]),
        .I2(sext_ln46_reg_4602[6]),
        .O(\m16_reg_4688[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[7]_i_8 
       (.I0(m46_reg_4678[5]),
        .I1(sext_ln156_4_fu_2022_p1[5]),
        .I2(sext_ln46_reg_4602[5]),
        .O(\m16_reg_4688[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m16_reg_4688[7]_i_9 
       (.I0(m46_reg_4678[4]),
        .I1(sext_ln156_4_fu_2022_p1[4]),
        .I2(sext_ln46_reg_4602[4]),
        .O(\m16_reg_4688[7]_i_9_n_0 ));
  FDRE \m16_reg_4688_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[0]),
        .Q(m16_reg_4688[0]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[10]),
        .Q(m16_reg_4688[10]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[11]),
        .Q(m16_reg_4688[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_reg_4688_reg[11]_i_1 
       (.CI(\m16_reg_4688_reg[7]_i_1_n_0 ),
        .CO({\m16_reg_4688_reg[11]_i_1_n_0 ,\m16_reg_4688_reg[11]_i_1_n_1 ,\m16_reg_4688_reg[11]_i_1_n_2 ,\m16_reg_4688_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m16_2_fu_310[11:8]),
        .O(m16_fu_2036_p2[11:8]),
        .S({\m16_reg_4688[11]_i_2_n_0 ,\m16_reg_4688[11]_i_3_n_0 ,\m16_reg_4688[11]_i_4_n_0 ,\m16_reg_4688[11]_i_5_n_0 }));
  FDRE \m16_reg_4688_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[12]),
        .Q(m16_reg_4688[12]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[13]),
        .Q(m16_reg_4688[13]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[14]),
        .Q(m16_reg_4688[14]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[15]),
        .Q(m16_reg_4688[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_reg_4688_reg[15]_i_1 
       (.CI(\m16_reg_4688_reg[11]_i_1_n_0 ),
        .CO({\m16_reg_4688_reg[15]_i_1_n_0 ,\m16_reg_4688_reg[15]_i_1_n_1 ,\m16_reg_4688_reg[15]_i_1_n_2 ,\m16_reg_4688_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({m16_2_fu_310[14:13],\m16_reg_4688_reg[15]_i_2_n_3 ,m16_2_fu_310[12]}),
        .O(m16_fu_2036_p2[15:12]),
        .S({\m16_reg_4688[15]_i_3_n_0 ,\m16_reg_4688[15]_i_4_n_0 ,\m16_reg_4688[15]_i_5_n_0 ,\m16_reg_4688[15]_i_6_n_0 }));
  CARRY4 \m16_reg_4688_reg[15]_i_16 
       (.CI(\m16_reg_4688_reg[15]_i_17_n_0 ),
        .CO({\NLW_m16_reg_4688_reg[15]_i_16_CO_UNCONNECTED [3:1],\m16_reg_4688_reg[15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m16_reg_4688_reg[15]_i_16_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \m16_reg_4688_reg[15]_i_17 
       (.CI(\m16_reg_4688_reg[7]_i_15_n_0 ),
        .CO({\m16_reg_4688_reg[15]_i_17_n_0 ,\m16_reg_4688_reg[15]_i_17_n_1 ,\m16_reg_4688_reg[15]_i_17_n_2 ,\m16_reg_4688_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_reg_4688[15]_i_18_n_0 ,add_ln156_1_reg_4683[6:4]}),
        .O(sext_ln156_4_fu_2022_p1[7:4]),
        .S({\m16_reg_4688[15]_i_19_n_0 ,\m16_reg_4688[15]_i_20_n_0 ,\m16_reg_4688[15]_i_21_n_0 ,\m16_reg_4688[15]_i_22_n_0 }));
  CARRY4 \m16_reg_4688_reg[15]_i_2 
       (.CI(\m16_reg_4688_reg[15]_i_7_n_0 ),
        .CO({\NLW_m16_reg_4688_reg[15]_i_2_CO_UNCONNECTED [3:1],\m16_reg_4688_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m16_reg_4688_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \m16_reg_4688_reg[15]_i_7 
       (.CI(\m16_reg_4688_reg[7]_i_6_n_0 ),
        .CO({\m16_reg_4688_reg[15]_i_7_n_0 ,\m16_reg_4688_reg[15]_i_7_n_1 ,\m16_reg_4688_reg[15]_i_7_n_2 ,\m16_reg_4688_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_reg_4688[15]_i_8_n_0 ,\m16_reg_4688[15]_i_9_n_0 ,\m16_reg_4688[15]_i_10_n_0 ,\m16_reg_4688[15]_i_11_n_0 }),
        .O(sext_ln156_5_fu_2032_p1[11:8]),
        .S({\m16_reg_4688[15]_i_12_n_0 ,\m16_reg_4688[15]_i_13_n_0 ,\m16_reg_4688[15]_i_14_n_0 ,\m16_reg_4688[15]_i_15_n_0 }));
  FDRE \m16_reg_4688_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[16]),
        .Q(m16_reg_4688[16]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[17]),
        .Q(m16_reg_4688[17]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[18]),
        .Q(m16_reg_4688[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_reg_4688_reg[18]_i_1 
       (.CI(\m16_reg_4688_reg[15]_i_1_n_0 ),
        .CO({\NLW_m16_reg_4688_reg[18]_i_1_CO_UNCONNECTED [3:2],\m16_reg_4688_reg[18]_i_1_n_2 ,\m16_reg_4688_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m16_2_fu_310[16:15]}),
        .O({\NLW_m16_reg_4688_reg[18]_i_1_O_UNCONNECTED [3],m16_fu_2036_p2[18:16]}),
        .S({1'b0,\m16_reg_4688[18]_i_2_n_0 ,\m16_reg_4688[18]_i_3_n_0 ,\m16_reg_4688[18]_i_4_n_0 }));
  FDRE \m16_reg_4688_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[1]),
        .Q(m16_reg_4688[1]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[2]),
        .Q(m16_reg_4688[2]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[3]),
        .Q(m16_reg_4688[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_reg_4688_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m16_reg_4688_reg[3]_i_1_n_0 ,\m16_reg_4688_reg[3]_i_1_n_1 ,\m16_reg_4688_reg[3]_i_1_n_2 ,\m16_reg_4688_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m16_2_fu_310[3:0]),
        .O(m16_fu_2036_p2[3:0]),
        .S({\m16_reg_4688[3]_i_2_n_0 ,\m16_reg_4688[3]_i_3_n_0 ,\m16_reg_4688[3]_i_4_n_0 ,\m16_reg_4688[3]_i_5_n_0 }));
  CARRY4 \m16_reg_4688_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\m16_reg_4688_reg[3]_i_6_n_0 ,\m16_reg_4688_reg[3]_i_6_n_1 ,\m16_reg_4688_reg[3]_i_6_n_2 ,\m16_reg_4688_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_reg_4688[3]_i_7_n_0 ,\m16_reg_4688[3]_i_8_n_0 ,\m16_reg_4688[3]_i_9_n_0 ,1'b0}),
        .O(sext_ln156_5_fu_2032_p1[3:0]),
        .S({\m16_reg_4688[3]_i_10_n_0 ,\m16_reg_4688[3]_i_11_n_0 ,\m16_reg_4688[3]_i_12_n_0 ,\m16_reg_4688[3]_i_13_n_0 }));
  FDRE \m16_reg_4688_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[4]),
        .Q(m16_reg_4688[4]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[5]),
        .Q(m16_reg_4688[5]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[6]),
        .Q(m16_reg_4688[6]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[7]),
        .Q(m16_reg_4688[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_reg_4688_reg[7]_i_1 
       (.CI(\m16_reg_4688_reg[3]_i_1_n_0 ),
        .CO({\m16_reg_4688_reg[7]_i_1_n_0 ,\m16_reg_4688_reg[7]_i_1_n_1 ,\m16_reg_4688_reg[7]_i_1_n_2 ,\m16_reg_4688_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m16_2_fu_310[7:4]),
        .O(m16_fu_2036_p2[7:4]),
        .S({\m16_reg_4688[7]_i_2_n_0 ,\m16_reg_4688[7]_i_3_n_0 ,\m16_reg_4688[7]_i_4_n_0 ,\m16_reg_4688[7]_i_5_n_0 }));
  CARRY4 \m16_reg_4688_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\m16_reg_4688_reg[7]_i_15_n_0 ,\m16_reg_4688_reg[7]_i_15_n_1 ,\m16_reg_4688_reg[7]_i_15_n_2 ,\m16_reg_4688_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln156_1_reg_4683[3:0]),
        .O(sext_ln156_4_fu_2022_p1[3:0]),
        .S({\m16_reg_4688[7]_i_16_n_0 ,\m16_reg_4688[7]_i_17_n_0 ,\m16_reg_4688[7]_i_18_n_0 ,\m16_reg_4688[7]_i_19_n_0 }));
  CARRY4 \m16_reg_4688_reg[7]_i_6 
       (.CI(\m16_reg_4688_reg[3]_i_6_n_0 ),
        .CO({\m16_reg_4688_reg[7]_i_6_n_0 ,\m16_reg_4688_reg[7]_i_6_n_1 ,\m16_reg_4688_reg[7]_i_6_n_2 ,\m16_reg_4688_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_reg_4688[7]_i_7_n_0 ,\m16_reg_4688[7]_i_8_n_0 ,\m16_reg_4688[7]_i_9_n_0 ,\m16_reg_4688[7]_i_10_n_0 }),
        .O(sext_ln156_5_fu_2032_p1[7:4]),
        .S({\m16_reg_4688[7]_i_11_n_0 ,\m16_reg_4688[7]_i_12_n_0 ,\m16_reg_4688[7]_i_13_n_0 ,\m16_reg_4688[7]_i_14_n_0 }));
  FDRE \m16_reg_4688_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[8]),
        .Q(m16_reg_4688[8]),
        .R(1'b0));
  FDRE \m16_reg_4688_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m16_fu_2036_p2[9]),
        .Q(m16_reg_4688[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m20_reg_4468[0]_i_1 
       (.I0(sext_ln219_1_fu_3028_p1[1]),
        .I1(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .O(\m20_reg_4468[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m20_reg_4468[1]_i_1 
       (.I0(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .I3(sext_ln219_1_fu_3028_p1[2]),
        .O(\m20_reg_4468[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h556AAA6A3FC0C0C0)) 
    \m20_reg_4468[2]_i_1 
       (.I0(sext_ln116_reg_4393_pp0_iter2_reg[2]),
        .I1(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .I2(sext_ln219_1_fu_3028_p1[2]),
        .I3(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .I4(sext_ln219_1_fu_3028_p1[3]),
        .I5(sext_ln219_1_fu_3028_p1[1]),
        .O(\m20_reg_4468[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DF83A301DC06AC0)) 
    \m20_reg_4468[3]_i_1 
       (.I0(sext_ln219_1_fu_3028_p1[1]),
        .I1(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .I2(sext_ln219_1_fu_3028_p1[3]),
        .I3(sext_ln116_reg_4393_pp0_iter2_reg[2]),
        .I4(sext_ln219_1_fu_3028_p1[2]),
        .I5(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .O(\m20_reg_4468[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FCFCFFAA0000)) 
    \m20_reg_4468[4]_i_1 
       (.I0(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln219_1_fu_3028_p1[2]),
        .I3(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .I4(sext_ln219_1_fu_3028_p1[3]),
        .I5(sext_ln116_reg_4393_pp0_iter2_reg[2]),
        .O(\m20_reg_4468[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFFAA0000)) 
    \m20_reg_4468[5]_i_1 
       (.I0(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln219_1_fu_3028_p1[2]),
        .I3(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .I4(sext_ln219_1_fu_3028_p1[3]),
        .I5(sext_ln116_reg_4393_pp0_iter2_reg[2]),
        .O(\m20_reg_4468[5]_i_1_n_0 ));
  FDRE \m20_reg_4468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[0]_i_1_n_0 ),
        .Q(m20_reg_4468[0]),
        .R(1'b0));
  FDRE \m20_reg_4468_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[1]_i_1_n_0 ),
        .Q(m20_reg_4468[1]),
        .R(1'b0));
  FDRE \m20_reg_4468_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[2]_i_1_n_0 ),
        .Q(m20_reg_4468[2]),
        .R(1'b0));
  FDRE \m20_reg_4468_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[3]_i_1_n_0 ),
        .Q(m20_reg_4468[3]),
        .R(1'b0));
  FDRE \m20_reg_4468_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[4]_i_1_n_0 ),
        .Q(m20_reg_4468[4]),
        .R(1'b0));
  FDRE \m20_reg_4468_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m20_reg_4468[5]_i_1_n_0 ),
        .Q(m20_reg_4468[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \m21_reg_4435[7]_i_2 
       (.I0(in_scalar_load_1_cast24_reg_4341[6]),
        .I1(in_scalar_load_1_cast24_reg_4341[7]),
        .O(\m21_reg_4435[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m21_reg_4435[7]_i_3 
       (.I0(in_scalar_load_1_cast24_reg_4341[5]),
        .I1(in_scalar_load_1_cast24_reg_4341[6]),
        .O(\m21_reg_4435[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m21_reg_4435[7]_i_4 
       (.I0(in_scalar_load_1_cast24_reg_4341[4]),
        .I1(in_scalar_load_1_cast24_reg_4341[5]),
        .O(\m21_reg_4435[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m21_reg_4435[7]_i_5 
       (.I0(in_scalar_load_1_cast24_reg_4341[3]),
        .I1(in_scalar_load_1_cast24_reg_4341[4]),
        .O(\m21_reg_4435[7]_i_5_n_0 ));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[0]),
        .Q(m21_reg_4435_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[1]),
        .Q(m21_reg_4435_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[2]),
        .Q(m21_reg_4435_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[3]),
        .Q(m21_reg_4435_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[4]),
        .Q(m21_reg_4435_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[5]),
        .Q(m21_reg_4435_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[6]),
        .Q(m21_reg_4435_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[7]),
        .Q(m21_reg_4435_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \m21_reg_4435_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m21_reg_4435[8]),
        .Q(m21_reg_4435_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[0]),
        .Q(m21_reg_4435[0]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[1]),
        .Q(m21_reg_4435[1]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[2]),
        .Q(m21_reg_4435[2]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[3]),
        .Q(m21_reg_4435[3]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[4]),
        .Q(m21_reg_4435[4]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[5]),
        .Q(m21_reg_4435[5]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[6]),
        .Q(m21_reg_4435[6]),
        .R(1'b0));
  FDRE \m21_reg_4435_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[7]),
        .Q(m21_reg_4435[7]),
        .R(1'b0));
  CARRY4 \m21_reg_4435_reg[7]_i_1 
       (.CI(\add_i6572_phi_fu_282_reg[3]_i_1_n_0 ),
        .CO({\m21_reg_4435_reg[7]_i_1_n_0 ,\m21_reg_4435_reg[7]_i_1_n_1 ,\m21_reg_4435_reg[7]_i_1_n_2 ,\m21_reg_4435_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_scalar_load_1_cast24_reg_4341[6:3]),
        .O(trunc_ln122_fu_1326_p1[7:4]),
        .S({\m21_reg_4435[7]_i_2_n_0 ,\m21_reg_4435[7]_i_3_n_0 ,\m21_reg_4435[7]_i_4_n_0 ,\m21_reg_4435[7]_i_5_n_0 }));
  FDRE \m21_reg_4435_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln122_fu_1326_p1[8]),
        .Q(m21_reg_4435[8]),
        .R(1'b0));
  CARRY4 \m21_reg_4435_reg[8]_i_1 
       (.CI(\m21_reg_4435_reg[7]_i_1_n_0 ),
        .CO(\NLW_m21_reg_4435_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m21_reg_4435_reg[8]_i_1_O_UNCONNECTED [3:1],trunc_ln122_fu_1326_p1[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m22_reg_4441[0]_i_1 
       (.I0(in_data_14_q0[0]),
        .I1(reg_1165[0]),
        .O(\m22_reg_4441[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m22_reg_4441[1]_i_1 
       (.I0(reg_1165[1]),
        .I1(in_data_14_q0[0]),
        .I2(reg_1165[0]),
        .I3(in_data_14_q0[1]),
        .O(\m22_reg_4441[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h27777888D8887888)) 
    \m22_reg_4441[2]_i_1 
       (.I0(in_data_14_q0[0]),
        .I1(reg_1165[2]),
        .I2(reg_1165[1]),
        .I3(in_data_14_q0[1]),
        .I4(reg_1165[0]),
        .I5(in_data_14_q0[2]),
        .O(\m22_reg_4441[2]_i_1_n_0 ));
  FDRE \m22_reg_4441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m22_reg_4441[0]_i_1_n_0 ),
        .Q(m22_reg_4441[0]),
        .R(1'b0));
  FDRE \m22_reg_4441_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m22_reg_4441[1]_i_1_n_0 ),
        .Q(m22_reg_4441[1]),
        .R(1'b0));
  FDRE \m22_reg_4441_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m22_reg_4441[2]_i_1_n_0 ),
        .Q(m22_reg_4441[2]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[0]),
        .Q(m23_reg_4446_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_reg_4446[10]),
        .Q(m23_reg_4446_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[1]),
        .Q(m23_reg_4446_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[2]),
        .Q(m23_reg_4446_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[3]),
        .Q(m23_reg_4446_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[4]),
        .Q(m23_reg_4446_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[5]),
        .Q(m23_reg_4446_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[6]),
        .Q(m23_reg_4446_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln134_reg_4457[7]),
        .Q(m23_reg_4446_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_reg_4446[8]),
        .Q(m23_reg_4446_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \m23_reg_4446_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_reg_4446[9]),
        .Q(m23_reg_4446_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \m23_reg_4446_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[10]),
        .Q(m23_reg_4446[10]),
        .R(1'b0));
  FDRE \m23_reg_4446_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[8]),
        .Q(m23_reg_4446[8]),
        .R(1'b0));
  FDRE \m23_reg_4446_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[9]),
        .Q(m23_reg_4446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF077F077F0000)) 
    \m25_reg_4473[3]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(m22_reg_4441[0]),
        .I2(m22_reg_4441[1]),
        .I3(reg_1165_pp0_iter2_reg[1]),
        .I4(m22_reg_4441[2]),
        .I5(reg_1165_pp0_iter2_reg[2]),
        .O(sext_ln124_fu_1384_p1[3]));
  FDRE \m25_reg_4473_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln124_fu_1384_p1[0]),
        .Q(m25_reg_4473[0]),
        .R(1'b0));
  FDRE \m25_reg_4473_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_4s_3s_7_1_1_U12_n_20),
        .Q(m25_reg_4473[1]),
        .R(1'b0));
  FDRE \m25_reg_4473_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_4s_3s_7_1_1_U12_n_18),
        .Q(m25_reg_4473[2]),
        .R(1'b0));
  FDRE \m25_reg_4473_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln124_fu_1384_p1[3]),
        .Q(m25_reg_4473[3]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410[0]),
        .Q(m28_reg_4410_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410[1]),
        .Q(m28_reg_4410_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410[2]),
        .Q(m28_reg_4410_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410[3]),
        .Q(m28_reg_4410_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410_pp0_iter2_reg[0]),
        .Q(m28_reg_4410_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410_pp0_iter2_reg[1]),
        .Q(m28_reg_4410_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410_pp0_iter2_reg[2]),
        .Q(m28_reg_4410_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \m28_reg_4410_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m28_reg_4410_pp0_iter2_reg[3]),
        .Q(m28_reg_4410_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \m28_reg_4410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_7),
        .Q(m28_reg_4410[0]),
        .R(1'b0));
  FDRE \m28_reg_4410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_6),
        .Q(m28_reg_4410[1]),
        .R(1'b0));
  FDRE \m28_reg_4410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_5),
        .Q(m28_reg_4410[2]),
        .R(1'b0));
  FDRE \m28_reg_4410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_4),
        .Q(m28_reg_4410[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \m45_reg_4673[3]_i_2 
       (.I0(in_data_8_q0[2]),
        .O(\m45_reg_4673[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m45_reg_4673[3]_i_3 
       (.I0(in_data_8_q0[2]),
        .I1(empty_54_fu_2316_p1[3]),
        .O(\m45_reg_4673[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m45_reg_4673[3]_i_4 
       (.I0(in_data_8_q0[2]),
        .I1(empty_54_fu_2316_p1[2]),
        .O(\m45_reg_4673[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m45_reg_4673[3]_i_5 
       (.I0(empty_54_fu_2316_p1[1]),
        .I1(in_data_8_q0[1]),
        .O(\m45_reg_4673[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m45_reg_4673[3]_i_6 
       (.I0(empty_54_fu_2316_p1[0]),
        .I1(in_data_8_q0[0]),
        .O(\m45_reg_4673[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m45_reg_4673[7]_i_2 
       (.I0(\in_scalar_load_1_reg_4320_reg_n_0_[6] ),
        .I1(\in_scalar_load_1_reg_4320_reg_n_0_[7] ),
        .O(\m45_reg_4673[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m45_reg_4673[7]_i_3 
       (.I0(empty_54_fu_2316_p1[5]),
        .I1(\in_scalar_load_1_reg_4320_reg_n_0_[6] ),
        .O(\m45_reg_4673[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m45_reg_4673[7]_i_4 
       (.I0(empty_54_fu_2316_p1[4]),
        .I1(empty_54_fu_2316_p1[5]),
        .O(\m45_reg_4673[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m45_reg_4673[7]_i_5 
       (.I0(empty_54_fu_2316_p1[3]),
        .I1(empty_54_fu_2316_p1[4]),
        .O(\m45_reg_4673[7]_i_5_n_0 ));
  FDRE \m45_reg_4673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[0]),
        .Q(m45_reg_4673[0]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[1]),
        .Q(m45_reg_4673[1]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[2]),
        .Q(m45_reg_4673[2]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[3]),
        .Q(m45_reg_4673[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m45_reg_4673_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m45_reg_4673_reg[3]_i_1_n_0 ,\m45_reg_4673_reg[3]_i_1_n_1 ,\m45_reg_4673_reg[3]_i_1_n_2 ,\m45_reg_4673_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m45_reg_4673[3]_i_2_n_0 ,in_data_8_q0[2],empty_54_fu_2316_p1[1:0]}),
        .O(m45_fu_1973_p2[3:0]),
        .S({\m45_reg_4673[3]_i_3_n_0 ,\m45_reg_4673[3]_i_4_n_0 ,\m45_reg_4673[3]_i_5_n_0 ,\m45_reg_4673[3]_i_6_n_0 }));
  FDRE \m45_reg_4673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[4]),
        .Q(m45_reg_4673[4]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[5]),
        .Q(m45_reg_4673[5]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[6]),
        .Q(m45_reg_4673[6]),
        .R(1'b0));
  FDRE \m45_reg_4673_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m45_fu_1973_p2[7]),
        .Q(m45_reg_4673[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m45_reg_4673_reg[7]_i_1 
       (.CI(\m45_reg_4673_reg[3]_i_1_n_0 ),
        .CO({\NLW_m45_reg_4673_reg[7]_i_1_CO_UNCONNECTED [3],\m45_reg_4673_reg[7]_i_1_n_1 ,\m45_reg_4673_reg[7]_i_1_n_2 ,\m45_reg_4673_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,empty_54_fu_2316_p1[5:3]}),
        .O(m45_fu_1973_p2[7:4]),
        .S({\m45_reg_4673[7]_i_2_n_0 ,\m45_reg_4673[7]_i_3_n_0 ,\m45_reg_4673[7]_i_4_n_0 ,\m45_reg_4673[7]_i_5_n_0 }));
  FDRE \m46_reg_4678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[0]),
        .Q(m46_reg_4678[0]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[10]),
        .Q(m46_reg_4678[10]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[1]),
        .Q(m46_reg_4678[1]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[2]),
        .Q(m46_reg_4678[2]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[3]),
        .Q(m46_reg_4678[3]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[4]),
        .Q(m46_reg_4678[4]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[5]),
        .Q(m46_reg_4678[5]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[6]),
        .Q(m46_reg_4678[6]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[7]),
        .Q(m46_reg_4678[7]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[8]),
        .Q(m46_reg_4678[8]),
        .R(1'b0));
  FDRE \m46_reg_4678_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(m46_fu_1982_p2[9]),
        .Q(m46_reg_4678[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \m53_reg_5014[3]_i_2 
       (.I0(in_data_8_q0[2]),
        .O(\m53_reg_5014[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m53_reg_5014[3]_i_3 
       (.I0(in_data_8_q0[2]),
        .I1(in_scalar_load_4_cast_reg_4777[3]),
        .O(\m53_reg_5014[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m53_reg_5014[3]_i_4 
       (.I0(in_data_8_q0[2]),
        .I1(in_scalar_load_4_cast_reg_4777[2]),
        .O(\m53_reg_5014[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m53_reg_5014[3]_i_5 
       (.I0(in_scalar_load_4_cast_reg_4777[1]),
        .I1(in_data_8_q0[1]),
        .O(\m53_reg_5014[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m53_reg_5014[3]_i_6 
       (.I0(in_scalar_load_4_cast_reg_4777[0]),
        .I1(in_data_8_q0[0]),
        .O(\m53_reg_5014[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m53_reg_5014[7]_i_2 
       (.I0(in_scalar_load_4_cast_reg_4777[6]),
        .I1(in_scalar_load_4_cast_reg_4777[7]),
        .O(\m53_reg_5014[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m53_reg_5014[7]_i_3 
       (.I0(in_scalar_load_4_cast_reg_4777[5]),
        .I1(in_scalar_load_4_cast_reg_4777[6]),
        .O(\m53_reg_5014[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m53_reg_5014[7]_i_4 
       (.I0(in_scalar_load_4_cast_reg_4777[4]),
        .I1(in_scalar_load_4_cast_reg_4777[5]),
        .O(\m53_reg_5014[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m53_reg_5014[7]_i_5 
       (.I0(in_scalar_load_4_cast_reg_4777[3]),
        .I1(in_scalar_load_4_cast_reg_4777[4]),
        .O(\m53_reg_5014[7]_i_5_n_0 ));
  FDRE \m53_reg_5014_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[0]),
        .Q(m53_reg_5014[0]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[1]),
        .Q(m53_reg_5014[1]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[2]),
        .Q(m53_reg_5014[2]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[3]),
        .Q(m53_reg_5014[3]),
        .R(1'b0));
  CARRY4 \m53_reg_5014_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m53_reg_5014_reg[3]_i_1_n_0 ,\m53_reg_5014_reg[3]_i_1_n_1 ,\m53_reg_5014_reg[3]_i_1_n_2 ,\m53_reg_5014_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m53_reg_5014[3]_i_2_n_0 ,in_data_8_q0[2],in_scalar_load_4_cast_reg_4777[1:0]}),
        .O(m53_fu_2464_p2[3:0]),
        .S({\m53_reg_5014[3]_i_3_n_0 ,\m53_reg_5014[3]_i_4_n_0 ,\m53_reg_5014[3]_i_5_n_0 ,\m53_reg_5014[3]_i_6_n_0 }));
  FDRE \m53_reg_5014_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[4]),
        .Q(m53_reg_5014[4]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[5]),
        .Q(m53_reg_5014[5]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[6]),
        .Q(m53_reg_5014[6]),
        .R(1'b0));
  FDRE \m53_reg_5014_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[7]),
        .Q(m53_reg_5014[7]),
        .R(1'b0));
  CARRY4 \m53_reg_5014_reg[7]_i_1 
       (.CI(\m53_reg_5014_reg[3]_i_1_n_0 ),
        .CO({\m53_reg_5014_reg[7]_i_1_n_0 ,\m53_reg_5014_reg[7]_i_1_n_1 ,\m53_reg_5014_reg[7]_i_1_n_2 ,\m53_reg_5014_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_scalar_load_4_cast_reg_4777[6:3]),
        .O(m53_fu_2464_p2[7:4]),
        .S({\m53_reg_5014[7]_i_2_n_0 ,\m53_reg_5014[7]_i_3_n_0 ,\m53_reg_5014[7]_i_4_n_0 ,\m53_reg_5014[7]_i_5_n_0 }));
  FDRE \m53_reg_5014_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m53_fu_2464_p2[8]),
        .Q(m53_reg_5014[8]),
        .R(1'b0));
  CARRY4 \m53_reg_5014_reg[8]_i_1 
       (.CI(\m53_reg_5014_reg[7]_i_1_n_0 ),
        .CO(\NLW_m53_reg_5014_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m53_reg_5014_reg[8]_i_1_O_UNCONNECTED [3:1],m53_fu_2464_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m56_reg_5039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[0]),
        .Q(m56_reg_5039[0]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[10]),
        .Q(m56_reg_5039[10]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[11]),
        .Q(m56_reg_5039[11]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[12]),
        .Q(m56_reg_5039[12]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[1]),
        .Q(m56_reg_5039[1]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[2]),
        .Q(m56_reg_5039[2]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[3]),
        .Q(m56_reg_5039[3]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[4]),
        .Q(m56_reg_5039[4]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[5]),
        .Q(m56_reg_5039[5]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[6]),
        .Q(m56_reg_5039[6]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[7]),
        .Q(m56_reg_5039[7]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[8]),
        .Q(m56_reg_5039[8]),
        .R(1'b0));
  FDRE \m56_reg_5039_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[9]),
        .Q(m56_reg_5039[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m60_reg_5019[0]_i_1 
       (.I0(conv_i6325_phi_cast_reg_4801[0]),
        .I1(in_data_10_q0[0]),
        .I2(in_data_8_q0[0]),
        .O(\m60_reg_5019[0]_i_1_n_0 ));
  FDRE \m60_reg_5019_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\m60_reg_5019[0]_i_1_n_0 ),
        .Q(m60_reg_5019[0]),
        .R(1'b0));
  FDRE \m60_reg_5019_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_ln178_fu_2521_p2[1]),
        .Q(m60_reg_5019[1]),
        .R(1'b0));
  FDRE \m60_reg_5019_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_ln178_fu_2521_p2[2]),
        .Q(m60_reg_5019[2]),
        .R(1'b0));
  FDRE \m60_reg_5019_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_ln178_fu_2521_p2[3]),
        .Q(m60_reg_5019[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m62_reg_5024_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_5s_3s_8_1_1_U30_n_4),
        .Q(mul_i3908_lcssa_phi_fu_346[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m62_reg_5024_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_5s_3s_8_1_1_U30_n_3),
        .Q(mul_i3908_lcssa_phi_fu_346[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m62_reg_5024_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_5s_3s_8_1_1_U30_n_2),
        .Q(mul_i3908_lcssa_phi_fu_346[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m62_reg_5024_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_5s_3s_8_1_1_U30_n_1),
        .Q(mul_i3908_lcssa_phi_fu_346[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m62_reg_5024_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mul_5s_3s_8_1_1_U30_n_0),
        .Q(mul_i3908_lcssa_phi_fu_346[4]),
        .R(1'b0));
  FDRE \m64_cast_reg_4816_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_8),
        .Q(m64_cast_reg_4816[8]),
        .R(1'b0));
  FDRE \m64_cast_reg_4816_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_7),
        .Q(m64_cast_reg_4816[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \m68_reg_5088[7]_i_1 
       (.I0(mul_8s_7s_15_1_1_U32_n_22),
        .O(A[7]));
  FDRE \m68_reg_5088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[0]),
        .Q(m68_reg_5088[0]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[1]),
        .Q(m68_reg_5088[1]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[2]),
        .Q(m68_reg_5088[2]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[3]),
        .Q(m68_reg_5088[3]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[4]),
        .Q(m68_reg_5088[4]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[5]),
        .Q(m68_reg_5088[5]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[6]),
        .Q(m68_reg_5088[6]),
        .R(1'b0));
  FDRE \m68_reg_5088_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(A[7]),
        .Q(m68_reg_5088[7]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_5),
        .Q(m70_reg_5143[0]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_4),
        .Q(m70_reg_5143[1]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_3),
        .Q(m70_reg_5143[2]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_2),
        .Q(m70_reg_5143[3]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_1),
        .Q(m70_reg_5143[4]),
        .R(1'b0));
  FDRE \m70_reg_5143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_6s_3s_9_1_1_U33_n_0),
        .Q(m70_reg_5143[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m71_reg_5148[0]_i_1 
       (.I0(in_data_8_q0[0]),
        .I1(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .O(m71_fu_2873_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m71_reg_5148[1]_i_1 
       (.I0(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I3(in_data_8_q0[1]),
        .O(m71_fu_2873_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \m71_reg_5148[2]_i_1 
       (.I0(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I1(in_data_8_q0[1]),
        .I2(in_data_8_q0[0]),
        .I3(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I4(in_data_4_load_2_reg_5083_pp1_iter2_reg[2]),
        .I5(in_data_8_q0[2]),
        .O(m71_fu_2873_p2[2]));
  LUT6 #(
    .INIT(64'hABBFBFBF022A2A2A)) 
    \m71_reg_5148[3]_i_1 
       (.I0(in_data_8_q0[2]),
        .I1(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I2(in_data_8_q0[1]),
        .I3(in_data_8_q0[0]),
        .I4(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I5(in_data_4_load_2_reg_5083_pp1_iter2_reg[2]),
        .O(m71_fu_2873_p2[3]));
  FDRE \m71_reg_5148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m71_fu_2873_p2[0]),
        .Q(m71_reg_5148[0]),
        .R(1'b0));
  FDRE \m71_reg_5148_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m71_fu_2873_p2[1]),
        .Q(m71_reg_5148[1]),
        .R(1'b0));
  FDRE \m71_reg_5148_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m71_fu_2873_p2[2]),
        .Q(m71_reg_5148[2]),
        .R(1'b0));
  FDRE \m71_reg_5148_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m71_fu_2873_p2[3]),
        .Q(m71_reg_5148[3]),
        .R(1'b0));
  FDRE \m72_reg_5153_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln209_fu_2953_p1[0]),
        .Q(m72_reg_5153[0]),
        .R(1'b0));
  FDRE \m72_reg_5153_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln209_fu_2953_p1[1]),
        .Q(m72_reg_5153[1]),
        .R(1'b0));
  FDRE \m72_reg_5153_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_5s_3s_5_1_1_U36_n_0),
        .Q(m72_reg_5153[2]),
        .R(1'b0));
  FDRE \m72_reg_5153_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln209_fu_2953_p1[3]),
        .Q(m72_reg_5153[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m73_cast_reg_4911[0]_i_1 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(phi_ln119_fu_286[0]),
        .O(m73_cast_fu_2340_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m73_cast_reg_4911[1]_i_1 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(phi_ln119_fu_286[0]),
        .I2(phi_ln119_fu_286[1]),
        .I3(in_scalar_load_2_reg_4346[1]),
        .O(m73_cast_fu_2340_p1[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \m73_cast_reg_4911[2]_i_1 
       (.I0(phi_ln119_fu_286[0]),
        .I1(in_scalar_load_2_reg_4346[0]),
        .I2(in_scalar_load_2_reg_4346[1]),
        .I3(phi_ln119_fu_286[1]),
        .I4(in_scalar_load_2_reg_4346[2]),
        .I5(phi_ln119_fu_286[2]),
        .O(m73_cast_fu_2340_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m73_cast_reg_4911[3]_i_1 
       (.I0(\m73_cast_reg_4911[4]_i_2_n_0 ),
        .I1(in_scalar_load_2_reg_4346[3]),
        .I2(phi_ln119_fu_286[2]),
        .O(m73_cast_fu_2340_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \m73_cast_reg_4911[4]_i_1 
       (.I0(\m73_cast_reg_4911[4]_i_2_n_0 ),
        .I1(phi_ln119_fu_286[2]),
        .I2(in_scalar_load_2_reg_4346[4]),
        .I3(in_scalar_load_2_reg_4346[3]),
        .O(m73_cast_fu_2340_p1[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \m73_cast_reg_4911[4]_i_2 
       (.I0(in_scalar_load_2_reg_4346[2]),
        .I1(phi_ln119_fu_286[2]),
        .I2(phi_ln119_fu_286[0]),
        .I3(in_scalar_load_2_reg_4346[0]),
        .I4(in_scalar_load_2_reg_4346[1]),
        .I5(phi_ln119_fu_286[1]),
        .O(\m73_cast_reg_4911[4]_i_2_n_0 ));
  FDRE \m73_cast_reg_4911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m73_cast_fu_2340_p1[0]),
        .Q(m73_cast_reg_4911[0]),
        .R(1'b0));
  FDRE \m73_cast_reg_4911_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m73_cast_fu_2340_p1[1]),
        .Q(m73_cast_reg_4911[1]),
        .R(1'b0));
  FDRE \m73_cast_reg_4911_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m73_cast_fu_2340_p1[2]),
        .Q(m73_cast_reg_4911[2]),
        .R(1'b0));
  FDRE \m73_cast_reg_4911_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m73_cast_fu_2340_p1[3]),
        .Q(m73_cast_reg_4911[3]),
        .R(1'b0));
  FDRE \m73_cast_reg_4911_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m73_cast_fu_2340_p1[4]),
        .Q(m73_cast_reg_4911[4]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_5),
        .Q(m74_cast_reg_4920[0]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_4),
        .Q(m74_cast_reg_4920[1]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_3),
        .Q(m74_cast_reg_4920[2]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_2),
        .Q(m74_cast_reg_4920[3]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_1),
        .Q(m74_cast_reg_4920[4]),
        .R(1'b0));
  FDRE \m74_cast_reg_4920_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_6s_6s_12_1_1_U26_n_0),
        .Q(m74_cast_reg_4920[5]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_8),
        .Q(m76_reg_5159[0]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_7),
        .Q(m76_reg_5159[1]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_6),
        .Q(m76_reg_5159[2]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_5),
        .Q(m76_reg_5159[3]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_4),
        .Q(m76_reg_5159[4]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_3),
        .Q(m76_reg_5159[5]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_2),
        .Q(m76_reg_5159[6]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_1),
        .Q(m76_reg_5159[7]),
        .R(1'b0));
  FDRE \m76_reg_5159_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9s_3s_9_1_1_U34_n_0),
        .Q(m76_reg_5159[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m78_reg_5164[0]_i_1 
       (.I0(in_data_0_q0[0]),
        .I1(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .O(m78_fu_2925_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m78_reg_5164[1]_i_1 
       (.I0(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I3(in_data_0_q0[1]),
        .O(m78_fu_2925_p2[1]));
  LUT6 #(
    .INIT(64'hEA80157F157FEA80)) 
    \m78_reg_5164[2]_i_1 
       (.I0(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I3(in_data_0_q0[1]),
        .I4(in_data_4_load_2_reg_5083_pp1_iter2_reg[2]),
        .I5(in_data_0_q0[2]),
        .O(m78_fu_2925_p2[2]));
  LUT6 #(
    .INIT(64'hABBBBFFF02222AAA)) 
    \m78_reg_5164[3]_i_1 
       (.I0(in_data_0_q0[2]),
        .I1(in_data_4_load_2_reg_5083_pp1_iter2_reg[1]),
        .I2(in_data_0_q0[0]),
        .I3(in_data_4_load_2_reg_5083_pp1_iter2_reg[0]),
        .I4(in_data_0_q0[1]),
        .I5(in_data_4_load_2_reg_5083_pp1_iter2_reg[2]),
        .O(m78_fu_2925_p2[3]));
  FDRE \m78_reg_5164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m78_fu_2925_p2[0]),
        .Q(m78_reg_5164[0]),
        .R(1'b0));
  FDRE \m78_reg_5164_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m78_fu_2925_p2[1]),
        .Q(m78_reg_5164[1]),
        .R(1'b0));
  FDRE \m78_reg_5164_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m78_fu_2925_p2[2]),
        .Q(m78_reg_5164[2]),
        .R(1'b0));
  FDRE \m78_reg_5164_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m78_fu_2925_p2[3]),
        .Q(m78_reg_5164[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \m88_reg_4955[3]_i_2 
       (.I0(phi_ln133_fu_254[3]),
        .I1(mul_i4506_lcssa_phi_fu_342[3]),
        .O(\m88_reg_4955[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m88_reg_4955[3]_i_3 
       (.I0(mul_i4506_lcssa_phi_fu_342[2]),
        .I1(phi_ln133_fu_254[2]),
        .O(\m88_reg_4955[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m88_reg_4955[3]_i_4 
       (.I0(mul_i4506_lcssa_phi_fu_342[1]),
        .I1(phi_ln133_fu_254[1]),
        .O(\m88_reg_4955[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m88_reg_4955[3]_i_5 
       (.I0(mul_i4506_lcssa_phi_fu_342[0]),
        .I1(phi_ln133_fu_254[0]),
        .O(\m88_reg_4955[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m88_reg_4955[6]_i_2 
       (.I0(phi_ln133_fu_254[3]),
        .O(\m88_reg_4955[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m88_reg_4955[6]_i_3 
       (.I0(mul_i4506_lcssa_phi_fu_342[4]),
        .I1(mul_i4506_lcssa_phi_fu_342[5]),
        .O(\m88_reg_4955[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m88_reg_4955[6]_i_4 
       (.I0(phi_ln133_fu_254[3]),
        .I1(mul_i4506_lcssa_phi_fu_342[4]),
        .O(\m88_reg_4955[6]_i_4_n_0 ));
  FDRE \m88_reg_4955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[0]),
        .Q(m88_reg_4955[0]),
        .R(1'b0));
  FDRE \m88_reg_4955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[1]),
        .Q(m88_reg_4955[1]),
        .R(1'b0));
  FDRE \m88_reg_4955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[2]),
        .Q(m88_reg_4955[2]),
        .R(1'b0));
  FDRE \m88_reg_4955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[3]),
        .Q(m88_reg_4955[3]),
        .R(1'b0));
  CARRY4 \m88_reg_4955_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m88_reg_4955_reg[3]_i_1_n_0 ,\m88_reg_4955_reg[3]_i_1_n_1 ,\m88_reg_4955_reg[3]_i_1_n_2 ,\m88_reg_4955_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({phi_ln133_fu_254[3],mul_i4506_lcssa_phi_fu_342[2:0]}),
        .O(m88_fu_2394_p2[3:0]),
        .S({\m88_reg_4955[3]_i_2_n_0 ,\m88_reg_4955[3]_i_3_n_0 ,\m88_reg_4955[3]_i_4_n_0 ,\m88_reg_4955[3]_i_5_n_0 }));
  FDRE \m88_reg_4955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[4]),
        .Q(m88_reg_4955[4]),
        .R(1'b0));
  FDRE \m88_reg_4955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[5]),
        .Q(m88_reg_4955[5]),
        .R(1'b0));
  FDRE \m88_reg_4955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m88_fu_2394_p2[6]),
        .Q(m88_reg_4955[6]),
        .R(1'b0));
  CARRY4 \m88_reg_4955_reg[6]_i_1 
       (.CI(\m88_reg_4955_reg[3]_i_1_n_0 ),
        .CO({\NLW_m88_reg_4955_reg[6]_i_1_CO_UNCONNECTED [3:2],\m88_reg_4955_reg[6]_i_1_n_2 ,\m88_reg_4955_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_i4506_lcssa_phi_fu_342[4],\m88_reg_4955[6]_i_2_n_0 }),
        .O({\NLW_m88_reg_4955_reg[6]_i_1_O_UNCONNECTED [3],m88_fu_2394_p2[6:4]}),
        .S({1'b0,1'b1,\m88_reg_4955[6]_i_3_n_0 ,\m88_reg_4955[6]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \m90_reg_4960[0]_i_1 
       (.I0(phi_ln145_fu_242),
        .I1(reg_1160[0]),
        .O(\m90_reg_4960[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m90_reg_4960[1]_i_1 
       (.I0(phi_ln145_fu_242),
        .I1(reg_1160[1]),
        .O(\m90_reg_4960[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m90_reg_4960[2]_i_1 
       (.I0(phi_ln145_fu_242),
        .I1(reg_1160[2]),
        .O(\m90_reg_4960[2]_i_1_n_0 ));
  FDRE \m90_reg_4960_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\m90_reg_4960[0]_i_1_n_0 ),
        .Q(\m90_reg_4960_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\m90_reg_4960[1]_i_1_n_0 ),
        .Q(\m90_reg_4960_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\m90_reg_4960[2]_i_1_n_0 ),
        .Q(\m90_reg_4960_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_5),
        .Q(\m90_reg_4960_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_4),
        .Q(\m90_reg_4960_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_3),
        .Q(\m90_reg_4960_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_2),
        .Q(\m90_reg_4960_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_1),
        .Q(\m90_reg_4960_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m90_reg_4960_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_8s_2s_10_1_1_U27_n_0),
        .Q(\m90_reg_4960_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_5674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_i6304_phi_load_reg_4520[0]),
        .Q(\m_reg_5674_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_5674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_i6304_phi_load_reg_4520[1]),
        .Q(\m_reg_5674_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_5674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_i6304_phi_load_reg_4520[2]),
        .Q(\m_reg_5674_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_5674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_i6304_phi_load_reg_4520[3]),
        .Q(\m_reg_5674_reg_n_0_[4] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_16s_17_4_1 mac_muladd_3s_3s_16s_17_4_1_U58
       (.CO(mac_muladd_4s_3s_4s_7_4_1_U57_n_11),
        .D(add_ln252_7_fu_3893_p2),
        .DI(mac_muladd_9s_3s_9s_12_4_1_U51_n_19),
        .Q(add_ln252_1_reg_5625),
        .S(mac_muladd_9s_3s_9s_12_4_1_U51_n_13),
        .\a_reg_reg[1] (mac_muladd_3s_3s_16s_17_4_1_U58_n_20),
        .\a_reg_reg[2] ({mac_muladd_3s_3s_16s_17_4_1_U58_n_21,mac_muladd_3s_3s_16s_17_4_1_U58_n_22,mac_muladd_3s_3s_16s_17_4_1_U58_n_23}),
        .\add_ln252_7_reg_5630_reg[11] ({mac_muladd_4s_3s_4s_7_4_1_U57_n_12,mac_muladd_4s_3s_4s_7_4_1_U57_n_13}),
        .\add_ln252_7_reg_5630_reg[11]_0 (mac_muladd_4s_3s_4s_7_4_1_U57_n_23),
        .ap_clk(ap_clk),
        .\b_reg_reg[1] (mac_muladd_3s_3s_16s_17_4_1_U58_n_0),
        .in_data_2_q0(in_data_2_q0),
        .\m_reg_reg[1] (mac_muladd_9s_3s_9s_12_4_1_U51_n_17),
        .\m_reg_reg[5] ({mac_muladd_9s_3s_9s_12_4_1_U51_n_14,mac_muladd_9s_3s_9s_12_4_1_U51_n_15,mac_muladd_9s_3s_9s_12_4_1_U51_n_16}),
        .\m_reg_reg[5]_0 (mac_muladd_9s_3s_9s_12_4_1_U51_n_18),
        .\m_reg_reg[7] ({mac_muladd_9s_3s_9s_12_4_1_U51_n_20,mac_muladd_9s_3s_9s_12_4_1_U51_n_21}),
        .\p_reg_reg[15] (m104_cast_reg_5495),
        .\p_reg_reg[8] ({mac_muladd_3s_3s_16s_17_4_1_U58_n_18,mac_muladd_3s_3s_16s_17_4_1_U58_n_19}),
        .sext_ln252_4_fu_3889_p1(sext_ln252_4_fu_3889_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_5s_6_4_1 mac_muladd_3s_3s_5s_6_4_1_U50
       (.D({mac_muladd_3s_3s_5s_6_4_1_U50_n_1,mac_muladd_3s_3s_5s_6_4_1_U50_n_2}),
        .DI({mac_muladd_4s_3s_12s_12_4_1_U59_n_3,mac_muladd_4s_3s_12s_12_4_1_U59_n_4}),
        .Q(reg_1165_pp0_iter2_reg),
        .S(mac_muladd_4s_3s_12s_12_4_1_U59_n_7),
        .\add_ln146_12_reg_4495_reg[6] (add_ln146_19_fu_1758_p2),
        .\add_ln146_19_reg_4537[7]_i_11 (m25_reg_4473),
        .\add_ln146_19_reg_4537[7]_i_11_0 (add_ln146_17_reg_4505),
        .\add_ln146_19_reg_4537[7]_i_3 (add_ln146_14_reg_4500),
        .\add_ln146_19_reg_4537_reg[7] (add_ln146_12_reg_4495),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] ({mac_muladd_3s_3s_5s_6_4_1_U50_n_7,mac_muladd_3s_3s_5s_6_4_1_U50_n_8}),
        .\b_reg_reg[2] (a_reg),
        .\b_reg_reg[2]_0 (mac_muladd_3s_3s_5s_6_4_1_U50_n_6),
        .in_data_8_q0(in_data_8_q0),
        .\m_reg_reg[1] ({mac_muladd_4s_3s_12s_12_4_1_U59_n_5,mac_muladd_4s_3s_12s_12_4_1_U59_n_6}),
        .\m_reg_reg[5] ({mac_muladd_3s_3s_6s_7_4_1_U54_n_13,mac_muladd_3s_3s_6s_7_4_1_U54_n_14,mac_muladd_3s_3s_6s_7_4_1_U54_n_15}),
        .\m_reg_reg[5]_0 ({mac_muladd_4s_3s_12s_12_4_1_U59_n_0,mac_muladd_4s_3s_12s_12_4_1_U59_n_1,mac_muladd_4s_3s_12s_12_4_1_U59_n_2}),
        .\p_reg_reg[3] (mul_4s_3s_7_1_1_U12_n_20),
        .\p_reg_reg[5] (mul_4s_3s_7_1_1_U12_n_18),
        .\phi_ln124_fu_270_reg[3] (m22_reg_4441),
        .\reg_1165_pp0_iter2_reg_reg[2] (mac_muladd_3s_3s_5s_6_4_1_U50_n_0),
        .reg_1174(reg_1174));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1 mac_muladd_3s_3s_6s_7_4_1_U53
       (.DI(mac_muladd_3s_3s_6s_7_4_1_U53_n_14),
        .O({mac_muladd_4s_3s_4s_7_4_1_U57_n_0,mac_muladd_4s_3s_4s_7_4_1_U57_n_1,mac_muladd_4s_3s_4s_7_4_1_U57_n_2}),
        .Q({mac_muladd_3s_3s_6s_7_4_1_U53_n_0,mac_muladd_3s_3s_6s_7_4_1_U53_n_1,mac_muladd_3s_3s_6s_7_4_1_U53_n_2,mac_muladd_3s_3s_6s_7_4_1_U53_n_3,mac_muladd_3s_3s_6s_7_4_1_U53_n_4}),
        .S({mac_muladd_3s_3s_6s_7_4_1_U53_n_5,mac_muladd_3s_3s_6s_7_4_1_U53_n_6,mac_muladd_3s_3s_6s_7_4_1_U53_n_7}),
        .\a_reg_reg[1] (mac_muladd_3s_3s_6s_7_4_1_U53_n_22),
        .\a_reg_reg[1]_0 ({mac_muladd_3s_3s_6s_7_4_1_U53_n_25,mac_muladd_3s_3s_6s_7_4_1_U53_n_26}),
        .\a_reg_reg[2] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_20,mac_muladd_3s_3s_6s_7_4_1_U53_n_21}),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_18,mac_muladd_3s_3s_6s_7_4_1_U53_n_19}),
        .\b_reg_reg[0]_0 ({mac_muladd_3s_3s_6s_7_4_1_U53_n_23,mac_muladd_3s_3s_6s_7_4_1_U53_n_24}),
        .\b_reg_reg[2] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_15,mac_muladd_3s_3s_6s_7_4_1_U53_n_16,mac_muladd_3s_3s_6s_7_4_1_U53_n_17}),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q0_0_sp_1(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .in_data_10_q1(in_data_10_q1),
        .in_data_8_q0(in_data_8_q0),
        .in_data_8_q1(in_data_8_q1),
        .m54_fu_2477_p2(m54_fu_2477_p2[3]),
        .\m_reg_reg[2] (mac_muladd_4s_3s_4s_7_4_1_U57_n_18),
        .\m_reg_reg[3] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_10,mac_muladd_3s_3s_6s_7_4_1_U53_n_11,mac_muladd_3s_3s_6s_7_4_1_U53_n_12,mac_muladd_3s_3s_6s_7_4_1_U53_n_13}),
        .\m_reg_reg[6] ({mac_muladd_4s_3s_4s_7_4_1_U57_n_19,mac_muladd_4s_3s_4s_7_4_1_U57_n_20,mac_muladd_4s_3s_4s_7_4_1_U57_n_21,mac_muladd_4s_3s_4s_7_4_1_U57_n_22}),
        .\p_reg_reg[3] (mul_6s_6s_6_1_1_U44_n_7),
        .\p_reg_reg[3]_0 (mul_6s_6s_6_1_1_U44_n_6),
        .\p_reg_reg[3]_1 (mul_4s_3s_7_1_1_U29_n_0),
        .\p_reg_reg[6] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_27,mac_muladd_3s_3s_6s_7_4_1_U53_n_28,mac_muladd_3s_3s_6s_7_4_1_U53_n_29,mac_muladd_3s_3s_6s_7_4_1_U53_n_30,mac_muladd_3s_3s_6s_7_4_1_U53_n_31,mac_muladd_3s_3s_6s_7_4_1_U53_n_32,mac_muladd_3s_3s_6s_7_4_1_U53_n_33}),
        .\p_reg_reg[6]_0 (mac_muladd_3s_3s_6s_7_4_1_U56_n_0),
        .\p_reg_reg[6]_1 (mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .\p_reg_reg[6]_2 (mul_6s_6s_6_1_1_U44_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_0 mac_muladd_3s_3s_6s_7_4_1_U54
       (.D({mac_muladd_3s_3s_5s_6_4_1_U50_n_1,mac_muladd_3s_3s_5s_6_4_1_U50_n_2}),
        .Q({mac_muladd_3s_3s_6s_7_4_1_U54_n_0,mac_muladd_3s_3s_6s_7_4_1_U54_n_1,mac_muladd_3s_3s_6s_7_4_1_U54_n_2,mac_muladd_3s_3s_6s_7_4_1_U54_n_3,mac_muladd_3s_3s_6s_7_4_1_U54_n_4,mac_muladd_3s_3s_6s_7_4_1_U54_n_5}),
        .S({mac_muladd_3s_3s_6s_7_4_1_U54_n_6,mac_muladd_3s_3s_6s_7_4_1_U54_n_7,mac_muladd_3s_3s_6s_7_4_1_U54_n_8}),
        .add_ln231_2_fu_3393_p2(add_ln231_2_fu_3393_p2),
        .\add_ln231_2_reg_5465_reg[7] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_27,mac_muladd_3s_3s_6s_7_4_1_U53_n_28,mac_muladd_3s_3s_6s_7_4_1_U53_n_29,mac_muladd_3s_3s_6s_7_4_1_U53_n_30,mac_muladd_3s_3s_6s_7_4_1_U53_n_31,mac_muladd_3s_3s_6s_7_4_1_U53_n_32,mac_muladd_3s_3s_6s_7_4_1_U53_n_33}),
        .ap_clk(ap_clk),
        .\b_reg_reg[3] ({mac_muladd_3s_3s_6s_7_4_1_U54_n_13,mac_muladd_3s_3s_6s_7_4_1_U54_n_14,mac_muladd_3s_3s_6s_7_4_1_U54_n_15}),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q1(in_data_10_q1[1:0]),
        .in_data_8_q0(in_data_8_q0[1:0]),
        .in_data_8_q1(in_data_8_q1[1:0]),
        .m54_fu_2477_p2(m54_fu_2477_p2[3]),
        .\m_reg_reg[3] ({mac_muladd_3s_3s_6s_7_4_1_U54_n_9,mac_muladd_3s_3s_6s_7_4_1_U54_n_10,mac_muladd_3s_3s_6s_7_4_1_U54_n_11,mac_muladd_3s_3s_6s_7_4_1_U54_n_12}),
        .\m_reg_reg[5] ({mac_muladd_3s_3s_5s_6_4_1_U50_n_7,mac_muladd_3s_3s_5s_6_4_1_U50_n_8}),
        .\m_reg_reg[5]_0 (mac_muladd_3s_3s_5s_6_4_1_U50_n_6),
        .\m_reg_reg[5]_1 (a_reg),
        .\p_reg_reg[3] (mul_6s_6s_6_1_1_U44_n_7),
        .\p_reg_reg[3]_0 (mul_6s_6s_6_1_1_U44_n_6),
        .\p_reg_reg[3]_1 (mul_4s_3s_7_1_1_U29_n_0),
        .\p_reg_reg[6] (mac_muladd_3s_3s_6s_7_4_1_U56_n_0),
        .\p_reg_reg[6]_0 (mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .\p_reg_reg[6]_1 (mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .\p_reg_reg[6]_2 (mul_6s_6s_6_1_1_U44_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_1 mac_muladd_3s_3s_6s_7_4_1_U55
       (.Q({mac_muladd_3s_3s_6s_7_4_1_U54_n_0,mac_muladd_3s_3s_6s_7_4_1_U54_n_1,mac_muladd_3s_3s_6s_7_4_1_U54_n_2,mac_muladd_3s_3s_6s_7_4_1_U54_n_3,mac_muladd_3s_3s_6s_7_4_1_U54_n_4,mac_muladd_3s_3s_6s_7_4_1_U54_n_5}),
        .S({mac_muladd_3s_3s_6s_7_4_1_U54_n_6,mac_muladd_3s_3s_6s_7_4_1_U54_n_7,mac_muladd_3s_3s_6s_7_4_1_U54_n_8}),
        .ap_clk(ap_clk),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q0_0_sp_1(mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .in_data_8_q0(in_data_8_q0),
        .\p_reg_reg[3] ({mac_muladd_3s_3s_6s_7_4_1_U54_n_9,mac_muladd_3s_3s_6s_7_4_1_U54_n_10,mac_muladd_3s_3s_6s_7_4_1_U54_n_11,mac_muladd_3s_3s_6s_7_4_1_U54_n_12}),
        .\p_reg_reg[6] ({mac_muladd_3s_3s_6s_7_4_1_U55_n_1,mac_muladd_3s_3s_6s_7_4_1_U55_n_2,mac_muladd_3s_3s_6s_7_4_1_U55_n_3,mac_muladd_3s_3s_6s_7_4_1_U55_n_4,mac_muladd_3s_3s_6s_7_4_1_U55_n_5,mac_muladd_3s_3s_6s_7_4_1_U55_n_6,mac_muladd_3s_3s_6s_7_4_1_U55_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_2 mac_muladd_3s_3s_6s_7_4_1_U56
       (.D({add_ln231_8_fu_3628_p2,add_ln225_6_fu_3573_p2}),
        .Q({mac_muladd_3s_3s_6s_7_4_1_U53_n_0,mac_muladd_3s_3s_6s_7_4_1_U53_n_1,mac_muladd_3s_3s_6s_7_4_1_U53_n_2,mac_muladd_3s_3s_6s_7_4_1_U53_n_3,mac_muladd_3s_3s_6s_7_4_1_U53_n_4}),
        .S({mac_muladd_3s_3s_6s_7_4_1_U53_n_5,mac_muladd_3s_3s_6s_7_4_1_U53_n_6,mac_muladd_3s_3s_6s_7_4_1_U53_n_7}),
        .\add_ln231_8_reg_5475[4]_i_17 (in_data_14_load_9_reg_5450),
        .\add_ln231_8_reg_5475[4]_i_34 (in_data_14_load_7_reg_5400),
        .\add_ln231_8_reg_5475[4]_i_39 (in_data_14_load_5_reg_5335),
        .\add_ln231_8_reg_5475_reg[16]_i_11 (add_ln231_2_reg_5465),
        .\add_ln231_8_reg_5475_reg[16]_i_18 ({mac_muladd_3s_3s_6s_7_4_1_U55_n_1,mac_muladd_3s_3s_6s_7_4_1_U55_n_2,mac_muladd_3s_3s_6s_7_4_1_U55_n_3,mac_muladd_3s_3s_6s_7_4_1_U55_n_4,mac_muladd_3s_3s_6s_7_4_1_U55_n_5,mac_muladd_3s_3s_6s_7_4_1_U55_n_6,mac_muladd_3s_3s_6s_7_4_1_U55_n_7}),
        .\add_ln231_8_reg_5475_reg[16]_i_34 ({\mul_i4387_lcssa_phi_fu_338_reg_n_0_[10] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[9] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[8] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[7] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[6] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[5] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[4] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[3] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[2] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[1] ,\mul_i4387_lcssa_phi_fu_338_reg_n_0_[0] }),
        .\add_ln231_8_reg_5475_reg[4]_i_18 (in_data_14_load_6_reg_5395),
        .\add_ln231_8_reg_5475_reg[4]_i_19 (in_data_14_load_4_reg_5330),
        .\add_ln231_8_reg_5475_reg[4]_i_7 (in_data_14_load_8_reg_5445),
        .ap_clk(ap_clk),
        .in_data_10_q1(in_data_10_q1),
        .in_data_10_q1_0_sp_1(mac_muladd_3s_3s_6s_7_4_1_U56_n_0),
        .in_data_14_load_3_reg_5275(in_data_14_load_3_reg_5275),
        .in_data_8_q1(in_data_8_q1),
        .\p_reg_reg[3] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_10,mac_muladd_3s_3s_6s_7_4_1_U53_n_11,mac_muladd_3s_3s_6s_7_4_1_U53_n_12,mac_muladd_3s_3s_6s_7_4_1_U53_n_13}),
        .sext_ln219_1_fu_3028_p1(sext_ln219_1_fu_3028_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_12s_12_4_1 mac_muladd_4s_3s_12s_12_4_1_U59
       (.DI({mac_muladd_4s_3s_12s_12_4_1_U59_n_3,mac_muladd_4s_3s_12s_12_4_1_U59_n_4}),
        .Q({mac_muladd_4s_3s_12s_12_4_1_U59_n_0,mac_muladd_4s_3s_12s_12_4_1_U59_n_1,mac_muladd_4s_3s_12s_12_4_1_U59_n_2}),
        .S(mac_muladd_4s_3s_12s_12_4_1_U59_n_7),
        .\a_reg_reg[3] (sext_ln22_1_reg_5585),
        .ap_clk(ap_clk),
        .\b_reg_reg[1] ({mac_muladd_4s_3s_12s_12_4_1_U59_n_5,mac_muladd_4s_3s_12s_12_4_1_U59_n_6}),
        .in_data_6_q0(in_data_6_q0),
        .\m_reg_reg[5] (a_reg),
        .\p_reg_reg[11] ({mac_muladd_4s_3s_12s_12_4_1_U59_n_8,mac_muladd_4s_3s_12s_12_4_1_U59_n_9,mac_muladd_4s_3s_12s_12_4_1_U59_n_10,mac_muladd_4s_3s_12s_12_4_1_U59_n_11,mac_muladd_4s_3s_12s_12_4_1_U59_n_12,mac_muladd_4s_3s_12s_12_4_1_U59_n_13,mac_muladd_4s_3s_12s_12_4_1_U59_n_14,mac_muladd_4s_3s_12s_12_4_1_U59_n_15,mac_muladd_4s_3s_12s_12_4_1_U59_n_16,mac_muladd_4s_3s_12s_12_4_1_U59_n_17,mac_muladd_4s_3s_12s_12_4_1_U59_n_18,mac_muladd_4s_3s_12s_12_4_1_U59_n_19}),
        .\p_reg_reg[11]_0 (m116_reg_5580));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_4s_7_4_1 mac_muladd_4s_3s_4s_7_4_1_U57
       (.CO(mac_muladd_4s_3s_4s_7_4_1_U57_n_11),
        .D({mac_muladd_4s_3s_4s_7_4_1_U57_n_14,mac_muladd_4s_3s_4s_7_4_1_U57_n_15,mac_muladd_4s_3s_4s_7_4_1_U57_n_16,mac_muladd_4s_3s_4s_7_4_1_U57_n_17}),
        .DI(mac_muladd_3s_3s_6s_7_4_1_U53_n_14),
        .O({mac_muladd_4s_3s_4s_7_4_1_U57_n_0,mac_muladd_4s_3s_4s_7_4_1_U57_n_1,mac_muladd_4s_3s_4s_7_4_1_U57_n_2}),
        .Q(add_ln252_5_reg_5620),
        .\a_reg_reg[0] (mac_muladd_4s_3s_4s_7_4_1_U57_n_18),
        .\a_reg_reg[3] ({mac_muladd_4s_3s_4s_7_4_1_U57_n_19,mac_muladd_4s_3s_4s_7_4_1_U57_n_20,mac_muladd_4s_3s_4s_7_4_1_U57_n_21,mac_muladd_4s_3s_4s_7_4_1_U57_n_22}),
        .\add_ln252_1_reg_5625_reg[8] (mac_muladd_4s_3s_4s_7_4_1_U57_n_23),
        .\add_ln252_7_reg_5630_reg[11] (add_ln252_1_reg_5625[8:7]),
        .\add_ln252_7_reg_5630_reg[11]_0 ({mac_muladd_3s_3s_16s_17_4_1_U58_n_18,mac_muladd_3s_3s_16s_17_4_1_U58_n_19}),
        .ap_clk(ap_clk),
        .in_data_0_q0(in_data_0_q0),
        .in_data_6_q0(in_data_6_q0),
        .m__19_carry_i_4({mac_muladd_3s_3s_6s_7_4_1_U53_n_18,mac_muladd_3s_3s_6s_7_4_1_U53_n_19}),
        .m__19_carry_i_4_0({mac_muladd_3s_3s_6s_7_4_1_U53_n_23,mac_muladd_3s_3s_6s_7_4_1_U53_n_24}),
        .\m_reg_reg[2] ({mac_muladd_3s_3s_6s_7_4_1_U53_n_25,mac_muladd_3s_3s_6s_7_4_1_U53_n_26}),
        .\m_reg_reg[6] (mac_muladd_3s_3s_6s_7_4_1_U53_n_22),
        .\m_reg_reg[6]_0 ({mac_muladd_3s_3s_6s_7_4_1_U53_n_20,mac_muladd_3s_3s_6s_7_4_1_U53_n_21}),
        .\m_reg_reg[6]_1 ({mac_muladd_3s_3s_6s_7_4_1_U53_n_15,mac_muladd_3s_3s_6s_7_4_1_U53_n_16,mac_muladd_3s_3s_6s_7_4_1_U53_n_17}),
        .\p_reg_reg[3] (sext_ln94_reg_5595),
        .\p_reg_reg[8] ({mac_muladd_4s_3s_4s_7_4_1_U57_n_12,mac_muladd_4s_3s_4s_7_4_1_U57_n_13}),
        .sext_ln252_4_fu_3889_p1(sext_ln252_4_fu_3889_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_9s_9_4_1 mac_muladd_4s_3s_9s_9_4_1_U49
       (.D({mac_muladd_4s_3s_9s_9_4_1_U49_n_4,mac_muladd_4s_3s_9s_9_4_1_U49_n_5,mac_muladd_4s_3s_9s_9_4_1_U49_n_6,mac_muladd_4s_3s_9s_9_4_1_U49_n_7}),
        .O({mul_9s_4s_10_1_1_U16_n_1,mul_9s_4s_10_1_1_U16_n_2}),
        .Q(m_reg),
        .S(mul_8s_8s_8_1_1_U11_n_0),
        .\add_ln146_7_reg_4490_reg[8] (mac_muladd_4s_3s_9s_9_4_1_U49_n_8),
        .\add_ln146_8_reg_4532_reg[10] (add_ln146_7_reg_4490[8:7]),
        .ap_clk(ap_clk),
        .in_data_0_q0(in_data_0_q0),
        .in_data_10_q0(in_data_10_q0),
        .\in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] (mac_muladd_4s_3s_9s_9_4_1_U49_n_18),
        .\in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] (mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .in_data_8_q0(in_data_8_q0),
        .\p_reg_reg[7] ({mul_8s_8s_8_1_1_U11_n_2,mul_8s_8s_8_1_1_U11_n_3,mul_8s_8s_8_1_1_U11_n_4,mul_8s_8s_8_1_1_U11_n_5,mul_8s_8s_8_1_1_U11_n_6,mul_8s_8s_8_1_1_U11_n_7,mul_8s_8s_8_1_1_U11_n_8,mul_8s_8s_8_1_1_U11_n_9}),
        .\p_reg_reg[8] ({mac_muladd_4s_3s_9s_9_4_1_U49_n_9,mac_muladd_4s_3s_9s_9_4_1_U49_n_10,mac_muladd_4s_3s_9s_9_4_1_U49_n_11,mac_muladd_4s_3s_9s_9_4_1_U49_n_12,mac_muladd_4s_3s_9s_9_4_1_U49_n_13,mac_muladd_4s_3s_9s_9_4_1_U49_n_14,mac_muladd_4s_3s_9s_9_4_1_U49_n_15,mac_muladd_4s_3s_9s_9_4_1_U49_n_16,mac_muladd_4s_3s_9s_9_4_1_U49_n_17}),
        .\phi_ln124_fu_270_reg[2] (mul_4s_3s_7_1_1_U12_n_20),
        .\phi_ln124_fu_270_reg[3] (mul_4s_3s_7_1_1_U12_n_18),
        .\phi_ln124_fu_270_reg[3]_0 (mac_muladd_3s_3s_5s_6_4_1_U50_n_0),
        .\phi_ln124_fu_270_reg[3]_1 (in_data_6_load_reg_4399_pp0_iter2_reg),
        .\phi_ln124_fu_270_reg[3]_2 (reg_1165_pp0_iter2_reg[1:0]),
        .\phi_ln124_fu_270_reg[3]_3 (m22_reg_4441[1:0]),
        .\reg_1160_reg[2] (mac_muladd_4s_3s_9s_9_4_1_U49_n_3),
        .sext_ln124_fu_1384_p1(sext_ln124_fu_1384_p1[0]),
        .sext_ln136_fu_1488_p1(sext_ln136_fu_1488_p1[3]),
        .tmp_product__22_carry__0_i_1(reg_1160[4:1]),
        .trunc_ln134_reg_4457(trunc_ln134_reg_4457[5:3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_12s_12_4_1 mac_muladd_8s_3s_12s_12_4_1_U60
       (.D(m16_17_fu_398_reg),
        .O({mac_muladd_8s_3s_12s_12_4_1_U60_n_1,mac_muladd_8s_3s_12s_12_4_1_U60_n_2,mac_muladd_8s_3s_12s_12_4_1_U60_n_3,mac_muladd_8s_3s_12s_12_4_1_U60_n_4}),
        .Q(i_s2_0_fu_390_reg),
        .\a_reg_reg[7] (phi_ln190_cast_reg_5570),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .\i_s2_0_fu_390_reg[1] ({mac_muladd_8s_3s_12s_12_4_1_U60_n_5,mac_muladd_8s_3s_12s_12_4_1_U60_n_6,mac_muladd_8s_3s_12s_12_4_1_U60_n_7,mac_muladd_8s_3s_12s_12_4_1_U60_n_8}),
        .\i_s2_0_fu_390_reg[1]_0 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_9,mac_muladd_8s_3s_12s_12_4_1_U60_n_10,mac_muladd_8s_3s_12s_12_4_1_U60_n_11,mac_muladd_8s_3s_12s_12_4_1_U60_n_12}),
        .\i_s2_0_fu_390_reg[1]_1 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_13,mac_muladd_8s_3s_12s_12_4_1_U60_n_14,mac_muladd_8s_3s_12s_12_4_1_U60_n_15,mac_muladd_8s_3s_12s_12_4_1_U60_n_16}),
        .\i_s2_0_fu_390_reg[1]_2 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_17,mac_muladd_8s_3s_12s_12_4_1_U60_n_18,mac_muladd_8s_3s_12s_12_4_1_U60_n_19,mac_muladd_8s_3s_12s_12_4_1_U60_n_20}),
        .\i_s2_0_fu_390_reg[1]_3 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_21,mac_muladd_8s_3s_12s_12_4_1_U60_n_22,mac_muladd_8s_3s_12s_12_4_1_U60_n_23,mac_muladd_8s_3s_12s_12_4_1_U60_n_24}),
        .\i_s2_0_fu_390_reg[1]_4 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_25,mac_muladd_8s_3s_12s_12_4_1_U60_n_26,mac_muladd_8s_3s_12s_12_4_1_U60_n_27,mac_muladd_8s_3s_12s_12_4_1_U60_n_28}),
        .\i_s2_0_fu_390_reg[1]_5 ({mac_muladd_8s_3s_12s_12_4_1_U60_n_29,mac_muladd_8s_3s_12s_12_4_1_U60_n_30,mac_muladd_8s_3s_12s_12_4_1_U60_n_31,mac_muladd_8s_3s_12s_12_4_1_U60_n_32}),
        .\i_s3_0_fu_402_reg[0] (ap_CS_fsm_state40),
        .\m16_17_fu_398_reg[31] ({\m16_14_fu_394_reg_n_0_[31] ,\m16_14_fu_394_reg_n_0_[30] ,\m16_14_fu_394_reg_n_0_[29] ,\m16_14_fu_394_reg_n_0_[28] ,\m16_14_fu_394_reg_n_0_[27] ,\m16_14_fu_394_reg_n_0_[26] ,\m16_14_fu_394_reg_n_0_[25] ,\m16_14_fu_394_reg_n_0_[24] ,\m16_14_fu_394_reg_n_0_[23] ,\m16_14_fu_394_reg_n_0_[22] ,\m16_14_fu_394_reg_n_0_[21] ,\m16_14_fu_394_reg_n_0_[20] ,\m16_14_fu_394_reg_n_0_[19] ,\m16_14_fu_394_reg_n_0_[18] ,\m16_14_fu_394_reg_n_0_[17] ,\m16_14_fu_394_reg_n_0_[16] ,\m16_14_fu_394_reg_n_0_[15] ,\m16_14_fu_394_reg_n_0_[14] ,\m16_14_fu_394_reg_n_0_[13] ,\m16_14_fu_394_reg_n_0_[12] ,\m16_14_fu_394_reg_n_0_[11] ,\m16_14_fu_394_reg_n_0_[10] ,\m16_14_fu_394_reg_n_0_[9] ,\m16_14_fu_394_reg_n_0_[8] ,\m16_14_fu_394_reg_n_0_[7] ,\m16_14_fu_394_reg_n_0_[6] ,\m16_14_fu_394_reg_n_0_[5] ,\m16_14_fu_394_reg_n_0_[4] ,\m16_14_fu_394_reg_n_0_[3] ,\m16_14_fu_394_reg_n_0_[2] ,\m16_14_fu_394_reg_n_0_[1] ,\m16_14_fu_394_reg_n_0_[0] }),
        .\m16_17_fu_398_reg[8]_i_10 (add_ln263_4_reg_5704),
        .\p_reg_reg[11] ({mac_muladd_4s_3s_12s_12_4_1_U59_n_8,mac_muladd_4s_3s_12s_12_4_1_U59_n_9,mac_muladd_4s_3s_12s_12_4_1_U59_n_10,mac_muladd_4s_3s_12s_12_4_1_U59_n_11,mac_muladd_4s_3s_12s_12_4_1_U59_n_12,mac_muladd_4s_3s_12s_12_4_1_U59_n_13,mac_muladd_4s_3s_12s_12_4_1_U59_n_14,mac_muladd_4s_3s_12s_12_4_1_U59_n_15,mac_muladd_4s_3s_12s_12_4_1_U59_n_16,mac_muladd_4s_3s_12s_12_4_1_U59_n_17,mac_muladd_4s_3s_12s_12_4_1_U59_n_18,mac_muladd_4s_3s_12s_12_4_1_U59_n_19}),
        .tmp_4_fu_1664_p3(tmp_4_fu_1664_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_14s_14_4_1 mac_muladd_8s_3s_14s_14_4_1_U52
       (.CO(mac_muladd_9s_3s_9s_12_4_1_U51_n_12),
        .D(add_ln222_4_fu_3129_p2[13:12]),
        .DI(mac_muladd_8s_3s_14s_14_4_1_U52_n_2),
        .Q(add_ln222_reg_5138),
        .S(mac_muladd_8s_3s_14s_14_4_1_U52_n_3),
        .\a_reg_reg[7] (in_scalar_load_6_cast122_reg_4966),
        .\add_ln222_4_reg_5194_reg[11] (mac_muladd_9s_3s_9s_12_4_1_U51_n_22),
        .ap_clk(ap_clk),
        .in_data_4_q0(in_data_4_q0),
        .\p_reg_reg[10] ({mac_muladd_8s_3s_14s_14_4_1_U52_n_4,mac_muladd_8s_3s_14s_14_4_1_U52_n_5,mac_muladd_8s_3s_14s_14_4_1_U52_n_6,mac_muladd_8s_3s_14s_14_4_1_U52_n_7,mac_muladd_8s_3s_14s_14_4_1_U52_n_8,mac_muladd_8s_3s_14s_14_4_1_U52_n_9,mac_muladd_8s_3s_14s_14_4_1_U52_n_10,mac_muladd_8s_3s_14s_14_4_1_U52_n_11,mac_muladd_8s_3s_14s_14_4_1_U52_n_12,mac_muladd_8s_3s_14s_14_4_1_U52_n_13,mac_muladd_8s_3s_14s_14_4_1_U52_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_9s_3s_9s_12_4_1 mac_muladd_9s_3s_9s_12_4_1_U51
       (.CO(mac_muladd_9s_3s_9s_12_4_1_U51_n_12),
        .D(add_ln222_4_fu_3129_p2[11:0]),
        .DI(mac_muladd_8s_3s_14s_14_4_1_U52_n_2),
        .Q(m88_reg_4955),
        .S(mac_muladd_8s_3s_14s_14_4_1_U52_n_3),
        .\a_reg_reg[2] (mac_muladd_9s_3s_9s_12_4_1_U51_n_13),
        .\a_reg_reg[8] (conv25_i4067_cast_reg_4945),
        .\add_ln222_4_reg_5194_reg[11] ({mac_muladd_8s_3s_14s_14_4_1_U52_n_4,mac_muladd_8s_3s_14s_14_4_1_U52_n_5,mac_muladd_8s_3s_14s_14_4_1_U52_n_6,mac_muladd_8s_3s_14s_14_4_1_U52_n_7,mac_muladd_8s_3s_14s_14_4_1_U52_n_8,mac_muladd_8s_3s_14s_14_4_1_U52_n_9,mac_muladd_8s_3s_14s_14_4_1_U52_n_10,mac_muladd_8s_3s_14s_14_4_1_U52_n_11,mac_muladd_8s_3s_14s_14_4_1_U52_n_12,mac_muladd_8s_3s_14s_14_4_1_U52_n_13,mac_muladd_8s_3s_14s_14_4_1_U52_n_14}),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (mac_muladd_9s_3s_9s_12_4_1_U51_n_17),
        .\b_reg_reg[0]_0 (mac_muladd_9s_3s_9s_12_4_1_U51_n_18),
        .\b_reg_reg[1] ({mac_muladd_9s_3s_9s_12_4_1_U51_n_20,mac_muladd_9s_3s_9s_12_4_1_U51_n_21}),
        .\b_reg_reg[3] ({mac_muladd_9s_3s_9s_12_4_1_U51_n_14,mac_muladd_9s_3s_9s_12_4_1_U51_n_15,mac_muladd_9s_3s_9s_12_4_1_U51_n_16}),
        .\b_reg_reg[3]_0 (mac_muladd_9s_3s_9s_12_4_1_U51_n_19),
        .in_data_10_q0(in_data_10_q0),
        .in_data_12_q0(in_data_12_q0),
        .m__0_carry_i_4__0(mac_muladd_3s_3s_16s_17_4_1_U58_n_20),
        .\m_reg_reg[5] (mac_muladd_3s_3s_16s_17_4_1_U58_n_0),
        .\m_reg_reg[7] ({mac_muladd_3s_3s_16s_17_4_1_U58_n_21,mac_muladd_3s_3s_16s_17_4_1_U58_n_22,mac_muladd_3s_3s_16s_17_4_1_U58_n_23}),
        .\p_reg_reg[11] (mac_muladd_9s_3s_9s_12_4_1_U51_n_22),
        .trunc_ln177_cast_reg_4950(trunc_ln177_cast_reg_4950));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_12s_3s_15_1_1 mul_12s_3s_15_1_1_U31
       (.dout(mul_ln173_fu_2624_p2),
        .reg_1165(reg_1165),
        .sext_ln46_reg_4602(sext_ln46_reg_4602));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_15s_4s_16_1_1 mul_15s_4s_16_1_1_U39
       (.D({mul_15s_4s_16_1_1_U39_n_0,mul_15s_4s_16_1_1_U39_n_1,mul_15s_4s_16_1_1_U39_n_2,mul_15s_4s_16_1_1_U39_n_3,mul_15s_4s_16_1_1_U39_n_4,mul_15s_4s_16_1_1_U39_n_5,mul_15s_4s_16_1_1_U39_n_6,mul_15s_4s_16_1_1_U39_n_7,mul_15s_4s_16_1_1_U39_n_8,mul_15s_4s_16_1_1_U39_n_9,mul_15s_4s_16_1_1_U39_n_10,mul_15s_4s_16_1_1_U39_n_11,mul_15s_4s_16_1_1_U39_n_12,mul_15s_4s_16_1_1_U39_n_13,mul_15s_4s_16_1_1_U39_n_14,mul_15s_4s_16_1_1_U39_n_15}),
        .Q(add_i2039_phi_fu_358),
        .tmp_product__0_carry__2_i_5_0(sext_ln8_reg_5078));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1 mul_4s_3s_7_1_1_U12
       (.CO(mul_4s_3s_7_1_1_U12_n_1),
        .D(add_ln146_7_fu_1550_p2[7:4]),
        .Q(add_i5493_phi_fu_250),
        .S(mul_4s_3s_7_1_1_U12_n_17),
        .\add_ln146_7_reg_4490_reg[3] (mac_muladd_3s_3s_5s_6_4_1_U50_n_0),
        .\add_ln146_7_reg_4490_reg[7] (mul_8s_8s_8_1_1_U11_n_15),
        .\add_ln185_3_reg_5029_reg[10] (m64_cast_reg_4816),
        .\add_ln185_3_reg_5029_reg[7] (mul_i3800_reg_4811),
        .in_data_12_q0(in_data_12_q0),
        .in_data_14_q0(in_data_14_q0),
        .in_data_2_q0(in_data_2_q0),
        .\in_data_2_q0[0] (m29_fu_1422_p2),
        .\m25_reg_4473_reg[2] (m22_reg_4441),
        .\m25_reg_4473_reg[2]_0 (reg_1165_pp0_iter2_reg),
        .\m64_cast_reg_4816_reg[9] (add_ln185_3_fu_2589_p2),
        .\reg_1165_pp0_iter2_reg_reg[0] (mul_4s_3s_7_1_1_U12_n_18),
        .\reg_1165_pp0_iter2_reg_reg[0]_0 (mul_4s_3s_7_1_1_U12_n_20),
        .sext_ln124_fu_1384_p1(sext_ln124_fu_1384_p1[0]),
        .sext_ln146_3_fu_1546_p1(sext_ln146_3_fu_1546_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1_3 mul_4s_3s_7_1_1_U18
       (.D(sext_ln151_fu_1952_p1),
        .Q(empty_47_reg_4583),
        .\add_ln156_1_reg_4683[3]_i_2_0 (conv_i4979_cast_reg_4592),
        .\empty_47_reg_4583_reg[4] (add_ln156_1_fu_1991_p2),
        .in_data_0_q0(in_data_0_q0),
        .in_data_14_q0(in_data_14_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1_4 mul_4s_3s_7_1_1_U29
       (.D(mul_ln178_fu_2521_p2),
        .Q(conv_i6325_phi_cast_reg_4801),
        .in_data_10_q0(in_data_10_q0),
        .in_data_8_q0(in_data_8_q0),
        .in_data_8_q0_2_sp_1(mul_4s_3s_7_1_1_U29_n_0),
        .m54_fu_2477_p2(m54_fu_2477_p2[1]),
        .\m60_reg_5019_reg[3] (m54_fu_2477_p2[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_5s_5_1_1 mul_4s_5s_5_1_1_U38
       (.D({mul_4s_5s_5_1_1_U38_n_0,mul_4s_5s_5_1_1_U38_n_1,mul_4s_5s_5_1_1_U38_n_2,mul_4s_5s_5_1_1_U38_n_3,mul_4s_5s_5_1_1_U38_n_4}),
        .Q(add_i2039_phi_fu_358),
        .tmp_product__0_carry__0_i_1__10_0(empty_55_reg_4906));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_5_1_1 mul_5s_3s_5_1_1_U36
       (.D({sext_ln209_fu_2953_p1[3],sext_ln209_fu_2953_p1[0]}),
        .Q(m73_cast_reg_4911),
        .empty_58_reg_4930(empty_58_reg_4930[4:0]),
        .in_data_0_q0(in_data_0_q0),
        .in_data_0_q0_2_sp_1(mul_5s_3s_5_1_1_U36_n_0),
        .in_data_2_q0(in_data_2_q0),
        .\m73_cast_reg_4911_reg[4] (add_ln222_19_fu_3088_p2),
        .sext_ln219_1_fu_3028_p1(sext_ln219_1_fu_3028_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_6_1_1 mul_5s_3s_6_1_1_U47
       (.D(add_ln263_3_fu_3987_p2),
        .Q(sext_ln255_reg_5560),
        .\add_ln263_3_reg_5694_reg[7] (sext_ln259_reg_5565),
        .in_data_0_q0(in_data_0_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_8_1_1 mul_5s_3s_8_1_1_U30
       (.O102({mul_5s_3s_8_1_1_U30_n_0,mul_5s_3s_8_1_1_U30_n_1,mul_5s_3s_8_1_1_U30_n_2,mul_5s_3s_8_1_1_U30_n_3,mul_5s_3s_8_1_1_U30_n_4}),
        .Q(conv_i3929_cast_reg_4806),
        .in_data_4_q0(in_data_4_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_2s_8_1_1 mul_6s_2s_8_1_1_U23
       (.D(sext_ln185_5_fu_2273_p1[3:1]),
        .Q(add_i6304_phi_load_reg_4520[0]),
        .in_scalar_q1(in_scalar_q1[2:0]),
        .\mul_i4343_cast_cast_reg_4786_reg[4] (phi_ln129_fu_262),
        .\mul_i4343_cast_cast_reg_4786_reg[5] (mul_i4703_lcssa_phi_fu_326),
        .mul_i4343_fu_2185_p2(mul_i4343_fu_2185_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_3s_9_1_1 mul_6s_3s_9_1_1_U20
       (.D({mul_6s_3s_9_1_1_U20_n_0,mul_6s_3s_9_1_1_U20_n_1,mul_6s_3s_9_1_1_U20_n_2,mul_6s_3s_9_1_1_U20_n_3,mul_6s_3s_9_1_1_U20_n_4,mul_6s_3s_9_1_1_U20_n_5}),
        .Q(conv_i4714_cast_reg_4663),
        .\add_ln163_reg_4762[3]_i_4_0 (empty_49_reg_4668),
        .\add_ln163_reg_4762[6]_i_3_0 (add_ln163_fu_2126_p2),
        .in_data_2_q0(in_data_2_q0),
        .in_data_6_q0(in_data_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_3s_9_1_1_5 mul_6s_3s_9_1_1_U33
       (.D({mul_6s_3s_9_1_1_U33_n_0,mul_6s_3s_9_1_1_U33_n_1,mul_6s_3s_9_1_1_U33_n_2,mul_6s_3s_9_1_1_U33_n_3,mul_6s_3s_9_1_1_U33_n_4,mul_6s_3s_9_1_1_U33_n_5}),
        .Q(reg_1174_pp1_iter2_reg),
        .empty_58_reg_4930(empty_58_reg_4930[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_6s_12_1_1 mul_6s_6s_12_1_1_U26
       (.Q(empty_54_fu_2316_p1),
        .dout({mul_6s_6s_12_1_1_U26_n_0,mul_6s_6s_12_1_1_U26_n_1,mul_6s_6s_12_1_1_U26_n_2,mul_6s_6s_12_1_1_U26_n_3,mul_6s_6s_12_1_1_U26_n_4,mul_6s_6s_12_1_1_U26_n_5}),
        .in_scalar_load_2_reg_4346(in_scalar_load_2_reg_4346));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_6s_6_1_1 mul_6s_6s_6_1_1_U44
       (.D({mul_6s_6s_6_1_1_U44_n_0,mul_6s_6s_6_1_1_U44_n_1,mul_6s_6s_6_1_1_U44_n_2,mul_6s_6s_6_1_1_U44_n_3,mul_6s_6s_6_1_1_U44_n_4,mul_6s_6s_6_1_1_U44_n_5}),
        .Q(empty_61_reg_5390),
        .in_data_10_q1(in_data_10_q1),
        .in_data_10_q1_0_sp_1(mul_6s_6s_6_1_1_U44_n_8),
        .in_data_10_q1_1_sp_1(mul_6s_6s_6_1_1_U44_n_6),
        .in_data_10_q1_2_sp_1(mul_6s_6s_6_1_1_U44_n_7),
        .in_data_8_q1(in_data_8_q1),
        .tmp_product__0_carry__0_i_2_0(mac_muladd_3s_3s_6s_7_4_1_U56_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_3s_7_1_1 mul_7s_3s_7_1_1_U35
       (.D(add_ln222_14_fu_3066_p2),
        .Q(m74_cast_reg_4920),
        .empty_58_reg_4930(empty_58_reg_4930),
        .in_data_0_q0(in_data_0_q0),
        .sext_ln219_1_fu_3028_p1(sext_ln219_1_fu_3028_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_3s_7_1_1_6 mul_7s_3s_7_1_1_U37
       (.D(sext_ln209_2_fu_2961_p1),
        .Q(reg_1174_pp1_iter2_reg),
        .\add_i2636_phi_fu_362_reg[7] (trunc_ln211_reg_4940),
        .\add_ln222_12_reg_5174_reg[7]_i_1_0 (add_ln222_12_fu_3051_p2),
        .\add_ln222_12_reg_5174_reg[7]_i_2_0 (sext_ln1_reg_4542_reg),
        .trunc_ln177_cast_reg_4950(trunc_ln177_cast_reg_4950));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_7s_7_1_1 mul_7s_7s_7_1_1_U45
       (.Q(add_i2636_phi_fu_362[6:0]),
        .sext_ln259_reg_55651({mul_7s_7s_7_1_1_U45_n_0,mul_7s_7s_7_1_1_U45_n_1,mul_7s_7s_7_1_1_U45_n_2,mul_7s_7s_7_1_1_U45_n_3,mul_7s_7s_7_1_1_U45_n_4,mul_7s_7s_7_1_1_U45_n_5,mul_7s_7s_7_1_1_U45_n_6}),
        .\sext_ln259_reg_5565_reg[6] (trunc_ln122_1_reg_4658));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_2s_10_1_1 mul_8s_2s_10_1_1_U27
       (.D({mul_8s_2s_10_1_1_U27_n_0,mul_8s_2s_10_1_1_U27_n_1,mul_8s_2s_10_1_1_U27_n_2,mul_8s_2s_10_1_1_U27_n_3,mul_8s_2s_10_1_1_U27_n_4,mul_8s_2s_10_1_1_U27_n_5}),
        .Q(reg_1160[7:2]),
        .phi_ln145_fu_242(phi_ln145_fu_242));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1 mul_8s_3s_11_1_1_U19
       (.Q(in_scalar_load_cast_reg_4597),
        .dout(m46_fu_1982_p2),
        .in_data_4_q0(in_data_4_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_7 mul_8s_3s_11_1_1_U46
       (.Q(trunc_ln208_cast_reg_5500),
        .dout(m106_fu_3811_p2),
        .in_data_4_q0(in_data_4_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_8 mul_8s_3s_11_1_1_U48
       (.Q(in_scalar_load_4_cast124_reg_5575),
        .dout(mul_ln260_fu_3974_p2),
        .in_data_14_q1(in_data_14_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_9 mul_8s_3s_11_1_1_U9
       (.Q(in_scalar_load_2_cast_reg_4352),
        .dout(m23_fu_1321_p2),
        .in_data_6_load_reg_4399(in_data_6_load_reg_4399),
        .in_scalar_load_2_reg_4346(in_scalar_load_2_reg_4346));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_4s_12_1_1 mul_8s_4s_12_1_1_U24
       (.O({mul_8s_4s_12_1_1_U24_n_0,mul_8s_4s_12_1_1_U24_n_1,mul_8s_4s_12_1_1_U24_n_2}),
        .Q(phi_ln140_fu_246),
        .in_scalar_q0(in_scalar_q0),
        .\phi_ln140_fu_246_reg[3] ({mul_8s_4s_12_1_1_U24_n_3,mul_8s_4s_12_1_1_U24_n_4,mul_8s_4s_12_1_1_U24_n_5,mul_8s_4s_12_1_1_U24_n_6}),
        .\phi_ln140_fu_246_reg[3]_0 ({mul_8s_4s_12_1_1_U24_n_7,mul_8s_4s_12_1_1_U24_n_8,mul_8s_4s_12_1_1_U24_n_9}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_5s_13_1_1 mul_8s_5s_13_1_1_U17
       (.Q({\in_scalar_load_1_reg_4320_reg_n_0_[7] ,\in_scalar_load_1_reg_4320_reg_n_0_[6] ,empty_54_fu_2316_p1}),
        .dout(mul_i5012_fu_1848_p2),
        .\sext_ln46_reg_4602_reg[5] (phi_ln124_fu_270));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_7s_15_1_1 mul_8s_7s_15_1_1_U32
       (.A(A[6:0]),
        .CO(mul_8s_7s_15_1_1_U32_n_22),
        .D({mul_8s_7s_15_1_1_U32_n_0,mul_8s_7s_15_1_1_U32_n_1,mul_8s_7s_15_1_1_U32_n_2,mul_8s_7s_15_1_1_U32_n_3,mul_8s_7s_15_1_1_U32_n_4,mul_8s_7s_15_1_1_U32_n_5,mul_8s_7s_15_1_1_U32_n_6,mul_8s_7s_15_1_1_U32_n_7,mul_8s_7s_15_1_1_U32_n_8,mul_8s_7s_15_1_1_U32_n_9,mul_8s_7s_15_1_1_U32_n_10,mul_8s_7s_15_1_1_U32_n_11,mul_8s_7s_15_1_1_U32_n_12,mul_8s_7s_15_1_1_U32_n_13,mul_8s_7s_15_1_1_U32_n_14}),
        .Q(add_i5077_phi_cast_reg_4891),
        .in_data_4_q0(in_data_4_q0),
        .\trunc_ln194_reg_5093_reg[6] (add_i6356_phi_cast37_reg_4896));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_8s_8_1_1 mul_8s_8s_8_1_1_U11
       (.CO(mul_4s_3s_7_1_1_U12_n_1),
        .D({mul_8s_8s_8_1_1_U11_n_1,mul_8s_8s_8_1_1_U11_n_2,mul_8s_8s_8_1_1_U11_n_3,mul_8s_8s_8_1_1_U11_n_4,mul_8s_8s_8_1_1_U11_n_5,mul_8s_8s_8_1_1_U11_n_6,mul_8s_8s_8_1_1_U11_n_7,mul_8s_8s_8_1_1_U11_n_8,mul_8s_8s_8_1_1_U11_n_9}),
        .Q(reg_1160),
        .S(mul_8s_8s_8_1_1_U11_n_0),
        .\add_i5493_phi_fu_250_reg[3] (in_data_6_load_reg_4399_pp0_iter2_reg[1:0]),
        .\add_i5493_phi_fu_250_reg[3]_0 (mac_muladd_4s_3s_9s_9_4_1_U49_n_18),
        .\add_i5493_phi_fu_250_reg[7] (mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .\add_ln146_7_reg_4490[9]_i_3_0 ({add_ln146_7_fu_1550_p2[9:8],add_ln146_7_fu_1550_p2[3:0]}),
        .\add_ln146_7_reg_4490[9]_i_8_0 (sext_ln146_3_fu_1546_p1),
        .\add_ln146_7_reg_4490_reg[3] (mul_4s_3s_7_1_1_U12_n_17),
        .\add_ln146_7_reg_4490_reg[3]_0 (m29_fu_1422_p2),
        .\add_ln146_7_reg_4490_reg[3]_1 (mul_4s_3s_7_1_1_U12_n_20),
        .\add_ln146_7_reg_4490_reg[3]_i_14_0 (mac_muladd_3s_3s_5s_6_4_1_U50_n_0),
        .\add_ln146_7_reg_4490_reg[3]_i_14_1 (m22_reg_4441[1:0]),
        .\add_ln146_7_reg_4490_reg[3]_i_14_2 (reg_1165_pp0_iter2_reg[1:0]),
        .\add_ln146_7_reg_4490_reg[3]_i_14_3 (mul_4s_3s_7_1_1_U12_n_18),
        .in_data_2_q0(in_data_2_q0[1:0]),
        .\m22_reg_4441_reg[0] (mul_8s_8s_8_1_1_U11_n_15),
        .\p_reg_reg[8] (m_reg),
        .sext_ln136_fu_1488_p1(sext_ln136_fu_1488_p1[3]),
        .tmp_product__35_carry__0_i_2_0(mac_muladd_4s_3s_9s_9_4_1_U49_n_3),
        .trunc_ln134_reg_4457(trunc_ln134_reg_4457));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_9s_3s_9_1_1 mul_9s_3s_9_1_1_U34
       (.D({mul_9s_3s_9_1_1_U34_n_0,mul_9s_3s_9_1_1_U34_n_1,mul_9s_3s_9_1_1_U34_n_2,mul_9s_3s_9_1_1_U34_n_3,mul_9s_3s_9_1_1_U34_n_4,mul_9s_3s_9_1_1_U34_n_5,mul_9s_3s_9_1_1_U34_n_6,mul_9s_3s_9_1_1_U34_n_7,mul_9s_3s_9_1_1_U34_n_8}),
        .Q(empty_57_reg_4925),
        .in_data_8_q0(in_data_8_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_9s_4s_10_1_1 mul_9s_4s_10_1_1_U16
       (.D({mul_9s_4s_10_1_1_U16_n_0,mul_9s_4s_10_1_1_U16_n_1,mul_9s_4s_10_1_1_U16_n_2,mul_9s_4s_10_1_1_U16_n_3,mul_9s_4s_10_1_1_U16_n_4,mul_9s_4s_10_1_1_U16_n_5,mul_9s_4s_10_1_1_U16_n_6,mul_9s_4s_10_1_1_U16_n_7,mul_9s_4s_10_1_1_U16_n_8,mul_9s_4s_10_1_1_U16_n_9}),
        .Q(m25_reg_4473),
        .\add_ln146_7_reg_4490_reg[8] (add_ln146_8_fu_1718_p2),
        .\add_ln146_8_reg_4532_reg[10] (add_ln146_7_reg_4490),
        .\add_ln146_8_reg_4532_reg[10]_0 ({mac_muladd_4s_3s_9s_9_4_1_U49_n_9,mac_muladd_4s_3s_9s_9_4_1_U49_n_10,mac_muladd_4s_3s_9s_9_4_1_U49_n_11,mac_muladd_4s_3s_9s_9_4_1_U49_n_12,mac_muladd_4s_3s_9s_9_4_1_U49_n_13,mac_muladd_4s_3s_9s_9_4_1_U49_n_14,mac_muladd_4s_3s_9s_9_4_1_U49_n_15,mac_muladd_4s_3s_9s_9_4_1_U49_n_16,mac_muladd_4s_3s_9s_9_4_1_U49_n_17}),
        .\add_ln146_8_reg_4532_reg[10]_1 (mac_muladd_4s_3s_9s_9_4_1_U49_n_8),
        .tmp_product__0_carry__1_0(m21_reg_4435_pp0_iter3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[0]),
        .Q(mul_i1148_phi_fu_386[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[1]),
        .Q(mul_i1148_phi_fu_386[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[2]),
        .Q(mul_i1148_phi_fu_386[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[3]),
        .Q(mul_i1148_phi_fu_386[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[4]),
        .Q(mul_i1148_phi_fu_386[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[5]),
        .Q(mul_i1148_phi_fu_386[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i1148_phi_fu_386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(m106_fu_3811_p2[6]),
        .Q(mul_i1148_phi_fu_386[6]),
        .R(1'b0));
  FDRE \mul_i1663_reg_5239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_4s_5s_5_1_1_U38_n_4),
        .Q(\mul_i1663_reg_5239_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mul_i1663_reg_5239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_4s_5s_5_1_1_U38_n_3),
        .Q(\mul_i1663_reg_5239_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mul_i1663_reg_5239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_4s_5s_5_1_1_U38_n_2),
        .Q(\mul_i1663_reg_5239_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mul_i1663_reg_5239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_4s_5s_5_1_1_U38_n_1),
        .Q(\mul_i1663_reg_5239_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mul_i1663_reg_5239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(mul_4s_5s_5_1_1_U38_n_0),
        .Q(p_0_in0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \mul_i3533_phi_fu_354[14]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln188_reg_5054),
        .O(mul_i3533_phi_fu_3540));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[0] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_14),
        .Q(mul_i3533_phi_fu_354[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[10] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_4),
        .Q(mul_i3533_phi_fu_354[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[11] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_3),
        .Q(mul_i3533_phi_fu_354[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[12] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_2),
        .Q(mul_i3533_phi_fu_354[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[13] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_1),
        .Q(mul_i3533_phi_fu_354[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[14] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_0),
        .Q(mul_i3533_phi_fu_354[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[1] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_13),
        .Q(mul_i3533_phi_fu_354[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[2] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_12),
        .Q(mul_i3533_phi_fu_354[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[3] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_11),
        .Q(mul_i3533_phi_fu_354[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[4] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_10),
        .Q(mul_i3533_phi_fu_354[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[5] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_9),
        .Q(mul_i3533_phi_fu_354[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[6] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_8),
        .Q(mul_i3533_phi_fu_354[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[7] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_7),
        .Q(mul_i3533_phi_fu_354[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[8] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_6),
        .Q(mul_i3533_phi_fu_354[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i3533_phi_fu_354_reg[9] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(mul_8s_7s_15_1_1_U32_n_5),
        .Q(mul_i3533_phi_fu_354[9]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_2),
        .Q(mul_i3800_reg_4811[0]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_1),
        .Q(mul_i3800_reg_4811[1]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_0),
        .Q(mul_i3800_reg_4811[2]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_6),
        .Q(mul_i3800_reg_4811[3]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_5),
        .Q(mul_i3800_reg_4811[4]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_4),
        .Q(mul_i3800_reg_4811[5]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_3),
        .Q(mul_i3800_reg_4811[6]),
        .R(1'b0));
  FDRE \mul_i3800_reg_4811_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_8s_4s_12_1_1_U24_n_9),
        .Q(mul_i3800_reg_4811[7]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[0]),
        .Q(mul_i4343_cast_cast_reg_4786[0]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[1]),
        .Q(mul_i4343_cast_cast_reg_4786[1]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[2]),
        .Q(mul_i4343_cast_cast_reg_4786[2]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[3]),
        .Q(mul_i4343_cast_cast_reg_4786[3]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[4]),
        .Q(mul_i4343_cast_cast_reg_4786[4]),
        .R(1'b0));
  FDRE \mul_i4343_cast_cast_reg_4786_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mul_i4343_fu_2185_p2[5]),
        .Q(mul_i4343_cast_cast_reg_4786[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[0]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[10]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[1]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[2]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[3]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[4]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[5]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[6]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[7]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[8]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4387_lcssa_phi_fu_338_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_ln173_fu_2624_p2[9]),
        .Q(\mul_i4387_lcssa_phi_fu_338_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_i4506_lcssa_phi_fu_342[0]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .O(m54_fu_2477_p2[0]));
  LUT6 #(
    .INIT(64'h1D6A6A6AB7C0C0C0)) 
    \mul_i4506_lcssa_phi_fu_342[2]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_10_q0[2]),
        .I3(in_data_8_q0[1]),
        .I4(in_data_10_q0[1]),
        .I5(in_data_8_q0[2]),
        .O(m54_fu_2477_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m54_fu_2477_p2[0]),
        .Q(mul_i4506_lcssa_phi_fu_342[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m54_fu_2477_p2[1]),
        .Q(mul_i4506_lcssa_phi_fu_342[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m54_fu_2477_p2[2]),
        .Q(mul_i4506_lcssa_phi_fu_342[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(m54_fu_2477_p2[3]),
        .Q(mul_i4506_lcssa_phi_fu_342[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mac_muladd_3s_3s_6s_7_4_1_U53_n_8),
        .Q(mul_i4506_lcssa_phi_fu_342[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4506_lcssa_phi_fu_342_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(mac_muladd_3s_3s_6s_7_4_1_U55_n_0),
        .Q(mul_i4506_lcssa_phi_fu_342[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_5),
        .Q(mul_i4703_lcssa_phi_fu_326[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_4),
        .Q(mul_i4703_lcssa_phi_fu_326[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_3),
        .Q(mul_i4703_lcssa_phi_fu_326[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_2),
        .Q(mul_i4703_lcssa_phi_fu_326[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_1),
        .Q(mul_i4703_lcssa_phi_fu_326[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i4703_lcssa_phi_fu_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_6s_3s_9_1_1_U20_n_0),
        .Q(mul_i4703_lcssa_phi_fu_326[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[0]),
        .Q(mul_i6484_phi_fu_234[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[10] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[10]),
        .Q(mul_i6484_phi_fu_234[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[1]),
        .Q(mul_i6484_phi_fu_234[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[2]),
        .Q(mul_i6484_phi_fu_234[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[3]),
        .Q(mul_i6484_phi_fu_234[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[4]),
        .Q(mul_i6484_phi_fu_234[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[5]),
        .Q(mul_i6484_phi_fu_234[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[6]),
        .Q(mul_i6484_phi_fu_234[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[7]),
        .Q(mul_i6484_phi_fu_234[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[8] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[8]),
        .Q(mul_i6484_phi_fu_234[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6484_phi_fu_234_reg[9] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(m23_reg_4446_pp0_iter3_reg[9]),
        .Q(mul_i6484_phi_fu_234[9]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[0]),
        .Q(mul_i6484_phi_load_reg_4515[0]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[10]),
        .Q(mul_i6484_phi_load_reg_4515[10]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[1]),
        .Q(mul_i6484_phi_load_reg_4515[1]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[2]),
        .Q(mul_i6484_phi_load_reg_4515[2]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[3]),
        .Q(mul_i6484_phi_load_reg_4515[3]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[4]),
        .Q(mul_i6484_phi_load_reg_4515[4]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[5]),
        .Q(mul_i6484_phi_load_reg_4515[5]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[6]),
        .Q(mul_i6484_phi_load_reg_4515[6]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[7]),
        .Q(mul_i6484_phi_load_reg_4515[7]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[8]),
        .Q(mul_i6484_phi_load_reg_4515[8]),
        .R(1'b0));
  FDRE \mul_i6484_phi_load_reg_4515_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_i6484_phi_fu_234[9]),
        .Q(mul_i6484_phi_load_reg_4515[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[0]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[1]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[2]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[3]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[4]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mul_i6668_phi_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\m20_reg_4468[5]_i_1_n_0 ),
        .Q(mul_i6668_phi_fu_238[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln119_fu_286[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln113_reg_4357_pp0_iter1_reg),
        .O(add_i6572_phi_fu_2820));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln119_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(\m22_reg_4441[0]_i_1_n_0 ),
        .Q(phi_ln119_fu_286[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln119_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(\m22_reg_4441[1]_i_1_n_0 ),
        .Q(phi_ln119_fu_286[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln119_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(add_i6572_phi_fu_2820),
        .D(\m22_reg_4441[2]_i_1_n_0 ),
        .Q(phi_ln119_fu_286[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \phi_ln124_fu_270[0]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(m22_reg_4441[0]),
        .I2(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .O(sext_ln136_fu_1488_p1[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \phi_ln124_fu_270[1]_i_1 
       (.I0(in_data_6_load_reg_4399_pp0_iter2_reg[0]),
        .I1(reg_1165_pp0_iter2_reg[0]),
        .I2(m22_reg_4441[0]),
        .I3(m22_reg_4441[1]),
        .I4(reg_1165_pp0_iter2_reg[1]),
        .I5(in_data_6_load_reg_4399_pp0_iter2_reg[1]),
        .O(\phi_ln124_fu_270[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phi_ln124_fu_270[4]_i_1 
       (.I0(mac_muladd_4s_3s_9s_9_4_1_U49_n_1),
        .O(sext_ln136_fu_1488_p1[4]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln124_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln136_fu_1488_p1[0]),
        .Q(phi_ln124_fu_270[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln124_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\phi_ln124_fu_270[1]_i_1_n_0 ),
        .Q(phi_ln124_fu_270[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln124_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_18),
        .Q(phi_ln124_fu_270[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln124_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln136_fu_1488_p1[3]),
        .Q(phi_ln124_fu_270[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln124_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln136_fu_1488_p1[4]),
        .Q(phi_ln124_fu_270[4]),
        .R(1'b0));
  FDRE \phi_ln127_cast_reg_5485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(phi_ln127_fu_266[0]),
        .Q(phi_ln127_cast_reg_5485[0]),
        .R(1'b0));
  FDRE \phi_ln127_cast_reg_5485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(phi_ln127_fu_266[1]),
        .Q(phi_ln127_cast_reg_5485[1]),
        .R(1'b0));
  FDRE \phi_ln127_cast_reg_5485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(phi_ln127_fu_266[2]),
        .Q(phi_ln127_cast_reg_5485[2]),
        .R(1'b0));
  FDRE \phi_ln127_cast_reg_5485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(phi_ln127_fu_266[3]),
        .Q(phi_ln127_cast_reg_5485[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \phi_ln127_fu_266[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln113_reg_4357),
        .O(phi_ln127_fu_2660));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln127_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln127_fu_2660),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_7),
        .Q(phi_ln127_fu_266[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln127_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln127_fu_2660),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_6),
        .Q(phi_ln127_fu_266[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln127_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln127_fu_2660),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_5),
        .Q(phi_ln127_fu_266[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln127_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln127_fu_2660),
        .D(mac_muladd_4s_3s_9s_9_4_1_U49_n_4),
        .Q(phi_ln127_fu_266[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \phi_ln129_fu_262[0]_i_1 
       (.I0(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I1(trunc_ln129_1_fu_1428_p1[0]),
        .O(m30_fu_1445_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \phi_ln129_fu_262[1]_i_1 
       (.I0(trunc_ln129_1_fu_1428_p1[1]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .I3(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .O(m30_fu_1445_p1[1]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln129_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(m30_fu_1445_p1[0]),
        .Q(phi_ln129_fu_262[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln129_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(m30_fu_1445_p1[1]),
        .Q(phi_ln129_fu_262[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_9),
        .Q(phi_ln130_fu_258[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_8),
        .Q(phi_ln130_fu_258[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_7),
        .Q(phi_ln130_fu_258[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_6),
        .Q(phi_ln130_fu_258[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_5),
        .Q(phi_ln130_fu_258[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_4),
        .Q(phi_ln130_fu_258[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_3),
        .Q(phi_ln130_fu_258[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_2),
        .Q(phi_ln130_fu_258[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_1),
        .Q(phi_ln130_fu_258[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln130_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(add_i6304_phi_fu_2740),
        .D(mul_9s_4s_10_1_1_U16_n_0),
        .Q(phi_ln130_fu_258[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln133_fu_254[0]_i_1 
       (.I0(reg_1174[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .O(sext_ln135_1_fu_1480_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \phi_ln133_fu_254[1]_i_1 
       (.I0(sext_ln117_fu_1358_p1[0]),
        .I1(reg_1174[0]),
        .I2(sext_ln117_fu_1358_p1[1]),
        .I3(reg_1174[1]),
        .O(sext_ln135_1_fu_1480_p1[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \phi_ln133_fu_254[2]_i_1 
       (.I0(reg_1174[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .I2(reg_1174[1]),
        .I3(sext_ln117_fu_1358_p1[1]),
        .I4(sext_ln117_fu_1358_p1[2]),
        .I5(reg_1174[2]),
        .O(sext_ln135_1_fu_1480_p1[2]));
  LUT6 #(
    .INIT(64'hAAA9A999666A6AAA)) 
    \phi_ln133_fu_254[3]_i_1 
       (.I0(sext_ln117_fu_1358_p1[3]),
        .I1(sext_ln117_fu_1358_p1[2]),
        .I2(\phi_ln133_fu_254[3]_i_2_n_0 ),
        .I3(reg_1174[1]),
        .I4(sext_ln117_fu_1358_p1[1]),
        .I5(reg_1174[2]),
        .O(sext_ln135_1_fu_1480_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \phi_ln133_fu_254[3]_i_2 
       (.I0(reg_1174[0]),
        .I1(sext_ln117_fu_1358_p1[0]),
        .O(\phi_ln133_fu_254[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln133_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln135_1_fu_1480_p1[0]),
        .Q(phi_ln133_fu_254[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln133_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln135_1_fu_1480_p1[1]),
        .Q(phi_ln133_fu_254[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln133_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln135_1_fu_1480_p1[2]),
        .Q(phi_ln133_fu_254[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln133_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(sext_ln135_1_fu_1480_p1[3]),
        .Q(phi_ln133_fu_254[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \phi_ln140_fu_246[0]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .O(\phi_ln140_fu_246[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBC704C8080808080)) 
    \phi_ln140_fu_246[1]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[1]),
        .I1(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .I3(trunc_ln129_1_fu_1428_p1[1]),
        .I4(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .I5(reg_1165_pp0_iter2_reg[0]),
        .O(\phi_ln140_fu_246[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC1113111D2222222)) 
    \phi_ln140_fu_246[2]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[1]),
        .I1(\add_ln146_17_reg_4505[3]_i_2_n_0 ),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .I3(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I4(reg_1165_pp0_iter2_reg[2]),
        .I5(reg_1165_pp0_iter2_reg[0]),
        .O(\phi_ln140_fu_246[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC000C11133332222)) 
    \phi_ln140_fu_246[3]_i_1 
       (.I0(reg_1165_pp0_iter2_reg[0]),
        .I1(\add_ln146_17_reg_4505[3]_i_2_n_0 ),
        .I2(trunc_ln129_1_fu_1428_p1[0]),
        .I3(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .I4(reg_1165_pp0_iter2_reg[1]),
        .I5(reg_1165_pp0_iter2_reg[2]),
        .O(\phi_ln140_fu_246[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln140_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\phi_ln140_fu_246[0]_i_1_n_0 ),
        .Q(phi_ln140_fu_246[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln140_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\phi_ln140_fu_246[1]_i_1_n_0 ),
        .Q(phi_ln140_fu_246[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln140_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\phi_ln140_fu_246[2]_i_1_n_0 ),
        .Q(phi_ln140_fu_246[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln140_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(\phi_ln140_fu_246[3]_i_1_n_0 ),
        .Q(phi_ln140_fu_246[3]),
        .R(1'b0));
  FDRE \phi_ln145_cast_reg_4791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(phi_ln145_fu_242),
        .Q(phi_ln145_cast_reg_4791),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln145_fu_242[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(icmp_ln113_reg_4357_pp0_iter2_reg),
        .O(add_i5493_phi_fu_2500));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln145_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(add_i5493_phi_fu_2500),
        .D(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .Q(phi_ln145_fu_242),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[0]),
        .Q(phi_ln190_cast_reg_5570[0]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[1]),
        .Q(phi_ln190_cast_reg_5570[1]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[2]),
        .Q(phi_ln190_cast_reg_5570[2]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[3]),
        .Q(phi_ln190_cast_reg_5570[3]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[4]),
        .Q(phi_ln190_cast_reg_5570[4]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[5]),
        .Q(phi_ln190_cast_reg_5570[5]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[6]),
        .Q(phi_ln190_cast_reg_5570[6]),
        .R(1'b0));
  FDRE \phi_ln190_cast_reg_5570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln190_fu_370[7]),
        .Q(phi_ln190_cast_reg_5570[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[0] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[0]),
        .Q(phi_ln190_fu_370[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[1] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[1]),
        .Q(phi_ln190_fu_370[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[2] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[2]),
        .Q(phi_ln190_fu_370[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[3] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[3]),
        .Q(phi_ln190_fu_370[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[4] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[4]),
        .Q(phi_ln190_fu_370[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[5] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[5]),
        .Q(phi_ln190_fu_370[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[6] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[6]),
        .Q(phi_ln190_fu_370[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln190_fu_370_reg[7] 
       (.C(ap_clk),
        .CE(mul_i3533_phi_fu_3540),
        .D(A[7]),
        .Q(phi_ln190_fu_370[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln193_fu_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(m71_fu_2873_p2[0]),
        .Q(phi_ln193_fu_366[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln193_fu_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(m71_fu_2873_p2[1]),
        .Q(phi_ln193_fu_366[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln193_fu_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(m71_fu_2873_p2[2]),
        .Q(phi_ln193_fu_366[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_ln193_fu_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter3),
        .D(m71_fu_2873_p2[3]),
        .Q(phi_ln193_fu_366[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[0]_i_1 
       (.I0(in_scalar_q0[0]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[0]),
        .O(\reg_1155[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[1]_i_1 
       (.I0(in_scalar_q0[1]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[1]),
        .O(\reg_1155[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[2]_i_1 
       (.I0(in_scalar_q0[2]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[2]),
        .O(\reg_1155[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[3]_i_1 
       (.I0(in_scalar_q0[3]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[3]),
        .O(\reg_1155[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[4]_i_1 
       (.I0(in_scalar_q0[4]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[4]),
        .O(\reg_1155[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[5]_i_1 
       (.I0(in_scalar_q0[5]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[5]),
        .O(\reg_1155[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[6]_i_1 
       (.I0(in_scalar_q0[6]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[6]),
        .O(\reg_1155[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_1155[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state19),
        .O(\reg_1155[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1155[7]_i_2 
       (.I0(in_scalar_q0[7]),
        .I1(ap_CS_fsm_state19),
        .I2(in_scalar_q1[7]),
        .O(\reg_1155[7]_i_2_n_0 ));
  FDRE \reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[0]_i_1_n_0 ),
        .Q(reg_1155[0]),
        .R(1'b0));
  FDRE \reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[1]_i_1_n_0 ),
        .Q(reg_1155[1]),
        .R(1'b0));
  FDRE \reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[2]_i_1_n_0 ),
        .Q(reg_1155[2]),
        .R(1'b0));
  FDRE \reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[3]_i_1_n_0 ),
        .Q(reg_1155[3]),
        .R(1'b0));
  FDRE \reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[4]_i_1_n_0 ),
        .Q(reg_1155[4]),
        .R(1'b0));
  FDRE \reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[5]_i_1_n_0 ),
        .Q(reg_1155[5]),
        .R(1'b0));
  FDRE \reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[6]_i_1_n_0 ),
        .Q(reg_1155[6]),
        .R(1'b0));
  FDRE \reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1155[7]_i_1_n_0 ),
        .D(\reg_1155[7]_i_2_n_0 ),
        .Q(reg_1155[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[0]_i_1 
       (.I0(in_scalar_q1[0]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[0]),
        .O(\reg_1160[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[1]_i_1 
       (.I0(in_scalar_q1[1]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[1]),
        .O(\reg_1160[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[2]_i_1 
       (.I0(in_scalar_q1[2]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[2]),
        .O(\reg_1160[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[3]_i_1 
       (.I0(in_scalar_q1[3]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[3]),
        .O(\reg_1160[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[4]_i_1 
       (.I0(in_scalar_q1[4]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[4]),
        .O(\reg_1160[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[5]_i_1 
       (.I0(in_scalar_q1[5]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[5]),
        .O(\reg_1160[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[6]_i_1 
       (.I0(in_scalar_q1[6]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[6]),
        .O(\reg_1160[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_1160[7]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state20),
        .O(\reg_1160[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1160[7]_i_2 
       (.I0(in_scalar_q1[7]),
        .I1(ap_CS_fsm_state20),
        .I2(in_scalar_q0[7]),
        .O(\reg_1160[7]_i_2_n_0 ));
  FDRE \reg_1160_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[0]_i_1_n_0 ),
        .Q(reg_1160[0]),
        .R(1'b0));
  FDRE \reg_1160_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[1]_i_1_n_0 ),
        .Q(reg_1160[1]),
        .R(1'b0));
  FDRE \reg_1160_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[2]_i_1_n_0 ),
        .Q(reg_1160[2]),
        .R(1'b0));
  FDRE \reg_1160_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[3]_i_1_n_0 ),
        .Q(reg_1160[3]),
        .R(1'b0));
  FDRE \reg_1160_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[4]_i_1_n_0 ),
        .Q(reg_1160[4]),
        .R(1'b0));
  FDRE \reg_1160_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[5]_i_1_n_0 ),
        .Q(reg_1160[5]),
        .R(1'b0));
  FDRE \reg_1160_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[6]_i_1_n_0 ),
        .Q(reg_1160[6]),
        .R(1'b0));
  FDRE \reg_1160_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1160[7]_i_1_n_0 ),
        .D(\reg_1160[7]_i_2_n_0 ),
        .Q(reg_1160[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1165[0]_i_1 
       (.I0(in_data_0_q0[0]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(reg_1165[0]),
        .O(\reg_1165[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1165[1]_i_1 
       (.I0(in_data_0_q0[1]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(reg_1165[1]),
        .O(\reg_1165[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1165[2]_i_1 
       (.I0(in_data_0_q0[2]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(reg_1165[2]),
        .O(\reg_1165[2]_i_1_n_0 ));
  FDRE \reg_1165_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1165[0]),
        .Q(reg_1165_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \reg_1165_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1165[1]),
        .Q(reg_1165_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \reg_1165_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1165[2]),
        .Q(reg_1165_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1165[0]_i_1_n_0 ),
        .Q(reg_1165[0]),
        .R(1'b0));
  FDRE \reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1165[1]_i_1_n_0 ),
        .Q(reg_1165[1]),
        .R(1'b0));
  FDRE \reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1165[2]_i_1_n_0 ),
        .Q(reg_1165[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \reg_1169[0]_i_1 
       (.I0(in_data_14_q1[0]),
        .I1(in_data_14_q0[0]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(sext_ln219_1_fu_3028_p1[1]),
        .O(\reg_1169[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \reg_1169[1]_i_1 
       (.I0(in_data_14_q1[1]),
        .I1(in_data_14_q0[1]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(sext_ln219_1_fu_3028_p1[2]),
        .O(\reg_1169[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \reg_1169[2]_i_1 
       (.I0(in_data_14_q1[2]),
        .I1(in_data_14_q0[2]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(sext_ln219_1_fu_3028_p1[3]),
        .O(\reg_1169[2]_i_1_n_0 ));
  FDRE \reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1169[0]_i_1_n_0 ),
        .Q(sext_ln219_1_fu_3028_p1[1]),
        .R(1'b0));
  FDRE \reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1169[1]_i_1_n_0 ),
        .Q(sext_ln219_1_fu_3028_p1[2]),
        .R(1'b0));
  FDRE \reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1169[2]_i_1_n_0 ),
        .Q(sext_ln219_1_fu_3028_p1[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1174[0]_i_1 
       (.I0(in_data_12_q0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(reg_1174[0]),
        .O(\reg_1174[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1174[1]_i_1 
       (.I0(in_data_12_q0[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(reg_1174[1]),
        .O(\reg_1174[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \reg_1174[2]_i_1 
       (.I0(in_data_12_q0[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(reg_1174[2]),
        .O(\reg_1174[2]_i_1_n_0 ));
  FDRE \reg_1174_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1174[0]),
        .Q(reg_1174_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \reg_1174_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1174[1]),
        .Q(reg_1174_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \reg_1174_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_1174[2]),
        .Q(reg_1174_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1174[0]_i_1_n_0 ),
        .Q(reg_1174[0]),
        .R(1'b0));
  FDRE \reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1174[1]_i_1_n_0 ),
        .Q(reg_1174[1]),
        .R(1'b0));
  FDRE \reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1174[2]_i_1_n_0 ),
        .Q(reg_1174[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \reg_1178[0]_i_1 
       (.I0(in_data_2_q0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state23),
        .I4(tmp_4_fu_1664_p3[1]),
        .O(\reg_1178[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \reg_1178[1]_i_1 
       (.I0(in_data_2_q0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state23),
        .I4(tmp_4_fu_1664_p3[2]),
        .O(\reg_1178[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \reg_1178[2]_i_1 
       (.I0(in_data_2_q0[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state23),
        .I4(tmp_4_fu_1664_p3[3]),
        .O(\reg_1178[2]_i_1_n_0 ));
  FDRE \reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1178[0]_i_1_n_0 ),
        .Q(tmp_4_fu_1664_p3[1]),
        .R(1'b0));
  FDRE \reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1178[1]_i_1_n_0 ),
        .Q(tmp_4_fu_1664_p3[2]),
        .R(1'b0));
  FDRE \reg_1178_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_1178[2]_i_1_n_0 ),
        .Q(tmp_4_fu_1664_p3[3]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln116_reg_4393[0]),
        .Q(sext_ln116_reg_4393_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln116_reg_4393[1]),
        .Q(sext_ln116_reg_4393_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln116_reg_4393[2]),
        .Q(sext_ln116_reg_4393_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_data_8_q0[0]),
        .Q(sext_ln116_reg_4393[0]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_data_8_q0[1]),
        .Q(sext_ln116_reg_4393[1]),
        .R(1'b0));
  FDRE \sext_ln116_reg_4393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_data_8_q0[2]),
        .Q(sext_ln116_reg_4393[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sext_ln185_5_reg_4821[0]_i_1 
       (.I0(add_i6304_phi_load_reg_4520[0]),
        .I1(mul_i4703_lcssa_phi_fu_326[0]),
        .I2(phi_ln129_fu_262[0]),
        .I3(in_scalar_q1[0]),
        .O(sext_ln185_5_fu_2273_p1[0]));
  FDRE \sext_ln185_5_reg_4821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(sext_ln185_5_fu_2273_p1[0]),
        .Q(sext_ln185_5_reg_4821[0]),
        .R(1'b0));
  FDRE \sext_ln185_5_reg_4821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(sext_ln185_5_fu_2273_p1[1]),
        .Q(sext_ln185_5_reg_4821[1]),
        .R(1'b0));
  FDRE \sext_ln185_5_reg_4821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(sext_ln185_5_fu_2273_p1[2]),
        .Q(sext_ln185_5_reg_4821[2]),
        .R(1'b0));
  FDRE \sext_ln185_5_reg_4821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(sext_ln185_5_fu_2273_p1[3]),
        .Q(sext_ln185_5_reg_4821[3]),
        .R(1'b0));
  FDRE \sext_ln1_1_reg_4548_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i6304_phi_load_reg_4520[0]),
        .Q(sext_ln1_1_reg_4548[0]),
        .R(1'b0));
  FDRE \sext_ln1_1_reg_4548_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i6304_phi_load_reg_4520[1]),
        .Q(sext_ln1_1_reg_4548[1]),
        .R(1'b0));
  FDRE \sext_ln1_1_reg_4548_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i6304_phi_load_reg_4520[2]),
        .Q(sext_ln1_1_reg_4548[2]),
        .R(1'b0));
  FDRE \sext_ln1_1_reg_4548_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i6304_phi_load_reg_4520[3]),
        .Q(sext_ln1_1_reg_4548[3]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[0]),
        .Q(sext_ln1_2_reg_4553[0]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[10]),
        .Q(sext_ln1_2_reg_4553[10]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[1]),
        .Q(sext_ln1_2_reg_4553[1]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[2]),
        .Q(sext_ln1_2_reg_4553[2]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[3]),
        .Q(sext_ln1_2_reg_4553[3]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[4]),
        .Q(sext_ln1_2_reg_4553[4]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[5]),
        .Q(sext_ln1_2_reg_4553[5]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[6]),
        .Q(sext_ln1_2_reg_4553[6]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[7]),
        .Q(sext_ln1_2_reg_4553[7]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[8]),
        .Q(sext_ln1_2_reg_4553[8]),
        .R(1'b0));
  FDRE \sext_ln1_2_reg_4553_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(mul_i6484_phi_load_reg_4515[9]),
        .Q(sext_ln1_2_reg_4553[9]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[0]),
        .Q(sext_ln1_3_reg_4558[0]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[10]),
        .Q(sext_ln1_3_reg_4558[10]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[11]),
        .Q(sext_ln1_3_reg_4558[11]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[12]),
        .Q(sext_ln1_3_reg_4558[12]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[13]),
        .Q(sext_ln1_3_reg_4558[13]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[14]),
        .Q(sext_ln1_3_reg_4558[14]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[15]),
        .Q(sext_ln1_3_reg_4558[15]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[16]),
        .Q(sext_ln1_3_reg_4558[16]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[17]),
        .Q(sext_ln1_3_reg_4558[17]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[1]),
        .Q(sext_ln1_3_reg_4558[1]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[2]),
        .Q(sext_ln1_3_reg_4558[2]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[3]),
        .Q(sext_ln1_3_reg_4558[3]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[4]),
        .Q(sext_ln1_3_reg_4558[4]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[5]),
        .Q(sext_ln1_3_reg_4558[5]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[6]),
        .Q(sext_ln1_3_reg_4558[6]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[7]),
        .Q(sext_ln1_3_reg_4558[7]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[8]),
        .Q(sext_ln1_3_reg_4558[8]),
        .R(1'b0));
  FDRE \sext_ln1_3_reg_4558_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(m16_1_fu_290[9]),
        .Q(sext_ln1_3_reg_4558[9]),
        .R(1'b0));
  FDRE \sext_ln1_reg_4542_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i5426_phi_load_reg_4510_reg[0]),
        .Q(sext_ln1_reg_4542_reg[0]),
        .R(1'b0));
  FDRE \sext_ln1_reg_4542_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i5426_phi_load_reg_4510_reg[1]),
        .Q(sext_ln1_reg_4542_reg[1]),
        .R(1'b0));
  FDRE \sext_ln1_reg_4542_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(add_i5426_phi_load_reg_4510_reg[2]),
        .Q(sext_ln1_reg_4542_reg[2]),
        .R(1'b0));
  FDRE \sext_ln22_1_reg_5585_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln193_fu_366[0]),
        .Q(sext_ln22_1_reg_5585[0]),
        .R(1'b0));
  FDRE \sext_ln22_1_reg_5585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln193_fu_366[1]),
        .Q(sext_ln22_1_reg_5585[1]),
        .R(1'b0));
  FDRE \sext_ln22_1_reg_5585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln193_fu_366[2]),
        .Q(sext_ln22_1_reg_5585[2]),
        .R(1'b0));
  FDRE \sext_ln22_1_reg_5585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(phi_ln193_fu_366[3]),
        .Q(sext_ln22_1_reg_5585[3]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[0]),
        .Q(sext_ln240_reg_5505[0]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[1]),
        .Q(sext_ln240_reg_5505[1]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[2]),
        .Q(sext_ln240_reg_5505[2]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[3]),
        .Q(sext_ln240_reg_5505[3]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[4]),
        .Q(sext_ln240_reg_5505[4]),
        .R(1'b0));
  FDRE \sext_ln240_reg_5505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(m105_reg_5470[5]),
        .Q(sext_ln240_reg_5505[5]),
        .R(1'b0));
  FDRE \sext_ln255_reg_5560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\mul_i1663_reg_5239_reg_n_0_[0] ),
        .Q(sext_ln255_reg_5560[0]),
        .R(1'b0));
  FDRE \sext_ln255_reg_5560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\mul_i1663_reg_5239_reg_n_0_[1] ),
        .Q(sext_ln255_reg_5560[1]),
        .R(1'b0));
  FDRE \sext_ln255_reg_5560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\mul_i1663_reg_5239_reg_n_0_[2] ),
        .Q(sext_ln255_reg_5560[2]),
        .R(1'b0));
  FDRE \sext_ln255_reg_5560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\mul_i1663_reg_5239_reg_n_0_[3] ),
        .Q(sext_ln255_reg_5560[3]),
        .R(1'b0));
  FDRE \sext_ln255_reg_5560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(p_0_in0),
        .Q(sext_ln255_reg_5560[4]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_6),
        .Q(sext_ln259_reg_5565[0]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_5),
        .Q(sext_ln259_reg_5565[1]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_4),
        .Q(sext_ln259_reg_5565[2]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_3),
        .Q(sext_ln259_reg_5565[3]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_2),
        .Q(sext_ln259_reg_5565[4]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_1),
        .Q(sext_ln259_reg_5565[5]),
        .R(1'b0));
  FDRE \sext_ln259_reg_5565_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_7s_7s_7_1_1_U45_n_0),
        .Q(sext_ln259_reg_5565[6]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[0]),
        .Q(sext_ln46_reg_4602[0]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[10]),
        .Q(sext_ln46_reg_4602[10]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[11]),
        .Q(sext_ln46_reg_4602[11]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[1]),
        .Q(sext_ln46_reg_4602[1]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[2]),
        .Q(sext_ln46_reg_4602[2]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[3]),
        .Q(sext_ln46_reg_4602[3]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[4]),
        .Q(sext_ln46_reg_4602[4]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[5]),
        .Q(sext_ln46_reg_4602[5]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[6]),
        .Q(sext_ln46_reg_4602[6]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[7]),
        .Q(sext_ln46_reg_4602[7]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[8]),
        .Q(sext_ln46_reg_4602[8]),
        .R(1'b0));
  FDRE \sext_ln46_reg_4602_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_i5012_fu_1848_p2[9]),
        .Q(sext_ln46_reg_4602[9]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[0] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[0]),
        .Q(sext_ln8_reg_5078[0]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[10] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[10]),
        .Q(sext_ln8_reg_5078[10]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[11] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[11]),
        .Q(sext_ln8_reg_5078[11]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[12] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[12]),
        .Q(sext_ln8_reg_5078[12]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[13] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[13]),
        .Q(sext_ln8_reg_5078[13]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[14] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[14]),
        .Q(sext_ln8_reg_5078[14]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[1] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[1]),
        .Q(sext_ln8_reg_5078[1]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[2] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[2]),
        .Q(sext_ln8_reg_5078[2]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[3] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[3]),
        .Q(sext_ln8_reg_5078[3]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[4] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[4]),
        .Q(sext_ln8_reg_5078[4]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[5] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[5]),
        .Q(sext_ln8_reg_5078[5]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[6] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[6]),
        .Q(sext_ln8_reg_5078[6]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[7] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[7]),
        .Q(sext_ln8_reg_5078[7]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[8] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[8]),
        .Q(sext_ln8_reg_5078[8]),
        .R(1'b0));
  FDRE \sext_ln8_reg_5078_reg[9] 
       (.C(ap_clk),
        .CE(in_data_4_load_2_reg_50830),
        .D(mul_i3533_phi_fu_354[9]),
        .Q(sext_ln8_reg_5078[9]),
        .R(1'b0));
  FDRE \sext_ln94_reg_5595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(mac_muladd_4s_3s_4s_7_4_1_U57_n_17),
        .Q(sext_ln94_reg_5595[0]),
        .R(1'b0));
  FDRE \sext_ln94_reg_5595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(mac_muladd_4s_3s_4s_7_4_1_U57_n_16),
        .Q(sext_ln94_reg_5595[1]),
        .R(1'b0));
  FDRE \sext_ln94_reg_5595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(mac_muladd_4s_3s_4s_7_4_1_U57_n_15),
        .Q(sext_ln94_reg_5595[2]),
        .R(1'b0));
  FDRE \sext_ln94_reg_5595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(mac_muladd_4s_3s_4s_7_4_1_U57_n_14),
        .Q(sext_ln94_reg_5595[3]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[0] ),
        .Q(trunc_ln122_1_reg_4658[0]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[1] ),
        .Q(trunc_ln122_1_reg_4658[1]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[2] ),
        .Q(trunc_ln122_1_reg_4658[2]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[3] ),
        .Q(trunc_ln122_1_reg_4658[3]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[4] ),
        .Q(trunc_ln122_1_reg_4658[4]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[5] ),
        .Q(trunc_ln122_1_reg_4658[5]),
        .R(1'b0));
  FDRE \trunc_ln122_1_reg_4658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\add_i6572_phi_fu_282_reg_n_0_[6] ),
        .Q(trunc_ln122_1_reg_4658[6]),
        .R(1'b0));
  FDRE \trunc_ln129_reg_4415_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln129_reg_4415[0]),
        .Q(trunc_ln129_reg_4415_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln129_reg_4415_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln129_reg_4415[1]),
        .Q(trunc_ln129_reg_4415_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln129_reg_4415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_data_0_q0[0]),
        .Q(trunc_ln129_reg_4415[0]),
        .R(1'b0));
  FDRE \trunc_ln129_reg_4415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_data_0_q0[1]),
        .Q(trunc_ln129_reg_4415[1]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[0]),
        .Q(trunc_ln134_reg_4457[0]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[1]),
        .Q(trunc_ln134_reg_4457[1]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[2]),
        .Q(trunc_ln134_reg_4457[2]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[3]),
        .Q(trunc_ln134_reg_4457[3]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[4]),
        .Q(trunc_ln134_reg_4457[4]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[5]),
        .Q(trunc_ln134_reg_4457[5]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[6]),
        .Q(trunc_ln134_reg_4457[6]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_4457_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m23_fu_1321_p2[7]),
        .Q(trunc_ln134_reg_4457[7]),
        .R(1'b0));
  FDRE \trunc_ln177_cast_reg_4950_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i4161_lcssa_phi_fu_350[0]),
        .Q(trunc_ln177_cast_reg_4950[0]),
        .R(1'b0));
  FDRE \trunc_ln177_cast_reg_4950_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i4161_lcssa_phi_fu_350[1]),
        .Q(trunc_ln177_cast_reg_4950[1]),
        .R(1'b0));
  FDRE \trunc_ln177_cast_reg_4950_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i4161_lcssa_phi_fu_350[2]),
        .Q(trunc_ln177_cast_reg_4950[2]),
        .R(1'b0));
  FDRE \trunc_ln177_cast_reg_4950_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_i4161_lcssa_phi_fu_350[3]),
        .Q(trunc_ln177_cast_reg_4950[3]),
        .R(1'b0));
  FDRE \trunc_ln181_reg_5480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(mul_i3908_lcssa_phi_fu_346[0]),
        .Q(trunc_ln181_reg_5480[0]),
        .R(1'b0));
  FDRE \trunc_ln181_reg_5480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(mul_i3908_lcssa_phi_fu_346[1]),
        .Q(trunc_ln181_reg_5480[1]),
        .R(1'b0));
  FDRE \trunc_ln181_reg_5480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(mul_i3908_lcssa_phi_fu_346[2]),
        .Q(trunc_ln181_reg_5480[2]),
        .R(1'b0));
  FDRE \trunc_ln181_reg_5480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(mul_i3908_lcssa_phi_fu_346[3]),
        .Q(trunc_ln181_reg_5480[3]),
        .R(1'b0));
  FDRE \trunc_ln181_reg_5480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(mul_i3908_lcssa_phi_fu_346[4]),
        .Q(trunc_ln181_reg_5480[4]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_14),
        .Q(trunc_ln194_reg_5093[0]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_4),
        .Q(trunc_ln194_reg_5093[10]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_3),
        .Q(trunc_ln194_reg_5093[11]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_2),
        .Q(trunc_ln194_reg_5093[12]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_1),
        .Q(trunc_ln194_reg_5093[13]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_13),
        .Q(trunc_ln194_reg_5093[1]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_12),
        .Q(trunc_ln194_reg_5093[2]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_11),
        .Q(trunc_ln194_reg_5093[3]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_10),
        .Q(trunc_ln194_reg_5093[4]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_9),
        .Q(trunc_ln194_reg_5093[5]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_8),
        .Q(trunc_ln194_reg_5093[6]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_7),
        .Q(trunc_ln194_reg_5093[7]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_6),
        .Q(trunc_ln194_reg_5093[8]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_5093_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(mul_8s_7s_15_1_1_U32_n_5),
        .Q(trunc_ln194_reg_5093[9]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[0]),
        .Q(trunc_ln208_cast_reg_5500[0]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[1]),
        .Q(trunc_ln208_cast_reg_5500[1]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[2]),
        .Q(trunc_ln208_cast_reg_5500[2]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[3]),
        .Q(trunc_ln208_cast_reg_5500[3]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[4]),
        .Q(trunc_ln208_cast_reg_5500[4]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[5]),
        .Q(trunc_ln208_cast_reg_5500[5]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[6]),
        .Q(trunc_ln208_cast_reg_5500[6]),
        .R(1'b0));
  FDRE \trunc_ln208_cast_reg_5500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_i2636_phi_fu_362[7]),
        .Q(trunc_ln208_cast_reg_5500[7]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[0]),
        .Q(trunc_ln211_reg_4940[0]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[1]),
        .Q(trunc_ln211_reg_4940[1]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[2]),
        .Q(trunc_ln211_reg_4940[2]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[3]),
        .Q(trunc_ln211_reg_4940[3]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[4]),
        .Q(trunc_ln211_reg_4940[4]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[5]),
        .Q(trunc_ln211_reg_4940[5]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[6]),
        .Q(trunc_ln211_reg_4940[6]),
        .R(1'b0));
  FDRE \trunc_ln211_reg_4940_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_i3800_reg_4811[7]),
        .Q(trunc_ln211_reg_4940[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \zext_ln114_reg_4361[3]_i_1 
       (.I0(i_n1_1_fu_294[3]),
        .I1(i_n1_1_fu_294[1]),
        .I2(i_n1_1_fu_294[0]),
        .I3(i_n1_1_fu_294[2]),
        .O(data2));
  FDRE \zext_ln114_reg_4361_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln114_reg_4361_reg[0]),
        .Q(zext_ln114_reg_4361_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln114_reg_4361_reg[1]),
        .Q(zext_ln114_reg_4361_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln114_reg_4361_reg[2]),
        .Q(zext_ln114_reg_4361_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln114_reg_4361_reg[3]),
        .Q(zext_ln114_reg_4361_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_n1_1_fu_294[0]),
        .Q(zext_ln114_reg_4361_reg[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_n1_1_fu_294[1]),
        .Q(zext_ln114_reg_4361_reg[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_n1_1_fu_294[2]),
        .Q(zext_ln114_reg_4361_reg[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_4361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data2),
        .Q(zext_ln114_reg_4361_reg[3]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln189_reg_5058_reg[0]),
        .Q(zext_ln189_reg_5058_pp1_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln189_reg_5058_reg[1]),
        .Q(zext_ln189_reg_5058_pp1_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln189_reg_5058_reg[2]),
        .Q(zext_ln189_reg_5058_pp1_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln189_reg_5058_reg[3]),
        .Q(zext_ln189_reg_5058_pp1_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(i_n4_1_fu_378[0]),
        .Q(zext_ln189_reg_5058_reg[0]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(i_n4_1_fu_378[1]),
        .Q(zext_ln189_reg_5058_reg[1]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(i_n4_1_fu_378[2]),
        .Q(zext_ln189_reg_5058_reg[2]),
        .R(1'b0));
  FDRE \zext_ln189_reg_5058_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(grp_case_9_Pipeline_L_s4_1_fu_1108_n_10),
        .Q(zext_ln189_reg_5058_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_case_9_Pipeline_L_s4_1
   (in_data_14_address0,
    in_data_4_address0,
    D,
    \i_n4_1_fu_378_reg[3] ,
    E,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg,
    m16_19_out,
    Q,
    \in_data_4_address0[3] ,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg,
    \in_data_14_address0[3] ,
    ap_enable_reg_pp1_iter1,
    \in_data_4_address0[3]_0 ,
    \in_data_4_address0[3]_1 ,
    \in_data_14_address0[3]_INST_0_i_1 ,
    ap_enable_reg_pp1_iter0,
    \zext_ln189_reg_5058_reg[3] ,
    \ap_CS_fsm_reg[41] ,
    \m16_fu_66_reg[15]_i_11_0 ,
    in_data_4_q0,
    \add_ln269_reg_281_reg[4]_i_2_0 ,
    ap_clk,
    ap_rst,
    in_data_14_q0,
    \sext_ln22_3_cast_reg_257_reg[4]_0 ,
    \m16_fu_66_reg[31]_0 );
  output [3:0]in_data_14_address0;
  output [3:0]in_data_4_address0;
  output [1:0]D;
  output [0:0]\i_n4_1_fu_378_reg[3] ;
  output [0:0]E;
  output grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg;
  output [31:0]m16_19_out;
  input [9:0]Q;
  input [3:0]\in_data_4_address0[3] ;
  input grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
  input [3:0]\in_data_14_address0[3] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]\in_data_4_address0[3]_0 ;
  input [3:0]\in_data_4_address0[3]_1 ;
  input [3:0]\in_data_14_address0[3]_INST_0_i_1 ;
  input ap_enable_reg_pp1_iter0;
  input [3:0]\zext_ln189_reg_5058_reg[3] ;
  input [3:0]\ap_CS_fsm_reg[41] ;
  input [9:0]\m16_fu_66_reg[15]_i_11_0 ;
  input [2:0]in_data_4_q0;
  input [6:0]\add_ln269_reg_281_reg[4]_i_2_0 ;
  input ap_clk;
  input ap_rst;
  input [2:0]in_data_14_q0;
  input [3:0]\sext_ln22_3_cast_reg_257_reg[4]_0 ;
  input [31:0]\m16_fu_66_reg[31]_0 ;

  wire [9:0]B;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]add_ln265_fu_154_p2;
  wire [7:1]add_ln269_fu_184_p2;
  wire [7:0]add_ln269_reg_281;
  wire \add_ln269_reg_281[0]_i_2_n_0 ;
  wire \add_ln269_reg_281[0]_i_3_n_0 ;
  wire \add_ln269_reg_281[0]_i_4_n_0 ;
  wire \add_ln269_reg_281[0]_i_5_n_0 ;
  wire \add_ln269_reg_281[0]_i_6_n_0 ;
  wire \add_ln269_reg_281[4]_i_3_n_0 ;
  wire \add_ln269_reg_281[4]_i_4_n_0 ;
  wire \add_ln269_reg_281[4]_i_5_n_0 ;
  wire \add_ln269_reg_281[4]_i_6_n_0 ;
  wire \add_ln269_reg_281[4]_i_7_n_0 ;
  wire \add_ln269_reg_281[4]_i_8_n_0 ;
  wire \add_ln269_reg_281[4]_i_9_n_0 ;
  wire \add_ln269_reg_281[7]_i_2_n_0 ;
  wire \add_ln269_reg_281[7]_i_3_n_0 ;
  wire \add_ln269_reg_281[7]_i_4_n_0 ;
  wire \add_ln269_reg_281_reg[0]_i_1_n_0 ;
  wire \add_ln269_reg_281_reg[0]_i_1_n_1 ;
  wire \add_ln269_reg_281_reg[0]_i_1_n_2 ;
  wire \add_ln269_reg_281_reg[0]_i_1_n_3 ;
  wire \add_ln269_reg_281_reg[4]_i_1_n_0 ;
  wire \add_ln269_reg_281_reg[4]_i_1_n_1 ;
  wire \add_ln269_reg_281_reg[4]_i_1_n_2 ;
  wire \add_ln269_reg_281_reg[4]_i_1_n_3 ;
  wire [6:0]\add_ln269_reg_281_reg[4]_i_2_0 ;
  wire \add_ln269_reg_281_reg[4]_i_2_n_2 ;
  wire \add_ln269_reg_281_reg[4]_i_2_n_3 ;
  wire \add_ln269_reg_281_reg[7]_i_1_n_2 ;
  wire \add_ln269_reg_281_reg[7]_i_1_n_3 ;
  wire [3:0]\ap_CS_fsm_reg[41] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg;
  wire [0:0]\i_n4_1_fu_378_reg[3] ;
  wire i_s4_0_fu_700;
  wire \i_s4_0_fu_70_reg_n_0_[0] ;
  wire \i_s4_0_fu_70_reg_n_0_[1] ;
  wire \i_s4_0_fu_70_reg_n_0_[2] ;
  wire \i_s4_0_fu_70_reg_n_0_[3] ;
  wire [3:0]in_data_14_address0;
  wire [3:0]\in_data_14_address0[3] ;
  wire [3:0]\in_data_14_address0[3]_INST_0_i_1 ;
  wire [2:0]in_data_14_load_reg_276;
  wire [2:0]in_data_14_q0;
  wire [3:0]in_data_4_address0;
  wire [3:0]\in_data_4_address0[3] ;
  wire [3:0]\in_data_4_address0[3]_0 ;
  wire [3:0]\in_data_4_address0[3]_1 ;
  wire [2:0]in_data_4_q0;
  wire [31:0]m16_19_out;
  wire \m16_fu_66[15]_i_13_n_0 ;
  wire \m16_fu_66[15]_i_14_n_0 ;
  wire \m16_fu_66[15]_i_15_n_0 ;
  wire \m16_fu_66[15]_i_16_n_0 ;
  wire \m16_fu_66[15]_i_17_n_0 ;
  wire \m16_fu_66[15]_i_18_n_0 ;
  wire \m16_fu_66[15]_i_19_n_0 ;
  wire \m16_fu_66[15]_i_20_n_0 ;
  wire \m16_fu_66[3]_i_11_n_0 ;
  wire \m16_fu_66[3]_i_12_n_0 ;
  wire \m16_fu_66[3]_i_13_n_0 ;
  wire \m16_fu_66[3]_i_14_n_0 ;
  wire \m16_fu_66[3]_i_16_n_0 ;
  wire \m16_fu_66[3]_i_17_n_0 ;
  wire \m16_fu_66[3]_i_18_n_0 ;
  wire \m16_fu_66[3]_i_19_n_0 ;
  wire \m16_fu_66[3]_i_20_n_0 ;
  wire \m16_fu_66[7]_i_12_n_0 ;
  wire \m16_fu_66[7]_i_13_n_0 ;
  wire \m16_fu_66[7]_i_14_n_0 ;
  wire \m16_fu_66[7]_i_15_n_0 ;
  wire \m16_fu_66[7]_i_16_n_0 ;
  wire \m16_fu_66_reg[15]_i_10_n_1 ;
  wire \m16_fu_66_reg[15]_i_10_n_3 ;
  wire [9:0]\m16_fu_66_reg[15]_i_11_0 ;
  wire \m16_fu_66_reg[15]_i_11_n_3 ;
  wire \m16_fu_66_reg[15]_i_12_n_0 ;
  wire \m16_fu_66_reg[15]_i_12_n_1 ;
  wire \m16_fu_66_reg[15]_i_12_n_2 ;
  wire \m16_fu_66_reg[15]_i_12_n_3 ;
  wire [31:0]\m16_fu_66_reg[31]_0 ;
  wire \m16_fu_66_reg[3]_i_10_n_0 ;
  wire \m16_fu_66_reg[3]_i_10_n_1 ;
  wire \m16_fu_66_reg[3]_i_10_n_2 ;
  wire \m16_fu_66_reg[3]_i_10_n_3 ;
  wire \m16_fu_66_reg[3]_i_15_n_0 ;
  wire \m16_fu_66_reg[3]_i_15_n_1 ;
  wire \m16_fu_66_reg[3]_i_15_n_2 ;
  wire \m16_fu_66_reg[3]_i_15_n_3 ;
  wire \m16_fu_66_reg[7]_i_11_n_0 ;
  wire \m16_fu_66_reg[7]_i_11_n_1 ;
  wire \m16_fu_66_reg[7]_i_11_n_2 ;
  wire \m16_fu_66_reg[7]_i_11_n_3 ;
  wire [4:1]sext_ln22_3_cast_reg_257;
  wire [3:0]\sext_ln22_3_cast_reg_257_reg[4]_0 ;
  wire [9:0]sext_ln269_1_fu_200_p1;
  wire [6:1]sext_ln269_fu_180_p1;
  wire [0:0]sext_ln269_fu_180_p1__0;
  wire [3:0]\zext_ln189_reg_5058_reg[3] ;
  wire [3:2]\NLW_add_ln269_reg_281_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln269_reg_281_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln269_reg_281_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln269_reg_281_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_m16_fu_66_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_m16_fu_66_reg[15]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_m16_fu_66_reg[15]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_m16_fu_66_reg[15]_i_11_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln269_reg_281[0]_i_2 
       (.I0(in_data_4_q0[2]),
        .O(\add_ln269_reg_281[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[0]_i_3 
       (.I0(in_data_4_q0[2]),
        .I1(\add_ln269_reg_281_reg[4]_i_2_0 [3]),
        .O(\add_ln269_reg_281[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[0]_i_4 
       (.I0(in_data_4_q0[2]),
        .I1(\add_ln269_reg_281_reg[4]_i_2_0 [2]),
        .O(\add_ln269_reg_281[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[0]_i_5 
       (.I0(\add_ln269_reg_281_reg[4]_i_2_0 [1]),
        .I1(in_data_4_q0[1]),
        .O(\add_ln269_reg_281[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[0]_i_6 
       (.I0(\add_ln269_reg_281_reg[4]_i_2_0 [0]),
        .I1(in_data_4_q0[0]),
        .O(\add_ln269_reg_281[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[4]_i_3 
       (.I0(sext_ln269_fu_180_p1[4]),
        .I1(sext_ln22_3_cast_reg_257[4]),
        .O(\add_ln269_reg_281[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[4]_i_4 
       (.I0(sext_ln269_fu_180_p1[3]),
        .I1(sext_ln22_3_cast_reg_257[3]),
        .O(\add_ln269_reg_281[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[4]_i_5 
       (.I0(sext_ln269_fu_180_p1[2]),
        .I1(sext_ln22_3_cast_reg_257[2]),
        .O(\add_ln269_reg_281[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[4]_i_6 
       (.I0(sext_ln269_fu_180_p1[1]),
        .I1(sext_ln22_3_cast_reg_257[1]),
        .O(\add_ln269_reg_281[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln269_reg_281[4]_i_7 
       (.I0(\add_ln269_reg_281_reg[4]_i_2_0 [5]),
        .I1(\add_ln269_reg_281_reg[4]_i_2_0 [6]),
        .O(\add_ln269_reg_281[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln269_reg_281[4]_i_8 
       (.I0(\add_ln269_reg_281_reg[4]_i_2_0 [4]),
        .I1(\add_ln269_reg_281_reg[4]_i_2_0 [5]),
        .O(\add_ln269_reg_281[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln269_reg_281[4]_i_9 
       (.I0(\add_ln269_reg_281_reg[4]_i_2_0 [3]),
        .I1(\add_ln269_reg_281_reg[4]_i_2_0 [4]),
        .O(\add_ln269_reg_281[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln269_reg_281[7]_i_2 
       (.I0(sext_ln22_3_cast_reg_257[4]),
        .O(\add_ln269_reg_281[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[7]_i_3 
       (.I0(sext_ln22_3_cast_reg_257[4]),
        .I1(sext_ln269_fu_180_p1[6]),
        .O(\add_ln269_reg_281[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln269_reg_281[7]_i_4 
       (.I0(sext_ln22_3_cast_reg_257[4]),
        .I1(sext_ln269_fu_180_p1[5]),
        .O(\add_ln269_reg_281[7]_i_4_n_0 ));
  FDRE \add_ln269_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln269_fu_180_p1__0),
        .Q(add_ln269_reg_281[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln269_reg_281_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\add_ln269_reg_281_reg[0]_i_1_n_0 ,\add_ln269_reg_281_reg[0]_i_1_n_1 ,\add_ln269_reg_281_reg[0]_i_1_n_2 ,\add_ln269_reg_281_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln269_reg_281[0]_i_2_n_0 ,in_data_4_q0[2],\add_ln269_reg_281_reg[4]_i_2_0 [1:0]}),
        .O({sext_ln269_fu_180_p1[3:1],sext_ln269_fu_180_p1__0}),
        .S({\add_ln269_reg_281[0]_i_3_n_0 ,\add_ln269_reg_281[0]_i_4_n_0 ,\add_ln269_reg_281[0]_i_5_n_0 ,\add_ln269_reg_281[0]_i_6_n_0 }));
  FDRE \add_ln269_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[1]),
        .Q(add_ln269_reg_281[1]),
        .R(1'b0));
  FDRE \add_ln269_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[2]),
        .Q(add_ln269_reg_281[2]),
        .R(1'b0));
  FDRE \add_ln269_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[3]),
        .Q(add_ln269_reg_281[3]),
        .R(1'b0));
  FDRE \add_ln269_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[4]),
        .Q(add_ln269_reg_281[4]),
        .R(1'b0));
  CARRY4 \add_ln269_reg_281_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln269_reg_281_reg[4]_i_1_n_0 ,\add_ln269_reg_281_reg[4]_i_1_n_1 ,\add_ln269_reg_281_reg[4]_i_1_n_2 ,\add_ln269_reg_281_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln269_fu_180_p1[4:1]),
        .O(add_ln269_fu_184_p2[4:1]),
        .S({\add_ln269_reg_281[4]_i_3_n_0 ,\add_ln269_reg_281[4]_i_4_n_0 ,\add_ln269_reg_281[4]_i_5_n_0 ,\add_ln269_reg_281[4]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln269_reg_281_reg[4]_i_2 
       (.CI(\add_ln269_reg_281_reg[0]_i_1_n_0 ),
        .CO({\NLW_add_ln269_reg_281_reg[4]_i_2_CO_UNCONNECTED [3:2],\add_ln269_reg_281_reg[4]_i_2_n_2 ,\add_ln269_reg_281_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln269_reg_281_reg[4]_i_2_0 [4:3]}),
        .O({\NLW_add_ln269_reg_281_reg[4]_i_2_O_UNCONNECTED [3],sext_ln269_fu_180_p1[6:4]}),
        .S({1'b0,\add_ln269_reg_281[4]_i_7_n_0 ,\add_ln269_reg_281[4]_i_8_n_0 ,\add_ln269_reg_281[4]_i_9_n_0 }));
  FDRE \add_ln269_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[5]),
        .Q(add_ln269_reg_281[5]),
        .R(1'b0));
  FDRE \add_ln269_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[6]),
        .Q(add_ln269_reg_281[6]),
        .R(1'b0));
  FDRE \add_ln269_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln269_fu_184_p2[7]),
        .Q(add_ln269_reg_281[7]),
        .R(1'b0));
  CARRY4 \add_ln269_reg_281_reg[7]_i_1 
       (.CI(\add_ln269_reg_281_reg[4]_i_1_n_0 ),
        .CO({\NLW_add_ln269_reg_281_reg[7]_i_1_CO_UNCONNECTED [3:2],\add_ln269_reg_281_reg[7]_i_1_n_2 ,\add_ln269_reg_281_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln269_reg_281[7]_i_2_n_0 ,sext_ln22_3_cast_reg_257[4]}),
        .O({\NLW_add_ln269_reg_281_reg[7]_i_1_O_UNCONNECTED [3],add_ln269_fu_184_p2[7:5]}),
        .S({1'b0,1'b1,\add_ln269_reg_281[7]_i_3_n_0 ,\add_ln269_reg_281[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_s4_0_fu_700),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.B(B),
        .CO(\m16_fu_66_reg[15]_i_10_n_1 ),
        .D(D),
        .E(E),
        .O({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .Q(Q),
        .add_ln265_fu_154_p2(add_ln265_fu_154_p2),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm_reg[41] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst(ap_rst),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_3({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_4({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_5({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_6({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\i_n4_1_fu_378_reg[3] (\i_n4_1_fu_378_reg[3] ),
        .i_s4_0_fu_700(i_s4_0_fu_700),
        .in_data_14_address0(in_data_14_address0),
        .\in_data_14_address0[3] (\in_data_14_address0[3] ),
        .\in_data_14_address0[3]_INST_0_i_1_0 (\in_data_14_address0[3]_INST_0_i_1 ),
        .in_data_14_address0_0_sp_1(\i_s4_0_fu_70_reg_n_0_[0] ),
        .in_data_4_address0(in_data_4_address0),
        .\in_data_4_address0[3] (\in_data_4_address0[3] ),
        .\in_data_4_address0[3]_0 (\i_s4_0_fu_70_reg_n_0_[3] ),
        .\in_data_4_address0[3]_1 (\in_data_4_address0[3]_0 ),
        .\in_data_4_address0[3]_2 (\in_data_4_address0[3]_1 ),
        .in_data_4_address0_1_sp_1(\i_s4_0_fu_70_reg_n_0_[1] ),
        .in_data_4_address0_2_sp_1(\i_s4_0_fu_70_reg_n_0_[2] ),
        .m16_19_out(m16_19_out),
        .\m16_fu_66_reg[31] (\m16_fu_66_reg[31]_0 ),
        .\zext_ln189_reg_5058_reg[3] (\zext_ln189_reg_5058_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_s4_0_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(i_s4_0_fu_700),
        .D(add_ln265_fu_154_p2[0]),
        .Q(\i_s4_0_fu_70_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_s4_0_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(i_s4_0_fu_700),
        .D(add_ln265_fu_154_p2[1]),
        .Q(\i_s4_0_fu_70_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_s4_0_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(i_s4_0_fu_700),
        .D(add_ln265_fu_154_p2[2]),
        .Q(\i_s4_0_fu_70_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_s4_0_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(i_s4_0_fu_700),
        .D(add_ln265_fu_154_p2[3]),
        .Q(\i_s4_0_fu_70_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \in_data_14_load_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_14_q0[0]),
        .Q(in_data_14_load_reg_276[0]),
        .R(1'b0));
  FDRE \in_data_14_load_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_14_q0[1]),
        .Q(in_data_14_load_reg_276[1]),
        .R(1'b0));
  FDRE \in_data_14_load_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_14_q0[2]),
        .Q(in_data_14_load_reg_276[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_13 
       (.I0(sext_ln269_1_fu_200_p1[8]),
        .I1(sext_ln269_1_fu_200_p1[9]),
        .O(\m16_fu_66[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_14 
       (.I0(sext_ln269_1_fu_200_p1[7]),
        .I1(sext_ln269_1_fu_200_p1[8]),
        .O(\m16_fu_66[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_15 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [8]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [9]),
        .O(\m16_fu_66[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_16 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [7]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [8]),
        .O(\m16_fu_66[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_17 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [6]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [7]),
        .O(\m16_fu_66[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_18 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [5]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [6]),
        .O(\m16_fu_66[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_19 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [4]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [5]),
        .O(\m16_fu_66[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_fu_66[15]_i_20 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [3]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [4]),
        .O(\m16_fu_66[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_11 
       (.I0(add_ln269_reg_281[3]),
        .I1(sext_ln269_1_fu_200_p1[3]),
        .O(\m16_fu_66[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_12 
       (.I0(add_ln269_reg_281[2]),
        .I1(sext_ln269_1_fu_200_p1[2]),
        .O(\m16_fu_66[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_13 
       (.I0(add_ln269_reg_281[1]),
        .I1(sext_ln269_1_fu_200_p1[1]),
        .O(\m16_fu_66[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_14 
       (.I0(add_ln269_reg_281[0]),
        .I1(sext_ln269_1_fu_200_p1[0]),
        .O(\m16_fu_66[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m16_fu_66[3]_i_16 
       (.I0(in_data_14_load_reg_276[2]),
        .O(\m16_fu_66[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_17 
       (.I0(in_data_14_load_reg_276[2]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [3]),
        .O(\m16_fu_66[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_18 
       (.I0(in_data_14_load_reg_276[2]),
        .I1(\m16_fu_66_reg[15]_i_11_0 [2]),
        .O(\m16_fu_66[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_19 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [1]),
        .I1(in_data_14_load_reg_276[1]),
        .O(\m16_fu_66[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[3]_i_20 
       (.I0(\m16_fu_66_reg[15]_i_11_0 [0]),
        .I1(in_data_14_load_reg_276[0]),
        .O(\m16_fu_66[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m16_fu_66[7]_i_12 
       (.I0(sext_ln269_1_fu_200_p1[7]),
        .O(\m16_fu_66[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[7]_i_13 
       (.I0(sext_ln269_1_fu_200_p1[7]),
        .I1(add_ln269_reg_281[7]),
        .O(\m16_fu_66[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[7]_i_14 
       (.I0(add_ln269_reg_281[6]),
        .I1(sext_ln269_1_fu_200_p1[6]),
        .O(\m16_fu_66[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[7]_i_15 
       (.I0(add_ln269_reg_281[5]),
        .I1(sext_ln269_1_fu_200_p1[5]),
        .O(\m16_fu_66[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_fu_66[7]_i_16 
       (.I0(add_ln269_reg_281[4]),
        .I1(sext_ln269_1_fu_200_p1[4]),
        .O(\m16_fu_66[7]_i_16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(m16_19_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(m16_19_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(m16_19_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(m16_19_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(m16_19_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(m16_19_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(m16_19_out[15]),
        .R(1'b0));
  CARRY4 \m16_fu_66_reg[15]_i_10 
       (.CI(\m16_fu_66_reg[7]_i_11_n_0 ),
        .CO({\NLW_m16_fu_66_reg[15]_i_10_CO_UNCONNECTED [3],\m16_fu_66_reg[15]_i_10_n_1 ,\NLW_m16_fu_66_reg[15]_i_10_CO_UNCONNECTED [1],\m16_fu_66_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sext_ln269_1_fu_200_p1[8:7]}),
        .O({\NLW_m16_fu_66_reg[15]_i_10_O_UNCONNECTED [3:2],B[9:8]}),
        .S({1'b0,1'b1,\m16_fu_66[15]_i_13_n_0 ,\m16_fu_66[15]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_fu_66_reg[15]_i_11 
       (.CI(\m16_fu_66_reg[15]_i_12_n_0 ),
        .CO({\NLW_m16_fu_66_reg[15]_i_11_CO_UNCONNECTED [3:1],\m16_fu_66_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m16_fu_66_reg[15]_i_11_0 [7]}),
        .O({\NLW_m16_fu_66_reg[15]_i_11_O_UNCONNECTED [3:2],sext_ln269_1_fu_200_p1[9:8]}),
        .S({1'b0,1'b0,\m16_fu_66[15]_i_15_n_0 ,\m16_fu_66[15]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_fu_66_reg[15]_i_12 
       (.CI(\m16_fu_66_reg[3]_i_15_n_0 ),
        .CO({\m16_fu_66_reg[15]_i_12_n_0 ,\m16_fu_66_reg[15]_i_12_n_1 ,\m16_fu_66_reg[15]_i_12_n_2 ,\m16_fu_66_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(\m16_fu_66_reg[15]_i_11_0 [6:3]),
        .O(sext_ln269_1_fu_200_p1[7:4]),
        .S({\m16_fu_66[15]_i_17_n_0 ,\m16_fu_66[15]_i_18_n_0 ,\m16_fu_66[15]_i_19_n_0 ,\m16_fu_66[15]_i_20_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(m16_19_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(m16_19_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(m16_19_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(m16_19_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(m16_19_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(m16_19_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(m16_19_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(m16_19_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(m16_19_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(m16_19_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(m16_19_out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(m16_19_out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(m16_19_out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(m16_19_out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(m16_19_out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(m16_19_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(m16_19_out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(m16_19_out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(m16_19_out[3]),
        .R(1'b0));
  CARRY4 \m16_fu_66_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\m16_fu_66_reg[3]_i_10_n_0 ,\m16_fu_66_reg[3]_i_10_n_1 ,\m16_fu_66_reg[3]_i_10_n_2 ,\m16_fu_66_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln269_reg_281[3:0]),
        .O(B[3:0]),
        .S({\m16_fu_66[3]_i_11_n_0 ,\m16_fu_66[3]_i_12_n_0 ,\m16_fu_66[3]_i_13_n_0 ,\m16_fu_66[3]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m16_fu_66_reg[3]_i_15 
       (.CI(1'b0),
        .CO({\m16_fu_66_reg[3]_i_15_n_0 ,\m16_fu_66_reg[3]_i_15_n_1 ,\m16_fu_66_reg[3]_i_15_n_2 ,\m16_fu_66_reg[3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[3]_i_16_n_0 ,in_data_14_load_reg_276[2],\m16_fu_66_reg[15]_i_11_0 [1:0]}),
        .O(sext_ln269_1_fu_200_p1[3:0]),
        .S({\m16_fu_66[3]_i_17_n_0 ,\m16_fu_66[3]_i_18_n_0 ,\m16_fu_66[3]_i_19_n_0 ,\m16_fu_66[3]_i_20_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(m16_19_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(m16_19_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(m16_19_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(m16_19_out[7]),
        .R(1'b0));
  CARRY4 \m16_fu_66_reg[7]_i_11 
       (.CI(\m16_fu_66_reg[3]_i_10_n_0 ),
        .CO({\m16_fu_66_reg[7]_i_11_n_0 ,\m16_fu_66_reg[7]_i_11_n_1 ,\m16_fu_66_reg[7]_i_11_n_2 ,\m16_fu_66_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[7]_i_12_n_0 ,add_ln269_reg_281[6:4]}),
        .O(B[7:4]),
        .S({\m16_fu_66[7]_i_13_n_0 ,\m16_fu_66[7]_i_14_n_0 ,\m16_fu_66[7]_i_15_n_0 ,\m16_fu_66[7]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(m16_19_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(m16_19_out[9]),
        .R(1'b0));
  FDRE \sext_ln22_3_cast_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln22_3_cast_reg_257_reg[4]_0 [0]),
        .Q(sext_ln22_3_cast_reg_257[1]),
        .R(1'b0));
  FDRE \sext_ln22_3_cast_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln22_3_cast_reg_257_reg[4]_0 [1]),
        .Q(sext_ln22_3_cast_reg_257[2]),
        .R(1'b0));
  FDRE \sext_ln22_3_cast_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln22_3_cast_reg_257_reg[4]_0 [2]),
        .Q(sext_ln22_3_cast_reg_257[3]),
        .R(1'b0));
  FDRE \sext_ln22_3_cast_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln22_3_cast_reg_257_reg[4]_0 [3]),
        .Q(sext_ln22_3_cast_reg_257[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_flow_control_loop_pipe_sequential_init
   (in_data_14_address0,
    in_data_4_address0,
    D,
    \i_n4_1_fu_378_reg[3] ,
    E,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready,
    ap_enable_reg_pp0_iter2_reg,
    i_s4_0_fu_700,
    add_ln265_fu_154_p2,
    O,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_0,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_1,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_2,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_3,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_4,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_5,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_6,
    ap_rst,
    ap_clk,
    in_data_14_address0_0_sp_1,
    Q,
    \in_data_4_address0[3] ,
    in_data_4_address0_1_sp_1,
    in_data_4_address0_2_sp_1,
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg,
    \in_data_4_address0[3]_0 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    \in_data_14_address0[3] ,
    ap_enable_reg_pp1_iter1,
    \in_data_4_address0[3]_1 ,
    \in_data_4_address0[3]_2 ,
    \in_data_14_address0[3]_INST_0_i_1_0 ,
    ap_enable_reg_pp1_iter0,
    \zext_ln189_reg_5058_reg[3] ,
    \ap_CS_fsm_reg[41] ,
    CO,
    m16_19_out,
    \m16_fu_66_reg[31] ,
    B,
    ap_enable_reg_pp0_iter2);
  output [3:0]in_data_14_address0;
  output [3:0]in_data_4_address0;
  output [1:0]D;
  output [0:0]\i_n4_1_fu_378_reg[3] ;
  output [0:0]E;
  output grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg;
  output grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready;
  output ap_enable_reg_pp0_iter2_reg;
  output i_s4_0_fu_700;
  output [3:0]add_ln265_fu_154_p2;
  output [3:0]O;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_0;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_1;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_2;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_3;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_4;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_5;
  output [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_6;
  input ap_rst;
  input ap_clk;
  input in_data_14_address0_0_sp_1;
  input [9:0]Q;
  input [3:0]\in_data_4_address0[3] ;
  input in_data_4_address0_1_sp_1;
  input in_data_4_address0_2_sp_1;
  input grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
  input \in_data_4_address0[3]_0 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [3:0]\in_data_14_address0[3] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]\in_data_4_address0[3]_1 ;
  input [3:0]\in_data_4_address0[3]_2 ;
  input [3:0]\in_data_14_address0[3]_INST_0_i_1_0 ;
  input ap_enable_reg_pp1_iter0;
  input [3:0]\zext_ln189_reg_5058_reg[3] ;
  input [3:0]\ap_CS_fsm_reg[41] ;
  input [0:0]CO;
  input [31:0]m16_19_out;
  input [31:0]\m16_fu_66_reg[31] ;
  input [9:0]B;
  input ap_enable_reg_pp0_iter2;

  wire [9:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [9:0]Q;
  wire [3:0]add_ln265_fu_154_p2;
  wire [3:0]\ap_CS_fsm_reg[41] ;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
  wire grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_0;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_1;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_2;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_3;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_4;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_5;
  wire [3:0]grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_6;
  wire [0:0]\i_n4_1_fu_378_reg[3] ;
  wire i_s4_0_fu_700;
  wire [3:0]in_data_14_address0;
  wire \in_data_14_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_14_address0[0]_INST_0_i_2_n_0 ;
  wire \in_data_14_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_14_address0[1]_INST_0_i_2_n_0 ;
  wire \in_data_14_address0[2]_INST_0_i_1_n_0 ;
  wire \in_data_14_address0[2]_INST_0_i_2_n_0 ;
  wire \in_data_14_address0[2]_INST_0_i_3_n_0 ;
  wire [3:0]\in_data_14_address0[3] ;
  wire [3:0]\in_data_14_address0[3]_INST_0_i_1_0 ;
  wire \in_data_14_address0[3]_INST_0_i_1_n_0 ;
  wire \in_data_14_address0[3]_INST_0_i_2_n_0 ;
  wire in_data_14_address0_0_sn_1;
  wire [3:0]in_data_4_address0;
  wire \in_data_4_address0[0]_INST_0_i_1_n_0 ;
  wire \in_data_4_address0[1]_INST_0_i_1_n_0 ;
  wire \in_data_4_address0[2]_INST_0_i_1_n_0 ;
  wire [3:0]\in_data_4_address0[3] ;
  wire \in_data_4_address0[3]_0 ;
  wire [3:0]\in_data_4_address0[3]_1 ;
  wire [3:0]\in_data_4_address0[3]_2 ;
  wire \in_data_4_address0[3]_INST_0_i_1_n_0 ;
  wire \in_data_4_address0[3]_INST_0_i_2_n_0 ;
  wire in_data_4_address0_1_sn_1;
  wire in_data_4_address0_2_sn_1;
  wire [31:0]m16_19_out;
  wire \m16_fu_66[11]_i_2_n_0 ;
  wire \m16_fu_66[11]_i_3_n_0 ;
  wire \m16_fu_66[11]_i_4_n_0 ;
  wire \m16_fu_66[11]_i_5_n_0 ;
  wire \m16_fu_66[11]_i_6_n_0 ;
  wire \m16_fu_66[11]_i_7_n_0 ;
  wire \m16_fu_66[11]_i_8_n_0 ;
  wire \m16_fu_66[11]_i_9_n_0 ;
  wire \m16_fu_66[15]_i_2_n_0 ;
  wire \m16_fu_66[15]_i_3_n_0 ;
  wire \m16_fu_66[15]_i_4_n_0 ;
  wire \m16_fu_66[15]_i_5_n_0 ;
  wire \m16_fu_66[15]_i_6_n_0 ;
  wire \m16_fu_66[15]_i_7_n_0 ;
  wire \m16_fu_66[15]_i_8_n_0 ;
  wire \m16_fu_66[15]_i_9_n_0 ;
  wire \m16_fu_66[19]_i_2_n_0 ;
  wire \m16_fu_66[19]_i_3_n_0 ;
  wire \m16_fu_66[19]_i_4_n_0 ;
  wire \m16_fu_66[19]_i_5_n_0 ;
  wire \m16_fu_66[19]_i_6_n_0 ;
  wire \m16_fu_66[19]_i_7_n_0 ;
  wire \m16_fu_66[19]_i_8_n_0 ;
  wire \m16_fu_66[19]_i_9_n_0 ;
  wire \m16_fu_66[23]_i_2_n_0 ;
  wire \m16_fu_66[23]_i_3_n_0 ;
  wire \m16_fu_66[23]_i_4_n_0 ;
  wire \m16_fu_66[23]_i_5_n_0 ;
  wire \m16_fu_66[23]_i_6_n_0 ;
  wire \m16_fu_66[23]_i_7_n_0 ;
  wire \m16_fu_66[23]_i_8_n_0 ;
  wire \m16_fu_66[23]_i_9_n_0 ;
  wire \m16_fu_66[27]_i_2_n_0 ;
  wire \m16_fu_66[27]_i_3_n_0 ;
  wire \m16_fu_66[27]_i_4_n_0 ;
  wire \m16_fu_66[27]_i_5_n_0 ;
  wire \m16_fu_66[27]_i_6_n_0 ;
  wire \m16_fu_66[27]_i_7_n_0 ;
  wire \m16_fu_66[27]_i_8_n_0 ;
  wire \m16_fu_66[27]_i_9_n_0 ;
  wire \m16_fu_66[31]_i_2_n_0 ;
  wire \m16_fu_66[31]_i_3_n_0 ;
  wire \m16_fu_66[31]_i_4_n_0 ;
  wire \m16_fu_66[31]_i_5_n_0 ;
  wire \m16_fu_66[31]_i_6_n_0 ;
  wire \m16_fu_66[31]_i_7_n_0 ;
  wire \m16_fu_66[31]_i_8_n_0 ;
  wire \m16_fu_66[3]_i_2_n_0 ;
  wire \m16_fu_66[3]_i_3_n_0 ;
  wire \m16_fu_66[3]_i_4_n_0 ;
  wire \m16_fu_66[3]_i_5_n_0 ;
  wire \m16_fu_66[3]_i_6_n_0 ;
  wire \m16_fu_66[3]_i_7_n_0 ;
  wire \m16_fu_66[3]_i_8_n_0 ;
  wire \m16_fu_66[3]_i_9_n_0 ;
  wire \m16_fu_66[7]_i_10_n_0 ;
  wire \m16_fu_66[7]_i_3_n_0 ;
  wire \m16_fu_66[7]_i_4_n_0 ;
  wire \m16_fu_66[7]_i_5_n_0 ;
  wire \m16_fu_66[7]_i_6_n_0 ;
  wire \m16_fu_66[7]_i_7_n_0 ;
  wire \m16_fu_66[7]_i_8_n_0 ;
  wire \m16_fu_66[7]_i_9_n_0 ;
  wire \m16_fu_66_reg[11]_i_1_n_0 ;
  wire \m16_fu_66_reg[11]_i_1_n_1 ;
  wire \m16_fu_66_reg[11]_i_1_n_2 ;
  wire \m16_fu_66_reg[11]_i_1_n_3 ;
  wire \m16_fu_66_reg[15]_i_1_n_0 ;
  wire \m16_fu_66_reg[15]_i_1_n_1 ;
  wire \m16_fu_66_reg[15]_i_1_n_2 ;
  wire \m16_fu_66_reg[15]_i_1_n_3 ;
  wire \m16_fu_66_reg[19]_i_1_n_0 ;
  wire \m16_fu_66_reg[19]_i_1_n_1 ;
  wire \m16_fu_66_reg[19]_i_1_n_2 ;
  wire \m16_fu_66_reg[19]_i_1_n_3 ;
  wire \m16_fu_66_reg[23]_i_1_n_0 ;
  wire \m16_fu_66_reg[23]_i_1_n_1 ;
  wire \m16_fu_66_reg[23]_i_1_n_2 ;
  wire \m16_fu_66_reg[23]_i_1_n_3 ;
  wire \m16_fu_66_reg[27]_i_1_n_0 ;
  wire \m16_fu_66_reg[27]_i_1_n_1 ;
  wire \m16_fu_66_reg[27]_i_1_n_2 ;
  wire \m16_fu_66_reg[27]_i_1_n_3 ;
  wire [31:0]\m16_fu_66_reg[31] ;
  wire \m16_fu_66_reg[31]_i_1_n_1 ;
  wire \m16_fu_66_reg[31]_i_1_n_2 ;
  wire \m16_fu_66_reg[31]_i_1_n_3 ;
  wire \m16_fu_66_reg[3]_i_1_n_0 ;
  wire \m16_fu_66_reg[3]_i_1_n_1 ;
  wire \m16_fu_66_reg[3]_i_1_n_2 ;
  wire \m16_fu_66_reg[3]_i_1_n_3 ;
  wire \m16_fu_66_reg[7]_i_2_n_0 ;
  wire \m16_fu_66_reg[7]_i_2_n_1 ;
  wire \m16_fu_66_reg[7]_i_2_n_2 ;
  wire \m16_fu_66_reg[7]_i_2_n_3 ;
  wire [3:0]\zext_ln189_reg_5058_reg[3] ;
  wire [3:3]\NLW_m16_fu_66_reg[31]_i_1_CO_UNCONNECTED ;

  assign in_data_14_address0_0_sn_1 = in_data_14_address0_0_sp_1;
  assign in_data_4_address0_1_sn_1 = in_data_4_address0_1_sp_1;
  assign in_data_4_address0_2_sn_1 = in_data_4_address0_2_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_NS_fsm11_out),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[9]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[41]_i_2 
       (.I0(Q[8]),
        .I1(\ap_CS_fsm_reg[41] [0]),
        .I2(\ap_CS_fsm_reg[41] [2]),
        .I3(\ap_CS_fsm_reg[41] [3]),
        .I4(\ap_CS_fsm_reg[41] [1]),
        .O(ap_NS_fsm11_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_done_cache),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(Q[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I2(in_data_4_address0_2_sn_1),
        .I3(\in_data_4_address0[3]_0 ),
        .I4(in_data_14_address0_0_sn_1),
        .I5(in_data_4_address0_1_sn_1),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_i_1
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready),
        .I1(ap_NS_fsm11_out),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_s4_0_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(in_data_14_address0_0_sn_1),
        .O(add_ln265_fu_154_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_s4_0_fu_70[1]_i_1 
       (.I0(in_data_4_address0_1_sn_1),
        .I1(ap_loop_init_int),
        .I2(in_data_14_address0_0_sn_1),
        .O(add_ln265_fu_154_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_s4_0_fu_70[2]_i_1 
       (.I0(in_data_14_address0_0_sn_1),
        .I1(in_data_4_address0_1_sn_1),
        .I2(ap_loop_init_int),
        .I3(in_data_4_address0_2_sn_1),
        .O(add_ln265_fu_154_p2[2]));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    \i_s4_0_fu_70[3]_i_1 
       (.I0(in_data_4_address0_1_sn_1),
        .I1(in_data_14_address0_0_sn_1),
        .I2(\in_data_4_address0[3]_0 ),
        .I3(in_data_4_address0_2_sn_1),
        .I4(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(i_s4_0_fu_700));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h13332000)) 
    \i_s4_0_fu_70[3]_i_2 
       (.I0(in_data_4_address0_2_sn_1),
        .I1(ap_loop_init_int),
        .I2(in_data_4_address0_1_sn_1),
        .I3(in_data_14_address0_0_sn_1),
        .I4(\in_data_4_address0[3]_0 ),
        .O(add_ln265_fu_154_p2[3]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \in_data_12_address0[3]_INST_0_i_1 
       (.I0(\zext_ln189_reg_5058_reg[3] [3]),
        .I1(\zext_ln189_reg_5058_reg[3] [0]),
        .I2(\zext_ln189_reg_5058_reg[3] [1]),
        .I3(\zext_ln189_reg_5058_reg[3] [2]),
        .O(\i_n4_1_fu_378_reg[3] ));
  LUT6 #(
    .INIT(64'h880088008800880F)) 
    \in_data_14_address0[0]_INST_0 
       (.I0(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .I1(in_data_14_address0_0_sn_1),
        .I2(\in_data_14_address0[0]_INST_0_i_1_n_0 ),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(in_data_14_address0[0]));
  LUT6 #(
    .INIT(64'hFF05FF0CFF0CFF0C)) 
    \in_data_14_address0[0]_INST_0_i_1 
       (.I0(\in_data_14_address0[3] [0]),
        .I1(\in_data_14_address0[0]_INST_0_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(Q[2]),
        .O(\in_data_14_address0[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F440F77)) 
    \in_data_14_address0[0]_INST_0_i_2 
       (.I0(\in_data_4_address0[3]_2 [0]),
        .I1(Q[0]),
        .I2(\in_data_4_address0[3]_1 [0]),
        .I3(Q[1]),
        .I4(\in_data_14_address0[3]_INST_0_i_1_0 [0]),
        .O(\in_data_14_address0[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF100F100F100F1)) 
    \in_data_14_address0[1]_INST_0 
       (.I0(\in_data_14_address0[1]_INST_0_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(in_data_4_address0_1_sn_1),
        .I5(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_14_address0[1]));
  LUT6 #(
    .INIT(64'h00F500FC00FC00FC)) 
    \in_data_14_address0[1]_INST_0_i_1 
       (.I0(\in_data_14_address0[3] [1]),
        .I1(\in_data_14_address0[1]_INST_0_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(Q[2]),
        .O(\in_data_14_address0[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h555503F3)) 
    \in_data_14_address0[1]_INST_0_i_2 
       (.I0(\in_data_4_address0[3]_1 [1]),
        .I1(\in_data_14_address0[3]_INST_0_i_1_0 [1]),
        .I2(Q[0]),
        .I3(\in_data_4_address0[3]_2 [1]),
        .I4(Q[1]),
        .O(\in_data_14_address0[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00007F55)) 
    \in_data_14_address0[2]_INST_0 
       (.I0(Q[9]),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(in_data_4_address0_2_sn_1),
        .I4(\in_data_14_address0[2]_INST_0_i_1_n_0 ),
        .O(in_data_14_address0[2]));
  LUT6 #(
    .INIT(64'hFFF1FFFD00000000)) 
    \in_data_14_address0[2]_INST_0_i_1 
       (.I0(\in_data_14_address0[2]_INST_0_i_2_n_0 ),
        .I1(E),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\in_data_14_address0[3] [2]),
        .I5(\in_data_14_address0[2]_INST_0_i_3_n_0 ),
        .O(\in_data_14_address0[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF0AACC)) 
    \in_data_14_address0[2]_INST_0_i_2 
       (.I0(\in_data_4_address0[3]_1 [2]),
        .I1(\in_data_14_address0[3]_INST_0_i_1_0 [2]),
        .I2(\in_data_4_address0[3]_2 [2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\in_data_14_address0[2]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \in_data_14_address0[2]_INST_0_i_3 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\in_data_14_address0[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h880088008800880F)) 
    \in_data_14_address0[3]_INST_0 
       (.I0(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .I1(\in_data_4_address0[3]_0 ),
        .I2(\in_data_14_address0[3]_INST_0_i_1_n_0 ),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(in_data_14_address0[3]));
  LUT6 #(
    .INIT(64'hFFF5FFFCFFFCFFFC)) 
    \in_data_14_address0[3]_INST_0_i_1 
       (.I0(\in_data_14_address0[3] [3]),
        .I1(\in_data_14_address0[3]_INST_0_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(Q[2]),
        .O(\in_data_14_address0[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \in_data_14_address0[3]_INST_0_i_2 
       (.I0(\in_data_4_address0[3]_1 [3]),
        .I1(\in_data_4_address0[3]_2 [3]),
        .I2(Q[0]),
        .I3(\in_data_14_address0[3]_INST_0_i_1_0 [3]),
        .I4(Q[1]),
        .O(\in_data_14_address0[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    in_data_14_ce0_INST_0_i_1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hFFCA00CA00CA00CA)) 
    \in_data_4_address0[0]_INST_0 
       (.I0(\in_data_4_address0[0]_INST_0_i_1_n_0 ),
        .I1(\in_data_4_address0[3] [0]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .I5(in_data_14_address0_0_sn_1),
        .O(in_data_4_address0[0]));
  LUT6 #(
    .INIT(64'hBFBF8080BF80BF80)) 
    \in_data_4_address0[0]_INST_0_i_1 
       (.I0(\zext_ln189_reg_5058_reg[3] [0]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\in_data_4_address0[3]_2 [0]),
        .I4(\in_data_4_address0[3]_1 [0]),
        .I5(Q[1]),
        .O(\in_data_4_address0[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCA00CA00CA00CA)) 
    \in_data_4_address0[1]_INST_0 
       (.I0(\in_data_4_address0[1]_INST_0_i_1_n_0 ),
        .I1(\in_data_4_address0[3] [1]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(in_data_4_address0_1_sn_1),
        .I5(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_4_address0[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \in_data_4_address0[1]_INST_0_i_1 
       (.I0(\zext_ln189_reg_5058_reg[3] [1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\in_data_4_address0[3]_1 [1]),
        .I4(Q[1]),
        .I5(\in_data_4_address0[3]_2 [1]),
        .O(\in_data_4_address0[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCA00CA00CA00CA)) 
    \in_data_4_address0[2]_INST_0 
       (.I0(\in_data_4_address0[2]_INST_0_i_1_n_0 ),
        .I1(\in_data_4_address0[3] [2]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(in_data_4_address0_2_sn_1),
        .I5(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_4_address0[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \in_data_4_address0[2]_INST_0_i_1 
       (.I0(\zext_ln189_reg_5058_reg[3] [2]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\in_data_4_address0[3]_1 [2]),
        .I4(Q[1]),
        .I5(\in_data_4_address0[3]_2 [2]),
        .O(\in_data_4_address0[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCA00CA00CA00CA)) 
    \in_data_4_address0[3]_INST_0 
       (.I0(\in_data_4_address0[3]_INST_0_i_1_n_0 ),
        .I1(\in_data_4_address0[3] [3]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(\in_data_4_address0[3]_0 ),
        .I5(\in_data_4_address0[3]_INST_0_i_2_n_0 ),
        .O(in_data_4_address0[3]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \in_data_4_address0[3]_INST_0_i_1 
       (.I0(\i_n4_1_fu_378_reg[3] ),
        .I1(\in_data_4_address0[3]_1 [3]),
        .I2(Q[1]),
        .I3(\in_data_4_address0[3]_2 [3]),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\in_data_4_address0[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \in_data_4_address0[3]_INST_0_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .O(\in_data_4_address0[3]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[11]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[11]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[11]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[9]),
        .O(\m16_fu_66[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[11]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[8]),
        .O(\m16_fu_66[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[11]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [11]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[11]),
        .O(\m16_fu_66[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[11]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [10]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[10]),
        .O(\m16_fu_66[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[11]_i_8 
       (.I0(B[9]),
        .I1(\m16_fu_66_reg[31] [9]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[9]),
        .O(\m16_fu_66[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[11]_i_9 
       (.I0(B[8]),
        .I1(\m16_fu_66_reg[31] [8]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[8]),
        .O(\m16_fu_66[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[15]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[15]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[15]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[15]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[15]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [15]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[15]),
        .O(\m16_fu_66[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[15]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [14]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[14]),
        .O(\m16_fu_66[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[15]_i_8 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [13]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[13]),
        .O(\m16_fu_66[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[15]_i_9 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [12]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[12]),
        .O(\m16_fu_66[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[19]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[19]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[19]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[19]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[19]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [19]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[19]),
        .O(\m16_fu_66[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[19]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [18]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[18]),
        .O(\m16_fu_66[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[19]_i_8 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [17]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[17]),
        .O(\m16_fu_66[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[19]_i_9 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [16]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[16]),
        .O(\m16_fu_66[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[23]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[23]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[23]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[23]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[23]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [23]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[23]),
        .O(\m16_fu_66[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[23]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [22]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[22]),
        .O(\m16_fu_66[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[23]_i_8 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [21]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[21]),
        .O(\m16_fu_66[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[23]_i_9 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [20]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[20]),
        .O(\m16_fu_66[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[27]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[27]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[27]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[27]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[27]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [27]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[27]),
        .O(\m16_fu_66[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[27]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [26]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[26]),
        .O(\m16_fu_66[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[27]_i_8 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [25]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[25]),
        .O(\m16_fu_66[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[27]_i_9 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [24]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[24]),
        .O(\m16_fu_66[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[31]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[31]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \m16_fu_66[31]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .O(\m16_fu_66[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \m16_fu_66[31]_i_5 
       (.I0(CO),
        .I1(m16_19_out[31]),
        .I2(ap_loop_init_int),
        .I3(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I4(\m16_fu_66_reg[31] [31]),
        .O(\m16_fu_66[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[31]_i_6 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [30]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[30]),
        .O(\m16_fu_66[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[31]_i_7 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [29]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[29]),
        .O(\m16_fu_66[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \m16_fu_66[31]_i_8 
       (.I0(CO),
        .I1(\m16_fu_66_reg[31] [28]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[28]),
        .O(\m16_fu_66[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[3]_i_2 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[3]),
        .O(\m16_fu_66[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[3]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[2]),
        .O(\m16_fu_66[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[3]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[1]),
        .O(\m16_fu_66[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[3]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[0]),
        .O(\m16_fu_66[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[3]_i_6 
       (.I0(B[3]),
        .I1(\m16_fu_66_reg[31] [3]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[3]),
        .O(\m16_fu_66[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[3]_i_7 
       (.I0(B[2]),
        .I1(\m16_fu_66_reg[31] [2]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[2]),
        .O(\m16_fu_66[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[3]_i_8 
       (.I0(B[1]),
        .I1(\m16_fu_66_reg[31] [1]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[1]),
        .O(\m16_fu_66[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[3]_i_9 
       (.I0(B[0]),
        .I1(\m16_fu_66_reg[31] [0]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[0]),
        .O(\m16_fu_66[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \m16_fu_66[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[7]_i_10 
       (.I0(B[4]),
        .I1(\m16_fu_66_reg[31] [4]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[4]),
        .O(\m16_fu_66[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[7]_i_3 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[7]),
        .O(\m16_fu_66[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[7]_i_4 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[6]),
        .O(\m16_fu_66[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[7]_i_5 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[5]),
        .O(\m16_fu_66[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \m16_fu_66[7]_i_6 
       (.I0(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(B[4]),
        .O(\m16_fu_66[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[7]_i_7 
       (.I0(B[7]),
        .I1(\m16_fu_66_reg[31] [7]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[7]),
        .O(\m16_fu_66[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[7]_i_8 
       (.I0(B[6]),
        .I1(\m16_fu_66_reg[31] [6]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[6]),
        .O(\m16_fu_66[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \m16_fu_66[7]_i_9 
       (.I0(B[5]),
        .I1(\m16_fu_66_reg[31] [5]),
        .I2(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(m16_19_out[5]),
        .O(\m16_fu_66[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[11]_i_1 
       (.CI(\m16_fu_66_reg[7]_i_2_n_0 ),
        .CO({\m16_fu_66_reg[11]_i_1_n_0 ,\m16_fu_66_reg[11]_i_1_n_1 ,\m16_fu_66_reg[11]_i_1_n_2 ,\m16_fu_66_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[11]_i_2_n_0 ,\m16_fu_66[11]_i_3_n_0 ,\m16_fu_66[11]_i_4_n_0 ,\m16_fu_66[11]_i_5_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_1),
        .S({\m16_fu_66[11]_i_6_n_0 ,\m16_fu_66[11]_i_7_n_0 ,\m16_fu_66[11]_i_8_n_0 ,\m16_fu_66[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[15]_i_1 
       (.CI(\m16_fu_66_reg[11]_i_1_n_0 ),
        .CO({\m16_fu_66_reg[15]_i_1_n_0 ,\m16_fu_66_reg[15]_i_1_n_1 ,\m16_fu_66_reg[15]_i_1_n_2 ,\m16_fu_66_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[15]_i_2_n_0 ,\m16_fu_66[15]_i_3_n_0 ,\m16_fu_66[15]_i_4_n_0 ,\m16_fu_66[15]_i_5_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_2),
        .S({\m16_fu_66[15]_i_6_n_0 ,\m16_fu_66[15]_i_7_n_0 ,\m16_fu_66[15]_i_8_n_0 ,\m16_fu_66[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[19]_i_1 
       (.CI(\m16_fu_66_reg[15]_i_1_n_0 ),
        .CO({\m16_fu_66_reg[19]_i_1_n_0 ,\m16_fu_66_reg[19]_i_1_n_1 ,\m16_fu_66_reg[19]_i_1_n_2 ,\m16_fu_66_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[19]_i_2_n_0 ,\m16_fu_66[19]_i_3_n_0 ,\m16_fu_66[19]_i_4_n_0 ,\m16_fu_66[19]_i_5_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_3),
        .S({\m16_fu_66[19]_i_6_n_0 ,\m16_fu_66[19]_i_7_n_0 ,\m16_fu_66[19]_i_8_n_0 ,\m16_fu_66[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[23]_i_1 
       (.CI(\m16_fu_66_reg[19]_i_1_n_0 ),
        .CO({\m16_fu_66_reg[23]_i_1_n_0 ,\m16_fu_66_reg[23]_i_1_n_1 ,\m16_fu_66_reg[23]_i_1_n_2 ,\m16_fu_66_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[23]_i_2_n_0 ,\m16_fu_66[23]_i_3_n_0 ,\m16_fu_66[23]_i_4_n_0 ,\m16_fu_66[23]_i_5_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_4),
        .S({\m16_fu_66[23]_i_6_n_0 ,\m16_fu_66[23]_i_7_n_0 ,\m16_fu_66[23]_i_8_n_0 ,\m16_fu_66[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[27]_i_1 
       (.CI(\m16_fu_66_reg[23]_i_1_n_0 ),
        .CO({\m16_fu_66_reg[27]_i_1_n_0 ,\m16_fu_66_reg[27]_i_1_n_1 ,\m16_fu_66_reg[27]_i_1_n_2 ,\m16_fu_66_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[27]_i_2_n_0 ,\m16_fu_66[27]_i_3_n_0 ,\m16_fu_66[27]_i_4_n_0 ,\m16_fu_66[27]_i_5_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_5),
        .S({\m16_fu_66[27]_i_6_n_0 ,\m16_fu_66[27]_i_7_n_0 ,\m16_fu_66[27]_i_8_n_0 ,\m16_fu_66[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[31]_i_1 
       (.CI(\m16_fu_66_reg[27]_i_1_n_0 ),
        .CO({\NLW_m16_fu_66_reg[31]_i_1_CO_UNCONNECTED [3],\m16_fu_66_reg[31]_i_1_n_1 ,\m16_fu_66_reg[31]_i_1_n_2 ,\m16_fu_66_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_fu_66[31]_i_2_n_0 ,\m16_fu_66[31]_i_3_n_0 ,\m16_fu_66[31]_i_4_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_6),
        .S({\m16_fu_66[31]_i_5_n_0 ,\m16_fu_66[31]_i_6_n_0 ,\m16_fu_66[31]_i_7_n_0 ,\m16_fu_66[31]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m16_fu_66_reg[3]_i_1_n_0 ,\m16_fu_66_reg[3]_i_1_n_1 ,\m16_fu_66_reg[3]_i_1_n_2 ,\m16_fu_66_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[3]_i_2_n_0 ,\m16_fu_66[3]_i_3_n_0 ,\m16_fu_66[3]_i_4_n_0 ,\m16_fu_66[3]_i_5_n_0 }),
        .O(O),
        .S({\m16_fu_66[3]_i_6_n_0 ,\m16_fu_66[3]_i_7_n_0 ,\m16_fu_66[3]_i_8_n_0 ,\m16_fu_66[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \m16_fu_66_reg[7]_i_2 
       (.CI(\m16_fu_66_reg[3]_i_1_n_0 ),
        .CO({\m16_fu_66_reg[7]_i_2_n_0 ,\m16_fu_66_reg[7]_i_2_n_1 ,\m16_fu_66_reg[7]_i_2_n_2 ,\m16_fu_66_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_fu_66[7]_i_3_n_0 ,\m16_fu_66[7]_i_4_n_0 ,\m16_fu_66[7]_i_5_n_0 ,\m16_fu_66[7]_i_6_n_0 }),
        .O(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg_reg_0),
        .S({\m16_fu_66[7]_i_7_n_0 ,\m16_fu_66[7]_i_8_n_0 ,\m16_fu_66[7]_i_9_n_0 ,\m16_fu_66[7]_i_10_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_16s_17_4_1
   (\b_reg_reg[1] ,
    D,
    \p_reg_reg[8] ,
    \a_reg_reg[1] ,
    \a_reg_reg[2] ,
    S,
    DI,
    \m_reg_reg[7] ,
    \add_ln252_7_reg_5630_reg[11] ,
    \add_ln252_7_reg_5630_reg[11]_0 ,
    Q,
    sext_ln252_4_fu_3889_p1,
    CO,
    \m_reg_reg[5] ,
    \m_reg_reg[5]_0 ,
    \p_reg_reg[15] ,
    in_data_2_q0,
    ap_clk,
    \m_reg_reg[1] );
  output \b_reg_reg[1] ;
  output [16:0]D;
  output [1:0]\p_reg_reg[8] ;
  output \a_reg_reg[1] ;
  output [2:0]\a_reg_reg[2] ;
  input [0:0]S;
  input [0:0]DI;
  input [1:0]\m_reg_reg[7] ;
  input [1:0]\add_ln252_7_reg_5630_reg[11] ;
  input [0:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  input [10:0]Q;
  input [7:0]sext_ln252_4_fu_3889_p1;
  input [0:0]CO;
  input [2:0]\m_reg_reg[5] ;
  input \m_reg_reg[5]_0 ;
  input [15:0]\p_reg_reg[15] ;
  input [2:0]in_data_2_q0;
  input ap_clk;
  input [0:0]\m_reg_reg[1] ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [0:0]S;
  wire \a_reg_reg[1] ;
  wire [2:0]\a_reg_reg[2] ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11] ;
  wire [0:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  wire ap_clk;
  wire \b_reg_reg[1] ;
  wire [2:0]in_data_2_q0;
  wire [0:0]\m_reg_reg[1] ;
  wire [2:0]\m_reg_reg[5] ;
  wire \m_reg_reg[5]_0 ;
  wire [1:0]\m_reg_reg[7] ;
  wire [15:0]\p_reg_reg[15] ;
  wire [1:0]\p_reg_reg[8] ;
  wire [7:0]sext_ln252_4_fu_3889_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0 case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(\b_reg_reg[1] ),
        .Q(Q),
        .S(S),
        .\a_reg_reg[1]_0 (\a_reg_reg[1] ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\add_ln252_7_reg_5630_reg[11] (\add_ln252_7_reg_5630_reg[11] ),
        .\add_ln252_7_reg_5630_reg[11]_0 (\add_ln252_7_reg_5630_reg[11]_0 ),
        .ap_clk(ap_clk),
        .in_data_2_q0(in_data_2_q0),
        .\m_reg_reg[1]_0 (\m_reg_reg[1] ),
        .\m_reg_reg[5]_0 (\m_reg_reg[5] ),
        .\m_reg_reg[5]_1 (\m_reg_reg[5]_0 ),
        .\m_reg_reg[7]_0 (DI),
        .\m_reg_reg[7]_1 (\m_reg_reg[7] ),
        .\p_reg_reg[15]_0 (\p_reg_reg[15] ),
        .\p_reg_reg[8]_0 (\p_reg_reg[8] ),
        .sext_ln252_4_fu_3889_p1(sext_ln252_4_fu_3889_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0
   (DI,
    D,
    \p_reg_reg[8]_0 ,
    \a_reg_reg[1]_0 ,
    \a_reg_reg[2]_0 ,
    S,
    \m_reg_reg[7]_0 ,
    \m_reg_reg[7]_1 ,
    \add_ln252_7_reg_5630_reg[11] ,
    \add_ln252_7_reg_5630_reg[11]_0 ,
    Q,
    sext_ln252_4_fu_3889_p1,
    CO,
    \m_reg_reg[5]_0 ,
    \m_reg_reg[5]_1 ,
    \p_reg_reg[15]_0 ,
    in_data_2_q0,
    ap_clk,
    \m_reg_reg[1]_0 );
  output [0:0]DI;
  output [16:0]D;
  output [1:0]\p_reg_reg[8]_0 ;
  output \a_reg_reg[1]_0 ;
  output [2:0]\a_reg_reg[2]_0 ;
  input [0:0]S;
  input [0:0]\m_reg_reg[7]_0 ;
  input [1:0]\m_reg_reg[7]_1 ;
  input [1:0]\add_ln252_7_reg_5630_reg[11] ;
  input [0:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  input [10:0]Q;
  input [7:0]sext_ln252_4_fu_3889_p1;
  input [0:0]CO;
  input [2:0]\m_reg_reg[5]_0 ;
  input \m_reg_reg[5]_1 ;
  input [15:0]\p_reg_reg[15]_0 ;
  input [2:0]in_data_2_q0;
  input ap_clk;
  input [0:0]\m_reg_reg[1]_0 ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [0:0]S;
  wire \a_reg_reg[1]_0 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire \add_ln252_7_reg_5630[11]_i_2_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_3_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_6_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_7_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_8_n_0 ;
  wire \add_ln252_7_reg_5630[15]_i_2_n_0 ;
  wire \add_ln252_7_reg_5630[15]_i_3_n_0 ;
  wire \add_ln252_7_reg_5630[15]_i_4_n_0 ;
  wire \add_ln252_7_reg_5630[15]_i_5_n_0 ;
  wire \add_ln252_7_reg_5630[16]_i_2_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_2_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_3_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_4_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_5_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_6_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_7_n_0 ;
  wire \add_ln252_7_reg_5630[3]_i_8_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_2_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_3_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_4_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_5_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_6_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_7_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_8_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_9_n_0 ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11] ;
  wire [0:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_1_n_0 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_1_n_1 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_1_n_2 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_1_n_3 ;
  wire \add_ln252_7_reg_5630_reg[15]_i_1_n_0 ;
  wire \add_ln252_7_reg_5630_reg[15]_i_1_n_1 ;
  wire \add_ln252_7_reg_5630_reg[15]_i_1_n_2 ;
  wire \add_ln252_7_reg_5630_reg[15]_i_1_n_3 ;
  wire \add_ln252_7_reg_5630_reg[3]_i_1_n_0 ;
  wire \add_ln252_7_reg_5630_reg[3]_i_1_n_1 ;
  wire \add_ln252_7_reg_5630_reg[3]_i_1_n_2 ;
  wire \add_ln252_7_reg_5630_reg[3]_i_1_n_3 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_1_n_0 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_1_n_1 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_1_n_2 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_1_n_3 ;
  wire ap_clk;
  wire [2:0]in_data_2_q0;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry_i_11_n_0;
  wire m__0_carry_i_2_n_0;
  wire m__0_carry_i_3_n_0;
  wire m__0_carry_i_5__0_n_0;
  wire m__0_carry_i_6__0_n_0;
  wire m__0_carry_i_7__1_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__2_n_0 ;
  wire [0:0]\m_reg_reg[1]_0 ;
  wire [2:0]\m_reg_reg[5]_0 ;
  wire \m_reg_reg[5]_1 ;
  wire [0:0]\m_reg_reg[7]_0 ;
  wire [1:0]\m_reg_reg[7]_1 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire \p_reg[7]_i_6_n_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire [15:0]\p_reg_reg[15]_0 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire \p_reg_reg[16]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [1:0]\p_reg_reg[8]_0 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[10] ;
  wire \p_reg_reg_n_0_[11] ;
  wire \p_reg_reg_n_0_[12] ;
  wire \p_reg_reg_n_0_[13] ;
  wire \p_reg_reg_n_0_[14] ;
  wire \p_reg_reg_n_0_[15] ;
  wire \p_reg_reg_n_0_[16] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire \p_reg_reg_n_0_[9] ;
  wire [7:0]sext_ln252_4_fu_3889_p1;
  wire [3:0]\NLW_add_ln252_7_reg_5630_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln252_7_reg_5630_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_m__0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_m__0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_p_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_reg_reg[16]_i_1_O_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_2_q0[0]),
        .Q(\a_reg_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_2_q0[1]),
        .Q(\a_reg_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_2_q0[2]),
        .Q(\a_reg_reg[2]_0 [2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \add_ln252_7_reg_5630[11]_i_2 
       (.I0(Q[10]),
        .I1(\p_reg_reg_n_0_[10] ),
        .I2(\p_reg_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(\add_ln252_7_reg_5630[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln252_7_reg_5630[11]_i_3 
       (.I0(\p_reg_reg[8]_0 [1]),
        .I1(Q[8]),
        .I2(\p_reg_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(\add_ln252_7_reg_5630[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \add_ln252_7_reg_5630[11]_i_6 
       (.I0(Q[9]),
        .I1(\p_reg_reg_n_0_[9] ),
        .I2(\p_reg_reg_n_0_[10] ),
        .I3(Q[10]),
        .I4(\p_reg_reg_n_0_[11] ),
        .O(\add_ln252_7_reg_5630[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \add_ln252_7_reg_5630[11]_i_7 
       (.I0(Q[8]),
        .I1(\p_reg_reg[8]_0 [1]),
        .I2(Q[10]),
        .I3(\p_reg_reg_n_0_[10] ),
        .I4(Q[9]),
        .I5(\p_reg_reg_n_0_[9] ),
        .O(\add_ln252_7_reg_5630[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \add_ln252_7_reg_5630[11]_i_8 
       (.I0(CO),
        .I1(Q[9]),
        .I2(\p_reg_reg_n_0_[9] ),
        .I3(Q[8]),
        .I4(\p_reg_reg[8]_0 [1]),
        .O(\add_ln252_7_reg_5630[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_7_reg_5630[15]_i_2 
       (.I0(\p_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg_n_0_[15] ),
        .O(\add_ln252_7_reg_5630[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_7_reg_5630[15]_i_3 
       (.I0(\p_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg_n_0_[14] ),
        .O(\add_ln252_7_reg_5630[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_7_reg_5630[15]_i_4 
       (.I0(\p_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg_n_0_[13] ),
        .O(\add_ln252_7_reg_5630[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_7_reg_5630[15]_i_5 
       (.I0(\p_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg_n_0_[12] ),
        .O(\add_ln252_7_reg_5630[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln252_7_reg_5630[16]_i_2 
       (.I0(\p_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg_n_0_[16] ),
        .O(\add_ln252_7_reg_5630[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[3]_i_2 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(sext_ln252_4_fu_3889_p1[2]),
        .O(\add_ln252_7_reg_5630[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[3]_i_3 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(sext_ln252_4_fu_3889_p1[1]),
        .O(\add_ln252_7_reg_5630[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[3]_i_4 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(sext_ln252_4_fu_3889_p1[0]),
        .O(\add_ln252_7_reg_5630[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[3]_i_5 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(sext_ln252_4_fu_3889_p1[3]),
        .I3(\add_ln252_7_reg_5630[3]_i_2_n_0 ),
        .O(\add_ln252_7_reg_5630[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[3]_i_6 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(sext_ln252_4_fu_3889_p1[2]),
        .I3(\add_ln252_7_reg_5630[3]_i_3_n_0 ),
        .O(\add_ln252_7_reg_5630[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[3]_i_7 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(sext_ln252_4_fu_3889_p1[1]),
        .I3(\add_ln252_7_reg_5630[3]_i_4_n_0 ),
        .O(\add_ln252_7_reg_5630[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln252_7_reg_5630[3]_i_8 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(sext_ln252_4_fu_3889_p1[0]),
        .O(\add_ln252_7_reg_5630[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[7]_i_2 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(sext_ln252_4_fu_3889_p1[6]),
        .O(\add_ln252_7_reg_5630[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[7]_i_3 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(sext_ln252_4_fu_3889_p1[5]),
        .O(\add_ln252_7_reg_5630[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[7]_i_4 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(sext_ln252_4_fu_3889_p1[4]),
        .O(\add_ln252_7_reg_5630[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln252_7_reg_5630[7]_i_5 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(sext_ln252_4_fu_3889_p1[3]),
        .O(\add_ln252_7_reg_5630[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[7]_i_6 
       (.I0(\add_ln252_7_reg_5630[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\p_reg_reg[8]_0 [0]),
        .I3(sext_ln252_4_fu_3889_p1[7]),
        .O(\add_ln252_7_reg_5630[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[7]_i_7 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(sext_ln252_4_fu_3889_p1[6]),
        .I3(\add_ln252_7_reg_5630[7]_i_3_n_0 ),
        .O(\add_ln252_7_reg_5630[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[7]_i_8 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(sext_ln252_4_fu_3889_p1[5]),
        .I3(\add_ln252_7_reg_5630[7]_i_4_n_0 ),
        .O(\add_ln252_7_reg_5630[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln252_7_reg_5630[7]_i_9 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(sext_ln252_4_fu_3889_p1[4]),
        .I3(\add_ln252_7_reg_5630[7]_i_5_n_0 ),
        .O(\add_ln252_7_reg_5630[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_7_reg_5630_reg[11]_i_1 
       (.CI(\add_ln252_7_reg_5630_reg[7]_i_1_n_0 ),
        .CO({\add_ln252_7_reg_5630_reg[11]_i_1_n_0 ,\add_ln252_7_reg_5630_reg[11]_i_1_n_1 ,\add_ln252_7_reg_5630_reg[11]_i_1_n_2 ,\add_ln252_7_reg_5630_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln252_7_reg_5630[11]_i_2_n_0 ,\add_ln252_7_reg_5630[11]_i_3_n_0 ,\add_ln252_7_reg_5630_reg[11] }),
        .O(D[11:8]),
        .S({\add_ln252_7_reg_5630[11]_i_6_n_0 ,\add_ln252_7_reg_5630[11]_i_7_n_0 ,\add_ln252_7_reg_5630[11]_i_8_n_0 ,\add_ln252_7_reg_5630_reg[11]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_7_reg_5630_reg[15]_i_1 
       (.CI(\add_ln252_7_reg_5630_reg[11]_i_1_n_0 ),
        .CO({\add_ln252_7_reg_5630_reg[15]_i_1_n_0 ,\add_ln252_7_reg_5630_reg[15]_i_1_n_1 ,\add_ln252_7_reg_5630_reg[15]_i_1_n_2 ,\add_ln252_7_reg_5630_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[14] ,\p_reg_reg_n_0_[13] ,\p_reg_reg_n_0_[12] ,\p_reg_reg_n_0_[11] }),
        .O(D[15:12]),
        .S({\add_ln252_7_reg_5630[15]_i_2_n_0 ,\add_ln252_7_reg_5630[15]_i_3_n_0 ,\add_ln252_7_reg_5630[15]_i_4_n_0 ,\add_ln252_7_reg_5630[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_7_reg_5630_reg[16]_i_1 
       (.CI(\add_ln252_7_reg_5630_reg[15]_i_1_n_0 ),
        .CO(\NLW_add_ln252_7_reg_5630_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln252_7_reg_5630_reg[16]_i_1_O_UNCONNECTED [3:1],D[16]}),
        .S({1'b0,1'b0,1'b0,\add_ln252_7_reg_5630[16]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_7_reg_5630_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln252_7_reg_5630_reg[3]_i_1_n_0 ,\add_ln252_7_reg_5630_reg[3]_i_1_n_1 ,\add_ln252_7_reg_5630_reg[3]_i_1_n_2 ,\add_ln252_7_reg_5630_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln252_7_reg_5630[3]_i_2_n_0 ,\add_ln252_7_reg_5630[3]_i_3_n_0 ,\add_ln252_7_reg_5630[3]_i_4_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln252_7_reg_5630[3]_i_5_n_0 ,\add_ln252_7_reg_5630[3]_i_6_n_0 ,\add_ln252_7_reg_5630[3]_i_7_n_0 ,\add_ln252_7_reg_5630[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln252_7_reg_5630_reg[7]_i_1 
       (.CI(\add_ln252_7_reg_5630_reg[3]_i_1_n_0 ),
        .CO({\add_ln252_7_reg_5630_reg[7]_i_1_n_0 ,\add_ln252_7_reg_5630_reg[7]_i_1_n_1 ,\add_ln252_7_reg_5630_reg[7]_i_1_n_2 ,\add_ln252_7_reg_5630_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln252_7_reg_5630[7]_i_2_n_0 ,\add_ln252_7_reg_5630[7]_i_3_n_0 ,\add_ln252_7_reg_5630[7]_i_4_n_0 ,\add_ln252_7_reg_5630[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\add_ln252_7_reg_5630[7]_i_6_n_0 ,\add_ln252_7_reg_5630[7]_i_7_n_0 ,\add_ln252_7_reg_5630[7]_i_8_n_0 ,\add_ln252_7_reg_5630[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,m__0_carry_i_2_n_0,m__0_carry_i_3_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({S,m__0_carry_i_5__0_n_0,m__0_carry_i_6__0_n_0,m__0_carry_i_7__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({NLW_m__0_carry__0_CO_UNCONNECTED[3:1],m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_reg_reg[7]_0 }),
        .O({NLW_m__0_carry__0_O_UNCONNECTED[3:2],m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({1'b0,1'b0,\m_reg_reg[7]_1 }));
  LUT6 #(
    .INIT(64'hA808080880080808)) 
    m__0_carry_i_11
       (.I0(\m_reg_reg[5]_0 [0]),
        .I1(\a_reg_reg[2]_0 [2]),
        .I2(m__0_carry_i_3_n_0),
        .I3(\a_reg_reg[2]_0 [1]),
        .I4(\m_reg_reg[5]_0 [1]),
        .I5(\a_reg_reg[2]_0 [0]),
        .O(m__0_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hA9A5695595A5A555)) 
    m__0_carry_i_1__0
       (.I0(\a_reg_reg[1]_0 ),
        .I1(\m_reg_reg[5]_0 [1]),
        .I2(\m_reg_reg[5]_0 [2]),
        .I3(\a_reg_reg[2]_0 [2]),
        .I4(\a_reg_reg[2]_0 [1]),
        .I5(\m_reg_reg[5]_0 [0]),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    m__0_carry_i_2
       (.I0(DI),
        .O(m__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    m__0_carry_i_3
       (.I0(\a_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[5]_0 [2]),
        .O(m__0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    m__0_carry_i_5__0
       (.I0(DI),
        .I1(\m_reg_reg[5]_0 [2]),
        .I2(\a_reg_reg[2]_0 [1]),
        .O(m__0_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hAA95556A)) 
    m__0_carry_i_6__0
       (.I0(\m_reg_reg[5]_1 ),
        .I1(\a_reg_reg[2]_0 [1]),
        .I2(\m_reg_reg[5]_0 [1]),
        .I3(m__0_carry_i_3_n_0),
        .I4(m__0_carry_i_11_n_0),
        .O(m__0_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9FC0C0C0603F3F3F)) 
    m__0_carry_i_7__1
       (.I0(\a_reg_reg[2]_0 [0]),
        .I1(\a_reg_reg[2]_0 [2]),
        .I2(\m_reg_reg[5]_0 [0]),
        .I3(\m_reg_reg[5]_0 [1]),
        .I4(\a_reg_reg[2]_0 [1]),
        .I5(m__0_carry_i_3_n_0),
        .O(m__0_carry_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hFF080800)) 
    m__0_carry_i_8
       (.I0(\a_reg_reg[2]_0 [1]),
        .I1(\m_reg_reg[5]_0 [1]),
        .I2(m__0_carry_i_3_n_0),
        .I3(\m_reg_reg[5]_1 ),
        .I4(m__0_carry_i_11_n_0),
        .O(\a_reg_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__2 
       (.I0(\a_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[5]_0 [0]),
        .O(\m_reg[0]_i_1__2_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__2_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[1]_0 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_2 
       (.I0(\p_reg_reg[15]_0 [10]),
        .I1(\p_reg_reg[15]_0 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_3 
       (.I0(\p_reg_reg[15]_0 [9]),
        .I1(\p_reg_reg[15]_0 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_4 
       (.I0(\p_reg_reg[15]_0 [8]),
        .I1(\p_reg_reg[15]_0 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_5 
       (.I0(\p_reg_reg[15]_0 [7]),
        .I1(\p_reg_reg[15]_0 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[15]_i_2 
       (.I0(\p_reg_reg[15]_0 [14]),
        .I1(\p_reg_reg[15]_0 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[15]_i_3 
       (.I0(\p_reg_reg[15]_0 [13]),
        .I1(\p_reg_reg[15]_0 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[15]_i_4 
       (.I0(\p_reg_reg[15]_0 [12]),
        .I1(\p_reg_reg[15]_0 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[15]_i_5 
       (.I0(\p_reg_reg[15]_0 [11]),
        .I1(\p_reg_reg[15]_0 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[15]_0 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[15]_0 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[15]_0 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[15]_0 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_reg[7]_i_2 
       (.I0(\p_reg_reg[15]_0 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\p_reg_reg[15]_0 [7]),
        .I1(\m_reg_reg_n_0_[7] ),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[15]_0 [6]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[15]_0 [5]),
        .O(\p_reg[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_6 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[15]_0 [4]),
        .O(\p_reg[7]_i_6_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\p_reg_reg[15]_0 [10:7]),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\p_reg_reg[15]_0 [14:11]),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[16]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \p_reg_reg[16]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO(\NLW_p_reg_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_reg_reg[16]_i_1_O_UNCONNECTED [3:1],\p_reg_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[8]_0 [0]),
        .R(1'b0));
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg[7]_i_2_n_0 ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 ,\p_reg[7]_i_6_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_5s_6_4_1
   (\reg_1165_pp0_iter2_reg_reg[2] ,
    D,
    \b_reg_reg[2] ,
    \b_reg_reg[2]_0 ,
    \b_reg_reg[0] ,
    \add_ln146_12_reg_4495_reg[6] ,
    DI,
    S,
    reg_1174,
    \p_reg_reg[5] ,
    Q,
    \phi_ln124_fu_270_reg[3] ,
    \p_reg_reg[3] ,
    \m_reg_reg[5] ,
    \m_reg_reg[5]_0 ,
    \add_ln146_19_reg_4537_reg[7] ,
    \add_ln146_19_reg_4537[7]_i_11 ,
    \add_ln146_19_reg_4537[7]_i_3 ,
    \add_ln146_19_reg_4537[7]_i_11_0 ,
    in_data_8_q0,
    ap_clk,
    \m_reg_reg[1] );
  output \reg_1165_pp0_iter2_reg_reg[2] ;
  output [1:0]D;
  output [2:0]\b_reg_reg[2] ;
  output [0:0]\b_reg_reg[2]_0 ;
  output [1:0]\b_reg_reg[0] ;
  output [8:0]\add_ln146_12_reg_4495_reg[6] ;
  input [1:0]DI;
  input [0:0]S;
  input [2:0]reg_1174;
  input \p_reg_reg[5] ;
  input [2:0]Q;
  input [2:0]\phi_ln124_fu_270_reg[3] ;
  input \p_reg_reg[3] ;
  input [2:0]\m_reg_reg[5] ;
  input [2:0]\m_reg_reg[5]_0 ;
  input [7:0]\add_ln146_19_reg_4537_reg[7] ;
  input [3:0]\add_ln146_19_reg_4537[7]_i_11 ;
  input [4:0]\add_ln146_19_reg_4537[7]_i_3 ;
  input [3:0]\add_ln146_19_reg_4537[7]_i_11_0 ;
  input [2:0]in_data_8_q0;
  input ap_clk;
  input [1:0]\m_reg_reg[1] ;

  wire [1:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [8:0]\add_ln146_12_reg_4495_reg[6] ;
  wire [3:0]\add_ln146_19_reg_4537[7]_i_11 ;
  wire [3:0]\add_ln146_19_reg_4537[7]_i_11_0 ;
  wire [4:0]\add_ln146_19_reg_4537[7]_i_3 ;
  wire [7:0]\add_ln146_19_reg_4537_reg[7] ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[0] ;
  wire [2:0]\b_reg_reg[2] ;
  wire [0:0]\b_reg_reg[2]_0 ;
  wire [2:0]in_data_8_q0;
  wire [1:0]\m_reg_reg[1] ;
  wire [2:0]\m_reg_reg[5] ;
  wire [2:0]\m_reg_reg[5]_0 ;
  wire \p_reg_reg[3] ;
  wire \p_reg_reg[5] ;
  wire [2:0]\phi_ln124_fu_270_reg[3] ;
  wire \reg_1165_pp0_iter2_reg_reg[2] ;
  wire [2:0]reg_1174;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0 case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\add_ln146_12_reg_4495_reg[6] (\add_ln146_12_reg_4495_reg[6] ),
        .\add_ln146_19_reg_4537[7]_i_11_0 (\add_ln146_19_reg_4537[7]_i_11 ),
        .\add_ln146_19_reg_4537[7]_i_11_1 (\add_ln146_19_reg_4537[7]_i_11_0 ),
        .\add_ln146_19_reg_4537[7]_i_3_0 (\add_ln146_19_reg_4537[7]_i_3 ),
        .\add_ln146_19_reg_4537_reg[7] (\add_ln146_19_reg_4537_reg[7] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[2]_0 (\b_reg_reg[2] ),
        .\b_reg_reg[2]_1 (\b_reg_reg[2]_0 ),
        .in_data_8_q0(in_data_8_q0),
        .\m_reg_reg[1]_0 (\m_reg_reg[1] ),
        .\m_reg_reg[5]_0 (\m_reg_reg[5] ),
        .\m_reg_reg[5]_1 (\m_reg_reg[5]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .\p_reg_reg[5]_0 (\p_reg_reg[5] ),
        .\phi_ln124_fu_270_reg[3] (\phi_ln124_fu_270_reg[3] ),
        .\reg_1165_pp0_iter2_reg_reg[2] (\reg_1165_pp0_iter2_reg_reg[2] ),
        .reg_1174(reg_1174));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0
   (\reg_1165_pp0_iter2_reg_reg[2] ,
    D,
    \b_reg_reg[2]_0 ,
    \b_reg_reg[2]_1 ,
    \b_reg_reg[0]_0 ,
    \add_ln146_12_reg_4495_reg[6] ,
    DI,
    S,
    reg_1174,
    \p_reg_reg[5]_0 ,
    Q,
    \phi_ln124_fu_270_reg[3] ,
    \p_reg_reg[3]_0 ,
    \m_reg_reg[5]_0 ,
    \m_reg_reg[5]_1 ,
    \add_ln146_19_reg_4537_reg[7] ,
    \add_ln146_19_reg_4537[7]_i_11_0 ,
    \add_ln146_19_reg_4537[7]_i_3_0 ,
    \add_ln146_19_reg_4537[7]_i_11_1 ,
    in_data_8_q0,
    ap_clk,
    \m_reg_reg[1]_0 );
  output \reg_1165_pp0_iter2_reg_reg[2] ;
  output [1:0]D;
  output [2:0]\b_reg_reg[2]_0 ;
  output [0:0]\b_reg_reg[2]_1 ;
  output [1:0]\b_reg_reg[0]_0 ;
  output [8:0]\add_ln146_12_reg_4495_reg[6] ;
  input [1:0]DI;
  input [0:0]S;
  input [2:0]reg_1174;
  input \p_reg_reg[5]_0 ;
  input [2:0]Q;
  input [2:0]\phi_ln124_fu_270_reg[3] ;
  input \p_reg_reg[3]_0 ;
  input [2:0]\m_reg_reg[5]_0 ;
  input [2:0]\m_reg_reg[5]_1 ;
  input [7:0]\add_ln146_19_reg_4537_reg[7] ;
  input [3:0]\add_ln146_19_reg_4537[7]_i_11_0 ;
  input [4:0]\add_ln146_19_reg_4537[7]_i_3_0 ;
  input [3:0]\add_ln146_19_reg_4537[7]_i_11_1 ;
  input [2:0]in_data_8_q0;
  input ap_clk;
  input [1:0]\m_reg_reg[1]_0 ;

  wire [4:4]C;
  wire [1:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [8:0]\add_ln146_12_reg_4495_reg[6] ;
  wire \add_ln146_19_reg_4537[3]_i_11_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_12_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_2_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_3_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_4_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_5_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_6_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_7_n_0 ;
  wire \add_ln146_19_reg_4537[3]_i_8_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_10_n_0 ;
  wire [3:0]\add_ln146_19_reg_4537[7]_i_11_0 ;
  wire [3:0]\add_ln146_19_reg_4537[7]_i_11_1 ;
  wire \add_ln146_19_reg_4537[7]_i_12_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_13_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_14_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_15_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_2_n_0 ;
  wire [4:0]\add_ln146_19_reg_4537[7]_i_3_0 ;
  wire \add_ln146_19_reg_4537[7]_i_3_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_4_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_5_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_6_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_7_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_8_n_0 ;
  wire \add_ln146_19_reg_4537[7]_i_9_n_0 ;
  wire \add_ln146_19_reg_4537_reg[3]_i_1_n_0 ;
  wire \add_ln146_19_reg_4537_reg[3]_i_1_n_1 ;
  wire \add_ln146_19_reg_4537_reg[3]_i_1_n_2 ;
  wire \add_ln146_19_reg_4537_reg[3]_i_1_n_3 ;
  wire [7:0]\add_ln146_19_reg_4537_reg[7] ;
  wire \add_ln146_19_reg_4537_reg[7]_i_1_n_0 ;
  wire \add_ln146_19_reg_4537_reg[7]_i_1_n_1 ;
  wire \add_ln146_19_reg_4537_reg[7]_i_1_n_2 ;
  wire \add_ln146_19_reg_4537_reg[7]_i_1_n_3 ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[2]_0 ;
  wire [0:0]\b_reg_reg[2]_1 ;
  wire [2:0]in_data_8_q0;
  wire m_carry_i_3_n_0;
  wire m_carry_i_4_n_0;
  wire m_carry_i_5_n_0;
  wire m_carry_n_1;
  wire m_carry_n_2;
  wire m_carry_n_3;
  wire m_carry_n_4;
  wire m_carry_n_5;
  wire m_carry_n_6;
  wire m_carry_n_7;
  wire [1:0]\m_reg_reg[1]_0 ;
  wire [2:0]\m_reg_reg[5]_0 ;
  wire [2:0]\m_reg_reg[5]_1 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire p_carry__0_i_2__5_n_0;
  wire p_carry__0_i_3__5_n_0;
  wire p_carry__0_n_3;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry_i_1_n_0;
  wire p_carry_i_2_n_0;
  wire p_carry_i_3_n_0;
  wire p_carry_i_4_n_0;
  wire p_carry_i_5_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire \p_reg_reg[3]_0 ;
  wire \p_reg_reg[5]_0 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire [2:0]\phi_ln124_fu_270_reg[3] ;
  wire \reg_1165_pp0_iter2_reg_reg[2] ;
  wire [2:0]reg_1174;
  wire [3:1]sext_ln146_11_fu_1754_p1;
  wire [3:0]\NLW_add_ln146_19_reg_4537_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln146_19_reg_4537_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_m_carry_CO_UNCONNECTED;
  wire [3:1]NLW_p_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln146_19_reg_4537[3]_i_10 
       (.I0(\add_ln146_19_reg_4537[7]_i_11_1 [0]),
        .I1(\add_ln146_19_reg_4537[7]_i_3_0 [0]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_0 [0]),
        .I3(\add_ln146_19_reg_4537[7]_i_3_0 [1]),
        .I4(\add_ln146_19_reg_4537[7]_i_11_0 [1]),
        .I5(\add_ln146_19_reg_4537[7]_i_11_1 [1]),
        .O(sext_ln146_11_fu_1754_p1[1]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln146_19_reg_4537[3]_i_11 
       (.I0(\add_ln146_19_reg_4537[7]_i_3_0 [1]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [1]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [1]),
        .I3(\add_ln146_19_reg_4537[7]_i_11_1 [0]),
        .I4(\add_ln146_19_reg_4537[7]_i_3_0 [0]),
        .I5(\add_ln146_19_reg_4537[7]_i_11_0 [0]),
        .O(\add_ln146_19_reg_4537[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_19_reg_4537[3]_i_12 
       (.I0(\add_ln146_19_reg_4537[7]_i_11_1 [2]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [2]),
        .I2(\add_ln146_19_reg_4537[7]_i_3_0 [2]),
        .O(\add_ln146_19_reg_4537[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_19_reg_4537[3]_i_2 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [2]),
        .I2(sext_ln146_11_fu_1754_p1[2]),
        .O(\add_ln146_19_reg_4537[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_19_reg_4537[3]_i_3 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [1]),
        .I2(sext_ln146_11_fu_1754_p1[1]),
        .O(\add_ln146_19_reg_4537[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \add_ln146_19_reg_4537[3]_i_4 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [0]),
        .I2(\add_ln146_19_reg_4537[7]_i_3_0 [0]),
        .I3(\add_ln146_19_reg_4537[7]_i_11_0 [0]),
        .I4(\add_ln146_19_reg_4537[7]_i_11_1 [0]),
        .O(\add_ln146_19_reg_4537[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_19_reg_4537[3]_i_5 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [3]),
        .I2(sext_ln146_11_fu_1754_p1[3]),
        .I3(\add_ln146_19_reg_4537[3]_i_2_n_0 ),
        .O(\add_ln146_19_reg_4537[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_19_reg_4537[3]_i_6 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [2]),
        .I2(sext_ln146_11_fu_1754_p1[2]),
        .I3(\add_ln146_19_reg_4537[3]_i_3_n_0 ),
        .O(\add_ln146_19_reg_4537[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_19_reg_4537[3]_i_7 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [1]),
        .I2(sext_ln146_11_fu_1754_p1[1]),
        .I3(\add_ln146_19_reg_4537[3]_i_4_n_0 ),
        .O(\add_ln146_19_reg_4537[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln146_19_reg_4537[3]_i_8 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [0]),
        .I2(\add_ln146_19_reg_4537[7]_i_3_0 [0]),
        .I3(\add_ln146_19_reg_4537[7]_i_11_0 [0]),
        .I4(\add_ln146_19_reg_4537[7]_i_11_1 [0]),
        .O(\add_ln146_19_reg_4537[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln146_19_reg_4537[3]_i_9 
       (.I0(\add_ln146_19_reg_4537[3]_i_11_n_0 ),
        .I1(\add_ln146_19_reg_4537[3]_i_12_n_0 ),
        .I2(\add_ln146_19_reg_4537[7]_i_11_0 [1]),
        .I3(\add_ln146_19_reg_4537[7]_i_3_0 [1]),
        .I4(\add_ln146_19_reg_4537[7]_i_11_1 [1]),
        .O(sext_ln146_11_fu_1754_p1[2]));
  LUT6 #(
    .INIT(64'h2B4242D4D4BDBD2B)) 
    \add_ln146_19_reg_4537[7]_i_10 
       (.I0(\add_ln146_19_reg_4537[7]_i_3_0 [3]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [3]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [3]),
        .I3(\add_ln146_19_reg_4537[7]_i_12_n_0 ),
        .I4(\add_ln146_19_reg_4537[7]_i_13_n_0 ),
        .I5(\add_ln146_19_reg_4537[7]_i_3_0 [4]),
        .O(\add_ln146_19_reg_4537[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln146_19_reg_4537[7]_i_11 
       (.I0(\add_ln146_19_reg_4537[7]_i_13_n_0 ),
        .I1(\add_ln146_19_reg_4537[7]_i_14_n_0 ),
        .I2(\add_ln146_19_reg_4537[7]_i_11_0 [2]),
        .I3(\add_ln146_19_reg_4537[7]_i_3_0 [2]),
        .I4(\add_ln146_19_reg_4537[7]_i_11_1 [2]),
        .O(sext_ln146_11_fu_1754_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_19_reg_4537[7]_i_12 
       (.I0(\add_ln146_19_reg_4537[7]_i_11_0 [2]),
        .I1(\add_ln146_19_reg_4537[7]_i_3_0 [2]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [2]),
        .O(\add_ln146_19_reg_4537[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln146_19_reg_4537[7]_i_13 
       (.I0(\add_ln146_19_reg_4537[7]_i_3_0 [2]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [2]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [2]),
        .I3(\add_ln146_19_reg_4537[7]_i_15_n_0 ),
        .I4(\add_ln146_19_reg_4537[3]_i_11_n_0 ),
        .O(\add_ln146_19_reg_4537[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_19_reg_4537[7]_i_14 
       (.I0(\add_ln146_19_reg_4537[7]_i_11_1 [3]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [3]),
        .I2(\add_ln146_19_reg_4537[7]_i_3_0 [3]),
        .O(\add_ln146_19_reg_4537[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_19_reg_4537[7]_i_15 
       (.I0(\add_ln146_19_reg_4537[7]_i_11_0 [1]),
        .I1(\add_ln146_19_reg_4537[7]_i_3_0 [1]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [1]),
        .O(\add_ln146_19_reg_4537[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln146_19_reg_4537[7]_i_2 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [5]),
        .I2(\add_ln146_19_reg_4537[7]_i_9_n_0 ),
        .O(\add_ln146_19_reg_4537[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \add_ln146_19_reg_4537[7]_i_3 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [4]),
        .I2(\add_ln146_19_reg_4537[7]_i_10_n_0 ),
        .O(\add_ln146_19_reg_4537[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_19_reg_4537[7]_i_4 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [3]),
        .I2(sext_ln146_11_fu_1754_p1[3]),
        .O(\add_ln146_19_reg_4537[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_19_reg_4537[7]_i_5 
       (.I0(\add_ln146_19_reg_4537_reg[7] [6]),
        .I1(\add_ln146_19_reg_4537_reg[7] [7]),
        .O(\add_ln146_19_reg_4537[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \add_ln146_19_reg_4537[7]_i_6 
       (.I0(\add_ln146_19_reg_4537[7]_i_9_n_0 ),
        .I1(\add_ln146_19_reg_4537_reg[7] [5]),
        .I2(\p_reg_reg_n_0_[5] ),
        .I3(\add_ln146_19_reg_4537_reg[7] [6]),
        .O(\add_ln146_19_reg_4537[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln146_19_reg_4537[7]_i_7 
       (.I0(\add_ln146_19_reg_4537[7]_i_3_n_0 ),
        .I1(\add_ln146_19_reg_4537_reg[7] [5]),
        .I2(\p_reg_reg_n_0_[5] ),
        .I3(\add_ln146_19_reg_4537[7]_i_9_n_0 ),
        .O(\add_ln146_19_reg_4537[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln146_19_reg_4537[7]_i_8 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(\add_ln146_19_reg_4537_reg[7] [4]),
        .I2(\add_ln146_19_reg_4537[7]_i_10_n_0 ),
        .I3(\add_ln146_19_reg_4537[7]_i_4_n_0 ),
        .O(\add_ln146_19_reg_4537[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2B020200FFBFBF2B)) 
    \add_ln146_19_reg_4537[7]_i_9 
       (.I0(\add_ln146_19_reg_4537[7]_i_3_0 [3]),
        .I1(\add_ln146_19_reg_4537[7]_i_11_0 [3]),
        .I2(\add_ln146_19_reg_4537[7]_i_11_1 [3]),
        .I3(\add_ln146_19_reg_4537[7]_i_12_n_0 ),
        .I4(\add_ln146_19_reg_4537[7]_i_13_n_0 ),
        .I5(\add_ln146_19_reg_4537[7]_i_3_0 [4]),
        .O(\add_ln146_19_reg_4537[7]_i_9_n_0 ));
  CARRY4 \add_ln146_19_reg_4537_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln146_19_reg_4537_reg[3]_i_1_n_0 ,\add_ln146_19_reg_4537_reg[3]_i_1_n_1 ,\add_ln146_19_reg_4537_reg[3]_i_1_n_2 ,\add_ln146_19_reg_4537_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_19_reg_4537[3]_i_2_n_0 ,\add_ln146_19_reg_4537[3]_i_3_n_0 ,\add_ln146_19_reg_4537[3]_i_4_n_0 ,1'b0}),
        .O(\add_ln146_12_reg_4495_reg[6] [3:0]),
        .S({\add_ln146_19_reg_4537[3]_i_5_n_0 ,\add_ln146_19_reg_4537[3]_i_6_n_0 ,\add_ln146_19_reg_4537[3]_i_7_n_0 ,\add_ln146_19_reg_4537[3]_i_8_n_0 }));
  CARRY4 \add_ln146_19_reg_4537_reg[7]_i_1 
       (.CI(\add_ln146_19_reg_4537_reg[3]_i_1_n_0 ),
        .CO({\add_ln146_19_reg_4537_reg[7]_i_1_n_0 ,\add_ln146_19_reg_4537_reg[7]_i_1_n_1 ,\add_ln146_19_reg_4537_reg[7]_i_1_n_2 ,\add_ln146_19_reg_4537_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_19_reg_4537_reg[7] [6],\add_ln146_19_reg_4537[7]_i_2_n_0 ,\add_ln146_19_reg_4537[7]_i_3_n_0 ,\add_ln146_19_reg_4537[7]_i_4_n_0 }),
        .O(\add_ln146_12_reg_4495_reg[6] [7:4]),
        .S({\add_ln146_19_reg_4537[7]_i_5_n_0 ,\add_ln146_19_reg_4537[7]_i_6_n_0 ,\add_ln146_19_reg_4537[7]_i_7_n_0 ,\add_ln146_19_reg_4537[7]_i_8_n_0 }));
  CARRY4 \add_ln146_19_reg_4537_reg[8]_i_1 
       (.CI(\add_ln146_19_reg_4537_reg[7]_i_1_n_0 ),
        .CO(\NLW_add_ln146_19_reg_4537_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln146_19_reg_4537_reg[8]_i_1_O_UNCONNECTED [3:1],\add_ln146_12_reg_4495_reg[6] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q0[0]),
        .Q(\b_reg_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q0[1]),
        .Q(\b_reg_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q0[2]),
        .Q(\b_reg_reg[2]_0 [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB14FB33FB33FF33F)) 
    m__0_carry_i_1__1
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[5]_0 [2]),
        .I2(\b_reg_reg[2]_0 [2]),
        .I3(\b_reg_reg[2]_0 [1]),
        .I4(\m_reg_reg[5]_0 [1]),
        .I5(\m_reg_reg[5]_0 [0]),
        .O(\b_reg_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    m__0_carry_i_2__1
       (.I0(\b_reg_reg[2]_0 [1]),
        .I1(\m_reg_reg[5]_0 [2]),
        .O(\b_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h4B77788878887888)) 
    m__0_carry_i_7__0
       (.I0(\b_reg_reg[2]_0 [2]),
        .I1(\m_reg_reg[5]_0 [0]),
        .I2(\m_reg_reg[5]_0 [2]),
        .I3(\b_reg_reg[2]_0 [0]),
        .I4(\b_reg_reg[2]_0 [1]),
        .I5(\m_reg_reg[5]_0 [1]),
        .O(\b_reg_reg[2]_1 ));
  CARRY4 m_carry
       (.CI(1'b0),
        .CO({NLW_m_carry_CO_UNCONNECTED[3],m_carry_n_1,m_carry_n_2,m_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI,1'b0}),
        .O({m_carry_n_4,m_carry_n_5,m_carry_n_6,m_carry_n_7}),
        .S({m_carry_i_3_n_0,m_carry_i_4_n_0,m_carry_i_5_n_0,S}));
  LUT6 #(
    .INIT(64'h77AF75FFFFFFFFFF)) 
    m_carry_i_3
       (.I0(\b_reg_reg[2]_0 [2]),
        .I1(\m_reg_reg[5]_1 [0]),
        .I2(\b_reg_reg[2]_0 [1]),
        .I3(\m_reg_reg[5]_1 [1]),
        .I4(\b_reg_reg[2]_0 [0]),
        .I5(\m_reg_reg[5]_1 [2]),
        .O(m_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h32FF20FFFF7F5FFF)) 
    m_carry_i_4
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[5]_1 [0]),
        .I2(\b_reg_reg[2]_0 [1]),
        .I3(\m_reg_reg[5]_1 [2]),
        .I4(\m_reg_reg[5]_1 [1]),
        .I5(\b_reg_reg[2]_0 [2]),
        .O(m_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h5533466CCAA08AA0)) 
    m_carry_i_5
       (.I0(\b_reg_reg[2]_0 [2]),
        .I1(\b_reg_reg[2]_0 [1]),
        .I2(\m_reg_reg[5]_1 [0]),
        .I3(\m_reg_reg[5]_1 [1]),
        .I4(\b_reg_reg[2]_0 [0]),
        .I5(\m_reg_reg[5]_1 [2]),
        .O(m_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__0 
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[5]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[1]_i_1__1 
       (.I0(\b_reg_reg[2]_0 [1]),
        .I1(\m_reg_reg[5]_0 [0]),
        .I2(\m_reg_reg[5]_0 [1]),
        .I3(\b_reg_reg[2]_0 [0]),
        .O(D[1]));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[1]_0 [0]),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[1]_0 [1]),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_carry_n_7),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_carry_n_6),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_carry_n_5),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_carry_n_4),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1_n_0,p_carry_i_2_n_0,p_carry_i_3_n_0,p_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3:1],p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,C}),
        .O({NLW_p_carry__0_O_UNCONNECTED[3:2],p_carry__0_n_6,p_carry__0_n_7}),
        .S({1'b0,1'b0,p_carry__0_i_2__5_n_0,p_carry__0_i_3__5_n_0}));
  LUT4 #(
    .INIT(16'h0D4F)) 
    p_carry__0_i_1
       (.I0(p_carry_i_5_n_0),
        .I1(reg_1174[2]),
        .I2(\reg_1165_pp0_iter2_reg_reg[2] ),
        .I3(\p_reg_reg[5]_0 ),
        .O(C));
  LUT5 #(
    .INIT(32'hF2B00D4F)) 
    p_carry__0_i_2__5
       (.I0(p_carry_i_5_n_0),
        .I1(reg_1174[2]),
        .I2(\reg_1165_pp0_iter2_reg_reg[2] ),
        .I3(\p_reg_reg[5]_0 ),
        .I4(\m_reg_reg_n_0_[5] ),
        .O(p_carry__0_i_2__5_n_0));
  LUT5 #(
    .INIT(32'hF2B00D4F)) 
    p_carry__0_i_3__5
       (.I0(p_carry_i_5_n_0),
        .I1(reg_1174[2]),
        .I2(\reg_1165_pp0_iter2_reg_reg[2] ),
        .I3(\p_reg_reg[5]_0 ),
        .I4(\m_reg_reg_n_0_[4] ),
        .O(p_carry__0_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hA59669A5)) 
    p_carry_i_1
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[5]_0 ),
        .I2(\reg_1165_pp0_iter2_reg_reg[2] ),
        .I3(p_carry_i_5_n_0),
        .I4(reg_1174[2]),
        .O(p_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_carry_i_2
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[5]_0 ),
        .I2(reg_1174[2]),
        .I3(p_carry_i_5_n_0),
        .O(p_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    p_carry_i_3
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(reg_1174[1]),
        .I3(Q[0]),
        .I4(\phi_ln124_fu_270_reg[3] [0]),
        .I5(reg_1174[0]),
        .O(p_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_carry_i_4
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(reg_1174[0]),
        .I2(\phi_ln124_fu_270_reg[3] [0]),
        .I3(Q[0]),
        .O(p_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hE87777E800606000)) 
    p_carry_i_5
       (.I0(Q[0]),
        .I1(\phi_ln124_fu_270_reg[3] [0]),
        .I2(reg_1174[0]),
        .I3(Q[1]),
        .I4(\phi_ln124_fu_270_reg[3] [1]),
        .I5(reg_1174[1]),
        .O(p_carry_i_5_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7771711171117111)) 
    \phi_ln124_fu_270[3]_i_2 
       (.I0(Q[2]),
        .I1(\phi_ln124_fu_270_reg[3] [2]),
        .I2(Q[1]),
        .I3(\phi_ln124_fu_270_reg[3] [1]),
        .I4(\phi_ln124_fu_270_reg[3] [0]),
        .I5(Q[0]),
        .O(\reg_1165_pp0_iter2_reg_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1
   (Q,
    S,
    in_data_10_q0_0_sp_1,
    m54_fu_2477_p2,
    \m_reg_reg[3] ,
    DI,
    \b_reg_reg[2] ,
    \b_reg_reg[0] ,
    \a_reg_reg[2] ,
    \a_reg_reg[1] ,
    \b_reg_reg[0]_0 ,
    \a_reg_reg[1]_0 ,
    \p_reg_reg[6] ,
    \p_reg_reg[6]_0 ,
    in_data_10_q0,
    in_data_8_q0,
    \p_reg_reg[6]_1 ,
    in_data_10_q1,
    in_data_8_q1,
    \m_reg_reg[6] ,
    O,
    \m_reg_reg[2] ,
    \p_reg_reg[6]_2 ,
    \p_reg_reg[3] ,
    \p_reg_reg[3]_0 ,
    \p_reg_reg[3]_1 ,
    ap_clk);
  output [4:0]Q;
  output [2:0]S;
  output in_data_10_q0_0_sp_1;
  output [0:0]m54_fu_2477_p2;
  output [3:0]\m_reg_reg[3] ;
  output [0:0]DI;
  output [2:0]\b_reg_reg[2] ;
  output [1:0]\b_reg_reg[0] ;
  output [1:0]\a_reg_reg[2] ;
  output [0:0]\a_reg_reg[1] ;
  output [1:0]\b_reg_reg[0]_0 ;
  output [1:0]\a_reg_reg[1]_0 ;
  output [6:0]\p_reg_reg[6] ;
  input \p_reg_reg[6]_0 ;
  input [2:0]in_data_10_q0;
  input [2:0]in_data_8_q0;
  input \p_reg_reg[6]_1 ;
  input [2:0]in_data_10_q1;
  input [2:0]in_data_8_q1;
  input [3:0]\m_reg_reg[6] ;
  input [2:0]O;
  input \m_reg_reg[2] ;
  input \p_reg_reg[6]_2 ;
  input \p_reg_reg[3] ;
  input \p_reg_reg[3]_0 ;
  input \p_reg_reg[3]_1 ;
  input ap_clk;

  wire [0:0]DI;
  wire [2:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire [0:0]\a_reg_reg[1] ;
  wire [1:0]\a_reg_reg[1]_0 ;
  wire [1:0]\a_reg_reg[2] ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[0] ;
  wire [1:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[2] ;
  wire [2:0]in_data_10_q0;
  wire in_data_10_q0_0_sn_1;
  wire [2:0]in_data_10_q1;
  wire [2:0]in_data_8_q0;
  wire [2:0]in_data_8_q1;
  wire [0:0]m54_fu_2477_p2;
  wire \m_reg_reg[2] ;
  wire [3:0]\m_reg_reg[3] ;
  wire [3:0]\m_reg_reg[6] ;
  wire \p_reg_reg[3] ;
  wire \p_reg_reg[3]_0 ;
  wire \p_reg_reg[3]_1 ;
  wire [6:0]\p_reg_reg[6] ;
  wire \p_reg_reg[6]_0 ;
  wire \p_reg_reg[6]_1 ;
  wire \p_reg_reg[6]_2 ;

  assign in_data_10_q0_0_sp_1 = in_data_10_q0_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_12 case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U
       (.DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\a_reg_reg[1]_0 (\a_reg_reg[1] ),
        .\a_reg_reg[1]_1 (\a_reg_reg[1]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[2]_0 (\b_reg_reg[2] ),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q0_0_sp_1(in_data_10_q0_0_sn_1),
        .in_data_10_q1(in_data_10_q1),
        .in_data_8_q0(in_data_8_q0),
        .in_data_8_q1(in_data_8_q1),
        .m54_fu_2477_p2(m54_fu_2477_p2),
        .\m_reg_reg[2]_0 (\m_reg_reg[2] ),
        .\m_reg_reg[3]_0 (\m_reg_reg[3] ),
        .\m_reg_reg[6]_0 (\m_reg_reg[6] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .\p_reg_reg[3]_1 (\p_reg_reg[3]_0 ),
        .\p_reg_reg[3]_2 (\p_reg_reg[3]_1 ),
        .\p_reg_reg[6]_0 (\p_reg_reg[6] ),
        .\p_reg_reg[6]_1 (\p_reg_reg[6]_0 ),
        .\p_reg_reg[6]_2 (\p_reg_reg[6]_1 ),
        .\p_reg_reg[6]_3 (\p_reg_reg[6]_2 ));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_0
   (Q,
    S,
    \m_reg_reg[3] ,
    \b_reg_reg[3] ,
    add_ln231_2_fu_3393_p2,
    \p_reg_reg[6] ,
    \m_reg_reg[5] ,
    \m_reg_reg[5]_0 ,
    \p_reg_reg[6]_0 ,
    in_data_8_q0,
    in_data_10_q0,
    m54_fu_2477_p2,
    \p_reg_reg[6]_1 ,
    in_data_10_q1,
    in_data_8_q1,
    \m_reg_reg[5]_1 ,
    \p_reg_reg[6]_2 ,
    \p_reg_reg[3] ,
    \p_reg_reg[3]_0 ,
    \p_reg_reg[3]_1 ,
    \add_ln231_2_reg_5465_reg[7] ,
    ap_clk,
    D);
  output [5:0]Q;
  output [2:0]S;
  output [3:0]\m_reg_reg[3] ;
  output [2:0]\b_reg_reg[3] ;
  output [7:0]add_ln231_2_fu_3393_p2;
  input \p_reg_reg[6] ;
  input [1:0]\m_reg_reg[5] ;
  input [0:0]\m_reg_reg[5]_0 ;
  input \p_reg_reg[6]_0 ;
  input [1:0]in_data_8_q0;
  input [2:0]in_data_10_q0;
  input [0:0]m54_fu_2477_p2;
  input \p_reg_reg[6]_1 ;
  input [1:0]in_data_10_q1;
  input [1:0]in_data_8_q1;
  input [2:0]\m_reg_reg[5]_1 ;
  input \p_reg_reg[6]_2 ;
  input \p_reg_reg[3] ;
  input \p_reg_reg[3]_0 ;
  input \p_reg_reg[3]_1 ;
  input [6:0]\add_ln231_2_reg_5465_reg[7] ;
  input ap_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [5:0]Q;
  wire [2:0]S;
  wire [7:0]add_ln231_2_fu_3393_p2;
  wire [6:0]\add_ln231_2_reg_5465_reg[7] ;
  wire ap_clk;
  wire [2:0]\b_reg_reg[3] ;
  wire [2:0]in_data_10_q0;
  wire [1:0]in_data_10_q1;
  wire [1:0]in_data_8_q0;
  wire [1:0]in_data_8_q1;
  wire [0:0]m54_fu_2477_p2;
  wire [3:0]\m_reg_reg[3] ;
  wire [1:0]\m_reg_reg[5] ;
  wire [0:0]\m_reg_reg[5]_0 ;
  wire [2:0]\m_reg_reg[5]_1 ;
  wire \p_reg_reg[3] ;
  wire \p_reg_reg[3]_0 ;
  wire \p_reg_reg[3]_1 ;
  wire \p_reg_reg[6] ;
  wire \p_reg_reg[6]_0 ;
  wire \p_reg_reg[6]_1 ;
  wire \p_reg_reg[6]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_11 case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln231_2_fu_3393_p2(add_ln231_2_fu_3393_p2),
        .\add_ln231_2_reg_5465_reg[7] (\add_ln231_2_reg_5465_reg[7] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[3]_0 (\b_reg_reg[3] ),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q1(in_data_10_q1),
        .in_data_8_q0(in_data_8_q0),
        .in_data_8_q1(in_data_8_q1),
        .m54_fu_2477_p2(m54_fu_2477_p2),
        .\m_reg_reg[3]_0 (\m_reg_reg[3] ),
        .\m_reg_reg[5]_0 (\m_reg_reg[5] ),
        .\m_reg_reg[5]_1 (\m_reg_reg[5]_0 ),
        .\m_reg_reg[5]_2 (\m_reg_reg[5]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .\p_reg_reg[3]_1 (\p_reg_reg[3]_0 ),
        .\p_reg_reg[3]_2 (\p_reg_reg[3]_1 ),
        .\p_reg_reg[6]_0 (\p_reg_reg[6] ),
        .\p_reg_reg[6]_1 (\p_reg_reg[6]_0 ),
        .\p_reg_reg[6]_2 (\p_reg_reg[6]_1 ),
        .\p_reg_reg[6]_3 (\p_reg_reg[6]_2 ));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_1
   (in_data_10_q0_0_sp_1,
    \p_reg_reg[6] ,
    Q,
    \p_reg_reg[3] ,
    S,
    in_data_10_q0,
    in_data_8_q0,
    ap_clk);
  output in_data_10_q0_0_sp_1;
  output [6:0]\p_reg_reg[6] ;
  input [5:0]Q;
  input [3:0]\p_reg_reg[3] ;
  input [2:0]S;
  input [2:0]in_data_10_q0;
  input [2:0]in_data_8_q0;
  input ap_clk;

  wire [5:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [2:0]in_data_10_q0;
  wire in_data_10_q0_0_sn_1;
  wire [2:0]in_data_8_q0;
  wire [3:0]\p_reg_reg[3] ;
  wire [6:0]\p_reg_reg[6] ;

  assign in_data_10_q0_0_sp_1 = in_data_10_q0_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_10 case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U
       (.Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .in_data_10_q0(in_data_10_q0),
        .in_data_10_q0_0_sp_1(in_data_10_q0_0_sn_1),
        .in_data_8_q0(in_data_8_q0),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .\p_reg_reg[6]_0 (\p_reg_reg[6] ));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_2
   (in_data_10_q1_0_sp_1,
    D,
    Q,
    \p_reg_reg[3] ,
    S,
    in_data_14_load_3_reg_5275,
    \add_ln231_8_reg_5475[4]_i_39 ,
    \add_ln231_8_reg_5475_reg[4]_i_19 ,
    \add_ln231_8_reg_5475[4]_i_34 ,
    \add_ln231_8_reg_5475_reg[4]_i_18 ,
    \add_ln231_8_reg_5475[4]_i_17 ,
    \add_ln231_8_reg_5475_reg[4]_i_7 ,
    sext_ln219_1_fu_3028_p1,
    \add_ln231_8_reg_5475_reg[16]_i_34 ,
    \add_ln231_8_reg_5475_reg[16]_i_18 ,
    \add_ln231_8_reg_5475_reg[16]_i_11 ,
    in_data_10_q1,
    in_data_8_q1,
    ap_clk);
  output in_data_10_q1_0_sp_1;
  output [14:0]D;
  input [4:0]Q;
  input [3:0]\p_reg_reg[3] ;
  input [2:0]S;
  input [2:0]in_data_14_load_3_reg_5275;
  input [2:0]\add_ln231_8_reg_5475[4]_i_39 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_19 ;
  input [2:0]\add_ln231_8_reg_5475[4]_i_34 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_18 ;
  input [2:0]\add_ln231_8_reg_5475[4]_i_17 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_7 ;
  input [2:0]sext_ln219_1_fu_3028_p1;
  input [10:0]\add_ln231_8_reg_5475_reg[16]_i_34 ;
  input [6:0]\add_ln231_8_reg_5475_reg[16]_i_18 ;
  input [7:0]\add_ln231_8_reg_5475_reg[16]_i_11 ;
  input [2:0]in_data_10_q1;
  input [2:0]in_data_8_q1;
  input ap_clk;

  wire [14:0]D;
  wire [4:0]Q;
  wire [2:0]S;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_17 ;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_34 ;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_39 ;
  wire [7:0]\add_ln231_8_reg_5475_reg[16]_i_11 ;
  wire [6:0]\add_ln231_8_reg_5475_reg[16]_i_18 ;
  wire [10:0]\add_ln231_8_reg_5475_reg[16]_i_34 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_18 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_19 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_7 ;
  wire ap_clk;
  wire [2:0]in_data_10_q1;
  wire in_data_10_q1_0_sn_1;
  wire [2:0]in_data_14_load_3_reg_5275;
  wire [2:0]in_data_8_q1;
  wire [3:0]\p_reg_reg[3] ;
  wire [2:0]sext_ln219_1_fu_3028_p1;

  assign in_data_10_q1_0_sp_1 = in_data_10_q1_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0 case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U
       (.D(D),
        .Q(Q),
        .S(S),
        .\add_ln231_8_reg_5475[4]_i_17_0 (\add_ln231_8_reg_5475[4]_i_17 ),
        .\add_ln231_8_reg_5475[4]_i_34_0 (\add_ln231_8_reg_5475[4]_i_34 ),
        .\add_ln231_8_reg_5475[4]_i_39_0 (\add_ln231_8_reg_5475[4]_i_39 ),
        .\add_ln231_8_reg_5475_reg[16]_i_11_0 (\add_ln231_8_reg_5475_reg[16]_i_11 ),
        .\add_ln231_8_reg_5475_reg[16]_i_18_0 (\add_ln231_8_reg_5475_reg[16]_i_18 ),
        .\add_ln231_8_reg_5475_reg[16]_i_34_0 (\add_ln231_8_reg_5475_reg[16]_i_34 ),
        .\add_ln231_8_reg_5475_reg[4]_i_18_0 (\add_ln231_8_reg_5475_reg[4]_i_18 ),
        .\add_ln231_8_reg_5475_reg[4]_i_19_0 (\add_ln231_8_reg_5475_reg[4]_i_19 ),
        .\add_ln231_8_reg_5475_reg[4]_i_7_0 (\add_ln231_8_reg_5475_reg[4]_i_7 ),
        .ap_clk(ap_clk),
        .in_data_10_q1(in_data_10_q1),
        .in_data_10_q1_0_sp_1(in_data_10_q1_0_sn_1),
        .in_data_14_load_3_reg_5275(in_data_14_load_3_reg_5275),
        .in_data_8_q1(in_data_8_q1),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .sext_ln219_1_fu_3028_p1(sext_ln219_1_fu_3028_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0
   (in_data_10_q1_0_sp_1,
    D,
    Q,
    \p_reg_reg[3]_0 ,
    S,
    in_data_14_load_3_reg_5275,
    \add_ln231_8_reg_5475[4]_i_39_0 ,
    \add_ln231_8_reg_5475_reg[4]_i_19_0 ,
    \add_ln231_8_reg_5475[4]_i_34_0 ,
    \add_ln231_8_reg_5475_reg[4]_i_18_0 ,
    \add_ln231_8_reg_5475[4]_i_17_0 ,
    \add_ln231_8_reg_5475_reg[4]_i_7_0 ,
    sext_ln219_1_fu_3028_p1,
    \add_ln231_8_reg_5475_reg[16]_i_34_0 ,
    \add_ln231_8_reg_5475_reg[16]_i_18_0 ,
    \add_ln231_8_reg_5475_reg[16]_i_11_0 ,
    in_data_10_q1,
    in_data_8_q1,
    ap_clk);
  output in_data_10_q1_0_sp_1;
  output [14:0]D;
  input [4:0]Q;
  input [3:0]\p_reg_reg[3]_0 ;
  input [2:0]S;
  input [2:0]in_data_14_load_3_reg_5275;
  input [2:0]\add_ln231_8_reg_5475[4]_i_39_0 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_19_0 ;
  input [2:0]\add_ln231_8_reg_5475[4]_i_34_0 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_18_0 ;
  input [2:0]\add_ln231_8_reg_5475[4]_i_17_0 ;
  input [2:0]\add_ln231_8_reg_5475_reg[4]_i_7_0 ;
  input [2:0]sext_ln219_1_fu_3028_p1;
  input [10:0]\add_ln231_8_reg_5475_reg[16]_i_34_0 ;
  input [6:0]\add_ln231_8_reg_5475_reg[16]_i_18_0 ;
  input [7:0]\add_ln231_8_reg_5475_reg[16]_i_11_0 ;
  input [2:0]in_data_10_q1;
  input [2:0]in_data_8_q1;
  input ap_clk;

  wire [14:0]D;
  wire [4:0]Q;
  wire [2:0]S;
  wire [10:0]add_i1730_7_fu_3475_p2;
  wire [12:2]add_ln225_6_fu_3573_p2;
  wire [7:0]add_ln231_6_fu_3610_p2;
  wire \add_ln231_8_reg_5475[12]_i_10_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_11_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_14_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_15_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_16_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_17_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_20_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_21_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_22_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_23_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_25_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_26_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_27_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_28_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_31_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_32_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_33_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_34_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_35_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_36_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_37_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_38_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_39_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_3_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_40_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_41_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_42_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_45_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_46_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_47_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_48_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_4_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_50_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_51_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_52_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_53_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_55_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_56_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_57_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_58_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_59_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_5_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_60_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_61_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_62_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_64_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_65_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_66_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_67_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_6_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_70_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_71_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_72_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_73_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_74_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_75_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_76_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_77_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_78_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_79_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_80_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_81_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_82_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_83_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_84_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_85_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_87_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_88_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_89_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_8_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_90_n_0 ;
  wire \add_ln231_8_reg_5475[12]_i_9_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_10_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_13_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_14_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_15_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_16_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_19_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_20_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_21_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_22_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_24_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_25_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_26_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_27_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_29_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_30_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_31_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_32_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_33_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_35_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_36_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_37_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_40_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_41_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_42_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_43_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_44_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_45_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_46_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_48_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_50_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_51_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_52_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_53_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_55_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_56_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_57_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_59_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_5_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_60_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_61_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_62_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_63_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_64_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_66_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_67_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_68_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_6_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_70_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_72_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_73_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_74_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_75_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_76_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_77_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_78_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_79_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_7_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_80_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_81_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_82_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_83_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_85_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_86_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_87_n_0 ;
  wire \add_ln231_8_reg_5475[16]_i_8_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_10_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_11_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_14_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_15_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_16_n_0 ;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_17_0 ;
  wire \add_ln231_8_reg_5475[4]_i_17_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_20_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_21_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_22_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_23_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_24_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_25_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_26_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_27_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_28_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_31_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_32_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_33_n_0 ;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_34_0 ;
  wire \add_ln231_8_reg_5475[4]_i_34_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_36_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_37_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_38_n_0 ;
  wire [2:0]\add_ln231_8_reg_5475[4]_i_39_0 ;
  wire \add_ln231_8_reg_5475[4]_i_39_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_3_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_41_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_42_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_43_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_44_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_45_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_46_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_47_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_48_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_49_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_4_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_50_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_52_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_53_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_54_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_55_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_56_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_59_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_5_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_60_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_61_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_62_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_63_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_64_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_65_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_66_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_67_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_68_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_69_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_6_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_70_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_71_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_72_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_73_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_74_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_75_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_76_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_77_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_79_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_80_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_81_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_82_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_83_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_8_n_0 ;
  wire \add_ln231_8_reg_5475[4]_i_9_n_0 ;
  wire \add_ln231_8_reg_5475[8]_i_2_n_0 ;
  wire \add_ln231_8_reg_5475[8]_i_3_n_0 ;
  wire \add_ln231_8_reg_5475[8]_i_4_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_12_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_12_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_12_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_12_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_13_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_13_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_13_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_13_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_18_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_18_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_18_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_18_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_19_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_19_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_19_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_19_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_1_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_1_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_1_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_1_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_24_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_24_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_24_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_24_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_29_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_29_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_29_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_29_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_2_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_2_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_2_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_2_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_30_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_30_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_30_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_30_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_43_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_43_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_43_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_43_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_44_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_44_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_44_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_44_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_49_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_49_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_49_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_49_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_54_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_54_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_54_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_54_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_63_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_63_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_63_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_63_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_68_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_68_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_68_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_68_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_69_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_69_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_69_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_69_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_7_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_7_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_7_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_7_n_3 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_86_n_0 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_86_n_1 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_86_n_2 ;
  wire \add_ln231_8_reg_5475_reg[12]_i_86_n_3 ;
  wire [7:0]\add_ln231_8_reg_5475_reg[16]_i_11_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_11_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_11_n_1 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_11_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_11_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_12_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_12_n_1 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_12_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_12_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_17_n_3 ;
  wire [6:0]\add_ln231_8_reg_5475_reg[16]_i_18_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_18_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_18_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_18_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_1_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_1_n_1 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_1_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_1_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_23_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_23_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_23_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_28_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_28_n_1 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_28_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_28_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_2_n_2 ;
  wire [10:0]\add_ln231_8_reg_5475_reg[16]_i_34_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_34_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_34_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_38_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_38_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_38_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_39_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_39_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_39_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_3_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_47_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_47_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_49_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_49_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_4_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_4_n_1 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_4_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_4_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_54_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_54_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_58_n_0 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_58_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_58_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_65_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_65_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_69_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_69_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_71_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_71_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_84_n_2 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_84_n_3 ;
  wire \add_ln231_8_reg_5475_reg[16]_i_9_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_12_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_12_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_12_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_12_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_13_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_13_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_13_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_13_n_3 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_18_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_18_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_18_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_18_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_18_n_3 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_19_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_19_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_19_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_19_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_19_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_1_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_1_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_1_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_1_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_29_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_29_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_29_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_29_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_2_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_2_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_2_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_2_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_30_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_30_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_30_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_30_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_35_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_35_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_35_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_35_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_40_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_40_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_40_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_40_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_51_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_51_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_51_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_51_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_57_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_57_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_57_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_57_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_58_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_58_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_58_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_58_n_3 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_78_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_78_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_78_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_78_n_3 ;
  wire [2:0]\add_ln231_8_reg_5475_reg[4]_i_7_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_7_n_0 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_7_n_1 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_7_n_2 ;
  wire \add_ln231_8_reg_5475_reg[4]_i_7_n_3 ;
  wire \add_ln231_8_reg_5475_reg[8]_i_1_n_0 ;
  wire \add_ln231_8_reg_5475_reg[8]_i_1_n_1 ;
  wire \add_ln231_8_reg_5475_reg[8]_i_1_n_2 ;
  wire \add_ln231_8_reg_5475_reg[8]_i_1_n_3 ;
  wire ap_clk;
  wire [2:0]in_data_10_q1;
  wire in_data_10_q1_0_sn_1;
  wire [2:0]in_data_14_load_3_reg_5275;
  wire [2:0]in_data_8_q1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[3]_0 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire [2:0]sext_ln219_1_fu_3028_p1;
  wire [10:0]sext_ln225_10_fu_3549_p1;
  wire [10:0]sext_ln225_11_fu_3559_p1;
  wire [11:0]sext_ln225_12_fu_3569_p1;
  wire [10:0]sext_ln225_1_fu_3485_p1;
  wire [10:0]sext_ln225_2_fu_3489_p1;
  wire [10:0]sext_ln225_3_fu_3493_p1;
  wire [10:0]sext_ln225_4_fu_3497_p1;
  wire [10:0]sext_ln225_5_fu_3501_p1;
  wire [10:0]sext_ln225_6_fu_3505_p1;
  wire [10:0]sext_ln225_7_fu_3519_p1;
  wire [10:0]sext_ln225_8_fu_3529_p1;
  wire [11:0]sext_ln225_9_fu_3539_p1;
  wire [10:0]sext_ln225_fu_3481_p1;
  wire [6:0]sext_ln231_13_fu_3606_p1;
  wire [3:1]\NLW_add_ln231_8_reg_5475_reg[16]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln231_8_reg_5475_reg[16]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln231_8_reg_5475_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln231_8_reg_5475_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_23_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln231_8_reg_5475_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln231_8_reg_5475_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_34_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_38_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_38_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_39_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_39_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_47_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_47_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_49_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_49_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_54_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_54_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_58_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_58_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_65_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_65_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_69_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_69_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_71_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_71_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln231_8_reg_5475_reg[16]_i_84_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln231_8_reg_5475_reg[16]_i_84_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln231_8_reg_5475_reg[16]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln231_8_reg_5475_reg[16]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln231_8_reg_5475_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln231_8_reg_5475_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_p_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__0_O_UNCONNECTED;

  assign in_data_10_q1_0_sp_1 = in_data_10_q1_0_sn_1;
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_10 
       (.I0(sext_ln225_12_fu_3569_p1[5]),
        .I1(sext_ln225_9_fu_3539_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_11 
       (.I0(sext_ln225_12_fu_3569_p1[4]),
        .I1(sext_ln225_9_fu_3539_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_14 
       (.I0(sext_ln225_11_fu_3559_p1[7]),
        .I1(sext_ln225_10_fu_3549_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_15 
       (.I0(sext_ln225_11_fu_3559_p1[6]),
        .I1(sext_ln225_10_fu_3549_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_16 
       (.I0(sext_ln225_11_fu_3559_p1[5]),
        .I1(sext_ln225_10_fu_3549_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_17 
       (.I0(sext_ln225_11_fu_3559_p1[4]),
        .I1(sext_ln225_10_fu_3549_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_20 
       (.I0(sext_ln231_13_fu_3606_p1[3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [3]),
        .O(\add_ln231_8_reg_5475[12]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_21 
       (.I0(sext_ln231_13_fu_3606_p1[2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [2]),
        .O(\add_ln231_8_reg_5475[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_22 
       (.I0(sext_ln231_13_fu_3606_p1[1]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [1]),
        .O(\add_ln231_8_reg_5475[12]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_23 
       (.I0(sext_ln231_13_fu_3606_p1[0]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [0]),
        .O(\add_ln231_8_reg_5475[12]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_25 
       (.I0(sext_ln225_6_fu_3505_p1[7]),
        .I1(add_i1730_7_fu_3475_p2[7]),
        .O(\add_ln231_8_reg_5475[12]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_26 
       (.I0(sext_ln225_6_fu_3505_p1[6]),
        .I1(add_i1730_7_fu_3475_p2[6]),
        .O(\add_ln231_8_reg_5475[12]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_27 
       (.I0(sext_ln225_6_fu_3505_p1[5]),
        .I1(add_i1730_7_fu_3475_p2[5]),
        .O(\add_ln231_8_reg_5475[12]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_28 
       (.I0(sext_ln225_6_fu_3505_p1[4]),
        .I1(add_i1730_7_fu_3475_p2[4]),
        .O(\add_ln231_8_reg_5475[12]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_3 
       (.I0(add_ln225_6_fu_3573_p2[9]),
        .I1(add_ln231_6_fu_3610_p2[6]),
        .O(\add_ln231_8_reg_5475[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_31 
       (.I0(sext_ln225_8_fu_3529_p1[7]),
        .I1(sext_ln225_7_fu_3519_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_32 
       (.I0(sext_ln225_8_fu_3529_p1[6]),
        .I1(sext_ln225_7_fu_3519_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_33 
       (.I0(sext_ln225_8_fu_3529_p1[5]),
        .I1(sext_ln225_7_fu_3519_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_34 
       (.I0(sext_ln225_8_fu_3529_p1[4]),
        .I1(sext_ln225_7_fu_3519_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_35 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [3]),
        .O(\add_ln231_8_reg_5475[12]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_36 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [2]),
        .O(\add_ln231_8_reg_5475[12]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_37 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [1]),
        .O(\add_ln231_8_reg_5475[12]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_38 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [0]),
        .O(\add_ln231_8_reg_5475[12]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_39 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_4 
       (.I0(add_ln225_6_fu_3573_p2[8]),
        .I1(add_ln231_6_fu_3610_p2[5]),
        .O(\add_ln231_8_reg_5475[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_40 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_41 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_42 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_45 
       (.I0(sext_ln225_4_fu_3497_p1[7]),
        .I1(sext_ln225_5_fu_3501_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_46 
       (.I0(sext_ln225_4_fu_3497_p1[6]),
        .I1(sext_ln225_5_fu_3501_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_47 
       (.I0(sext_ln225_4_fu_3497_p1[5]),
        .I1(sext_ln225_5_fu_3501_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_48 
       (.I0(sext_ln225_4_fu_3497_p1[4]),
        .I1(sext_ln225_5_fu_3501_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_5 
       (.I0(add_ln225_6_fu_3573_p2[7]),
        .I1(add_ln231_6_fu_3610_p2[4]),
        .O(\add_ln231_8_reg_5475[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_50 
       (.I0(sext_ln225_2_fu_3489_p1[7]),
        .I1(sext_ln225_3_fu_3493_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_51 
       (.I0(sext_ln225_2_fu_3489_p1[6]),
        .I1(sext_ln225_3_fu_3493_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_52 
       (.I0(sext_ln225_2_fu_3489_p1[5]),
        .I1(sext_ln225_3_fu_3493_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_53 
       (.I0(sext_ln225_2_fu_3489_p1[4]),
        .I1(sext_ln225_3_fu_3493_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_55 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_56 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_57 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_58 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_59 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_6 
       (.I0(add_ln225_6_fu_3573_p2[6]),
        .I1(add_ln231_6_fu_3610_p2[3]),
        .O(\add_ln231_8_reg_5475[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_60 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_61 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_62 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_64 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_65 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_66 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_67 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_70 
       (.I0(sext_ln225_1_fu_3485_p1[7]),
        .I1(sext_ln225_fu_3481_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_71 
       (.I0(sext_ln225_1_fu_3485_p1[6]),
        .I1(sext_ln225_fu_3481_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_72 
       (.I0(sext_ln225_1_fu_3485_p1[5]),
        .I1(sext_ln225_fu_3481_p1[5]),
        .O(\add_ln231_8_reg_5475[12]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_73 
       (.I0(sext_ln225_1_fu_3485_p1[4]),
        .I1(sext_ln225_fu_3481_p1[4]),
        .O(\add_ln231_8_reg_5475[12]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_74 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_75 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_76 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_77 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_78 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_79 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_8 
       (.I0(sext_ln225_12_fu_3569_p1[7]),
        .I1(sext_ln225_9_fu_3539_p1[7]),
        .O(\add_ln231_8_reg_5475[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_80 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_81 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_82 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_83 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_84 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_85 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_87 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .O(\add_ln231_8_reg_5475[12]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_88 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6]),
        .O(\add_ln231_8_reg_5475[12]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_89 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [5]),
        .O(\add_ln231_8_reg_5475[12]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[12]_i_9 
       (.I0(sext_ln225_12_fu_3569_p1[6]),
        .I1(sext_ln225_9_fu_3539_p1[6]),
        .O(\add_ln231_8_reg_5475[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[12]_i_90 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [4]),
        .O(\add_ln231_8_reg_5475[12]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_10 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_9_n_3 ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_17_n_3 ),
        .O(\add_ln231_8_reg_5475[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_13 
       (.I0(sext_ln225_12_fu_3569_p1[11]),
        .I1(sext_ln225_9_fu_3539_p1[11]),
        .O(\add_ln231_8_reg_5475[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_14 
       (.I0(sext_ln225_12_fu_3569_p1[10]),
        .I1(sext_ln225_9_fu_3539_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_15 
       (.I0(sext_ln225_12_fu_3569_p1[9]),
        .I1(sext_ln225_9_fu_3539_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_16 
       (.I0(sext_ln225_12_fu_3569_p1[8]),
        .I1(sext_ln225_9_fu_3539_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_19 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_18_n_0 ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [7]),
        .O(\add_ln231_8_reg_5475[16]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_20 
       (.I0(sext_ln231_13_fu_3606_p1[6]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [6]),
        .O(\add_ln231_8_reg_5475[16]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_21 
       (.I0(sext_ln231_13_fu_3606_p1[5]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [5]),
        .O(\add_ln231_8_reg_5475[16]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_22 
       (.I0(sext_ln231_13_fu_3606_p1[4]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_11_0 [4]),
        .O(\add_ln231_8_reg_5475[16]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_24 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_23_n_0 ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_38_n_0 ),
        .O(\add_ln231_8_reg_5475[16]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_25 
       (.I0(sext_ln225_11_fu_3559_p1[10]),
        .I1(sext_ln225_10_fu_3549_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_26 
       (.I0(sext_ln225_11_fu_3559_p1[9]),
        .I1(sext_ln225_10_fu_3549_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_27 
       (.I0(sext_ln225_11_fu_3559_p1[8]),
        .I1(sext_ln225_10_fu_3549_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[16]_i_29 
       (.I0(\p_reg_reg_n_0_[6] ),
        .O(\add_ln231_8_reg_5475[16]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_30 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [6]),
        .O(\add_ln231_8_reg_5475[16]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_31 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [5]),
        .O(\add_ln231_8_reg_5475[16]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_32 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_18_0 [4]),
        .O(\add_ln231_8_reg_5475[16]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[16]_i_33 
       (.I0(sext_ln225_6_fu_3505_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_35 
       (.I0(sext_ln225_6_fu_3505_p1[10]),
        .I1(add_i1730_7_fu_3475_p2[10]),
        .O(\add_ln231_8_reg_5475[16]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_36 
       (.I0(sext_ln225_6_fu_3505_p1[9]),
        .I1(add_i1730_7_fu_3475_p2[9]),
        .O(\add_ln231_8_reg_5475[16]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_37 
       (.I0(sext_ln225_6_fu_3505_p1[8]),
        .I1(add_i1730_7_fu_3475_p2[8]),
        .O(\add_ln231_8_reg_5475[16]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_40 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_39_n_0 ),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_58_n_0 ),
        .O(\add_ln231_8_reg_5475[16]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_41 
       (.I0(sext_ln225_8_fu_3529_p1[10]),
        .I1(sext_ln225_7_fu_3519_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_42 
       (.I0(sext_ln225_8_fu_3529_p1[9]),
        .I1(sext_ln225_7_fu_3519_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_43 
       (.I0(sext_ln225_8_fu_3529_p1[8]),
        .I1(sext_ln225_7_fu_3519_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_44 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_45 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_46 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[16]_i_48 
       (.I0(sext_ln225_4_fu_3497_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_5 
       (.I0(add_ln225_6_fu_3573_p2[12]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_2_n_2 ),
        .O(\add_ln231_8_reg_5475[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_50 
       (.I0(sext_ln225_4_fu_3497_p1[10]),
        .I1(sext_ln225_5_fu_3501_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_51 
       (.I0(sext_ln225_4_fu_3497_p1[9]),
        .I1(sext_ln225_5_fu_3501_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_52 
       (.I0(sext_ln225_4_fu_3497_p1[8]),
        .I1(sext_ln225_5_fu_3501_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[16]_i_53 
       (.I0(sext_ln225_2_fu_3489_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_55 
       (.I0(sext_ln225_2_fu_3489_p1[10]),
        .I1(sext_ln225_3_fu_3493_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_56 
       (.I0(sext_ln225_2_fu_3489_p1[9]),
        .I1(sext_ln225_3_fu_3493_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_57 
       (.I0(sext_ln225_2_fu_3489_p1[8]),
        .I1(sext_ln225_3_fu_3493_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_59 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_6 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_3_n_3 ),
        .I1(add_ln225_6_fu_3573_p2[12]),
        .O(\add_ln231_8_reg_5475[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_60 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_61 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_62 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_63 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_64 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_66 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_67 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_68 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_7 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_3_n_3 ),
        .I1(add_ln225_6_fu_3573_p2[11]),
        .O(\add_ln231_8_reg_5475[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[16]_i_70 
       (.I0(sext_ln225_1_fu_3485_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_72 
       (.I0(sext_ln225_1_fu_3485_p1[10]),
        .I1(sext_ln225_fu_3481_p1[10]),
        .O(\add_ln231_8_reg_5475[16]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_73 
       (.I0(sext_ln225_1_fu_3485_p1[9]),
        .I1(sext_ln225_fu_3481_p1[9]),
        .O(\add_ln231_8_reg_5475[16]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_74 
       (.I0(sext_ln225_1_fu_3485_p1[8]),
        .I1(sext_ln225_fu_3481_p1[8]),
        .O(\add_ln231_8_reg_5475[16]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_75 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_76 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_77 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_78 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_79 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[16]_i_8 
       (.I0(add_ln225_6_fu_3573_p2[10]),
        .I1(add_ln231_6_fu_3610_p2[7]),
        .O(\add_ln231_8_reg_5475[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_80 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_81 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_82 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_83 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_85 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [10]),
        .O(\add_ln231_8_reg_5475[16]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_86 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [9]),
        .O(\add_ln231_8_reg_5475[16]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln231_8_reg_5475[16]_i_87 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [7]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [8]),
        .O(\add_ln231_8_reg_5475[16]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_10 
       (.I0(sext_ln225_11_fu_3559_p1[1]),
        .I1(sext_ln225_10_fu_3549_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_11 
       (.I0(sext_ln225_11_fu_3559_p1[0]),
        .I1(sext_ln225_10_fu_3549_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_14 
       (.I0(sext_ln225_6_fu_3505_p1[3]),
        .I1(add_i1730_7_fu_3475_p2[3]),
        .O(\add_ln231_8_reg_5475[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_15 
       (.I0(sext_ln225_6_fu_3505_p1[2]),
        .I1(add_i1730_7_fu_3475_p2[2]),
        .O(\add_ln231_8_reg_5475[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_16 
       (.I0(sext_ln225_6_fu_3505_p1[1]),
        .I1(add_i1730_7_fu_3475_p2[1]),
        .O(\add_ln231_8_reg_5475[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_17 
       (.I0(sext_ln225_6_fu_3505_p1[0]),
        .I1(add_i1730_7_fu_3475_p2[0]),
        .O(\add_ln231_8_reg_5475[4]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_20 
       (.I0(sext_ln225_8_fu_3529_p1[3]),
        .I1(sext_ln225_7_fu_3519_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_21 
       (.I0(sext_ln225_8_fu_3529_p1[2]),
        .I1(sext_ln225_7_fu_3519_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_22 
       (.I0(sext_ln225_8_fu_3529_p1[1]),
        .I1(sext_ln225_7_fu_3519_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_23 
       (.I0(sext_ln225_8_fu_3529_p1[0]),
        .I1(sext_ln225_7_fu_3519_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_24 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_7_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_25 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_7_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_26 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_7_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_27 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_7_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_28 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_7_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_3 
       (.I0(sext_ln225_12_fu_3569_p1[3]),
        .I1(sext_ln225_9_fu_3539_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_31 
       (.I0(sext_ln225_4_fu_3497_p1[3]),
        .I1(sext_ln225_5_fu_3501_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_32 
       (.I0(sext_ln225_4_fu_3497_p1[2]),
        .I1(sext_ln225_5_fu_3501_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_33 
       (.I0(sext_ln225_4_fu_3497_p1[1]),
        .I1(sext_ln225_5_fu_3501_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_34 
       (.I0(sext_ln225_4_fu_3497_p1[0]),
        .I1(sext_ln225_5_fu_3501_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_36 
       (.I0(sext_ln225_2_fu_3489_p1[3]),
        .I1(sext_ln225_3_fu_3493_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_37 
       (.I0(sext_ln225_2_fu_3489_p1[2]),
        .I1(sext_ln225_3_fu_3493_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_38 
       (.I0(sext_ln225_2_fu_3489_p1[1]),
        .I1(sext_ln225_3_fu_3493_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_39 
       (.I0(sext_ln225_2_fu_3489_p1[0]),
        .I1(sext_ln225_3_fu_3493_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_4 
       (.I0(sext_ln225_12_fu_3569_p1[2]),
        .I1(sext_ln225_9_fu_3539_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_41 
       (.I0(\add_ln231_8_reg_5475[4]_i_17_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_42 
       (.I0(\add_ln231_8_reg_5475[4]_i_17_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_43 
       (.I0(\add_ln231_8_reg_5475[4]_i_17_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_44 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475[4]_i_17_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_45 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475[4]_i_17_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_46 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_18_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_47 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_18_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_48 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_18_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_49 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_18_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_5 
       (.I0(sext_ln225_12_fu_3569_p1[1]),
        .I1(sext_ln225_9_fu_3539_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_50 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_18_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_52 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_19_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_53 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_19_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_54 
       (.I0(\add_ln231_8_reg_5475_reg[4]_i_19_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_55 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_19_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_56 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475_reg[4]_i_19_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_59 
       (.I0(sext_ln225_1_fu_3485_p1[3]),
        .I1(sext_ln225_fu_3481_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_6 
       (.I0(sext_ln225_12_fu_3569_p1[0]),
        .I1(sext_ln225_9_fu_3539_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_60 
       (.I0(sext_ln225_1_fu_3485_p1[2]),
        .I1(sext_ln225_fu_3481_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_61 
       (.I0(sext_ln225_1_fu_3485_p1[1]),
        .I1(sext_ln225_fu_3481_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_62 
       (.I0(sext_ln225_1_fu_3485_p1[0]),
        .I1(sext_ln225_fu_3481_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_63 
       (.I0(\add_ln231_8_reg_5475[4]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_64 
       (.I0(\add_ln231_8_reg_5475[4]_i_34_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_65 
       (.I0(\add_ln231_8_reg_5475[4]_i_34_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_66 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475[4]_i_34_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_67 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475[4]_i_34_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_68 
       (.I0(\add_ln231_8_reg_5475[4]_i_39_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_69 
       (.I0(\add_ln231_8_reg_5475[4]_i_39_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_70 
       (.I0(\add_ln231_8_reg_5475[4]_i_39_0 [2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_71 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(\add_ln231_8_reg_5475[4]_i_39_0 [1]),
        .O(\add_ln231_8_reg_5475[4]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_72 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(\add_ln231_8_reg_5475[4]_i_39_0 [0]),
        .O(\add_ln231_8_reg_5475[4]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_73 
       (.I0(in_data_14_load_3_reg_5275[2]),
        .O(\add_ln231_8_reg_5475[4]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_74 
       (.I0(in_data_14_load_3_reg_5275[2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_75 
       (.I0(in_data_14_load_3_reg_5275[2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_76 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(in_data_14_load_3_reg_5275[1]),
        .O(\add_ln231_8_reg_5475[4]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_77 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(in_data_14_load_3_reg_5275[0]),
        .O(\add_ln231_8_reg_5475[4]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_8_reg_5475[4]_i_79 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_8 
       (.I0(sext_ln225_11_fu_3559_p1[3]),
        .I1(sext_ln225_10_fu_3549_p1[3]),
        .O(\add_ln231_8_reg_5475[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_80 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [3]),
        .O(\add_ln231_8_reg_5475[4]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_81 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(\add_ln231_8_reg_5475_reg[16]_i_34_0 [2]),
        .O(\add_ln231_8_reg_5475[4]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_82 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [1]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .O(\add_ln231_8_reg_5475[4]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_83 
       (.I0(\add_ln231_8_reg_5475_reg[16]_i_34_0 [0]),
        .I1(sext_ln219_1_fu_3028_p1[0]),
        .O(\add_ln231_8_reg_5475[4]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[4]_i_9 
       (.I0(sext_ln225_11_fu_3559_p1[2]),
        .I1(sext_ln225_10_fu_3549_p1[2]),
        .O(\add_ln231_8_reg_5475[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[8]_i_2 
       (.I0(add_ln225_6_fu_3573_p2[5]),
        .I1(add_ln231_6_fu_3610_p2[2]),
        .O(\add_ln231_8_reg_5475[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[8]_i_3 
       (.I0(add_ln225_6_fu_3573_p2[4]),
        .I1(add_ln231_6_fu_3610_p2[1]),
        .O(\add_ln231_8_reg_5475[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_8_reg_5475[8]_i_4 
       (.I0(add_ln225_6_fu_3573_p2[3]),
        .I1(add_ln231_6_fu_3610_p2[0]),
        .O(\add_ln231_8_reg_5475[8]_i_4_n_0 ));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_1 
       (.CI(\add_ln231_8_reg_5475_reg[8]_i_1_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_1_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_1_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_1_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln225_6_fu_3573_p2[9:6]),
        .O(D[9:6]),
        .S({\add_ln231_8_reg_5475[12]_i_3_n_0 ,\add_ln231_8_reg_5475[12]_i_4_n_0 ,\add_ln231_8_reg_5475[12]_i_5_n_0 ,\add_ln231_8_reg_5475[12]_i_6_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_12 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_12_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_12_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_12_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln231_13_fu_3606_p1[3:0]),
        .O(add_ln231_6_fu_3610_p2[3:0]),
        .S({\add_ln231_8_reg_5475[12]_i_20_n_0 ,\add_ln231_8_reg_5475[12]_i_21_n_0 ,\add_ln231_8_reg_5475[12]_i_22_n_0 ,\add_ln231_8_reg_5475[12]_i_23_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_13 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_7_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_13_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_13_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_13_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_6_fu_3505_p1[7:4]),
        .O(sext_ln225_11_fu_3559_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_25_n_0 ,\add_ln231_8_reg_5475[12]_i_26_n_0 ,\add_ln231_8_reg_5475[12]_i_27_n_0 ,\add_ln231_8_reg_5475[12]_i_28_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_18 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_12_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_18_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_18_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_18_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_8_fu_3529_p1[7:4]),
        .O(sext_ln225_9_fu_3539_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_31_n_0 ,\add_ln231_8_reg_5475[12]_i_32_n_0 ,\add_ln231_8_reg_5475[12]_i_33_n_0 ,\add_ln231_8_reg_5475[12]_i_34_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_19 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_19_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_19_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_19_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[3] ,\p_reg_reg_n_0_[2] ,\p_reg_reg_n_0_[1] ,\p_reg_reg_n_0_[0] }),
        .O(sext_ln231_13_fu_3606_p1[3:0]),
        .S({\add_ln231_8_reg_5475[12]_i_35_n_0 ,\add_ln231_8_reg_5475[12]_i_36_n_0 ,\add_ln231_8_reg_5475[12]_i_37_n_0 ,\add_ln231_8_reg_5475[12]_i_38_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_2 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_1_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_2_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_2_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_2_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_12_fu_3569_p1[7:4]),
        .O(add_ln225_6_fu_3573_p2[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_8_n_0 ,\add_ln231_8_reg_5475[12]_i_9_n_0 ,\add_ln231_8_reg_5475[12]_i_10_n_0 ,\add_ln231_8_reg_5475[12]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_24 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_13_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_24_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_24_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_24_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_6_fu_3505_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_39_n_0 ,\add_ln231_8_reg_5475[12]_i_40_n_0 ,\add_ln231_8_reg_5475[12]_i_41_n_0 ,\add_ln231_8_reg_5475[12]_i_42_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_29 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_18_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_29_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_29_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_29_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_4_fu_3497_p1[7:4]),
        .O(sext_ln225_10_fu_3549_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_45_n_0 ,\add_ln231_8_reg_5475[12]_i_46_n_0 ,\add_ln231_8_reg_5475[12]_i_47_n_0 ,\add_ln231_8_reg_5475[12]_i_48_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_30 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_19_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_30_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_30_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_30_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_2_fu_3489_p1[7:4]),
        .O(sext_ln225_8_fu_3529_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_50_n_0 ,\add_ln231_8_reg_5475[12]_i_51_n_0 ,\add_ln231_8_reg_5475[12]_i_52_n_0 ,\add_ln231_8_reg_5475[12]_i_53_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_43 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_29_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_43_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_43_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_43_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(add_i1730_7_fu_3475_p2[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_55_n_0 ,\add_ln231_8_reg_5475[12]_i_56_n_0 ,\add_ln231_8_reg_5475[12]_i_57_n_0 ,\add_ln231_8_reg_5475[12]_i_58_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_44 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_30_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_44_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_44_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_44_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_4_fu_3497_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_59_n_0 ,\add_ln231_8_reg_5475[12]_i_60_n_0 ,\add_ln231_8_reg_5475[12]_i_61_n_0 ,\add_ln231_8_reg_5475[12]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_49 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_35_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_49_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_49_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_49_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_2_fu_3489_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_64_n_0 ,\add_ln231_8_reg_5475[12]_i_65_n_0 ,\add_ln231_8_reg_5475[12]_i_66_n_0 ,\add_ln231_8_reg_5475[12]_i_67_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_54 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_40_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_54_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_54_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_54_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_1_fu_3485_p1[7:4]),
        .O(sext_ln225_7_fu_3519_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_70_n_0 ,\add_ln231_8_reg_5475[12]_i_71_n_0 ,\add_ln231_8_reg_5475[12]_i_72_n_0 ,\add_ln231_8_reg_5475[12]_i_73_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_63 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_51_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_63_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_63_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_63_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_5_fu_3501_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_74_n_0 ,\add_ln231_8_reg_5475[12]_i_75_n_0 ,\add_ln231_8_reg_5475[12]_i_76_n_0 ,\add_ln231_8_reg_5475[12]_i_77_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_68 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_57_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_68_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_68_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_68_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_3_fu_3493_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_78_n_0 ,\add_ln231_8_reg_5475[12]_i_79_n_0 ,\add_ln231_8_reg_5475[12]_i_80_n_0 ,\add_ln231_8_reg_5475[12]_i_81_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_69 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_58_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_69_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_69_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_69_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_1_fu_3485_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_82_n_0 ,\add_ln231_8_reg_5475[12]_i_83_n_0 ,\add_ln231_8_reg_5475[12]_i_84_n_0 ,\add_ln231_8_reg_5475[12]_i_85_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_7 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_2_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_7_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_7_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_7_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_11_fu_3559_p1[7:4]),
        .O(sext_ln225_12_fu_3569_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_14_n_0 ,\add_ln231_8_reg_5475[12]_i_15_n_0 ,\add_ln231_8_reg_5475[12]_i_16_n_0 ,\add_ln231_8_reg_5475[12]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[12]_i_86 
       (.CI(\add_ln231_8_reg_5475_reg[4]_i_78_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[12]_i_86_n_0 ,\add_ln231_8_reg_5475_reg[12]_i_86_n_1 ,\add_ln231_8_reg_5475_reg[12]_i_86_n_2 ,\add_ln231_8_reg_5475_reg[12]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln231_8_reg_5475_reg[16]_i_34_0 [6:3]),
        .O(sext_ln225_fu_3481_p1[7:4]),
        .S({\add_ln231_8_reg_5475[12]_i_87_n_0 ,\add_ln231_8_reg_5475[12]_i_88_n_0 ,\add_ln231_8_reg_5475[12]_i_89_n_0 ,\add_ln231_8_reg_5475[12]_i_90_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_1 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_1_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_1_n_0 ,\add_ln231_8_reg_5475_reg[16]_i_1_n_1 ,\add_ln231_8_reg_5475_reg[16]_i_1_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln225_6_fu_3573_p2[12],\add_ln231_8_reg_5475_reg[16]_i_3_n_3 ,add_ln225_6_fu_3573_p2[11:10]}),
        .O(D[13:10]),
        .S({\add_ln231_8_reg_5475[16]_i_5_n_0 ,\add_ln231_8_reg_5475[16]_i_6_n_0 ,\add_ln231_8_reg_5475[16]_i_7_n_0 ,\add_ln231_8_reg_5475[16]_i_8_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_11 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_12_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_11_n_0 ,\add_ln231_8_reg_5475_reg[16]_i_11_n_1 ,\add_ln231_8_reg_5475_reg[16]_i_11_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475_reg[16]_i_18_n_0 ,sext_ln231_13_fu_3606_p1[6:4]}),
        .O(add_ln231_6_fu_3610_p2[7:4]),
        .S({\add_ln231_8_reg_5475[16]_i_19_n_0 ,\add_ln231_8_reg_5475[16]_i_20_n_0 ,\add_ln231_8_reg_5475[16]_i_21_n_0 ,\add_ln231_8_reg_5475[16]_i_22_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_12 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_7_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_12_n_0 ,\add_ln231_8_reg_5475_reg[16]_i_12_n_1 ,\add_ln231_8_reg_5475_reg[16]_i_12_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475_reg[16]_i_23_n_0 ,sext_ln225_11_fu_3559_p1[10:8]}),
        .O(sext_ln225_12_fu_3569_p1[11:8]),
        .S({\add_ln231_8_reg_5475[16]_i_24_n_0 ,\add_ln231_8_reg_5475[16]_i_25_n_0 ,\add_ln231_8_reg_5475[16]_i_26_n_0 ,\add_ln231_8_reg_5475[16]_i_27_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_17 
       (.CI(\add_ln231_8_reg_5475_reg[16]_i_28_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_17_CO_UNCONNECTED [3:1],\add_ln231_8_reg_5475_reg[16]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln231_8_reg_5475_reg[16]_i_17_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_18 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_19_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_18_n_0 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_18_CO_UNCONNECTED [2],\add_ln231_8_reg_5475_reg[16]_i_18_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_8_reg_5475[16]_i_29_n_0 ,\p_reg_reg_n_0_[5] ,\p_reg_reg_n_0_[4] }),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_18_O_UNCONNECTED [3],sext_ln231_13_fu_3606_p1[6:4]}),
        .S({1'b1,\add_ln231_8_reg_5475[16]_i_30_n_0 ,\add_ln231_8_reg_5475[16]_i_31_n_0 ,\add_ln231_8_reg_5475[16]_i_32_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_2 
       (.CI(\add_ln231_8_reg_5475_reg[16]_i_4_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_2_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_2_n_2 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_9_n_3 }),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_2_O_UNCONNECTED [3:1],add_ln225_6_fu_3573_p2[12]}),
        .S({1'b0,1'b0,1'b1,\add_ln231_8_reg_5475[16]_i_10_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_23 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_13_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_23_n_0 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_23_CO_UNCONNECTED [2],\add_ln231_8_reg_5475_reg[16]_i_23_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_8_reg_5475[16]_i_33_n_0 ,sext_ln225_6_fu_3505_p1[9:8]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_23_O_UNCONNECTED [3],sext_ln225_11_fu_3559_p1[10:8]}),
        .S({1'b1,\add_ln231_8_reg_5475[16]_i_35_n_0 ,\add_ln231_8_reg_5475[16]_i_36_n_0 ,\add_ln231_8_reg_5475[16]_i_37_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_28 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_18_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_28_n_0 ,\add_ln231_8_reg_5475_reg[16]_i_28_n_1 ,\add_ln231_8_reg_5475_reg[16]_i_28_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475_reg[16]_i_39_n_0 ,sext_ln225_8_fu_3529_p1[10:8]}),
        .O(sext_ln225_9_fu_3539_p1[11:8]),
        .S({\add_ln231_8_reg_5475[16]_i_40_n_0 ,\add_ln231_8_reg_5475[16]_i_41_n_0 ,\add_ln231_8_reg_5475[16]_i_42_n_0 ,\add_ln231_8_reg_5475[16]_i_43_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_3 
       (.CI(\add_ln231_8_reg_5475_reg[16]_i_11_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_3_CO_UNCONNECTED [3:1],\add_ln231_8_reg_5475_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln231_8_reg_5475_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_34 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_24_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_34_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_34_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_34_O_UNCONNECTED [3],sext_ln225_6_fu_3505_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_44_n_0 ,\add_ln231_8_reg_5475[16]_i_45_n_0 ,\add_ln231_8_reg_5475[16]_i_46_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_38 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_29_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_38_n_0 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_38_CO_UNCONNECTED [2],\add_ln231_8_reg_5475_reg[16]_i_38_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_8_reg_5475[16]_i_48_n_0 ,sext_ln225_4_fu_3497_p1[9:8]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_38_O_UNCONNECTED [3],sext_ln225_10_fu_3549_p1[10:8]}),
        .S({1'b1,\add_ln231_8_reg_5475[16]_i_50_n_0 ,\add_ln231_8_reg_5475[16]_i_51_n_0 ,\add_ln231_8_reg_5475[16]_i_52_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_39 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_30_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_39_n_0 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_39_CO_UNCONNECTED [2],\add_ln231_8_reg_5475_reg[16]_i_39_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_8_reg_5475[16]_i_53_n_0 ,sext_ln225_2_fu_3489_p1[9:8]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_39_O_UNCONNECTED [3],sext_ln225_8_fu_3529_p1[10:8]}),
        .S({1'b1,\add_ln231_8_reg_5475[16]_i_55_n_0 ,\add_ln231_8_reg_5475[16]_i_56_n_0 ,\add_ln231_8_reg_5475[16]_i_57_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_4 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_2_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_4_n_0 ,\add_ln231_8_reg_5475_reg[16]_i_4_n_1 ,\add_ln231_8_reg_5475_reg[16]_i_4_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_12_fu_3569_p1[11:8]),
        .O(add_ln225_6_fu_3573_p2[11:8]),
        .S({\add_ln231_8_reg_5475[16]_i_13_n_0 ,\add_ln231_8_reg_5475[16]_i_14_n_0 ,\add_ln231_8_reg_5475[16]_i_15_n_0 ,\add_ln231_8_reg_5475[16]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_47 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_43_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_47_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_47_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_47_O_UNCONNECTED [3],add_i1730_7_fu_3475_p2[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_59_n_0 ,\add_ln231_8_reg_5475[16]_i_60_n_0 ,\add_ln231_8_reg_5475[16]_i_61_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_49 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_44_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_49_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_49_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_49_O_UNCONNECTED [3],sext_ln225_4_fu_3497_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_62_n_0 ,\add_ln231_8_reg_5475[16]_i_63_n_0 ,\add_ln231_8_reg_5475[16]_i_64_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_54 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_49_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_54_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_54_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_54_O_UNCONNECTED [3],sext_ln225_2_fu_3489_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_66_n_0 ,\add_ln231_8_reg_5475[16]_i_67_n_0 ,\add_ln231_8_reg_5475[16]_i_68_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_58 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_54_n_0 ),
        .CO({\add_ln231_8_reg_5475_reg[16]_i_58_n_0 ,\NLW_add_ln231_8_reg_5475_reg[16]_i_58_CO_UNCONNECTED [2],\add_ln231_8_reg_5475_reg[16]_i_58_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_8_reg_5475[16]_i_70_n_0 ,sext_ln225_1_fu_3485_p1[9:8]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_58_O_UNCONNECTED [3],sext_ln225_7_fu_3519_p1[10:8]}),
        .S({1'b1,\add_ln231_8_reg_5475[16]_i_72_n_0 ,\add_ln231_8_reg_5475[16]_i_73_n_0 ,\add_ln231_8_reg_5475[16]_i_74_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_65 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_63_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_65_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_65_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_65_O_UNCONNECTED [3],sext_ln225_5_fu_3501_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_75_n_0 ,\add_ln231_8_reg_5475[16]_i_76_n_0 ,\add_ln231_8_reg_5475[16]_i_77_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_69 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_68_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_69_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_69_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_69_O_UNCONNECTED [3],sext_ln225_3_fu_3493_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_78_n_0 ,\add_ln231_8_reg_5475[16]_i_79_n_0 ,\add_ln231_8_reg_5475[16]_i_80_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_71 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_69_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_71_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_71_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_71_O_UNCONNECTED [3],sext_ln225_1_fu_3485_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_81_n_0 ,\add_ln231_8_reg_5475[16]_i_82_n_0 ,\add_ln231_8_reg_5475[16]_i_83_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_84 
       (.CI(\add_ln231_8_reg_5475_reg[12]_i_86_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_84_CO_UNCONNECTED [3:2],\add_ln231_8_reg_5475_reg[16]_i_84_n_2 ,\add_ln231_8_reg_5475_reg[16]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln231_8_reg_5475_reg[16]_i_34_0 [8:7]}),
        .O({\NLW_add_ln231_8_reg_5475_reg[16]_i_84_O_UNCONNECTED [3],sext_ln225_fu_3481_p1[10:8]}),
        .S({1'b0,\add_ln231_8_reg_5475[16]_i_85_n_0 ,\add_ln231_8_reg_5475[16]_i_86_n_0 ,\add_ln231_8_reg_5475[16]_i_87_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[16]_i_9 
       (.CI(\add_ln231_8_reg_5475_reg[16]_i_12_n_0 ),
        .CO({\NLW_add_ln231_8_reg_5475_reg[16]_i_9_CO_UNCONNECTED [3:1],\add_ln231_8_reg_5475_reg[16]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln231_8_reg_5475_reg[16]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln231_8_reg_5475_reg[17]_i_1 
       (.CI(\add_ln231_8_reg_5475_reg[16]_i_1_n_0 ),
        .CO(\NLW_add_ln231_8_reg_5475_reg[17]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln231_8_reg_5475_reg[17]_i_1_O_UNCONNECTED [3:1],D[14]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_1_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_1_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_1_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_12_fu_3569_p1[3:0]),
        .O({add_ln225_6_fu_3573_p2[3:2],D[1:0]}),
        .S({\add_ln231_8_reg_5475[4]_i_3_n_0 ,\add_ln231_8_reg_5475[4]_i_4_n_0 ,\add_ln231_8_reg_5475[4]_i_5_n_0 ,\add_ln231_8_reg_5475[4]_i_6_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_12 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_12_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_12_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_12_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_8_fu_3529_p1[3:0]),
        .O(sext_ln225_9_fu_3539_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_20_n_0 ,\add_ln231_8_reg_5475[4]_i_21_n_0 ,\add_ln231_8_reg_5475[4]_i_22_n_0 ,\add_ln231_8_reg_5475[4]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_13 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_13_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_13_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_13_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_24_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_7_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_6_fu_3505_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_25_n_0 ,\add_ln231_8_reg_5475[4]_i_26_n_0 ,\add_ln231_8_reg_5475[4]_i_27_n_0 ,\add_ln231_8_reg_5475[4]_i_28_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_18 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_18_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_18_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_18_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_4_fu_3497_p1[3:0]),
        .O(sext_ln225_10_fu_3549_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_31_n_0 ,\add_ln231_8_reg_5475[4]_i_32_n_0 ,\add_ln231_8_reg_5475[4]_i_33_n_0 ,\add_ln231_8_reg_5475[4]_i_34_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_19_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_19_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_19_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_2_fu_3489_p1[3:0]),
        .O(sext_ln225_8_fu_3529_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_36_n_0 ,\add_ln231_8_reg_5475[4]_i_37_n_0 ,\add_ln231_8_reg_5475[4]_i_38_n_0 ,\add_ln231_8_reg_5475[4]_i_39_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_2_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_2_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_2_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_11_fu_3559_p1[3:0]),
        .O(sext_ln225_12_fu_3569_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_8_n_0 ,\add_ln231_8_reg_5475[4]_i_9_n_0 ,\add_ln231_8_reg_5475[4]_i_10_n_0 ,\add_ln231_8_reg_5475[4]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_29 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_29_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_29_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_29_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_41_n_0 ,\add_ln231_8_reg_5475[4]_i_17_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(add_i1730_7_fu_3475_p2[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_42_n_0 ,\add_ln231_8_reg_5475[4]_i_43_n_0 ,\add_ln231_8_reg_5475[4]_i_44_n_0 ,\add_ln231_8_reg_5475[4]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_30 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_30_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_30_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_30_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_46_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_18_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_4_fu_3497_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_47_n_0 ,\add_ln231_8_reg_5475[4]_i_48_n_0 ,\add_ln231_8_reg_5475[4]_i_49_n_0 ,\add_ln231_8_reg_5475[4]_i_50_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_35 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_35_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_35_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_35_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_52_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_19_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_2_fu_3489_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_53_n_0 ,\add_ln231_8_reg_5475[4]_i_54_n_0 ,\add_ln231_8_reg_5475[4]_i_55_n_0 ,\add_ln231_8_reg_5475[4]_i_56_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_40 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_40_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_40_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_40_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_1_fu_3485_p1[3:0]),
        .O(sext_ln225_7_fu_3519_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_59_n_0 ,\add_ln231_8_reg_5475[4]_i_60_n_0 ,\add_ln231_8_reg_5475[4]_i_61_n_0 ,\add_ln231_8_reg_5475[4]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_51 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_51_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_51_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_51_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_63_n_0 ,\add_ln231_8_reg_5475[4]_i_34_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_5_fu_3501_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_64_n_0 ,\add_ln231_8_reg_5475[4]_i_65_n_0 ,\add_ln231_8_reg_5475[4]_i_66_n_0 ,\add_ln231_8_reg_5475[4]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_57 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_57_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_57_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_57_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_68_n_0 ,\add_ln231_8_reg_5475[4]_i_39_0 [2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_3_fu_3493_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_69_n_0 ,\add_ln231_8_reg_5475[4]_i_70_n_0 ,\add_ln231_8_reg_5475[4]_i_71_n_0 ,\add_ln231_8_reg_5475[4]_i_72_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_58 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_58_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_58_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_58_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_73_n_0 ,in_data_14_load_3_reg_5275[2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_1_fu_3485_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_74_n_0 ,\add_ln231_8_reg_5475[4]_i_75_n_0 ,\add_ln231_8_reg_5475[4]_i_76_n_0 ,\add_ln231_8_reg_5475[4]_i_77_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_7_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_7_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_7_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln225_6_fu_3505_p1[3:0]),
        .O(sext_ln225_11_fu_3559_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_14_n_0 ,\add_ln231_8_reg_5475[4]_i_15_n_0 ,\add_ln231_8_reg_5475[4]_i_16_n_0 ,\add_ln231_8_reg_5475[4]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln231_8_reg_5475_reg[4]_i_78 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[4]_i_78_n_0 ,\add_ln231_8_reg_5475_reg[4]_i_78_n_1 ,\add_ln231_8_reg_5475_reg[4]_i_78_n_2 ,\add_ln231_8_reg_5475_reg[4]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln231_8_reg_5475[4]_i_79_n_0 ,sext_ln219_1_fu_3028_p1[2],\add_ln231_8_reg_5475_reg[16]_i_34_0 [1:0]}),
        .O(sext_ln225_fu_3481_p1[3:0]),
        .S({\add_ln231_8_reg_5475[4]_i_80_n_0 ,\add_ln231_8_reg_5475[4]_i_81_n_0 ,\add_ln231_8_reg_5475[4]_i_82_n_0 ,\add_ln231_8_reg_5475[4]_i_83_n_0 }));
  CARRY4 \add_ln231_8_reg_5475_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\add_ln231_8_reg_5475_reg[8]_i_1_n_0 ,\add_ln231_8_reg_5475_reg[8]_i_1_n_1 ,\add_ln231_8_reg_5475_reg[8]_i_1_n_2 ,\add_ln231_8_reg_5475_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln225_6_fu_3573_p2[5:3],1'b0}),
        .O(D[5:2]),
        .S({\add_ln231_8_reg_5475[8]_i_2_n_0 ,\add_ln231_8_reg_5475[8]_i_3_n_0 ,\add_ln231_8_reg_5475[8]_i_4_n_0 ,add_ln225_6_fu_3573_p2[2]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S(\p_reg_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3:2],p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,in_data_10_q1_0_sn_1,Q[4]}),
        .O({NLW_p_carry__0_O_UNCONNECTED[3],p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({1'b0,S}));
  LUT6 #(
    .INIT(64'h0FF00CF00FA00CA0)) 
    p_carry__0_i_1__5
       (.I0(in_data_10_q1[0]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_8_q1[2]),
        .I3(in_data_10_q1[2]),
        .I4(in_data_8_q1[1]),
        .I5(in_data_10_q1[1]),
        .O(in_data_10_q1_0_sn_1));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_10
   (in_data_10_q0_0_sp_1,
    \p_reg_reg[6]_0 ,
    Q,
    \p_reg_reg[3]_0 ,
    S,
    in_data_10_q0,
    in_data_8_q0,
    ap_clk);
  output in_data_10_q0_0_sp_1;
  output [6:0]\p_reg_reg[6]_0 ;
  input [5:0]Q;
  input [3:0]\p_reg_reg[3]_0 ;
  input [2:0]S;
  input [2:0]in_data_10_q0;
  input [2:0]in_data_8_q0;
  input ap_clk;

  wire [5:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [2:0]in_data_10_q0;
  wire in_data_10_q0_0_sn_1;
  wire [2:0]in_data_8_q0;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[3]_0 ;
  wire [6:0]\p_reg_reg[6]_0 ;
  wire [3:2]NLW_p_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__0_O_UNCONNECTED;

  assign in_data_10_q0_0_sp_1 = in_data_10_q0_0_sn_1;
  LUT6 #(
    .INIT(64'h0FF00CF00FA00CA0)) 
    \mul_i4506_lcssa_phi_fu_342[5]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_8_q0[2]),
        .I3(in_data_10_q0[2]),
        .I4(in_data_8_q0[1]),
        .I5(in_data_10_q0[1]),
        .O(in_data_10_q0_0_sn_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S(\p_reg_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3:2],p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[5:4]}),
        .O({NLW_p_carry__0_O_UNCONNECTED[3],p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({1'b0,S}));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_11
   (Q,
    S,
    \m_reg_reg[3]_0 ,
    \b_reg_reg[3]_0 ,
    add_ln231_2_fu_3393_p2,
    \p_reg_reg[6]_0 ,
    \m_reg_reg[5]_0 ,
    \m_reg_reg[5]_1 ,
    \p_reg_reg[6]_1 ,
    in_data_8_q0,
    in_data_10_q0,
    m54_fu_2477_p2,
    \p_reg_reg[6]_2 ,
    in_data_10_q1,
    in_data_8_q1,
    \m_reg_reg[5]_2 ,
    \p_reg_reg[6]_3 ,
    \p_reg_reg[3]_0 ,
    \p_reg_reg[3]_1 ,
    \p_reg_reg[3]_2 ,
    \add_ln231_2_reg_5465_reg[7] ,
    ap_clk,
    D);
  output [5:0]Q;
  output [2:0]S;
  output [3:0]\m_reg_reg[3]_0 ;
  output [2:0]\b_reg_reg[3]_0 ;
  output [7:0]add_ln231_2_fu_3393_p2;
  input \p_reg_reg[6]_0 ;
  input [1:0]\m_reg_reg[5]_0 ;
  input [0:0]\m_reg_reg[5]_1 ;
  input \p_reg_reg[6]_1 ;
  input [1:0]in_data_8_q0;
  input [2:0]in_data_10_q0;
  input [0:0]m54_fu_2477_p2;
  input \p_reg_reg[6]_2 ;
  input [1:0]in_data_10_q1;
  input [1:0]in_data_8_q1;
  input [2:0]\m_reg_reg[5]_2 ;
  input \p_reg_reg[6]_3 ;
  input \p_reg_reg[3]_0 ;
  input \p_reg_reg[3]_1 ;
  input \p_reg_reg[3]_2 ;
  input [6:0]\add_ln231_2_reg_5465_reg[7] ;
  input ap_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [5:0]Q;
  wire [2:0]S;
  wire [7:0]add_ln231_2_fu_3393_p2;
  wire \add_ln231_2_reg_5465[3]_i_2_n_0 ;
  wire \add_ln231_2_reg_5465[3]_i_3_n_0 ;
  wire \add_ln231_2_reg_5465[3]_i_4_n_0 ;
  wire \add_ln231_2_reg_5465[3]_i_5_n_0 ;
  wire \add_ln231_2_reg_5465[7]_i_2_n_0 ;
  wire \add_ln231_2_reg_5465[7]_i_3_n_0 ;
  wire \add_ln231_2_reg_5465[7]_i_4_n_0 ;
  wire \add_ln231_2_reg_5465[7]_i_5_n_0 ;
  wire \add_ln231_2_reg_5465_reg[3]_i_1_n_0 ;
  wire \add_ln231_2_reg_5465_reg[3]_i_1_n_1 ;
  wire \add_ln231_2_reg_5465_reg[3]_i_1_n_2 ;
  wire \add_ln231_2_reg_5465_reg[3]_i_1_n_3 ;
  wire [6:0]\add_ln231_2_reg_5465_reg[7] ;
  wire \add_ln231_2_reg_5465_reg[7]_i_1_n_1 ;
  wire \add_ln231_2_reg_5465_reg[7]_i_1_n_2 ;
  wire \add_ln231_2_reg_5465_reg[7]_i_1_n_3 ;
  wire ap_clk;
  wire [2:0]\b_reg_reg[3]_0 ;
  wire [2:0]in_data_10_q0;
  wire [1:0]in_data_10_q1;
  wire [1:0]in_data_8_q0;
  wire [1:0]in_data_8_q1;
  wire [0:0]m54_fu_2477_p2;
  wire m__0_carry__0_n_7;
  wire m__0_carry_i_3__1_n_0;
  wire m__0_carry_i_4__1_n_0;
  wire m__0_carry_i_5__1_n_0;
  wire m__0_carry_i_6__1_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [3:0]\m_reg_reg[3]_0 ;
  wire [1:0]\m_reg_reg[5]_0 ;
  wire [0:0]\m_reg_reg[5]_1 ;
  wire [2:0]\m_reg_reg[5]_2 ;
  wire \m_reg_reg_n_0_[6] ;
  wire p_carry__0_i_1__0_n_0;
  wire p_carry__0_i_2__2_n_0;
  wire p_carry__0_i_3__4_n_0;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry_i_1__5_n_0;
  wire p_carry_i_2__3_n_0;
  wire p_carry_i_3__3_n_0;
  wire p_carry_i_4__3_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire \p_reg_reg[3]_0 ;
  wire \p_reg_reg[3]_1 ;
  wire \p_reg_reg[3]_2 ;
  wire \p_reg_reg[6]_0 ;
  wire \p_reg_reg[6]_1 ;
  wire \p_reg_reg[6]_2 ;
  wire \p_reg_reg[6]_3 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire [3:3]\NLW_add_ln231_2_reg_5465_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_m__0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[3]_i_2 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [3]),
        .O(\add_ln231_2_reg_5465[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[3]_i_3 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [2]),
        .O(\add_ln231_2_reg_5465[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[3]_i_4 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [1]),
        .O(\add_ln231_2_reg_5465[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[3]_i_5 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [0]),
        .O(\add_ln231_2_reg_5465[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln231_2_reg_5465[7]_i_2 
       (.I0(\p_reg_reg_n_0_[6] ),
        .O(\add_ln231_2_reg_5465[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[7]_i_3 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [6]),
        .O(\add_ln231_2_reg_5465[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[7]_i_4 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [5]),
        .O(\add_ln231_2_reg_5465[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln231_2_reg_5465[7]_i_5 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(\add_ln231_2_reg_5465_reg[7] [4]),
        .O(\add_ln231_2_reg_5465[7]_i_5_n_0 ));
  CARRY4 \add_ln231_2_reg_5465_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln231_2_reg_5465_reg[3]_i_1_n_0 ,\add_ln231_2_reg_5465_reg[3]_i_1_n_1 ,\add_ln231_2_reg_5465_reg[3]_i_1_n_2 ,\add_ln231_2_reg_5465_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[3] ,\p_reg_reg_n_0_[2] ,\p_reg_reg_n_0_[1] ,\p_reg_reg_n_0_[0] }),
        .O(add_ln231_2_fu_3393_p2[3:0]),
        .S({\add_ln231_2_reg_5465[3]_i_2_n_0 ,\add_ln231_2_reg_5465[3]_i_3_n_0 ,\add_ln231_2_reg_5465[3]_i_4_n_0 ,\add_ln231_2_reg_5465[3]_i_5_n_0 }));
  CARRY4 \add_ln231_2_reg_5465_reg[7]_i_1 
       (.CI(\add_ln231_2_reg_5465_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln231_2_reg_5465_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln231_2_reg_5465_reg[7]_i_1_n_1 ,\add_ln231_2_reg_5465_reg[7]_i_1_n_2 ,\add_ln231_2_reg_5465_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln231_2_reg_5465[7]_i_2_n_0 ,\p_reg_reg_n_0_[5] ,\p_reg_reg_n_0_[4] }),
        .O(add_ln231_2_fu_3393_p2[7:4]),
        .S({1'b1,\add_ln231_2_reg_5465[7]_i_3_n_0 ,\add_ln231_2_reg_5465[7]_i_4_n_0 ,\add_ln231_2_reg_5465[7]_i_5_n_0 }));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q0[0]),
        .Q(\b_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q0[1]),
        .Q(\b_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q0[2]),
        .Q(\b_reg_reg[3]_0 [2]),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[5]_0 ,m__0_carry_i_3__1_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__1_n_0,m__0_carry_i_5__1_n_0,m__0_carry_i_6__1_n_0,\m_reg_reg[5]_1 }));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO(NLW_m__0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__0_O_UNCONNECTED[3:1],m__0_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h7)) 
    m__0_carry_i_3__1
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\m_reg_reg[5]_2 [0]),
        .O(m__0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h7B7F7F7FFBFFFF7F)) 
    m__0_carry_i_4__1
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\m_reg_reg[5]_2 [2]),
        .I2(\m_reg_reg[5]_2 [1]),
        .I3(\b_reg_reg[3]_0 [0]),
        .I4(\b_reg_reg[3]_0 [1]),
        .I5(\m_reg_reg[5]_2 [0]),
        .O(m__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0FEFF7FF0F8F7F7F)) 
    m__0_carry_i_5__1
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\m_reg_reg[5]_2 [2]),
        .I3(\m_reg_reg[5]_2 [0]),
        .I4(\b_reg_reg[3]_0 [2]),
        .I5(\m_reg_reg[5]_2 [1]),
        .O(m__0_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h47E2478852A27888)) 
    m__0_carry_i_6__1
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\m_reg_reg[5]_2 [1]),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\m_reg_reg[5]_2 [2]),
        .I4(\m_reg_reg[5]_2 [0]),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__0_carry_i_6__1_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__5_n_0,p_carry_i_2__3_n_0,p_carry_i_3__3_n_0,p_carry_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3:2],p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[6]_0 ,Q[4]}),
        .O({NLW_p_carry__0_O_UNCONNECTED[3],p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({1'b0,p_carry__0_i_1__0_n_0,p_carry__0_i_2__2_n_0,p_carry__0_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__0
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[6]_0 ),
        .O(p_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__2
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[6]_1 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__0
       (.I0(\p_reg_reg[6]_1 ),
        .I1(Q[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__2
       (.I0(\p_reg_reg[6]_0 ),
        .I1(Q[5]),
        .O(p_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(Q[4]),
        .I1(\p_reg_reg[6]_2 ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_3__4
       (.I0(Q[4]),
        .I1(\p_reg_reg[6]_3 ),
        .O(p_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__0
       (.I0(Q[3]),
        .I1(m54_fu_2477_p2),
        .O(\m_reg_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_1__5
       (.I0(Q[3]),
        .I1(\p_reg_reg[3]_0 ),
        .O(p_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_2__3
       (.I0(Q[2]),
        .I1(\p_reg_reg[3]_1 ),
        .O(p_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_2__5
       (.I0(Q[2]),
        .I1(\p_reg_reg[3]_2 ),
        .O(\m_reg_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    p_carry_i_3__0
       (.I0(Q[1]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_10_q0[1]),
        .I3(in_data_8_q0[1]),
        .I4(in_data_10_q0[0]),
        .O(\m_reg_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    p_carry_i_3__3
       (.I0(Q[1]),
        .I1(in_data_10_q1[0]),
        .I2(in_data_8_q1[1]),
        .I3(in_data_8_q1[0]),
        .I4(in_data_10_q1[1]),
        .O(p_carry_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__3
       (.I0(Q[0]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_10_q1[0]),
        .O(p_carry_i_4__3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__4
       (.I0(Q[0]),
        .I1(in_data_10_q0[0]),
        .I2(in_data_8_q0[0]),
        .O(\m_reg_reg[3]_0 [0]));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_12
   (Q,
    S,
    in_data_10_q0_0_sp_1,
    m54_fu_2477_p2,
    \m_reg_reg[3]_0 ,
    DI,
    \b_reg_reg[2]_0 ,
    \b_reg_reg[0]_0 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[1]_0 ,
    \b_reg_reg[0]_1 ,
    \a_reg_reg[1]_1 ,
    \p_reg_reg[6]_0 ,
    \p_reg_reg[6]_1 ,
    in_data_10_q0,
    in_data_8_q0,
    \p_reg_reg[6]_2 ,
    in_data_10_q1,
    in_data_8_q1,
    \m_reg_reg[6]_0 ,
    O,
    \m_reg_reg[2]_0 ,
    \p_reg_reg[6]_3 ,
    \p_reg_reg[3]_0 ,
    \p_reg_reg[3]_1 ,
    \p_reg_reg[3]_2 ,
    ap_clk);
  output [4:0]Q;
  output [2:0]S;
  output in_data_10_q0_0_sp_1;
  output [0:0]m54_fu_2477_p2;
  output [3:0]\m_reg_reg[3]_0 ;
  output [0:0]DI;
  output [2:0]\b_reg_reg[2]_0 ;
  output [1:0]\b_reg_reg[0]_0 ;
  output [1:0]\a_reg_reg[2]_0 ;
  output [0:0]\a_reg_reg[1]_0 ;
  output [1:0]\b_reg_reg[0]_1 ;
  output [1:0]\a_reg_reg[1]_1 ;
  output [6:0]\p_reg_reg[6]_0 ;
  input \p_reg_reg[6]_1 ;
  input [2:0]in_data_10_q0;
  input [2:0]in_data_8_q0;
  input \p_reg_reg[6]_2 ;
  input [2:0]in_data_10_q1;
  input [2:0]in_data_8_q1;
  input [3:0]\m_reg_reg[6]_0 ;
  input [2:0]O;
  input \m_reg_reg[2]_0 ;
  input \p_reg_reg[6]_3 ;
  input \p_reg_reg[3]_0 ;
  input \p_reg_reg[3]_1 ;
  input \p_reg_reg[3]_2 ;
  input ap_clk;

  wire [0:0]DI;
  wire [2:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire [0:0]\a_reg_reg[1]_0 ;
  wire [1:0]\a_reg_reg[1]_1 ;
  wire [1:0]\a_reg_reg[2]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[0]_0 ;
  wire [1:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[2]_0 ;
  wire [2:0]in_data_10_q0;
  wire in_data_10_q0_0_sn_1;
  wire [2:0]in_data_10_q1;
  wire [2:0]in_data_8_q0;
  wire [2:0]in_data_8_q1;
  wire [0:0]m54_fu_2477_p2;
  wire m__0_carry__0_n_7;
  wire m__0_carry_i_1_n_0;
  wire m__0_carry_i_2__0_n_0;
  wire m__0_carry_i_3__0_n_0;
  wire m__0_carry_i_4_n_0;
  wire m__0_carry_i_5_n_0;
  wire m__0_carry_i_6_n_0;
  wire m__0_carry_i_7_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire m__1_carry__0_i_6_n_0;
  wire \m_reg[0]_i_1_n_0 ;
  wire \m_reg[1]_i_1_n_0 ;
  wire \m_reg_reg[2]_0 ;
  wire [3:0]\m_reg_reg[3]_0 ;
  wire [3:0]\m_reg_reg[6]_0 ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire p_carry__0_i_1__1_n_0;
  wire p_carry__0_i_2__1_n_0;
  wire p_carry__0_i_3__1_n_0;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry_i_1__1_n_0;
  wire p_carry_i_2__4_n_0;
  wire p_carry_i_3__2_n_0;
  wire p_carry_i_4__5_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire \p_reg_reg[3]_0 ;
  wire \p_reg_reg[3]_1 ;
  wire \p_reg_reg[3]_2 ;
  wire [6:0]\p_reg_reg[6]_0 ;
  wire \p_reg_reg[6]_1 ;
  wire \p_reg_reg[6]_2 ;
  wire \p_reg_reg[6]_3 ;
  wire [3:0]NLW_m__0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__0_O_UNCONNECTED;

  assign in_data_10_q0_0_sp_1 = in_data_10_q0_0_sn_1;
  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q1[0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q1[1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_8_q1[2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q1[0]),
        .Q(\b_reg_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q1[1]),
        .Q(\b_reg_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_10_q1[2]),
        .Q(\b_reg_reg[2]_0 [2]),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1_n_0,m__0_carry_i_2__0_n_0,m__0_carry_i_3__0_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4_n_0,m__0_carry_i_5_n_0,m__0_carry_i_6_n_0,m__0_carry_i_7_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO(NLW_m__0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__0_O_UNCONNECTED[3:1],m__0_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hB41FB33FB33FF33F)) 
    m__0_carry_i_1
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg[2]_0 [2]),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg[2]_0 [1]),
        .I5(\b_reg_reg[2]_0 [0]),
        .O(m__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    m__0_carry_i_2__0
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg[2]_0 [2]),
        .O(m__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    m__0_carry_i_3__0
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg[2]_0 [2]),
        .O(m__0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h67EF77F7FFFFFFFF)) 
    m__0_carry_i_4
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg[2]_0 [2]),
        .I2(\b_reg_reg[2]_0 [0]),
        .I3(\a_reg_reg_n_0_[0] ),
        .I4(\b_reg_reg[2]_0 [1]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(m__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0FEFF7FF0F8F7F7F)) 
    m__0_carry_i_5
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\b_reg_reg[2]_0 [1]),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .I4(\b_reg_reg[2]_0 [2]),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(m__0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h5533466CCAA08AA0)) 
    m__0_carry_i_6
       (.I0(\b_reg_reg[2]_0 [2]),
        .I1(\b_reg_reg[2]_0 [1]),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg[2]_0 [0]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(m__0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h47B7788878887888)) 
    m__0_carry_i_7
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\b_reg_reg[2]_0 [0]),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg[2]_0 [2]),
        .I4(\b_reg_reg[2]_0 [1]),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(m__0_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    m__19_carry_i_1
       (.I0(\m_reg_reg[6]_0 [1]),
        .I1(\b_reg_reg[2]_0 [2]),
        .I2(O[0]),
        .O(\a_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    m__19_carry_i_3
       (.I0(\m_reg_reg[6]_0 [2]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(\m_reg_reg[6]_0 [3]),
        .I4(\b_reg_reg[2]_0 [2]),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h4BFFB400)) 
    m__19_carry_i_4
       (.I0(O[0]),
        .I1(\m_reg_reg[6]_0 [1]),
        .I2(\m_reg_reg[6]_0 [2]),
        .I3(\b_reg_reg[2]_0 [2]),
        .I4(O[1]),
        .O(\a_reg_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'h3040)) 
    m__1_carry__0_i_1
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[6]_0 [3]),
        .I2(m__1_carry__0_i_6_n_0),
        .I3(\m_reg_reg[6]_0 [2]),
        .O(\b_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h2DDD5AAAD2225AAA)) 
    m__1_carry__0_i_2
       (.I0(m__1_carry__0_i_6_n_0),
        .I1(\b_reg_reg[2]_0 [0]),
        .I2(\m_reg_reg[6]_0 [2]),
        .I3(\b_reg_reg[2]_0 [2]),
        .I4(\m_reg_reg[6]_0 [3]),
        .I5(\b_reg_reg[2]_0 [1]),
        .O(\b_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h05DF052F052FF5DF)) 
    m__1_carry__0_i_4
       (.I0(m__1_carry__0_i_6_n_0),
        .I1(\b_reg_reg[2]_0 [0]),
        .I2(\m_reg_reg[6]_0 [3]),
        .I3(\m_reg_reg[6]_0 [2]),
        .I4(\b_reg_reg[2]_0 [2]),
        .I5(\b_reg_reg[2]_0 [1]),
        .O(\b_reg_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    m__1_carry__0_i_5
       (.I0(\b_reg_reg[0]_0 [0]),
        .I1(\b_reg_reg[2]_0 [2]),
        .I2(\m_reg_reg[6]_0 [1]),
        .I3(\m_reg_reg[6]_0 [2]),
        .I4(\b_reg_reg[2]_0 [1]),
        .O(\b_reg_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    m__1_carry__0_i_6
       (.I0(\b_reg_reg[2]_0 [2]),
        .I1(\m_reg_reg[6]_0 [0]),
        .I2(\b_reg_reg[2]_0 [1]),
        .I3(\m_reg_reg[6]_0 [1]),
        .O(m__1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__1_carry_i_1
       (.I0(\b_reg_reg[2]_0 [1]),
        .I1(\m_reg_reg[6]_0 [2]),
        .I2(\b_reg_reg[2]_0 [2]),
        .I3(\m_reg_reg[6]_0 [1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6AAA955595559555)) 
    m__1_carry_i_4
       (.I0(DI),
        .I1(\m_reg_reg[6]_0 [1]),
        .I2(\m_reg_reg[2]_0 ),
        .I3(\b_reg_reg[2]_0 [2]),
        .I4(\m_reg_reg[6]_0 [3]),
        .I5(\b_reg_reg[2]_0 [0]),
        .O(\a_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_6
       (.I0(\b_reg_reg[2]_0 [0]),
        .I1(\m_reg_reg[6]_0 [1]),
        .I2(\b_reg_reg[2]_0 [1]),
        .I3(\m_reg_reg[6]_0 [0]),
        .O(\a_reg_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg[2]_0 [0]),
        .O(\m_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[1]_i_1 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg[2]_0 [0]),
        .I2(\b_reg_reg[2]_0 [1]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[1]_i_1_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h742E606A660C6AC0)) 
    \mul_i4506_lcssa_phi_fu_342[3]_i_1 
       (.I0(in_data_10_q0[2]),
        .I1(in_data_8_q0[2]),
        .I2(in_data_10_q0[1]),
        .I3(in_data_8_q0[1]),
        .I4(in_data_10_q0[0]),
        .I5(in_data_8_q0[0]),
        .O(m54_fu_2477_p2));
  LUT6 #(
    .INIT(64'h0FF00CF00FA01CA0)) 
    \mul_i4506_lcssa_phi_fu_342[4]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_8_q0[2]),
        .I3(in_data_10_q0[2]),
        .I4(in_data_8_q0[1]),
        .I5(in_data_10_q0[1]),
        .O(in_data_10_q0_0_sn_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__1_n_0,p_carry_i_2__4_n_0,p_carry_i_3__2_n_0,p_carry_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3:2],p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg_reg_n_0_[5] ,Q[4]}),
        .O({NLW_p_carry__0_O_UNCONNECTED[3],p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({1'b0,p_carry__0_i_1__1_n_0,p_carry__0_i_2__1_n_0,p_carry__0_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__1
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[6]_2 ),
        .O(p_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[6]_1 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__1
       (.I0(\p_reg_reg[6]_2 ),
        .I1(\m_reg_reg_n_0_[5] ),
        .O(p_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__0
       (.I0(\p_reg_reg[6]_1 ),
        .I1(\m_reg_reg_n_0_[5] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__1
       (.I0(Q[4]),
        .I1(in_data_10_q0_0_sn_1),
        .O(p_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\p_reg_reg[6]_3 ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__1
       (.I0(Q[3]),
        .I1(m54_fu_2477_p2),
        .O(p_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_1__4
       (.I0(Q[3]),
        .I1(\p_reg_reg[3]_0 ),
        .O(\m_reg_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_2__2
       (.I0(Q[2]),
        .I1(\p_reg_reg[3]_1 ),
        .O(\m_reg_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_2__4
       (.I0(Q[2]),
        .I1(\p_reg_reg[3]_2 ),
        .O(p_carry_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    p_carry_i_3__1
       (.I0(Q[1]),
        .I1(in_data_10_q1[0]),
        .I2(in_data_8_q1[1]),
        .I3(in_data_8_q1[0]),
        .I4(in_data_10_q1[1]),
        .O(\m_reg_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    p_carry_i_3__2
       (.I0(Q[1]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_10_q0[1]),
        .I3(in_data_8_q0[1]),
        .I4(in_data_10_q0[0]),
        .O(p_carry_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__2
       (.I0(Q[0]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_10_q1[0]),
        .O(\m_reg_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__5
       (.I0(Q[0]),
        .I1(in_data_10_q0[0]),
        .I2(in_data_8_q0[0]),
        .O(p_carry_i_4__5_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[6]_0 [6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_12s_12_4_1
   (Q,
    DI,
    \b_reg_reg[1] ,
    S,
    \p_reg_reg[11] ,
    \m_reg_reg[5] ,
    \p_reg_reg[11]_0 ,
    in_data_6_q0,
    ap_clk,
    \a_reg_reg[3] );
  output [2:0]Q;
  output [1:0]DI;
  output [1:0]\b_reg_reg[1] ;
  output [0:0]S;
  output [11:0]\p_reg_reg[11] ;
  input [2:0]\m_reg_reg[5] ;
  input [11:0]\p_reg_reg[11]_0 ;
  input [2:0]in_data_6_q0;
  input ap_clk;
  input [3:0]\a_reg_reg[3] ;

  wire [1:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [3:0]\a_reg_reg[3] ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[1] ;
  wire [2:0]in_data_6_q0;
  wire [2:0]\m_reg_reg[5] ;
  wire [11:0]\p_reg_reg[11] ;
  wire [11:0]\p_reg_reg[11]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0 case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0_U
       (.DI(DI),
        .Q(Q),
        .S(S),
        .\a_reg_reg[3]_0 (\a_reg_reg[3] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .in_data_6_q0(in_data_6_q0),
        .\m_reg_reg[5]_0 (\m_reg_reg[5] ),
        .\p_reg_reg[11]_0 (\p_reg_reg[11] ),
        .\p_reg_reg[11]_1 (\p_reg_reg[11]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0
   (Q,
    DI,
    \b_reg_reg[1]_0 ,
    S,
    \p_reg_reg[11]_0 ,
    \m_reg_reg[5]_0 ,
    \p_reg_reg[11]_1 ,
    in_data_6_q0,
    ap_clk,
    \a_reg_reg[3]_0 );
  output [2:0]Q;
  output [1:0]DI;
  output [1:0]\b_reg_reg[1]_0 ;
  output [0:0]S;
  output [11:0]\p_reg_reg[11]_0 ;
  input [2:0]\m_reg_reg[5]_0 ;
  input [11:0]\p_reg_reg[11]_1 ;
  input [2:0]in_data_6_q0;
  input ap_clk;
  input [3:0]\a_reg_reg[3]_0 ;

  wire [1:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [3:0]\a_reg_reg[3]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire ap_clk;
  wire [1:0]\b_reg_reg[1]_0 ;
  wire [2:0]in_data_6_q0;
  wire m__1_carry__0_i_1__1_n_0;
  wire m__1_carry__0_i_2__1_n_0;
  wire m__1_carry__0_i_3__1_n_0;
  wire m__1_carry__0_i_4__1_n_0;
  wire m__1_carry__0_i_5__0_n_0;
  wire m__1_carry__0_i_6__0_n_0;
  wire m__1_carry__0_n_0;
  wire m__1_carry__0_n_2;
  wire m__1_carry__0_n_3;
  wire m__1_carry__0_n_5;
  wire m__1_carry__0_n_6;
  wire m__1_carry__0_n_7;
  wire m__1_carry_i_1__1_n_0;
  wire m__1_carry_i_2__1_n_0;
  wire m__1_carry_i_3__1_n_0;
  wire m__1_carry_i_4__0_n_0;
  wire m__1_carry_i_5__0_n_0;
  wire m__1_carry_i_6__0_n_0;
  wire m__1_carry_i_7__0_n_0;
  wire m__1_carry_i_8__1_n_0;
  wire m__1_carry_n_0;
  wire m__1_carry_n_1;
  wire m__1_carry_n_2;
  wire m__1_carry_n_3;
  wire m__1_carry_n_4;
  wire m__1_carry_n_5;
  wire m__1_carry_n_6;
  wire m__1_carry_n_7;
  wire m__21_carry__0_i_1_n_0;
  wire m__21_carry__0_n_3;
  wire m__21_carry__0_n_6;
  wire m__21_carry__0_n_7;
  wire m__21_carry_i_1_n_0;
  wire m__21_carry_i_2_n_0;
  wire m__21_carry_i_3_n_0;
  wire m__21_carry_i_4_n_0;
  wire m__21_carry_i_5_n_0;
  wire m__21_carry_i_6_n_0;
  wire m__21_carry_i_7_n_0;
  wire m__21_carry_n_0;
  wire m__21_carry_n_1;
  wire m__21_carry_n_2;
  wire m__21_carry_n_3;
  wire m__21_carry_n_4;
  wire m__21_carry_n_5;
  wire m__21_carry_n_6;
  wire m__21_carry_n_7;
  wire [2:0]\m_reg_reg[5]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3__0_n_0 ;
  wire \p_reg[11]_i_4__0_n_0 ;
  wire \p_reg[11]_i_5__0_n_0 ;
  wire \p_reg[11]_i_6_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [11:0]\p_reg_reg[11]_0 ;
  wire [11:0]\p_reg_reg[11]_1 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [2:2]NLW_m__1_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_m__1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_m__21_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_m__21_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_p_reg_reg[11]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[3]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[3]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[3]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[3]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_q0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_q0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_6_q0[2]),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 m__1_carry
       (.CI(1'b0),
        .CO({m__1_carry_n_0,m__1_carry_n_1,m__1_carry_n_2,m__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__1_carry_i_1__1_n_0,m__1_carry_i_2__1_n_0,m__1_carry_i_3__1_n_0,1'b0}),
        .O({m__1_carry_n_4,m__1_carry_n_5,m__1_carry_n_6,m__1_carry_n_7}),
        .S({m__1_carry_i_4__0_n_0,m__1_carry_i_5__0_n_0,m__1_carry_i_6__0_n_0,m__1_carry_i_7__0_n_0}));
  CARRY4 m__1_carry__0
       (.CI(m__1_carry_n_0),
        .CO({m__1_carry__0_n_0,NLW_m__1_carry__0_CO_UNCONNECTED[2],m__1_carry__0_n_2,m__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m__1_carry__0_i_1__1_n_0,m__1_carry__0_i_2__1_n_0}),
        .O({NLW_m__1_carry__0_O_UNCONNECTED[3],m__1_carry__0_n_5,m__1_carry__0_n_6,m__1_carry__0_n_7}),
        .S({1'b1,m__1_carry__0_i_3__1_n_0,m__1_carry__0_i_4__1_n_0,m__1_carry__0_i_5__0_n_0}));
  LUT5 #(
    .INIT(32'h0C400000)) 
    m__1_carry__0_i_1__1
       (.I0(Q[0]),
        .I1(m__1_carry__0_i_6__0_n_0),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(Q[2]),
        .O(m__1_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h43B3F000BC4CF000)) 
    m__1_carry__0_i_2__1
       (.I0(Q[0]),
        .I1(m__1_carry__0_i_6__0_n_0),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(m__1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hBFFF)) 
    m__1_carry__0_i_3__1
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(m__1_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00550FFFD2FF0FFF)) 
    m__1_carry__0_i_4__1
       (.I0(m__1_carry__0_i_6__0_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(Q[2]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(m__1_carry__0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    m__1_carry__0_i_5__0
       (.I0(m__1_carry__0_i_2__1_n_0),
        .I1(Q[1]),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(m__1_carry__0_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m__1_carry__0_i_6__0
       (.I0(Q[1]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .O(m__1_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__1_carry_i_1__1
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\a_reg_reg_n_0_[2] ),
        .O(m__1_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_2__1
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(m__1_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_3__1
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(Q[0]),
        .O(m__1_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h959595956A959595)) 
    m__1_carry_i_4__0
       (.I0(m__1_carry_i_1__1_n_0),
        .I1(Q[0]),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(Q[2]),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(m__1_carry_i_8__1_n_0),
        .O(m__1_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    m__1_carry_i_5__0
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(Q[0]),
        .O(m__1_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_6__0
       (.I0(Q[0]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(m__1_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_7__0
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(m__1_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry_i_8__1
       (.I0(Q[1]),
        .I1(\a_reg_reg_n_0_[1] ),
        .O(m__1_carry_i_8__1_n_0));
  CARRY4 m__21_carry
       (.CI(1'b0),
        .CO({m__21_carry_n_0,m__21_carry_n_1,m__21_carry_n_2,m__21_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__21_carry_i_1_n_0,m__21_carry_i_2_n_0,m__21_carry_i_3_n_0,1'b0}),
        .O({m__21_carry_n_4,m__21_carry_n_5,m__21_carry_n_6,m__21_carry_n_7}),
        .S({m__21_carry_i_4_n_0,m__21_carry_i_5_n_0,m__21_carry_i_6_n_0,m__21_carry_i_7_n_0}));
  CARRY4 m__21_carry__0
       (.CI(m__21_carry_n_0),
        .CO({NLW_m__21_carry__0_CO_UNCONNECTED[3:1],m__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m__1_carry__0_n_0}),
        .O({NLW_m__21_carry__0_O_UNCONNECTED[3:2],m__21_carry__0_n_6,m__21_carry__0_n_7}),
        .S({1'b0,1'b0,1'b1,m__21_carry__0_i_1_n_0}));
  LUT4 #(
    .INIT(16'h15EA)) 
    m__21_carry__0_i_1
       (.I0(m__1_carry__0_n_5),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(m__1_carry__0_n_0),
        .O(m__21_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    m__21_carry_i_1
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(Q[2]),
        .I2(m__1_carry__0_n_5),
        .O(m__21_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    m__21_carry_i_2
       (.I0(Q[2]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(m__1_carry__0_n_7),
        .O(m__21_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    m__21_carry_i_3
       (.I0(Q[2]),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(m__1_carry_n_4),
        .O(m__21_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h9969A5A5)) 
    m__21_carry_i_4
       (.I0(m__1_carry__0_n_5),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(m__1_carry__0_n_6),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(Q[2]),
        .O(m__21_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h4BFFB400)) 
    m__21_carry_i_5
       (.I0(m__1_carry__0_n_7),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(m__1_carry__0_n_6),
        .O(m__21_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hB0404FBF)) 
    m__21_carry_i_6
       (.I0(m__1_carry_n_4),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(m__1_carry__0_n_7),
        .O(m__21_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    m__21_carry_i_7
       (.I0(m__1_carry_n_4),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(m__21_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h5F5DA2AA40008800)) 
    m_carry_i_1
       (.I0(Q[2]),
        .I1(\m_reg_reg[5]_0 [1]),
        .I2(Q[0]),
        .I3(\m_reg_reg[5]_0 [0]),
        .I4(Q[1]),
        .I5(\m_reg_reg[5]_0 [2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h7)) 
    m_carry_i_2
       (.I0(Q[0]),
        .I1(\m_reg_reg[5]_0 [2]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h47B7788878887888)) 
    m_carry_i_6
       (.I0(Q[2]),
        .I1(\m_reg_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(\m_reg_reg[5]_0 [2]),
        .I4(Q[1]),
        .I5(\m_reg_reg[5]_0 [1]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\m_reg_reg[5]_0 [0]),
        .O(\b_reg_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\m_reg_reg[5]_0 [0]),
        .I2(\m_reg_reg[5]_0 [1]),
        .I3(Q[0]),
        .O(\b_reg_reg[1]_0 [1]));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_7),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_6),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_5),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry_n_7),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry_n_6),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry_n_5),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry_n_4),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__21_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_reg[11]_i_2 
       (.I0(\p_reg_reg[11]_1 [8]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_3__0 
       (.I0(\p_reg_reg[11]_1 [10]),
        .I1(\p_reg_reg[11]_1 [11]),
        .O(\p_reg[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_4__0 
       (.I0(\p_reg_reg[11]_1 [9]),
        .I1(\p_reg_reg[11]_1 [10]),
        .O(\p_reg[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[11]_i_5__0 
       (.I0(\p_reg_reg[11]_1 [8]),
        .I1(\p_reg_reg[11]_1 [9]),
        .O(\p_reg[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_6 
       (.I0(\p_reg_reg[11]_1 [8]),
        .I1(\m_reg_reg_n_0_[8] ),
        .O(\p_reg[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[11]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[11]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[11]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[11]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[11]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[11]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[11]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[11]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[11]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[11]_i_1_CO_UNCONNECTED [3],\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_reg_reg[11]_1 [9:8],\p_reg[11]_i_2_n_0 }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_3__0_n_0 ,\p_reg[11]_i_4__0_n_0 ,\p_reg[11]_i_5__0_n_0 ,\p_reg[11]_i_6_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[11]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[11]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[11]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_4s_7_4_1
   (O,
    sext_ln252_4_fu_3889_p1,
    CO,
    \p_reg_reg[8] ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[3] ,
    \add_ln252_1_reg_5625_reg[8] ,
    DI,
    \m_reg_reg[2] ,
    m__19_carry_i_4,
    m__19_carry_i_4_0,
    \m_reg_reg[6] ,
    \m_reg_reg[6]_0 ,
    Q,
    \add_ln252_7_reg_5630_reg[11] ,
    \add_ln252_7_reg_5630_reg[11]_0 ,
    in_data_6_q0,
    in_data_0_q0,
    \m_reg_reg[6]_1 ,
    \p_reg_reg[3] ,
    ap_clk);
  output [2:0]O;
  output [7:0]sext_ln252_4_fu_3889_p1;
  output [0:0]CO;
  output [1:0]\p_reg_reg[8] ;
  output [3:0]D;
  output \a_reg_reg[0] ;
  output [3:0]\a_reg_reg[3] ;
  output [0:0]\add_ln252_1_reg_5625_reg[8] ;
  input [0:0]DI;
  input [1:0]\m_reg_reg[2] ;
  input [1:0]m__19_carry_i_4;
  input [1:0]m__19_carry_i_4_0;
  input [0:0]\m_reg_reg[6] ;
  input [1:0]\m_reg_reg[6]_0 ;
  input [7:0]Q;
  input [1:0]\add_ln252_7_reg_5630_reg[11] ;
  input [1:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  input [2:0]in_data_6_q0;
  input [2:0]in_data_0_q0;
  input [2:0]\m_reg_reg[6]_1 ;
  input [3:0]\p_reg_reg[3] ;
  input ap_clk;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]DI;
  wire [2:0]O;
  wire [7:0]Q;
  wire \a_reg_reg[0] ;
  wire [3:0]\a_reg_reg[3] ;
  wire [0:0]\add_ln252_1_reg_5625_reg[8] ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11] ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  wire ap_clk;
  wire [2:0]in_data_0_q0;
  wire [2:0]in_data_6_q0;
  wire [1:0]m__19_carry_i_4;
  wire [1:0]m__19_carry_i_4_0;
  wire [1:0]\m_reg_reg[2] ;
  wire [0:0]\m_reg_reg[6] ;
  wire [1:0]\m_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[6]_1 ;
  wire [3:0]\p_reg_reg[3] ;
  wire [1:0]\p_reg_reg[8] ;
  wire [7:0]sext_ln252_4_fu_3889_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0 case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[3]_0 (\a_reg_reg[3] ),
        .\add_ln252_1_reg_5625_reg[8] (\add_ln252_1_reg_5625_reg[8] ),
        .\add_ln252_7_reg_5630_reg[11] (\add_ln252_7_reg_5630_reg[11] ),
        .\add_ln252_7_reg_5630_reg[11]_0 (\add_ln252_7_reg_5630_reg[11]_0 ),
        .ap_clk(ap_clk),
        .in_data_0_q0(in_data_0_q0),
        .in_data_6_q0(in_data_6_q0),
        .m__19_carry_i_4(m__19_carry_i_4),
        .m__19_carry_i_4_0(m__19_carry_i_4_0),
        .\m_reg_reg[2]_0 (\m_reg_reg[2] ),
        .\m_reg_reg[6]_0 (\m_reg_reg[6] ),
        .\m_reg_reg[6]_1 (\m_reg_reg[6]_0 ),
        .\m_reg_reg[6]_2 (\m_reg_reg[6]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .\p_reg_reg[8] (\p_reg_reg[8] ),
        .sext_ln252_4_fu_3889_p1(sext_ln252_4_fu_3889_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0
   (O,
    sext_ln252_4_fu_3889_p1,
    CO,
    \p_reg_reg[8] ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[3]_0 ,
    \add_ln252_1_reg_5625_reg[8] ,
    DI,
    \m_reg_reg[2]_0 ,
    m__19_carry_i_4,
    m__19_carry_i_4_0,
    \m_reg_reg[6]_0 ,
    \m_reg_reg[6]_1 ,
    Q,
    \add_ln252_7_reg_5630_reg[11] ,
    \add_ln252_7_reg_5630_reg[11]_0 ,
    in_data_6_q0,
    in_data_0_q0,
    \m_reg_reg[6]_2 ,
    \p_reg_reg[3]_0 ,
    ap_clk);
  output [2:0]O;
  output [7:0]sext_ln252_4_fu_3889_p1;
  output [0:0]CO;
  output [1:0]\p_reg_reg[8] ;
  output [3:0]D;
  output \a_reg_reg[0]_0 ;
  output [3:0]\a_reg_reg[3]_0 ;
  output [0:0]\add_ln252_1_reg_5625_reg[8] ;
  input [0:0]DI;
  input [1:0]\m_reg_reg[2]_0 ;
  input [1:0]m__19_carry_i_4;
  input [1:0]m__19_carry_i_4_0;
  input [0:0]\m_reg_reg[6]_0 ;
  input [1:0]\m_reg_reg[6]_1 ;
  input [7:0]Q;
  input [1:0]\add_ln252_7_reg_5630_reg[11] ;
  input [1:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  input [2:0]in_data_6_q0;
  input [2:0]in_data_0_q0;
  input [2:0]\m_reg_reg[6]_2 ;
  input [3:0]\p_reg_reg[3]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]DI;
  wire [2:0]O;
  wire [7:0]Q;
  wire \a_reg_reg[0]_0 ;
  wire [3:0]\a_reg_reg[3]_0 ;
  wire [0:0]\add_ln252_1_reg_5625_reg[8] ;
  wire \add_ln252_7_reg_5630[11]_i_12_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_13_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_14_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_15_n_0 ;
  wire \add_ln252_7_reg_5630[11]_i_16_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_11_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_12_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_13_n_0 ;
  wire \add_ln252_7_reg_5630[7]_i_14_n_0 ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11] ;
  wire [1:0]\add_ln252_7_reg_5630_reg[11]_0 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_11_n_0 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_11_n_1 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_11_n_2 ;
  wire \add_ln252_7_reg_5630_reg[11]_i_11_n_3 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_10_n_0 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_10_n_1 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_10_n_2 ;
  wire \add_ln252_7_reg_5630_reg[7]_i_10_n_3 ;
  wire ap_clk;
  wire [2:0]in_data_0_q0;
  wire [2:0]in_data_6_q0;
  wire m__19_carry_i_2_n_0;
  wire [1:0]m__19_carry_i_4;
  wire [1:0]m__19_carry_i_4_0;
  wire m__19_carry_i_5_n_0;
  wire m__19_carry_i_6_n_0;
  wire m__19_carry_n_1;
  wire m__19_carry_n_2;
  wire m__19_carry_n_3;
  wire m__19_carry_n_4;
  wire m__19_carry_n_5;
  wire m__19_carry_n_6;
  wire m__19_carry_n_7;
  wire m__1_carry__0_i_3_n_0;
  wire m__1_carry__0_n_2;
  wire m__1_carry__0_n_3;
  wire m__1_carry_i_2_n_0;
  wire m__1_carry_i_3_n_0;
  wire m__1_carry_i_5_n_0;
  wire m__1_carry_i_7_n_0;
  wire m__1_carry_n_0;
  wire m__1_carry_n_1;
  wire m__1_carry_n_2;
  wire m__1_carry_n_3;
  wire m__1_carry_n_4;
  wire m__1_carry_n_5;
  wire m__1_carry_n_6;
  wire m__1_carry_n_7;
  wire [1:0]\m_reg_reg[2]_0 ;
  wire [0:0]\m_reg_reg[6]_0 ;
  wire [1:0]\m_reg_reg[6]_1 ;
  wire [2:0]\m_reg_reg[6]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[6]_i_2_n_0 ;
  wire \p_reg[6]_i_3_n_0 ;
  wire \p_reg[6]_i_4_n_0 ;
  wire \p_reg[6]_i_5_n_0 ;
  wire [3:0]\p_reg_reg[3]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[6]_i_1_n_2 ;
  wire \p_reg_reg[6]_i_1_n_3 ;
  wire \p_reg_reg[6]_i_1_n_5 ;
  wire \p_reg_reg[6]_i_1_n_6 ;
  wire \p_reg_reg[6]_i_1_n_7 ;
  wire [1:0]\p_reg_reg[8] ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire [7:0]sext_ln252_4_fu_3889_p1;
  wire [3:1]\NLW_add_ln252_7_reg_5630_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln252_7_reg_5630_reg[11]_i_10_O_UNCONNECTED ;
  wire [3:3]NLW_m__19_carry_CO_UNCONNECTED;
  wire [3:2]NLW_m__1_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_m__1_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[6]_i_1_O_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\a_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\a_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\a_reg_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\a_reg_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln252_7_reg_5630[11]_i_12 
       (.I0(\p_reg_reg_n_0_[6] ),
        .O(\add_ln252_7_reg_5630[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[11]_i_13 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(Q[7]),
        .O(\add_ln252_7_reg_5630[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[11]_i_14 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(Q[6]),
        .O(\add_ln252_7_reg_5630[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[11]_i_15 
       (.I0(Q[5]),
        .I1(\p_reg_reg_n_0_[5] ),
        .O(\add_ln252_7_reg_5630[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[11]_i_16 
       (.I0(Q[4]),
        .I1(\p_reg_reg_n_0_[4] ),
        .O(\add_ln252_7_reg_5630[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \add_ln252_7_reg_5630[11]_i_4 
       (.I0(CO),
        .I1(\add_ln252_7_reg_5630_reg[11]_0 [1]),
        .I2(\add_ln252_7_reg_5630_reg[11] [1]),
        .O(\p_reg_reg[8] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln252_7_reg_5630[11]_i_5 
       (.I0(CO),
        .I1(\add_ln252_7_reg_5630_reg[11] [1]),
        .I2(\add_ln252_7_reg_5630_reg[11]_0 [1]),
        .O(\p_reg_reg[8] [0]));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \add_ln252_7_reg_5630[11]_i_9 
       (.I0(CO),
        .I1(\add_ln252_7_reg_5630_reg[11] [1]),
        .I2(\add_ln252_7_reg_5630_reg[11]_0 [1]),
        .I3(sext_ln252_4_fu_3889_p1[7]),
        .I4(\add_ln252_7_reg_5630_reg[11] [0]),
        .I5(\add_ln252_7_reg_5630_reg[11]_0 [0]),
        .O(\add_ln252_1_reg_5625_reg[8] ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[7]_i_11 
       (.I0(Q[3]),
        .I1(\p_reg_reg_n_0_[3] ),
        .O(\add_ln252_7_reg_5630[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[7]_i_12 
       (.I0(Q[2]),
        .I1(\p_reg_reg_n_0_[2] ),
        .O(\add_ln252_7_reg_5630[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[7]_i_13 
       (.I0(Q[1]),
        .I1(\p_reg_reg_n_0_[1] ),
        .O(\add_ln252_7_reg_5630[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln252_7_reg_5630[7]_i_14 
       (.I0(Q[0]),
        .I1(\p_reg_reg_n_0_[0] ),
        .O(\add_ln252_7_reg_5630[7]_i_14_n_0 ));
  CARRY4 \add_ln252_7_reg_5630_reg[11]_i_10 
       (.CI(\add_ln252_7_reg_5630_reg[11]_i_11_n_0 ),
        .CO({\NLW_add_ln252_7_reg_5630_reg[11]_i_10_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln252_7_reg_5630_reg[11]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln252_7_reg_5630_reg[11]_i_11 
       (.CI(\add_ln252_7_reg_5630_reg[7]_i_10_n_0 ),
        .CO({\add_ln252_7_reg_5630_reg[11]_i_11_n_0 ,\add_ln252_7_reg_5630_reg[11]_i_11_n_1 ,\add_ln252_7_reg_5630_reg[11]_i_11_n_2 ,\add_ln252_7_reg_5630_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln252_7_reg_5630[11]_i_12_n_0 ,\p_reg_reg_n_0_[6] ,Q[5:4]}),
        .O(sext_ln252_4_fu_3889_p1[7:4]),
        .S({\add_ln252_7_reg_5630[11]_i_13_n_0 ,\add_ln252_7_reg_5630[11]_i_14_n_0 ,\add_ln252_7_reg_5630[11]_i_15_n_0 ,\add_ln252_7_reg_5630[11]_i_16_n_0 }));
  CARRY4 \add_ln252_7_reg_5630_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln252_7_reg_5630_reg[7]_i_10_n_0 ,\add_ln252_7_reg_5630_reg[7]_i_10_n_1 ,\add_ln252_7_reg_5630_reg[7]_i_10_n_2 ,\add_ln252_7_reg_5630_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(sext_ln252_4_fu_3889_p1[3:0]),
        .S({\add_ln252_7_reg_5630[7]_i_11_n_0 ,\add_ln252_7_reg_5630[7]_i_12_n_0 ,\add_ln252_7_reg_5630[7]_i_13_n_0 ,\add_ln252_7_reg_5630[7]_i_14_n_0 }));
  CARRY4 m__19_carry
       (.CI(1'b0),
        .CO({NLW_m__19_carry_CO_UNCONNECTED[3],m__19_carry_n_1,m__19_carry_n_2,m__19_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg[6]_0 ,m__19_carry_i_2_n_0,1'b0}),
        .O({m__19_carry_n_4,m__19_carry_n_5,m__19_carry_n_6,m__19_carry_n_7}),
        .S({\m_reg_reg[6]_1 ,m__19_carry_i_5_n_0,m__19_carry_i_6_n_0}));
  LUT3 #(
    .INIT(8'hF7)) 
    m__19_carry_i_2
       (.I0(\m_reg_reg[6]_2 [2]),
        .I1(\a_reg_reg[3]_0 [0]),
        .I2(m__1_carry_n_4),
        .O(m__19_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hB4004BFF)) 
    m__19_carry_i_5
       (.I0(m__1_carry_n_4),
        .I1(\a_reg_reg[3]_0 [0]),
        .I2(\a_reg_reg[3]_0 [1]),
        .I3(\m_reg_reg[6]_2 [2]),
        .I4(O[0]),
        .O(m__19_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    m__19_carry_i_6
       (.I0(m__1_carry_n_4),
        .I1(\a_reg_reg[3]_0 [0]),
        .I2(\m_reg_reg[6]_2 [2]),
        .O(m__19_carry_i_6_n_0));
  CARRY4 m__1_carry
       (.CI(1'b0),
        .CO({m__1_carry_n_0,m__1_carry_n_1,m__1_carry_n_2,m__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,m__1_carry_i_2_n_0,m__1_carry_i_3_n_0,1'b0}),
        .O({m__1_carry_n_4,m__1_carry_n_5,m__1_carry_n_6,m__1_carry_n_7}),
        .S({\m_reg_reg[2]_0 [1],m__1_carry_i_5_n_0,\m_reg_reg[2]_0 [0],m__1_carry_i_7_n_0}));
  CARRY4 m__1_carry__0
       (.CI(m__1_carry_n_0),
        .CO({NLW_m__1_carry__0_CO_UNCONNECTED[3:2],m__1_carry__0_n_2,m__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m__19_carry_i_4}),
        .O({NLW_m__1_carry__0_O_UNCONNECTED[3],O}),
        .S({1'b0,m__1_carry__0_i_3_n_0,m__19_carry_i_4_0}));
  LUT4 #(
    .INIT(16'hBFFF)) 
    m__1_carry__0_i_3
       (.I0(\a_reg_reg[3]_0 [2]),
        .I1(\m_reg_reg[6]_2 [1]),
        .I2(\m_reg_reg[6]_2 [2]),
        .I3(\a_reg_reg[3]_0 [3]),
        .O(m__1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_2
       (.I0(\a_reg_reg[3]_0 [1]),
        .I1(\m_reg_reg[6]_2 [1]),
        .I2(\m_reg_reg[6]_2 [2]),
        .I3(\a_reg_reg[3]_0 [0]),
        .O(m__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_3
       (.I0(\a_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[6]_2 [1]),
        .O(m__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    m__1_carry_i_5
       (.I0(\a_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[6]_2 [2]),
        .I2(\m_reg_reg[6]_2 [1]),
        .I3(\a_reg_reg[3]_0 [1]),
        .I4(\m_reg_reg[6]_2 [0]),
        .I5(\a_reg_reg[3]_0 [2]),
        .O(m__1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_7
       (.I0(\a_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[6]_2 [0]),
        .O(m__1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_8
       (.I0(\a_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[6]_2 [1]),
        .O(\a_reg_reg[0]_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_7),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_6),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_5),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__19_carry_n_7),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__19_carry_n_6),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__19_carry_n_5),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__19_carry_n_4),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\p_reg_reg[3]_0 [3]),
        .I1(\m_reg_reg_n_0_[3] ),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[3]_0 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[3]_0 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_reg[6]_i_2 
       (.I0(\p_reg_reg[3]_0 [3]),
        .O(\p_reg[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[6]_i_3 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\m_reg_reg_n_0_[6] ),
        .O(\p_reg[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[6]_i_4 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\m_reg_reg_n_0_[5] ),
        .O(\p_reg[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[6]_i_5 
       (.I0(\p_reg_reg[3]_0 [3]),
        .I1(\m_reg_reg_n_0_[4] ),
        .O(\p_reg[6]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg[3]_0 [3],\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[6]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[6]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[6]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[6]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[6]_i_1_n_2 ,\p_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg_reg_n_0_[4] ,\p_reg[6]_i_2_n_0 }),
        .O({\NLW_p_reg_reg[6]_i_1_O_UNCONNECTED [3],\p_reg_reg[6]_i_1_n_5 ,\p_reg_reg[6]_i_1_n_6 ,\p_reg_reg[6]_i_1_n_7 }),
        .S({1'b0,\p_reg[6]_i_3_n_0 ,\p_reg[6]_i_4_n_0 ,\p_reg[6]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln94_reg_5595[0]_i_1 
       (.I0(in_data_0_q0[0]),
        .I1(in_data_6_q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sext_ln94_reg_5595[1]_i_1 
       (.I0(in_data_6_q0[0]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_6_q0[1]),
        .I3(in_data_0_q0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \sext_ln94_reg_5595[2]_i_1 
       (.I0(in_data_6_q0[1]),
        .I1(in_data_0_q0[1]),
        .I2(in_data_6_q0[0]),
        .I3(in_data_0_q0[0]),
        .I4(in_data_0_q0[2]),
        .I5(in_data_6_q0[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hABBFBFBF022A2A2A)) 
    \sext_ln94_reg_5595[3]_i_1 
       (.I0(in_data_6_q0[2]),
        .I1(in_data_6_q0[1]),
        .I2(in_data_0_q0[1]),
        .I3(in_data_6_q0[0]),
        .I4(in_data_0_q0[0]),
        .I5(in_data_0_q0[2]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_9s_9_4_1
   (Q,
    \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ,
    sext_ln136_fu_1488_p1,
    \reg_1160_reg[2] ,
    D,
    \add_ln146_7_reg_4490_reg[8] ,
    \p_reg_reg[8] ,
    \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ,
    S,
    \phi_ln124_fu_270_reg[3] ,
    \phi_ln124_fu_270_reg[3]_0 ,
    \phi_ln124_fu_270_reg[3]_1 ,
    \phi_ln124_fu_270_reg[3]_2 ,
    \phi_ln124_fu_270_reg[3]_3 ,
    tmp_product__22_carry__0_i_1,
    trunc_ln134_reg_4457,
    in_data_8_q0,
    in_data_10_q0,
    \p_reg_reg[7] ,
    \add_ln146_8_reg_4532_reg[10] ,
    O,
    sext_ln124_fu_1384_p1,
    \phi_ln124_fu_270_reg[2] ,
    in_data_0_q0,
    ap_clk);
  output [0:0]Q;
  output \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ;
  output [0:0]sext_ln136_fu_1488_p1;
  output [0:0]\reg_1160_reg[2] ;
  output [3:0]D;
  output [0:0]\add_ln146_7_reg_4490_reg[8] ;
  output [8:0]\p_reg_reg[8] ;
  output \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ;
  input [0:0]S;
  input \phi_ln124_fu_270_reg[3] ;
  input \phi_ln124_fu_270_reg[3]_0 ;
  input [2:0]\phi_ln124_fu_270_reg[3]_1 ;
  input [1:0]\phi_ln124_fu_270_reg[3]_2 ;
  input [1:0]\phi_ln124_fu_270_reg[3]_3 ;
  input [3:0]tmp_product__22_carry__0_i_1;
  input [2:0]trunc_ln134_reg_4457;
  input [2:0]in_data_8_q0;
  input [2:0]in_data_10_q0;
  input [7:0]\p_reg_reg[7] ;
  input [1:0]\add_ln146_8_reg_4532_reg[10] ;
  input [1:0]O;
  input [0:0]sext_ln124_fu_1384_p1;
  input \phi_ln124_fu_270_reg[2] ;
  input [2:0]in_data_0_q0;
  input ap_clk;

  wire [3:0]D;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln146_7_reg_4490_reg[8] ;
  wire [1:0]\add_ln146_8_reg_4532_reg[10] ;
  wire ap_clk;
  wire [2:0]in_data_0_q0;
  wire [2:0]in_data_10_q0;
  wire \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ;
  wire \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ;
  wire [2:0]in_data_8_q0;
  wire [7:0]\p_reg_reg[7] ;
  wire [8:0]\p_reg_reg[8] ;
  wire \phi_ln124_fu_270_reg[2] ;
  wire \phi_ln124_fu_270_reg[3] ;
  wire \phi_ln124_fu_270_reg[3]_0 ;
  wire [2:0]\phi_ln124_fu_270_reg[3]_1 ;
  wire [1:0]\phi_ln124_fu_270_reg[3]_2 ;
  wire [1:0]\phi_ln124_fu_270_reg[3]_3 ;
  wire [0:0]\reg_1160_reg[2] ;
  wire [0:0]sext_ln124_fu_1384_p1;
  wire [0:0]sext_ln136_fu_1488_p1;
  wire [3:0]tmp_product__22_carry__0_i_1;
  wire [2:0]trunc_ln134_reg_4457;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0 case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0_U
       (.D(D),
        .O(O),
        .Q(Q),
        .S(S),
        .\add_ln146_7_reg_4490_reg[8] (\add_ln146_7_reg_4490_reg[8] ),
        .\add_ln146_8_reg_4532_reg[10] (\add_ln146_8_reg_4532_reg[10] ),
        .ap_clk(ap_clk),
        .in_data_0_q0(in_data_0_q0),
        .in_data_10_q0(in_data_10_q0),
        .\in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] (\in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ),
        .\in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] (\in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ),
        .in_data_8_q0(in_data_8_q0),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[8]_0 (\p_reg_reg[8] ),
        .\phi_ln124_fu_270_reg[2] (\phi_ln124_fu_270_reg[2] ),
        .\phi_ln124_fu_270_reg[3] (\phi_ln124_fu_270_reg[3] ),
        .\phi_ln124_fu_270_reg[3]_0 (\phi_ln124_fu_270_reg[3]_0 ),
        .\phi_ln124_fu_270_reg[3]_1 (\phi_ln124_fu_270_reg[3]_1 ),
        .\phi_ln124_fu_270_reg[3]_2 (\phi_ln124_fu_270_reg[3]_2 ),
        .\phi_ln124_fu_270_reg[3]_3 (\phi_ln124_fu_270_reg[3]_3 ),
        .\reg_1160_reg[2] (\reg_1160_reg[2] ),
        .sext_ln124_fu_1384_p1(sext_ln124_fu_1384_p1),
        .sext_ln136_fu_1488_p1(sext_ln136_fu_1488_p1),
        .tmp_product__22_carry__0_i_1_0(tmp_product__22_carry__0_i_1),
        .trunc_ln134_reg_4457(trunc_ln134_reg_4457));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0
   (\in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ,
    sext_ln136_fu_1488_p1,
    \reg_1160_reg[2] ,
    D,
    \add_ln146_7_reg_4490_reg[8] ,
    \p_reg_reg[8]_0 ,
    \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ,
    Q,
    S,
    \phi_ln124_fu_270_reg[3] ,
    \phi_ln124_fu_270_reg[3]_0 ,
    \phi_ln124_fu_270_reg[3]_1 ,
    \phi_ln124_fu_270_reg[3]_2 ,
    \phi_ln124_fu_270_reg[3]_3 ,
    tmp_product__22_carry__0_i_1_0,
    trunc_ln134_reg_4457,
    in_data_8_q0,
    in_data_10_q0,
    \p_reg_reg[7]_0 ,
    \add_ln146_8_reg_4532_reg[10] ,
    O,
    sext_ln124_fu_1384_p1,
    \phi_ln124_fu_270_reg[2] ,
    in_data_0_q0,
    ap_clk);
  output \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ;
  output [0:0]sext_ln136_fu_1488_p1;
  output [0:0]\reg_1160_reg[2] ;
  output [3:0]D;
  output [0:0]\add_ln146_7_reg_4490_reg[8] ;
  output [8:0]\p_reg_reg[8]_0 ;
  output \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ;
  output [0:0]Q;
  input [0:0]S;
  input \phi_ln124_fu_270_reg[3] ;
  input \phi_ln124_fu_270_reg[3]_0 ;
  input [2:0]\phi_ln124_fu_270_reg[3]_1 ;
  input [1:0]\phi_ln124_fu_270_reg[3]_2 ;
  input [1:0]\phi_ln124_fu_270_reg[3]_3 ;
  input [3:0]tmp_product__22_carry__0_i_1_0;
  input [2:0]trunc_ln134_reg_4457;
  input [2:0]in_data_8_q0;
  input [2:0]in_data_10_q0;
  input [7:0]\p_reg_reg[7]_0 ;
  input [1:0]\add_ln146_8_reg_4532_reg[10] ;
  input [1:0]O;
  input [0:0]sext_ln124_fu_1384_p1;
  input \phi_ln124_fu_270_reg[2] ;
  input [2:0]in_data_0_q0;
  input ap_clk;

  wire [3:0]D;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire [0:0]\add_ln146_7_reg_4490_reg[8] ;
  wire [1:0]\add_ln146_8_reg_4532_reg[10] ;
  wire ap_clk;
  wire [2:0]b_reg;
  wire [2:0]in_data_0_q0;
  wire [2:0]in_data_10_q0;
  wire \in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ;
  wire \in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ;
  wire [2:0]in_data_8_q0;
  wire [8:0]m;
  wire [7:0]m_reg;
  wire \m_reg[2]_i_2_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8_n_0 ;
  wire \m_reg[2]_i_9_n_0 ;
  wire \m_reg[6]_i_2_n_0 ;
  wire \m_reg[6]_i_3_n_0 ;
  wire \m_reg[6]_i_4_n_0 ;
  wire \m_reg[6]_i_5_n_0 ;
  wire \m_reg[6]_i_6_n_0 ;
  wire \m_reg[6]_i_7_n_0 ;
  wire \m_reg[6]_i_8_n_0 ;
  wire \m_reg[8]_i_3_n_0 ;
  wire \m_reg[8]_i_4_n_0 ;
  wire \m_reg[8]_i_5_n_0 ;
  wire \m_reg[8]_i_6_n_0 ;
  wire \m_reg[8]_i_7_n_0 ;
  wire \m_reg[8]_i_8_n_0 ;
  wire \m_reg[8]_i_9_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[6]_i_1_n_0 ;
  wire \m_reg_reg[6]_i_1_n_1 ;
  wire \m_reg_reg[6]_i_1_n_2 ;
  wire \m_reg_reg[6]_i_1_n_3 ;
  wire \m_reg_reg[8]_i_1_n_3 ;
  wire \m_reg_reg[8]_i_2_n_0 ;
  wire \m_reg_reg[8]_i_2_n_2 ;
  wire \m_reg_reg[8]_i_2_n_3 ;
  wire \m_reg_reg[8]_i_2_n_5 ;
  wire \m_reg_reg[8]_i_2_n_6 ;
  wire \m_reg_reg[8]_i_2_n_7 ;
  wire [8:0]p;
  wire p_carry__0_i_1__3_n_0;
  wire p_carry__0_i_2__3_n_0;
  wire p_carry__0_i_3__2_n_0;
  wire p_carry__0_i_4_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry_i_1__2_n_0;
  wire p_carry_i_2__0_n_0;
  wire p_carry_i_3__4_n_0;
  wire p_carry_i_4__0_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [8:0]\p_reg_reg[8]_0 ;
  wire \phi_ln124_fu_270[3]_i_3_n_0 ;
  wire \phi_ln124_fu_270_reg[2] ;
  wire \phi_ln124_fu_270_reg[3] ;
  wire \phi_ln124_fu_270_reg[3]_0 ;
  wire [2:0]\phi_ln124_fu_270_reg[3]_1 ;
  wire [1:0]\phi_ln124_fu_270_reg[3]_2 ;
  wire [1:0]\phi_ln124_fu_270_reg[3]_3 ;
  wire [0:0]\reg_1160_reg[2] ;
  wire [0:0]sext_ln124_fu_1384_p1;
  wire [0:0]sext_ln136_fu_1488_p1;
  wire [3:0]tmp_product__22_carry__0_i_1_0;
  wire tmp_product__22_carry__0_i_2_n_0;
  wire tmp_product__22_carry__0_i_3_n_0;
  wire [2:0]trunc_ln134_reg_4457;
  wire [3:1]\NLW_m_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_m_reg_reg[8]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_m_reg_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB0F2)) 
    \add_i5493_phi_fu_250[7]_i_2 
       (.I0(\phi_ln124_fu_270_reg[3] ),
        .I1(\phi_ln124_fu_270[3]_i_3_n_0 ),
        .I2(\phi_ln124_fu_270_reg[3]_0 ),
        .I3(\phi_ln124_fu_270_reg[3]_1 [2]),
        .O(\in_data_6_load_reg_4399_pp0_iter2_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln146_8_reg_4532[10]_i_6 
       (.I0(\add_ln146_8_reg_4532_reg[10] [1]),
        .I1(\p_reg_reg[8]_0 [8]),
        .I2(O[1]),
        .I3(\add_ln146_8_reg_4532_reg[10] [0]),
        .I4(\p_reg_reg[8]_0 [7]),
        .I5(O[0]),
        .O(\add_ln146_7_reg_4490_reg[8] ));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_0_q0[0]),
        .Q(b_reg[0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_0_q0[1]),
        .Q(b_reg[1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_0_q0[2]),
        .Q(b_reg[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    \m_reg[2]_i_2 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(b_reg[2]),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(b_reg[1]),
        .O(\m_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(b_reg[1]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(b_reg[2]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4 
       (.I0(b_reg[0]),
        .I1(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9969C3C399993333)) 
    \m_reg[2]_i_5 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\m_reg[2]_i_9_n_0 ),
        .I2(b_reg[2]),
        .I3(\a_reg_reg_n_0_[0] ),
        .I4(b_reg[1]),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(b_reg[2]),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(b_reg[1]),
        .I4(b_reg[0]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(b_reg[0]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(b_reg[1]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(b_reg[0]),
        .O(\m_reg[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[2]_i_9 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(b_reg[0]),
        .O(\m_reg[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[6]_i_2 
       (.I0(b_reg[2]),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\m_reg_reg[8]_i_2_n_5 ),
        .O(\m_reg[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[6]_i_3 
       (.I0(b_reg[2]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\m_reg_reg[8]_i_2_n_7 ),
        .O(\m_reg[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[6]_i_4 
       (.I0(b_reg[2]),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96AA9955)) 
    \m_reg[6]_i_5 
       (.I0(\m_reg_reg[8]_i_2_n_5 ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(b_reg[2]),
        .I4(\m_reg_reg[8]_i_2_n_6 ),
        .O(\m_reg[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \m_reg[6]_i_6 
       (.I0(\m_reg_reg[8]_i_2_n_7 ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\m_reg_reg[8]_i_2_n_6 ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(b_reg[2]),
        .O(\m_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \m_reg[6]_i_7 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[8]_i_2_n_7 ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(b_reg[2]),
        .O(\m_reg[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \m_reg[6]_i_8 
       (.I0(b_reg[2]),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \m_reg[8]_i_3 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(b_reg[2]),
        .I2(\m_reg_reg[8]_i_2_n_5 ),
        .I3(\m_reg_reg[8]_i_2_n_0 ),
        .O(\m_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h78880000)) 
    \m_reg[8]_i_4 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(b_reg[2]),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(b_reg[1]),
        .I4(\m_reg[8]_i_9_n_0 ),
        .O(\m_reg[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[8]_i_5 
       (.I0(\m_reg[8]_i_9_n_0 ),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(b_reg[2]),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(b_reg[1]),
        .O(\m_reg[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \m_reg[8]_i_6 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(b_reg[1]),
        .I2(b_reg[2]),
        .I3(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1B9F7B3F)) 
    \m_reg[8]_i_7 
       (.I0(\m_reg[8]_i_9_n_0 ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(b_reg[2]),
        .I3(b_reg[1]),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h66999666C3CC3CCC)) 
    \m_reg[8]_i_8 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[8]_i_9_n_0 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(b_reg[2]),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(b_reg[1]),
        .O(\m_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \m_reg[8]_i_9 
       (.I0(b_reg[0]),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(b_reg[1]),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(b_reg[2]),
        .O(\m_reg[8]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[0]),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[1]),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[2]),
        .Q(m_reg[2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x4}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,m[2:0]}),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[3]),
        .Q(m_reg[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[4]),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[5]),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[6]),
        .Q(m_reg[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x4}}" *) 
  CARRY4 \m_reg_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[6]_i_1_n_0 ,\m_reg_reg[6]_i_1_n_1 ,\m_reg_reg[6]_i_1_n_2 ,\m_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[6]_i_2_n_0 ,\m_reg[6]_i_3_n_0 ,\m_reg[6]_i_4_n_0 ,1'b0}),
        .O(m[6:3]),
        .S({\m_reg[6]_i_5_n_0 ,\m_reg[6]_i_6_n_0 ,\m_reg[6]_i_7_n_0 ,\m_reg[6]_i_8_n_0 }));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[7]),
        .Q(m_reg[7]),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[8]),
        .Q(Q),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x4}}" *) 
  CARRY4 \m_reg_reg[8]_i_1 
       (.CI(\m_reg_reg[6]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[8]_i_1_CO_UNCONNECTED [3:1],\m_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_reg_reg[8]_i_2_n_0 }),
        .O({\NLW_m_reg_reg[8]_i_1_O_UNCONNECTED [3:2],m[8:7]}),
        .S({1'b0,1'b0,1'b1,\m_reg[8]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x4}}" *) 
  CARRY4 \m_reg_reg[8]_i_2 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\m_reg_reg[8]_i_2_n_0 ,\NLW_m_reg_reg[8]_i_2_CO_UNCONNECTED [2],\m_reg_reg[8]_i_2_n_2 ,\m_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[8]_i_4_n_0 ,\m_reg[8]_i_5_n_0 }),
        .O({\NLW_m_reg_reg[8]_i_2_O_UNCONNECTED [3],\m_reg_reg[8]_i_2_n_5 ,\m_reg_reg[8]_i_2_n_6 ,\m_reg_reg[8]_i_2_n_7 }),
        .S({1'b1,\m_reg[8]_i_6_n_0 ,\m_reg[8]_i_7_n_0 ,\m_reg[8]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(p[3:0]),
        .S({p_carry_i_1__2_n_0,p_carry_i_2__0_n_0,p_carry_i_3__4_n_0,p_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[7:4]),
        .O(p[7:4]),
        .S({p_carry__0_i_1__3_n_0,p_carry__0_i_2__3_n_0,p_carry__0_i_3__2_n_0,p_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__3
       (.I0(m_reg[7]),
        .I1(\p_reg_reg[7]_0 [7]),
        .O(p_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__3
       (.I0(m_reg[6]),
        .I1(\p_reg_reg[7]_0 [6]),
        .O(p_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__2
       (.I0(m_reg[5]),
        .I1(\p_reg_reg[7]_0 [5]),
        .O(p_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(m_reg[4]),
        .I1(\p_reg_reg[7]_0 [4]),
        .O(p_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO(NLW_p_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_carry__1_O_UNCONNECTED[3:1],p[8]}),
        .S({1'b0,1'b0,1'b0,S}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__2
       (.I0(m_reg[3]),
        .I1(\p_reg_reg[7]_0 [3]),
        .O(p_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__0
       (.I0(m_reg[2]),
        .I1(\p_reg_reg[7]_0 [2]),
        .O(p_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__4
       (.I0(m_reg[1]),
        .I1(\p_reg_reg[7]_0 [1]),
        .O(p_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4__0
       (.I0(m_reg[0]),
        .I1(\p_reg_reg[7]_0 [0]),
        .O(p_carry_i_4__0_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[0]),
        .Q(\p_reg_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[1]),
        .Q(\p_reg_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[2]),
        .Q(\p_reg_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[3]),
        .Q(\p_reg_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[4]),
        .Q(\p_reg_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[5]),
        .Q(\p_reg_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[6]),
        .Q(\p_reg_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[7]),
        .Q(\p_reg_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[8]),
        .Q(\p_reg_reg[8]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \phi_ln124_fu_270[2]_i_1 
       (.I0(\phi_ln124_fu_270_reg[3]_1 [0]),
        .I1(sext_ln124_fu_1384_p1),
        .I2(\phi_ln124_fu_270_reg[2] ),
        .I3(\phi_ln124_fu_270_reg[3]_1 [1]),
        .I4(\phi_ln124_fu_270_reg[3] ),
        .I5(\phi_ln124_fu_270_reg[3]_1 [2]),
        .O(\in_data_6_load_reg_4399_pp0_iter2_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h5965)) 
    \phi_ln124_fu_270[3]_i_1 
       (.I0(\phi_ln124_fu_270_reg[3]_0 ),
        .I1(\phi_ln124_fu_270[3]_i_3_n_0 ),
        .I2(\phi_ln124_fu_270_reg[3] ),
        .I3(\phi_ln124_fu_270_reg[3]_1 [2]),
        .O(sext_ln136_fu_1488_p1));
  LUT6 #(
    .INIT(64'h7D4141D77DD7D7D7)) 
    \phi_ln124_fu_270[3]_i_3 
       (.I0(\phi_ln124_fu_270_reg[3]_1 [1]),
        .I1(\phi_ln124_fu_270_reg[3]_2 [1]),
        .I2(\phi_ln124_fu_270_reg[3]_3 [1]),
        .I3(\phi_ln124_fu_270_reg[3]_3 [0]),
        .I4(\phi_ln124_fu_270_reg[3]_2 [0]),
        .I5(\phi_ln124_fu_270_reg[3]_1 [0]),
        .O(\phi_ln124_fu_270[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln127_fu_266[0]_i_1 
       (.I0(in_data_8_q0[0]),
        .I1(in_data_10_q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \phi_ln127_fu_266[1]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_10_q0[1]),
        .I3(in_data_8_q0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \phi_ln127_fu_266[2]_i_1 
       (.I0(in_data_10_q0[1]),
        .I1(in_data_8_q0[1]),
        .I2(in_data_10_q0[0]),
        .I3(in_data_8_q0[0]),
        .I4(in_data_10_q0[2]),
        .I5(in_data_8_q0[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF077F077F0000)) 
    \phi_ln127_fu_266[3]_i_2 
       (.I0(in_data_8_q0[0]),
        .I1(in_data_10_q0[0]),
        .I2(in_data_8_q0[1]),
        .I3(in_data_10_q0[1]),
        .I4(in_data_8_q0[2]),
        .I5(in_data_10_q0[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEA808080157F7F7F)) 
    tmp_product__22_carry__0_i_1
       (.I0(tmp_product__22_carry__0_i_2_n_0),
        .I1(tmp_product__22_carry__0_i_1_0[1]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(tmp_product__22_carry__0_i_1_0[0]),
        .I4(trunc_ln134_reg_4457[2]),
        .I5(tmp_product__22_carry__0_i_3_n_0),
        .O(\reg_1160_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry__0_i_2
       (.I0(tmp_product__22_carry__0_i_1_0[2]),
        .I1(trunc_ln134_reg_4457[0]),
        .O(tmp_product__22_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    tmp_product__22_carry__0_i_3
       (.I0(trunc_ln134_reg_4457[0]),
        .I1(tmp_product__22_carry__0_i_1_0[3]),
        .I2(tmp_product__22_carry__0_i_1_0[2]),
        .I3(trunc_ln134_reg_4457[1]),
        .I4(tmp_product__22_carry__0_i_1_0[1]),
        .I5(trunc_ln134_reg_4457[2]),
        .O(tmp_product__22_carry__0_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_12s_12_4_1
   (ap_NS_fsm12_out,
    O,
    \i_s2_0_fu_390_reg[1] ,
    \i_s2_0_fu_390_reg[1]_0 ,
    \i_s2_0_fu_390_reg[1]_1 ,
    \i_s2_0_fu_390_reg[1]_2 ,
    \i_s2_0_fu_390_reg[1]_3 ,
    \i_s2_0_fu_390_reg[1]_4 ,
    \i_s2_0_fu_390_reg[1]_5 ,
    Q,
    \i_s3_0_fu_402_reg[0] ,
    D,
    \m16_17_fu_398_reg[31] ,
    \m16_17_fu_398_reg[8]_i_10 ,
    tmp_4_fu_1664_p3,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[11] );
  output ap_NS_fsm12_out;
  output [3:0]O;
  output [3:0]\i_s2_0_fu_390_reg[1] ;
  output [3:0]\i_s2_0_fu_390_reg[1]_0 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_1 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_2 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_3 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_4 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_5 ;
  input [3:0]Q;
  input [0:0]\i_s3_0_fu_402_reg[0] ;
  input [31:0]D;
  input [31:0]\m16_17_fu_398_reg[31] ;
  input [10:0]\m16_17_fu_398_reg[8]_i_10 ;
  input [2:0]tmp_4_fu_1664_p3;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [11:0]\p_reg_reg[11] ;

  wire [31:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire [3:0]\i_s2_0_fu_390_reg[1] ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_0 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_1 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_2 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_3 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_4 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_5 ;
  wire [0:0]\i_s3_0_fu_402_reg[0] ;
  wire [31:0]\m16_17_fu_398_reg[31] ;
  wire [10:0]\m16_17_fu_398_reg[8]_i_10 ;
  wire [11:0]\p_reg_reg[11] ;
  wire [2:0]tmp_4_fu_1664_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0 case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0_U
       (.D(D),
        .O(O),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\ap_CS_fsm_reg[29] (ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .\i_s2_0_fu_390_reg[1] (\i_s2_0_fu_390_reg[1] ),
        .\i_s2_0_fu_390_reg[1]_0 (\i_s2_0_fu_390_reg[1]_0 ),
        .\i_s2_0_fu_390_reg[1]_1 (\i_s2_0_fu_390_reg[1]_1 ),
        .\i_s2_0_fu_390_reg[1]_2 (\i_s2_0_fu_390_reg[1]_2 ),
        .\i_s2_0_fu_390_reg[1]_3 (\i_s2_0_fu_390_reg[1]_3 ),
        .\i_s2_0_fu_390_reg[1]_4 (\i_s2_0_fu_390_reg[1]_4 ),
        .\i_s2_0_fu_390_reg[1]_5 (\i_s2_0_fu_390_reg[1]_5 ),
        .\i_s3_0_fu_402_reg[0] (\i_s3_0_fu_402_reg[0] ),
        .\m16_17_fu_398_reg[31] (\m16_17_fu_398_reg[31] ),
        .\m16_17_fu_398_reg[8]_i_10_0 (\m16_17_fu_398_reg[8]_i_10 ),
        .\p_reg_reg[11]_0 (\p_reg_reg[11] ),
        .tmp_4_fu_1664_p3(tmp_4_fu_1664_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0
   (\ap_CS_fsm_reg[29] ,
    O,
    \i_s2_0_fu_390_reg[1] ,
    \i_s2_0_fu_390_reg[1]_0 ,
    \i_s2_0_fu_390_reg[1]_1 ,
    \i_s2_0_fu_390_reg[1]_2 ,
    \i_s2_0_fu_390_reg[1]_3 ,
    \i_s2_0_fu_390_reg[1]_4 ,
    \i_s2_0_fu_390_reg[1]_5 ,
    Q,
    \i_s3_0_fu_402_reg[0] ,
    D,
    \m16_17_fu_398_reg[31] ,
    \m16_17_fu_398_reg[8]_i_10_0 ,
    tmp_4_fu_1664_p3,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[11]_0 );
  output \ap_CS_fsm_reg[29] ;
  output [3:0]O;
  output [3:0]\i_s2_0_fu_390_reg[1] ;
  output [3:0]\i_s2_0_fu_390_reg[1]_0 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_1 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_2 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_3 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_4 ;
  output [3:0]\i_s2_0_fu_390_reg[1]_5 ;
  input [3:0]Q;
  input [0:0]\i_s3_0_fu_402_reg[0] ;
  input [31:0]D;
  input [31:0]\m16_17_fu_398_reg[31] ;
  input [10:0]\m16_17_fu_398_reg[8]_i_10_0 ;
  input [2:0]tmp_4_fu_1664_p3;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [11:0]\p_reg_reg[11]_0 ;

  wire [31:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg[29] ;
  wire ap_clk;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire [3:0]\i_s2_0_fu_390_reg[1] ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_0 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_1 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_2 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_3 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_4 ;
  wire [3:0]\i_s2_0_fu_390_reg[1]_5 ;
  wire [0:0]\i_s3_0_fu_402_reg[0] ;
  wire \m16_17_fu_398[0]_i_10_n_0 ;
  wire \m16_17_fu_398[0]_i_12_n_0 ;
  wire \m16_17_fu_398[0]_i_13_n_0 ;
  wire \m16_17_fu_398[0]_i_14_n_0 ;
  wire \m16_17_fu_398[0]_i_15_n_0 ;
  wire \m16_17_fu_398[0]_i_3_n_0 ;
  wire \m16_17_fu_398[0]_i_4_n_0 ;
  wire \m16_17_fu_398[0]_i_5_n_0 ;
  wire \m16_17_fu_398[0]_i_6_n_0 ;
  wire \m16_17_fu_398[0]_i_7_n_0 ;
  wire \m16_17_fu_398[0]_i_8_n_0 ;
  wire \m16_17_fu_398[0]_i_9_n_0 ;
  wire \m16_17_fu_398[12]_i_2_n_0 ;
  wire \m16_17_fu_398[12]_i_3_n_0 ;
  wire \m16_17_fu_398[12]_i_4_n_0 ;
  wire \m16_17_fu_398[12]_i_5_n_0 ;
  wire \m16_17_fu_398[12]_i_6_n_0 ;
  wire \m16_17_fu_398[16]_i_2_n_0 ;
  wire \m16_17_fu_398[16]_i_3_n_0 ;
  wire \m16_17_fu_398[16]_i_4_n_0 ;
  wire \m16_17_fu_398[16]_i_5_n_0 ;
  wire \m16_17_fu_398[20]_i_2_n_0 ;
  wire \m16_17_fu_398[20]_i_3_n_0 ;
  wire \m16_17_fu_398[20]_i_4_n_0 ;
  wire \m16_17_fu_398[20]_i_5_n_0 ;
  wire \m16_17_fu_398[24]_i_2_n_0 ;
  wire \m16_17_fu_398[24]_i_3_n_0 ;
  wire \m16_17_fu_398[24]_i_4_n_0 ;
  wire \m16_17_fu_398[24]_i_5_n_0 ;
  wire \m16_17_fu_398[28]_i_2_n_0 ;
  wire \m16_17_fu_398[28]_i_3_n_0 ;
  wire \m16_17_fu_398[28]_i_4_n_0 ;
  wire \m16_17_fu_398[28]_i_5_n_0 ;
  wire \m16_17_fu_398[4]_i_11_n_0 ;
  wire \m16_17_fu_398[4]_i_12_n_0 ;
  wire \m16_17_fu_398[4]_i_13_n_0 ;
  wire \m16_17_fu_398[4]_i_14_n_0 ;
  wire \m16_17_fu_398[4]_i_2_n_0 ;
  wire \m16_17_fu_398[4]_i_3_n_0 ;
  wire \m16_17_fu_398[4]_i_4_n_0 ;
  wire \m16_17_fu_398[4]_i_5_n_0 ;
  wire \m16_17_fu_398[4]_i_6_n_0 ;
  wire \m16_17_fu_398[4]_i_7_n_0 ;
  wire \m16_17_fu_398[4]_i_8_n_0 ;
  wire \m16_17_fu_398[4]_i_9_n_0 ;
  wire \m16_17_fu_398[8]_i_11_n_0 ;
  wire \m16_17_fu_398[8]_i_12_n_0 ;
  wire \m16_17_fu_398[8]_i_13_n_0 ;
  wire \m16_17_fu_398[8]_i_14_n_0 ;
  wire \m16_17_fu_398[8]_i_15_n_0 ;
  wire \m16_17_fu_398[8]_i_2_n_0 ;
  wire \m16_17_fu_398[8]_i_3_n_0 ;
  wire \m16_17_fu_398[8]_i_4_n_0 ;
  wire \m16_17_fu_398[8]_i_5_n_0 ;
  wire \m16_17_fu_398[8]_i_6_n_0 ;
  wire \m16_17_fu_398[8]_i_7_n_0 ;
  wire \m16_17_fu_398[8]_i_8_n_0 ;
  wire \m16_17_fu_398[8]_i_9_n_0 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_0 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_1 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_2 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_3 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_4 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_5 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_6 ;
  wire \m16_17_fu_398_reg[0]_i_11_n_7 ;
  wire \m16_17_fu_398_reg[0]_i_2_n_0 ;
  wire \m16_17_fu_398_reg[0]_i_2_n_1 ;
  wire \m16_17_fu_398_reg[0]_i_2_n_2 ;
  wire \m16_17_fu_398_reg[0]_i_2_n_3 ;
  wire \m16_17_fu_398_reg[12]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[12]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[12]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[12]_i_1_n_3 ;
  wire \m16_17_fu_398_reg[12]_i_7_n_3 ;
  wire \m16_17_fu_398_reg[16]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[16]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[16]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[16]_i_1_n_3 ;
  wire \m16_17_fu_398_reg[20]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[20]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[20]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[20]_i_1_n_3 ;
  wire \m16_17_fu_398_reg[24]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[24]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[24]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[24]_i_1_n_3 ;
  wire \m16_17_fu_398_reg[28]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[28]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[28]_i_1_n_3 ;
  wire [31:0]\m16_17_fu_398_reg[31] ;
  wire \m16_17_fu_398_reg[4]_i_10_n_0 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_1 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_2 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_3 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_4 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_5 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_6 ;
  wire \m16_17_fu_398_reg[4]_i_10_n_7 ;
  wire \m16_17_fu_398_reg[4]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[4]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[4]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[4]_i_1_n_3 ;
  wire [10:0]\m16_17_fu_398_reg[8]_i_10_0 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_0 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_1 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_2 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_3 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_4 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_5 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_6 ;
  wire \m16_17_fu_398_reg[8]_i_10_n_7 ;
  wire \m16_17_fu_398_reg[8]_i_1_n_0 ;
  wire \m16_17_fu_398_reg[8]_i_1_n_1 ;
  wire \m16_17_fu_398_reg[8]_i_1_n_2 ;
  wire \m16_17_fu_398_reg[8]_i_1_n_3 ;
  wire \m_reg[10]_i_11_n_0 ;
  wire \m_reg[10]_i_12_n_0 ;
  wire \m_reg[10]_i_13_n_0 ;
  wire \m_reg[10]_i_14_n_0 ;
  wire \m_reg[10]_i_15_n_0 ;
  wire \m_reg[10]_i_16_n_0 ;
  wire \m_reg[10]_i_17_n_0 ;
  wire \m_reg[10]_i_18_n_0 ;
  wire \m_reg[10]_i_19_n_0 ;
  wire \m_reg[10]_i_20_n_0 ;
  wire \m_reg[10]_i_21_n_0 ;
  wire \m_reg[10]_i_2_n_0 ;
  wire \m_reg[10]_i_3_n_0 ;
  wire \m_reg[10]_i_4_n_0 ;
  wire \m_reg[10]_i_5_n_0 ;
  wire \m_reg[10]_i_6_n_0 ;
  wire \m_reg[10]_i_7_n_0 ;
  wire \m_reg[10]_i_8__0_n_0 ;
  wire \m_reg[10]_i_9_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[2]_i_2_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4_n_0 ;
  wire \m_reg[2]_i_5__1_n_0 ;
  wire \m_reg[2]_i_6__1_n_0 ;
  wire \m_reg[2]_i_7__1_n_0 ;
  wire \m_reg[2]_i_8__1_n_0 ;
  wire \m_reg[2]_i_9_n_0 ;
  wire \m_reg[6]_i_2_n_0 ;
  wire \m_reg[6]_i_3_n_0 ;
  wire \m_reg[6]_i_4_n_0 ;
  wire \m_reg[6]_i_5_n_0 ;
  wire \m_reg[6]_i_6_n_0 ;
  wire \m_reg[6]_i_7_n_0 ;
  wire \m_reg[6]_i_8__1_n_0 ;
  wire \m_reg_reg[10]_i_10_n_0 ;
  wire \m_reg_reg[10]_i_10_n_1 ;
  wire \m_reg_reg[10]_i_10_n_2 ;
  wire \m_reg_reg[10]_i_10_n_3 ;
  wire \m_reg_reg[10]_i_10_n_4 ;
  wire \m_reg_reg[10]_i_10_n_5 ;
  wire \m_reg_reg[10]_i_10_n_6 ;
  wire \m_reg_reg[10]_i_10_n_7 ;
  wire \m_reg_reg[10]_i_1_n_0 ;
  wire \m_reg_reg[10]_i_1_n_1 ;
  wire \m_reg_reg[10]_i_1_n_2 ;
  wire \m_reg_reg[10]_i_1_n_3 ;
  wire \m_reg_reg[10]_i_1_n_4 ;
  wire \m_reg_reg[10]_i_1_n_5 ;
  wire \m_reg_reg[10]_i_1_n_6 ;
  wire \m_reg_reg[10]_i_1_n_7 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[11]_i_3_n_0 ;
  wire \m_reg_reg[11]_i_3_n_2 ;
  wire \m_reg_reg[11]_i_3_n_3 ;
  wire \m_reg_reg[11]_i_3_n_5 ;
  wire \m_reg_reg[11]_i_3_n_6 ;
  wire \m_reg_reg[11]_i_3_n_7 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[6]_i_1_n_0 ;
  wire \m_reg_reg[6]_i_1_n_1 ;
  wire \m_reg_reg[6]_i_1_n_2 ;
  wire \m_reg_reg[6]_i_1_n_3 ;
  wire \m_reg_reg[6]_i_1_n_4 ;
  wire \m_reg_reg[6]_i_1_n_5 ;
  wire \m_reg_reg[6]_i_1_n_6 ;
  wire \m_reg_reg[6]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [11:0]\p_reg_reg[11]_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[10] ;
  wire \p_reg_reg_n_0_[11] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire \p_reg_reg_n_0_[7] ;
  wire \p_reg_reg_n_0_[8] ;
  wire \p_reg_reg_n_0_[9] ;
  wire [2:0]tmp_4_fu_1664_p3;
  wire [3:1]\NLW_m16_17_fu_398_reg[12]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_m16_17_fu_398_reg[12]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_m16_17_fu_398_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_m_reg_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[11]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_1664_p3[0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_1664_p3[1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_1664_p3[2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_s3_0_fu_402[3]_i_1 
       (.I0(\i_s3_0_fu_402_reg[0] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[29] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[0]_i_10 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_7 ),
        .I1(D[0]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [0]),
        .O(\m16_17_fu_398[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[0]_i_12 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [3]),
        .I1(\p_reg_reg_n_0_[3] ),
        .O(\m16_17_fu_398[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[0]_i_13 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [2]),
        .I1(\p_reg_reg_n_0_[2] ),
        .O(\m16_17_fu_398[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[0]_i_14 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [1]),
        .I1(\p_reg_reg_n_0_[1] ),
        .O(\m16_17_fu_398[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[0]_i_15 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [0]),
        .I1(\p_reg_reg_n_0_[0] ),
        .O(\m16_17_fu_398[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[0]_i_3 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_4 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[0]_i_4 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_5 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[0]_i_5 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_6 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[0]_i_6 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_7 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[0]_i_7 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_4 ),
        .I1(D[3]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [3]),
        .O(\m16_17_fu_398[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[0]_i_8 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_5 ),
        .I1(D[2]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [2]),
        .O(\m16_17_fu_398[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[0]_i_9 
       (.I0(\m16_17_fu_398_reg[0]_i_11_n_6 ),
        .I1(D[1]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [1]),
        .O(\m16_17_fu_398[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555555)) 
    \m16_17_fu_398[12]_i_2 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[12]_i_3 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[15]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [15]),
        .O(\m16_17_fu_398[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[12]_i_4 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[14]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [14]),
        .O(\m16_17_fu_398[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[12]_i_5 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[13]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [13]),
        .O(\m16_17_fu_398[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[12]_i_6 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[12]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [12]),
        .O(\m16_17_fu_398[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[16]_i_2 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[19]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [19]),
        .O(\m16_17_fu_398[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[16]_i_3 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[18]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [18]),
        .O(\m16_17_fu_398[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[16]_i_4 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[17]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [17]),
        .O(\m16_17_fu_398[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[16]_i_5 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[16]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [16]),
        .O(\m16_17_fu_398[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[20]_i_2 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[23]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [23]),
        .O(\m16_17_fu_398[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[20]_i_3 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[22]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [22]),
        .O(\m16_17_fu_398[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[20]_i_4 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[21]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [21]),
        .O(\m16_17_fu_398[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[20]_i_5 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[20]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [20]),
        .O(\m16_17_fu_398[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[24]_i_2 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[27]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [27]),
        .O(\m16_17_fu_398[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[24]_i_3 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[26]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [26]),
        .O(\m16_17_fu_398[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[24]_i_4 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[25]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [25]),
        .O(\m16_17_fu_398[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[24]_i_5 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[24]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [24]),
        .O(\m16_17_fu_398[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[28]_i_2 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[31]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [31]),
        .O(\m16_17_fu_398[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[28]_i_3 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[30]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [30]),
        .O(\m16_17_fu_398[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[28]_i_4 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[29]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [29]),
        .O(\m16_17_fu_398[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \m16_17_fu_398[28]_i_5 
       (.I0(\m16_17_fu_398_reg[12]_i_7_n_3 ),
        .I1(D[28]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [28]),
        .O(\m16_17_fu_398[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[4]_i_11 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [7]),
        .I1(\p_reg_reg_n_0_[7] ),
        .O(\m16_17_fu_398[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[4]_i_12 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [6]),
        .I1(\p_reg_reg_n_0_[6] ),
        .O(\m16_17_fu_398[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[4]_i_13 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [5]),
        .I1(\p_reg_reg_n_0_[5] ),
        .O(\m16_17_fu_398[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[4]_i_14 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [4]),
        .I1(\p_reg_reg_n_0_[4] ),
        .O(\m16_17_fu_398[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[4]_i_2 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_4 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[4]_i_3 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_5 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[4]_i_4 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_6 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[4]_i_5 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_7 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[4]_i_6 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_4 ),
        .I1(D[7]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [7]),
        .O(\m16_17_fu_398[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[4]_i_7 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_5 ),
        .I1(D[6]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [6]),
        .O(\m16_17_fu_398[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[4]_i_8 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_6 ),
        .I1(D[5]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [5]),
        .O(\m16_17_fu_398[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[4]_i_9 
       (.I0(\m16_17_fu_398_reg[4]_i_10_n_7 ),
        .I1(D[4]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [4]),
        .O(\m16_17_fu_398[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m16_17_fu_398[8]_i_11 
       (.I0(\p_reg_reg_n_0_[10] ),
        .O(\m16_17_fu_398[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m16_17_fu_398[8]_i_12 
       (.I0(\p_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg_n_0_[11] ),
        .O(\m16_17_fu_398[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[8]_i_13 
       (.I0(\p_reg_reg_n_0_[10] ),
        .I1(\m16_17_fu_398_reg[8]_i_10_0 [10]),
        .O(\m16_17_fu_398[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[8]_i_14 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [9]),
        .I1(\p_reg_reg_n_0_[9] ),
        .O(\m16_17_fu_398[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m16_17_fu_398[8]_i_15 
       (.I0(\m16_17_fu_398_reg[8]_i_10_0 [8]),
        .I1(\p_reg_reg_n_0_[8] ),
        .O(\m16_17_fu_398[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[8]_i_2 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_4 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[8]_i_3 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_5 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[8]_i_4 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_6 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \m16_17_fu_398[8]_i_5 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_7 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\i_s3_0_fu_402_reg[0] ),
        .O(\m16_17_fu_398[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[8]_i_6 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_4 ),
        .I1(D[11]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [11]),
        .O(\m16_17_fu_398[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[8]_i_7 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_5 ),
        .I1(D[10]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [10]),
        .O(\m16_17_fu_398[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[8]_i_8 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_6 ),
        .I1(D[9]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [9]),
        .O(\m16_17_fu_398[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \m16_17_fu_398[8]_i_9 
       (.I0(\m16_17_fu_398_reg[8]_i_10_n_7 ),
        .I1(D[8]),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(\m16_17_fu_398_reg[31] [8]),
        .O(\m16_17_fu_398[8]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\m16_17_fu_398_reg[0]_i_11_n_0 ,\m16_17_fu_398_reg[0]_i_11_n_1 ,\m16_17_fu_398_reg[0]_i_11_n_2 ,\m16_17_fu_398_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\m16_17_fu_398_reg[8]_i_10_0 [3:0]),
        .O({\m16_17_fu_398_reg[0]_i_11_n_4 ,\m16_17_fu_398_reg[0]_i_11_n_5 ,\m16_17_fu_398_reg[0]_i_11_n_6 ,\m16_17_fu_398_reg[0]_i_11_n_7 }),
        .S({\m16_17_fu_398[0]_i_12_n_0 ,\m16_17_fu_398[0]_i_13_n_0 ,\m16_17_fu_398[0]_i_14_n_0 ,\m16_17_fu_398[0]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\m16_17_fu_398_reg[0]_i_2_n_0 ,\m16_17_fu_398_reg[0]_i_2_n_1 ,\m16_17_fu_398_reg[0]_i_2_n_2 ,\m16_17_fu_398_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[0]_i_3_n_0 ,\m16_17_fu_398[0]_i_4_n_0 ,\m16_17_fu_398[0]_i_5_n_0 ,\m16_17_fu_398[0]_i_6_n_0 }),
        .O(O),
        .S({\m16_17_fu_398[0]_i_7_n_0 ,\m16_17_fu_398[0]_i_8_n_0 ,\m16_17_fu_398[0]_i_9_n_0 ,\m16_17_fu_398[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[12]_i_1 
       (.CI(\m16_17_fu_398_reg[8]_i_1_n_0 ),
        .CO({\m16_17_fu_398_reg[12]_i_1_n_0 ,\m16_17_fu_398_reg[12]_i_1_n_1 ,\m16_17_fu_398_reg[12]_i_1_n_2 ,\m16_17_fu_398_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_1 ),
        .S({\m16_17_fu_398[12]_i_3_n_0 ,\m16_17_fu_398[12]_i_4_n_0 ,\m16_17_fu_398[12]_i_5_n_0 ,\m16_17_fu_398[12]_i_6_n_0 }));
  CARRY4 \m16_17_fu_398_reg[12]_i_7 
       (.CI(\m16_17_fu_398_reg[8]_i_10_n_0 ),
        .CO({\NLW_m16_17_fu_398_reg[12]_i_7_CO_UNCONNECTED [3:1],\m16_17_fu_398_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m16_17_fu_398_reg[12]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[16]_i_1 
       (.CI(\m16_17_fu_398_reg[12]_i_1_n_0 ),
        .CO({\m16_17_fu_398_reg[16]_i_1_n_0 ,\m16_17_fu_398_reg[16]_i_1_n_1 ,\m16_17_fu_398_reg[16]_i_1_n_2 ,\m16_17_fu_398_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_2 ),
        .S({\m16_17_fu_398[16]_i_2_n_0 ,\m16_17_fu_398[16]_i_3_n_0 ,\m16_17_fu_398[16]_i_4_n_0 ,\m16_17_fu_398[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[20]_i_1 
       (.CI(\m16_17_fu_398_reg[16]_i_1_n_0 ),
        .CO({\m16_17_fu_398_reg[20]_i_1_n_0 ,\m16_17_fu_398_reg[20]_i_1_n_1 ,\m16_17_fu_398_reg[20]_i_1_n_2 ,\m16_17_fu_398_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_3 ),
        .S({\m16_17_fu_398[20]_i_2_n_0 ,\m16_17_fu_398[20]_i_3_n_0 ,\m16_17_fu_398[20]_i_4_n_0 ,\m16_17_fu_398[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[24]_i_1 
       (.CI(\m16_17_fu_398_reg[20]_i_1_n_0 ),
        .CO({\m16_17_fu_398_reg[24]_i_1_n_0 ,\m16_17_fu_398_reg[24]_i_1_n_1 ,\m16_17_fu_398_reg[24]_i_1_n_2 ,\m16_17_fu_398_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_4 ),
        .S({\m16_17_fu_398[24]_i_2_n_0 ,\m16_17_fu_398[24]_i_3_n_0 ,\m16_17_fu_398[24]_i_4_n_0 ,\m16_17_fu_398[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[28]_i_1 
       (.CI(\m16_17_fu_398_reg[24]_i_1_n_0 ),
        .CO({\NLW_m16_17_fu_398_reg[28]_i_1_CO_UNCONNECTED [3],\m16_17_fu_398_reg[28]_i_1_n_1 ,\m16_17_fu_398_reg[28]_i_1_n_2 ,\m16_17_fu_398_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 ,\m16_17_fu_398[12]_i_2_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_5 ),
        .S({\m16_17_fu_398[28]_i_2_n_0 ,\m16_17_fu_398[28]_i_3_n_0 ,\m16_17_fu_398[28]_i_4_n_0 ,\m16_17_fu_398[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[4]_i_1 
       (.CI(\m16_17_fu_398_reg[0]_i_2_n_0 ),
        .CO({\m16_17_fu_398_reg[4]_i_1_n_0 ,\m16_17_fu_398_reg[4]_i_1_n_1 ,\m16_17_fu_398_reg[4]_i_1_n_2 ,\m16_17_fu_398_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[4]_i_2_n_0 ,\m16_17_fu_398[4]_i_3_n_0 ,\m16_17_fu_398[4]_i_4_n_0 ,\m16_17_fu_398[4]_i_5_n_0 }),
        .O(\i_s2_0_fu_390_reg[1] ),
        .S({\m16_17_fu_398[4]_i_6_n_0 ,\m16_17_fu_398[4]_i_7_n_0 ,\m16_17_fu_398[4]_i_8_n_0 ,\m16_17_fu_398[4]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[4]_i_10 
       (.CI(\m16_17_fu_398_reg[0]_i_11_n_0 ),
        .CO({\m16_17_fu_398_reg[4]_i_10_n_0 ,\m16_17_fu_398_reg[4]_i_10_n_1 ,\m16_17_fu_398_reg[4]_i_10_n_2 ,\m16_17_fu_398_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(\m16_17_fu_398_reg[8]_i_10_0 [7:4]),
        .O({\m16_17_fu_398_reg[4]_i_10_n_4 ,\m16_17_fu_398_reg[4]_i_10_n_5 ,\m16_17_fu_398_reg[4]_i_10_n_6 ,\m16_17_fu_398_reg[4]_i_10_n_7 }),
        .S({\m16_17_fu_398[4]_i_11_n_0 ,\m16_17_fu_398[4]_i_12_n_0 ,\m16_17_fu_398[4]_i_13_n_0 ,\m16_17_fu_398[4]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[8]_i_1 
       (.CI(\m16_17_fu_398_reg[4]_i_1_n_0 ),
        .CO({\m16_17_fu_398_reg[8]_i_1_n_0 ,\m16_17_fu_398_reg[8]_i_1_n_1 ,\m16_17_fu_398_reg[8]_i_1_n_2 ,\m16_17_fu_398_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m16_17_fu_398[8]_i_2_n_0 ,\m16_17_fu_398[8]_i_3_n_0 ,\m16_17_fu_398[8]_i_4_n_0 ,\m16_17_fu_398[8]_i_5_n_0 }),
        .O(\i_s2_0_fu_390_reg[1]_0 ),
        .S({\m16_17_fu_398[8]_i_6_n_0 ,\m16_17_fu_398[8]_i_7_n_0 ,\m16_17_fu_398[8]_i_8_n_0 ,\m16_17_fu_398[8]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \m16_17_fu_398_reg[8]_i_10 
       (.CI(\m16_17_fu_398_reg[4]_i_10_n_0 ),
        .CO({\m16_17_fu_398_reg[8]_i_10_n_0 ,\m16_17_fu_398_reg[8]_i_10_n_1 ,\m16_17_fu_398_reg[8]_i_10_n_2 ,\m16_17_fu_398_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[10] ,\m16_17_fu_398[8]_i_11_n_0 ,\m16_17_fu_398_reg[8]_i_10_0 [9:8]}),
        .O({\m16_17_fu_398_reg[8]_i_10_n_4 ,\m16_17_fu_398_reg[8]_i_10_n_5 ,\m16_17_fu_398_reg[8]_i_10_n_6 ,\m16_17_fu_398_reg[8]_i_10_n_7 }),
        .S({\m16_17_fu_398[8]_i_12_n_0 ,\m16_17_fu_398[8]_i_13_n_0 ,\m16_17_fu_398[8]_i_14_n_0 ,\m16_17_fu_398[8]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[10]_i_11 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[7] ),
        .O(\m_reg[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[10]_i_12 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[10]_i_13 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[10]_i_14 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA556A6A6A)) 
    \m_reg[10]_i_15 
       (.I0(\m_reg[10]_i_11_n_0 ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[0] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\m_reg[10]_i_19_n_0 ),
        .O(\m_reg[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[10]_i_16 
       (.I0(\m_reg[10]_i_12_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(\m_reg[10]_i_19_n_0 ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[10]_i_17 
       (.I0(\m_reg[10]_i_13_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\m_reg[10]_i_20_n_0 ),
        .I4(\a_reg_reg_n_0_[5] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[10]_i_18 
       (.I0(\m_reg[10]_i_14_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\m_reg[10]_i_21_n_0 ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[10]_i_19 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[10]_i_2 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\m_reg_reg[11]_i_3_n_5 ),
        .O(\m_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[10]_i_20 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[10]_i_21 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[10]_i_3 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\m_reg_reg[11]_i_3_n_7 ),
        .O(\m_reg[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[10]_i_4 
       (.I0(\m_reg_reg[11]_i_3_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[10]_i_5 
       (.I0(\m_reg_reg[10]_i_10_n_5 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96AA9955)) 
    \m_reg[10]_i_6 
       (.I0(\m_reg_reg[11]_i_3_n_5 ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\m_reg_reg[11]_i_3_n_6 ),
        .O(\m_reg[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \m_reg[10]_i_7 
       (.I0(\m_reg_reg[11]_i_3_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\m_reg_reg[11]_i_3_n_6 ),
        .I3(\a_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \m_reg[10]_i_8__0 
       (.I0(\m_reg_reg[11]_i_3_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\m_reg_reg[10]_i_10_n_4 ),
        .O(\m_reg[10]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[10]_i_9 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg_reg[10]_i_10_n_5 ),
        .I2(\m_reg_reg[10]_i_10_n_4 ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \m_reg[11]_i_2 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\m_reg_reg[11]_i_3_n_5 ),
        .I3(\m_reg_reg[11]_i_3_n_0 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5A80C000)) 
    \m_reg[11]_i_4 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7000077707770777)) 
    \m_reg[11]_i_5 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \m_reg[11]_i_6 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[7] ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0F9F733F)) 
    \m_reg[11]_i_7 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AA6956A59A66A6A)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[7] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[3] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \m_reg[2]_i_5__1 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\m_reg[2]_i_9_n_0 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6__1 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7__1 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__1 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[2]_i_9 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[6]_i_2 
       (.I0(\m_reg_reg[10]_i_10_n_6 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[6]_i_3 
       (.I0(\m_reg_reg[10]_i_10_n_7 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[6]_i_4 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[6]_i_5 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\m_reg_reg[10]_i_10_n_6 ),
        .I2(\m_reg_reg[10]_i_10_n_5 ),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[6]_i_6 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\m_reg_reg[10]_i_10_n_7 ),
        .I2(\m_reg_reg[10]_i_10_n_6 ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \m_reg[6]_i_7 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[10]_i_10_n_7 ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \m_reg[6]_i_8__1 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_8__1_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[10]_i_1 
       (.CI(\m_reg_reg[6]_i_1_n_0 ),
        .CO({\m_reg_reg[10]_i_1_n_0 ,\m_reg_reg[10]_i_1_n_1 ,\m_reg_reg[10]_i_1_n_2 ,\m_reg_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[10]_i_2_n_0 ,\m_reg[10]_i_3_n_0 ,\m_reg[10]_i_4_n_0 ,\m_reg[10]_i_5_n_0 }),
        .O({\m_reg_reg[10]_i_1_n_4 ,\m_reg_reg[10]_i_1_n_5 ,\m_reg_reg[10]_i_1_n_6 ,\m_reg_reg[10]_i_1_n_7 }),
        .S({\m_reg[10]_i_6_n_0 ,\m_reg[10]_i_7_n_0 ,\m_reg[10]_i_8__0_n_0 ,\m_reg[10]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[10]_i_10 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\m_reg_reg[10]_i_10_n_0 ,\m_reg_reg[10]_i_10_n_1 ,\m_reg_reg[10]_i_10_n_2 ,\m_reg_reg[10]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[10]_i_11_n_0 ,\m_reg[10]_i_12_n_0 ,\m_reg[10]_i_13_n_0 ,\m_reg[10]_i_14_n_0 }),
        .O({\m_reg_reg[10]_i_10_n_4 ,\m_reg_reg[10]_i_10_n_5 ,\m_reg_reg[10]_i_10_n_6 ,\m_reg_reg[10]_i_10_n_7 }),
        .S({\m_reg[10]_i_15_n_0 ,\m_reg[10]_i_16_n_0 ,\m_reg[10]_i_17_n_0 ,\m_reg[10]_i_18_n_0 }));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[10]_i_1_n_0 ),
        .CO(\NLW_m_reg_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[11]_i_1_O_UNCONNECTED [3:1],\m_reg_reg[11]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[11]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[11]_i_3 
       (.CI(\m_reg_reg[10]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_3_n_0 ,\NLW_m_reg_reg[11]_i_3_CO_UNCONNECTED [2],\m_reg_reg[11]_i_3_n_2 ,\m_reg_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\NLW_m_reg_reg[11]_i_3_O_UNCONNECTED [3],\m_reg_reg[11]_i_3_n_5 ,\m_reg_reg[11]_i_3_n_6 ,\m_reg_reg[11]_i_3_n_7 }),
        .S({1'b1,\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5__1_n_0 ,\m_reg[2]_i_6__1_n_0 ,\m_reg[2]_i_7__1_n_0 ,\m_reg[2]_i_8__1_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[6]_i_1_n_0 ,\m_reg_reg[6]_i_1_n_1 ,\m_reg_reg[6]_i_1_n_2 ,\m_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[6]_i_2_n_0 ,\m_reg[6]_i_3_n_0 ,\m_reg[6]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[6]_i_1_n_4 ,\m_reg_reg[6]_i_1_n_5 ,\m_reg_reg[6]_i_1_n_6 ,\m_reg_reg[6]_i_1_n_7 }),
        .S({\m_reg[6]_i_5_n_0 ,\m_reg[6]_i_6_n_0 ,\m_reg[6]_i_7_n_0 ,\m_reg[6]_i_8__1_n_0 }));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[11]_0 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[11]_0 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[11]_0 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[11]_0 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[11]_0 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[11]_0 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[11]_0 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[11]_0 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[11]_0 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[11]_0 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[11]_0 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[11]_0 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[11]_i_1_CO_UNCONNECTED [3],\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_14s_14_4_1
   (D,
    DI,
    S,
    \p_reg_reg[10] ,
    CO,
    Q,
    \add_ln222_4_reg_5194_reg[11] ,
    in_data_4_q0,
    ap_clk,
    \a_reg_reg[7] );
  output [1:0]D;
  output [0:0]DI;
  output [0:0]S;
  output [10:0]\p_reg_reg[10] ;
  input [0:0]CO;
  input [13:0]Q;
  input [0:0]\add_ln222_4_reg_5194_reg[11] ;
  input [2:0]in_data_4_q0;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\add_ln222_4_reg_5194_reg[11] ;
  wire ap_clk;
  wire [2:0]in_data_4_q0;
  wire [10:0]\p_reg_reg[10] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0 case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\add_ln222_4_reg_5194_reg[11] (\add_ln222_4_reg_5194_reg[11] ),
        .ap_clk(ap_clk),
        .in_data_4_q0(in_data_4_q0),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0
   (D,
    DI,
    S,
    \p_reg_reg[10]_0 ,
    CO,
    Q,
    \add_ln222_4_reg_5194_reg[11] ,
    in_data_4_q0,
    ap_clk,
    \a_reg_reg[7]_0 );
  output [1:0]D;
  output [0:0]DI;
  output [0:0]S;
  output [10:0]\p_reg_reg[10]_0 ;
  input [0:0]CO;
  input [13:0]Q;
  input [0:0]\add_ln222_4_reg_5194_reg[11] ;
  input [2:0]in_data_4_q0;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire \add_ln222_4_reg_5194[13]_i_2_n_0 ;
  wire \add_ln222_4_reg_5194[13]_i_3_n_0 ;
  wire [0:0]\add_ln222_4_reg_5194_reg[11] ;
  wire \add_ln222_4_reg_5194_reg[13]_i_1_n_3 ;
  wire ap_clk;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire [2:0]in_data_4_q0;
  wire \m_reg[10]_i_2_n_0 ;
  wire \m_reg[10]_i_3_n_0 ;
  wire \m_reg[10]_i_4_n_0 ;
  wire \m_reg[10]_i_5_n_0 ;
  wire \m_reg[10]_i_6_n_0 ;
  wire \m_reg[10]_i_7_n_0 ;
  wire \m_reg[10]_i_8_n_0 ;
  wire \m_reg[10]_i_9_n_0 ;
  wire \m_reg[12]_i_10_n_0 ;
  wire \m_reg[12]_i_11_n_0 ;
  wire \m_reg[12]_i_12_n_0 ;
  wire \m_reg[12]_i_13_n_0 ;
  wire \m_reg[12]_i_14_n_0 ;
  wire \m_reg[12]_i_15_n_0 ;
  wire \m_reg[12]_i_16_n_0 ;
  wire \m_reg[12]_i_17_n_0 ;
  wire \m_reg[12]_i_18_n_0 ;
  wire \m_reg[12]_i_19_n_0 ;
  wire \m_reg[12]_i_20_n_0 ;
  wire \m_reg[12]_i_3_n_0 ;
  wire \m_reg[12]_i_5_n_0 ;
  wire \m_reg[12]_i_6_n_0 ;
  wire \m_reg[12]_i_7_n_0 ;
  wire \m_reg[12]_i_8_n_0 ;
  wire \m_reg[12]_i_9_n_0 ;
  wire \m_reg[2]_i_2_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4_n_0 ;
  wire \m_reg[2]_i_5__0_n_0 ;
  wire \m_reg[2]_i_6__0_n_0 ;
  wire \m_reg[2]_i_7__0_n_0 ;
  wire \m_reg[2]_i_8__0_n_0 ;
  wire \m_reg[2]_i_9_n_0 ;
  wire \m_reg[6]_i_2_n_0 ;
  wire \m_reg[6]_i_3_n_0 ;
  wire \m_reg[6]_i_4_n_0 ;
  wire \m_reg[6]_i_5_n_0 ;
  wire \m_reg[6]_i_6_n_0 ;
  wire \m_reg[6]_i_7_n_0 ;
  wire \m_reg[6]_i_8__0_n_0 ;
  wire \m_reg_reg[10]_i_1_n_0 ;
  wire \m_reg_reg[10]_i_1_n_1 ;
  wire \m_reg_reg[10]_i_1_n_2 ;
  wire \m_reg_reg[10]_i_1_n_3 ;
  wire \m_reg_reg[10]_i_1_n_4 ;
  wire \m_reg_reg[10]_i_1_n_5 ;
  wire \m_reg_reg[10]_i_1_n_6 ;
  wire \m_reg_reg[10]_i_1_n_7 ;
  wire \m_reg_reg[12]_i_1_n_3 ;
  wire \m_reg_reg[12]_i_1_n_6 ;
  wire \m_reg_reg[12]_i_1_n_7 ;
  wire \m_reg_reg[12]_i_2_n_0 ;
  wire \m_reg_reg[12]_i_2_n_2 ;
  wire \m_reg_reg[12]_i_2_n_3 ;
  wire \m_reg_reg[12]_i_2_n_5 ;
  wire \m_reg_reg[12]_i_2_n_6 ;
  wire \m_reg_reg[12]_i_2_n_7 ;
  wire \m_reg_reg[12]_i_4_n_0 ;
  wire \m_reg_reg[12]_i_4_n_1 ;
  wire \m_reg_reg[12]_i_4_n_2 ;
  wire \m_reg_reg[12]_i_4_n_3 ;
  wire \m_reg_reg[12]_i_4_n_4 ;
  wire \m_reg_reg[12]_i_4_n_5 ;
  wire \m_reg_reg[12]_i_4_n_6 ;
  wire \m_reg_reg[12]_i_4_n_7 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[6]_i_1_n_0 ;
  wire \m_reg_reg[6]_i_1_n_1 ;
  wire \m_reg_reg[6]_i_1_n_2 ;
  wire \m_reg_reg[6]_i_1_n_3 ;
  wire \m_reg_reg[6]_i_1_n_4 ;
  wire \m_reg_reg[6]_i_1_n_5 ;
  wire \m_reg_reg[6]_i_1_n_6 ;
  wire \m_reg_reg[6]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[13]_i_2_n_0 ;
  wire \p_reg[13]_i_3_n_0 ;
  wire \p_reg[13]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[13]_i_1_n_3 ;
  wire \p_reg_reg[13]_i_1_n_6 ;
  wire \p_reg_reg[13]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire \p_reg_reg_n_0_[11] ;
  wire \p_reg_reg_n_0_[12] ;
  wire \p_reg_reg_n_0_[13] ;
  wire [3:1]\NLW_add_ln222_4_reg_5194_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln222_4_reg_5194_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_m_reg_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_m_reg_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_p_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[13]_i_1_O_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln222_4_reg_5194[11]_i_2 
       (.I0(\p_reg_reg_n_0_[11] ),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[11]_i_3 
       (.I0(\p_reg_reg_n_0_[11] ),
        .I1(\add_ln222_4_reg_5194_reg[11] ),
        .O(S));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_4_reg_5194[13]_i_2 
       (.I0(\p_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg_n_0_[13] ),
        .O(\add_ln222_4_reg_5194[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_4_reg_5194[13]_i_3 
       (.I0(\p_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg_n_0_[12] ),
        .O(\add_ln222_4_reg_5194[13]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_4_reg_5194_reg[13]_i_1 
       (.CI(CO),
        .CO({\NLW_add_ln222_4_reg_5194_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln222_4_reg_5194_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_reg_reg_n_0_[11] }),
        .O({\NLW_add_ln222_4_reg_5194_reg[13]_i_1_O_UNCONNECTED [3:2],D}),
        .S({1'b0,1'b0,\add_ln222_4_reg_5194[13]_i_2_n_0 ,\add_ln222_4_reg_5194[13]_i_3_n_0 }));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_q0[0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_q0[1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_4_q0[2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[10]_i_2 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\m_reg_reg[12]_i_2_n_5 ),
        .O(\m_reg[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[10]_i_3 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\m_reg_reg[12]_i_2_n_7 ),
        .O(\m_reg[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[10]_i_4 
       (.I0(\m_reg_reg[12]_i_2_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[10]_i_5 
       (.I0(\m_reg_reg[12]_i_4_n_5 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96AA9955)) 
    \m_reg[10]_i_6 
       (.I0(\m_reg_reg[12]_i_2_n_5 ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\m_reg_reg[12]_i_2_n_6 ),
        .O(\m_reg[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \m_reg[10]_i_7 
       (.I0(\m_reg_reg[12]_i_2_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\m_reg_reg[12]_i_2_n_6 ),
        .I3(\a_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \m_reg[10]_i_8 
       (.I0(\m_reg_reg[12]_i_2_n_7 ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\m_reg_reg[12]_i_4_n_4 ),
        .O(\m_reg[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[10]_i_9 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg_reg[12]_i_4_n_5 ),
        .I2(\m_reg_reg[12]_i_4_n_4 ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[12]_i_10 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[7] ),
        .O(\m_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[12]_i_11 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[12]_i_12 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[12]_i_13 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA556A6A6A)) 
    \m_reg[12]_i_14 
       (.I0(\m_reg[12]_i_10_n_0 ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[0] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\m_reg[12]_i_18_n_0 ),
        .O(\m_reg[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[12]_i_15 
       (.I0(\m_reg[12]_i_11_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(\m_reg[12]_i_18_n_0 ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[12]_i_16 
       (.I0(\m_reg[12]_i_12_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\m_reg[12]_i_19_n_0 ),
        .I4(\a_reg_reg_n_0_[5] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[12]_i_17 
       (.I0(\m_reg[12]_i_13_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\m_reg[12]_i_20_n_0 ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[12]_i_18 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[12]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[12]_i_19 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[12]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[12]_i_20 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \m_reg[12]_i_3 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\m_reg_reg[12]_i_2_n_5 ),
        .I3(\m_reg_reg[12]_i_2_n_0 ),
        .O(\m_reg[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5A80C000)) 
    \m_reg[12]_i_5 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[5] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7000077707770777)) 
    \m_reg[12]_i_6 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \m_reg[12]_i_7 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[7] ),
        .O(\m_reg[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0F9F733F)) 
    \m_reg[12]_i_8 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .O(\m_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6AA6956A59A66A6A)) 
    \m_reg[12]_i_9 
       (.I0(\m_reg[12]_i_6_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[7] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[3] ),
        .I5(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \m_reg[2]_i_5__0 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\m_reg[2]_i_9_n_0 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6__0 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7__0 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__0 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[2]_i_9 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[6]_i_2 
       (.I0(\m_reg_reg[12]_i_4_n_6 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[6]_i_3 
       (.I0(\m_reg_reg[12]_i_4_n_7 ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \m_reg[6]_i_4 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[6]_i_5 
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\m_reg_reg[12]_i_4_n_6 ),
        .I2(\m_reg_reg[12]_i_4_n_5 ),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \m_reg[6]_i_6 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\m_reg_reg[12]_i_4_n_7 ),
        .I2(\m_reg_reg[12]_i_4_n_6 ),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \m_reg[6]_i_7 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[12]_i_4_n_7 ),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .O(\m_reg[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \m_reg[6]_i_8__0 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[6]_i_8__0_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[10]_i_1 
       (.CI(\m_reg_reg[6]_i_1_n_0 ),
        .CO({\m_reg_reg[10]_i_1_n_0 ,\m_reg_reg[10]_i_1_n_1 ,\m_reg_reg[10]_i_1_n_2 ,\m_reg_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[10]_i_2_n_0 ,\m_reg[10]_i_3_n_0 ,\m_reg[10]_i_4_n_0 ,\m_reg[10]_i_5_n_0 }),
        .O({\m_reg_reg[10]_i_1_n_4 ,\m_reg_reg[10]_i_1_n_5 ,\m_reg_reg[10]_i_1_n_6 ,\m_reg_reg[10]_i_1_n_7 }),
        .S({\m_reg[10]_i_6_n_0 ,\m_reg[10]_i_7_n_0 ,\m_reg[10]_i_8_n_0 ,\m_reg[10]_i_9_n_0 }));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[12]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[12]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[12]_i_1 
       (.CI(\m_reg_reg[10]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[12]_i_1_CO_UNCONNECTED [3:1],\m_reg_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_reg_reg[12]_i_2_n_0 }),
        .O({\NLW_m_reg_reg[12]_i_1_O_UNCONNECTED [3:2],\m_reg_reg[12]_i_1_n_6 ,\m_reg_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b1,\m_reg[12]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[12]_i_2 
       (.CI(\m_reg_reg[12]_i_4_n_0 ),
        .CO({\m_reg_reg[12]_i_2_n_0 ,\NLW_m_reg_reg[12]_i_2_CO_UNCONNECTED [2],\m_reg_reg[12]_i_2_n_2 ,\m_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[12]_i_5_n_0 ,\m_reg[12]_i_6_n_0 }),
        .O({\NLW_m_reg_reg[12]_i_2_O_UNCONNECTED [3],\m_reg_reg[12]_i_2_n_5 ,\m_reg_reg[12]_i_2_n_6 ,\m_reg_reg[12]_i_2_n_7 }),
        .S({1'b1,\m_reg[12]_i_7_n_0 ,\m_reg[12]_i_8_n_0 ,\m_reg[12]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[12]_i_4 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\m_reg_reg[12]_i_4_n_0 ,\m_reg_reg[12]_i_4_n_1 ,\m_reg_reg[12]_i_4_n_2 ,\m_reg_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[12]_i_10_n_0 ,\m_reg[12]_i_11_n_0 ,\m_reg[12]_i_12_n_0 ,\m_reg[12]_i_13_n_0 }),
        .O({\m_reg_reg[12]_i_4_n_4 ,\m_reg_reg[12]_i_4_n_5 ,\m_reg_reg[12]_i_4_n_6 ,\m_reg_reg[12]_i_4_n_7 }),
        .S({\m_reg[12]_i_14_n_0 ,\m_reg[12]_i_15_n_0 ,\m_reg[12]_i_16_n_0 ,\m_reg[12]_i_17_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5__0_n_0 ,\m_reg[2]_i_6__0_n_0 ,\m_reg[2]_i_7__0_n_0 ,\m_reg[2]_i_8__0_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[6]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x4}}" *) 
  CARRY4 \m_reg_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[6]_i_1_n_0 ,\m_reg_reg[6]_i_1_n_1 ,\m_reg_reg[6]_i_1_n_2 ,\m_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[6]_i_2_n_0 ,\m_reg[6]_i_3_n_0 ,\m_reg[6]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[6]_i_1_n_4 ,\m_reg_reg[6]_i_1_n_5 ,\m_reg_reg[6]_i_1_n_6 ,\m_reg_reg[6]_i_1_n_7 }),
        .S({\m_reg[6]_i_5_n_0 ,\m_reg[6]_i_6_n_0 ,\m_reg[6]_i_7_n_0 ,\m_reg[6]_i_8__0_n_0 }));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg_reg[10]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(Q[11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(Q[10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(Q[9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(Q[8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_reg[13]_i_2 
       (.I0(Q[12]),
        .O(\p_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_reg[13]_i_3 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\p_reg[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[13]_i_4 
       (.I0(Q[12]),
        .I1(\m_reg_reg_n_0_[12] ),
        .O(\p_reg[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(Q[3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(Q[2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(Q[1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(Q[7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(Q[6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(Q[5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(Q[4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[13]_i_1_n_7 ),
        .Q(\p_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[13]_i_1_n_6 ),
        .Q(\p_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[13]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[13]_i_1_CO_UNCONNECTED [3:1],\p_reg_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_reg[13]_i_2_n_0 }),
        .O({\NLW_p_reg_reg[13]_i_1_O_UNCONNECTED [3:2],\p_reg_reg[13]_i_1_n_6 ,\p_reg_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,\p_reg[13]_i_3_n_0 ,\p_reg[13]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_9s_3s_9s_12_4_1
   (D,
    CO,
    \a_reg_reg[2] ,
    \b_reg_reg[3] ,
    \b_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[3]_0 ,
    \b_reg_reg[1] ,
    \p_reg_reg[11] ,
    DI,
    S,
    \add_ln222_4_reg_5194_reg[11] ,
    in_data_10_q0,
    trunc_ln177_cast_reg_4950,
    Q,
    \m_reg_reg[5] ,
    \m_reg_reg[7] ,
    m__0_carry_i_4__0,
    in_data_12_q0,
    ap_clk,
    \a_reg_reg[8] );
  output [11:0]D;
  output [0:0]CO;
  output [0:0]\a_reg_reg[2] ;
  output [2:0]\b_reg_reg[3] ;
  output [0:0]\b_reg_reg[0] ;
  output \b_reg_reg[0]_0 ;
  output [0:0]\b_reg_reg[3]_0 ;
  output [1:0]\b_reg_reg[1] ;
  output [0:0]\p_reg_reg[11] ;
  input [0:0]DI;
  input [0:0]S;
  input [10:0]\add_ln222_4_reg_5194_reg[11] ;
  input [2:0]in_data_10_q0;
  input [3:0]trunc_ln177_cast_reg_4950;
  input [6:0]Q;
  input \m_reg_reg[5] ;
  input [2:0]\m_reg_reg[7] ;
  input m__0_carry_i_4__0;
  input [2:0]in_data_12_q0;
  input ap_clk;
  input [8:0]\a_reg_reg[8] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]\a_reg_reg[2] ;
  wire [8:0]\a_reg_reg[8] ;
  wire [10:0]\add_ln222_4_reg_5194_reg[11] ;
  wire ap_clk;
  wire [0:0]\b_reg_reg[0] ;
  wire \b_reg_reg[0]_0 ;
  wire [1:0]\b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[3] ;
  wire [0:0]\b_reg_reg[3]_0 ;
  wire [2:0]in_data_10_q0;
  wire [2:0]in_data_12_q0;
  wire m__0_carry_i_4__0;
  wire \m_reg_reg[5] ;
  wire [2:0]\m_reg_reg[7] ;
  wire [0:0]\p_reg_reg[11] ;
  wire [3:0]trunc_ln177_cast_reg_4950;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0 case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[8]_0 (\a_reg_reg[8] ),
        .\add_ln222_4_reg_5194_reg[11] (\add_ln222_4_reg_5194_reg[11] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[3]_0 (\b_reg_reg[3] ),
        .\b_reg_reg[3]_1 (\b_reg_reg[3]_0 ),
        .in_data_10_q0(in_data_10_q0),
        .in_data_12_q0(in_data_12_q0),
        .m__0_carry_i_4__0_0(m__0_carry_i_4__0),
        .\m_reg_reg[5]_0 (\m_reg_reg[5] ),
        .\m_reg_reg[7]_0 (\m_reg_reg[7] ),
        .\p_reg_reg[11]_0 (\p_reg_reg[11] ),
        .trunc_ln177_cast_reg_4950(trunc_ln177_cast_reg_4950));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0
   (D,
    CO,
    \a_reg_reg[2]_0 ,
    \b_reg_reg[3]_0 ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[3]_1 ,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[11]_0 ,
    DI,
    S,
    \add_ln222_4_reg_5194_reg[11] ,
    in_data_10_q0,
    trunc_ln177_cast_reg_4950,
    Q,
    \m_reg_reg[5]_0 ,
    \m_reg_reg[7]_0 ,
    m__0_carry_i_4__0_0,
    in_data_12_q0,
    ap_clk,
    \a_reg_reg[8]_0 );
  output [11:0]D;
  output [0:0]CO;
  output [0:0]\a_reg_reg[2]_0 ;
  output [2:0]\b_reg_reg[3]_0 ;
  output [0:0]\b_reg_reg[0]_0 ;
  output \b_reg_reg[0]_1 ;
  output [0:0]\b_reg_reg[3]_1 ;
  output [1:0]\b_reg_reg[1]_0 ;
  output [0:0]\p_reg_reg[11]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [10:0]\add_ln222_4_reg_5194_reg[11] ;
  input [2:0]in_data_10_q0;
  input [3:0]trunc_ln177_cast_reg_4950;
  input [6:0]Q;
  input \m_reg_reg[5]_0 ;
  input [2:0]\m_reg_reg[7]_0 ;
  input m__0_carry_i_4__0_0;
  input [2:0]in_data_12_q0;
  input ap_clk;
  input [8:0]\a_reg_reg[8]_0 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]\a_reg_reg[2]_0 ;
  wire [8:0]\a_reg_reg[8]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire \a_reg_reg_n_0_[8] ;
  wire \add_ln222_4_reg_5194[11]_i_4_n_0 ;
  wire \add_ln222_4_reg_5194[11]_i_5_n_0 ;
  wire \add_ln222_4_reg_5194[11]_i_6_n_0 ;
  wire \add_ln222_4_reg_5194[3]_i_2_n_0 ;
  wire \add_ln222_4_reg_5194[3]_i_3_n_0 ;
  wire \add_ln222_4_reg_5194[3]_i_4_n_0 ;
  wire \add_ln222_4_reg_5194[3]_i_5_n_0 ;
  wire \add_ln222_4_reg_5194[7]_i_2_n_0 ;
  wire \add_ln222_4_reg_5194[7]_i_3_n_0 ;
  wire \add_ln222_4_reg_5194[7]_i_4_n_0 ;
  wire \add_ln222_4_reg_5194[7]_i_5_n_0 ;
  wire [10:0]\add_ln222_4_reg_5194_reg[11] ;
  wire \add_ln222_4_reg_5194_reg[11]_i_1_n_1 ;
  wire \add_ln222_4_reg_5194_reg[11]_i_1_n_2 ;
  wire \add_ln222_4_reg_5194_reg[11]_i_1_n_3 ;
  wire \add_ln222_4_reg_5194_reg[3]_i_1_n_0 ;
  wire \add_ln222_4_reg_5194_reg[3]_i_1_n_1 ;
  wire \add_ln222_4_reg_5194_reg[3]_i_1_n_2 ;
  wire \add_ln222_4_reg_5194_reg[3]_i_1_n_3 ;
  wire \add_ln222_4_reg_5194_reg[7]_i_1_n_0 ;
  wire \add_ln222_4_reg_5194_reg[7]_i_1_n_1 ;
  wire \add_ln222_4_reg_5194_reg[7]_i_1_n_2 ;
  wire \add_ln222_4_reg_5194_reg[7]_i_1_n_3 ;
  wire ap_clk;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire \b_reg_reg[0]_1 ;
  wire [1:0]\b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[3]_0 ;
  wire [0:0]\b_reg_reg[3]_1 ;
  wire [2:0]in_data_10_q0;
  wire [2:0]in_data_12_q0;
  wire m__0_carry_i_4__0_0;
  wire m__0_carry_i_9_n_0;
  wire m__1_carry__0_i_10_n_0;
  wire m__1_carry__0_i_11_n_0;
  wire m__1_carry__0_i_12_n_0;
  wire m__1_carry__0_i_1__0_n_0;
  wire m__1_carry__0_i_2__0_n_0;
  wire m__1_carry__0_i_3__0_n_0;
  wire m__1_carry__0_i_4__0_n_0;
  wire m__1_carry__0_i_5__1_n_0;
  wire m__1_carry__0_i_6__1_n_0;
  wire m__1_carry__0_i_7_n_0;
  wire m__1_carry__0_i_8_n_0;
  wire m__1_carry__0_i_9_n_0;
  wire m__1_carry__0_n_0;
  wire m__1_carry__0_n_1;
  wire m__1_carry__0_n_2;
  wire m__1_carry__0_n_3;
  wire m__1_carry__0_n_4;
  wire m__1_carry__0_n_5;
  wire m__1_carry__0_n_6;
  wire m__1_carry__0_n_7;
  wire m__1_carry__1_i_1_n_0;
  wire m__1_carry__1_i_2_n_0;
  wire m__1_carry__1_i_3_n_0;
  wire m__1_carry__1_i_4_n_0;
  wire m__1_carry__1_i_5_n_0;
  wire m__1_carry__1_i_6_n_0;
  wire m__1_carry__1_i_7_n_0;
  wire m__1_carry__1_n_1;
  wire m__1_carry__1_n_2;
  wire m__1_carry__1_n_3;
  wire m__1_carry__1_n_4;
  wire m__1_carry__1_n_5;
  wire m__1_carry__1_n_6;
  wire m__1_carry__1_n_7;
  wire m__1_carry_i_1__0_n_0;
  wire m__1_carry_i_2__0_n_0;
  wire m__1_carry_i_3__0_n_0;
  wire m__1_carry_i_4__1_n_0;
  wire m__1_carry_i_5__1_n_0;
  wire m__1_carry_i_6__1_n_0;
  wire m__1_carry_i_7__1_n_0;
  wire m__1_carry_i_8__0_n_0;
  wire m__1_carry_n_0;
  wire m__1_carry_n_1;
  wire m__1_carry_n_2;
  wire m__1_carry_n_3;
  wire m__1_carry_n_4;
  wire m__1_carry_n_5;
  wire m__1_carry_n_6;
  wire m__1_carry_n_7;
  wire m__34_carry__0_i_1_n_0;
  wire m__34_carry__0_i_2_n_0;
  wire m__34_carry__0_i_3_n_0;
  wire m__34_carry__0_i_4_n_0;
  wire m__34_carry__0_i_5_n_0;
  wire m__34_carry__0_i_6_n_0;
  wire m__34_carry__0_i_7_n_0;
  wire m__34_carry__0_i_8_n_0;
  wire m__34_carry__0_n_0;
  wire m__34_carry__0_n_1;
  wire m__34_carry__0_n_2;
  wire m__34_carry__0_n_3;
  wire m__34_carry__0_n_4;
  wire m__34_carry__0_n_5;
  wire m__34_carry__0_n_6;
  wire m__34_carry__0_n_7;
  wire m__34_carry__1_i_1_n_0;
  wire m__34_carry__1_n_7;
  wire m__34_carry_i_1_n_0;
  wire m__34_carry_i_2_n_0;
  wire m__34_carry_i_3_n_0;
  wire m__34_carry_i_4_n_0;
  wire m__34_carry_i_5_n_0;
  wire m__34_carry_i_6_n_0;
  wire m__34_carry_i_7_n_0;
  wire m__34_carry_n_0;
  wire m__34_carry_n_1;
  wire m__34_carry_n_2;
  wire m__34_carry_n_3;
  wire m__34_carry_n_4;
  wire m__34_carry_n_5;
  wire m__34_carry_n_6;
  wire m__34_carry_n_7;
  wire \m_reg_reg[5]_0 ;
  wire [2:0]\m_reg_reg[7]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_10_n_0;
  wire p_carry__0_i_1__4_n_0;
  wire p_carry__0_i_2__4_n_0;
  wire p_carry__0_i_3__3_n_0;
  wire p_carry__0_i_4__0_n_0;
  wire p_carry__0_i_5__0_n_0;
  wire p_carry__0_i_5__0_n_1;
  wire p_carry__0_i_5__0_n_2;
  wire p_carry__0_i_5__0_n_3;
  wire p_carry__0_i_5__0_n_4;
  wire p_carry__0_i_5__0_n_5;
  wire p_carry__0_i_5__0_n_6;
  wire p_carry__0_i_5__0_n_7;
  wire p_carry__0_i_6_n_3;
  wire p_carry__0_i_7_n_0;
  wire p_carry__0_i_8_n_0;
  wire p_carry__0_i_9_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_1__0_n_3;
  wire p_carry__1_i_2_n_0;
  wire p_carry__1_i_3_n_0;
  wire p_carry__1_i_4_n_0;
  wire p_carry__1_i_5_n_0;
  wire p_carry__1_n_1;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_10_n_0;
  wire p_carry_i_11_n_0;
  wire p_carry_i_12_n_0;
  wire p_carry_i_13_n_0;
  wire p_carry_i_14_n_0;
  wire p_carry_i_15_n_0;
  wire p_carry_i_1__3_n_0;
  wire p_carry_i_2__1_n_0;
  wire p_carry_i_3__5_n_0;
  wire p_carry_i_4__1_n_0;
  wire p_carry_i_5__0_n_0;
  wire p_carry_i_5__0_n_1;
  wire p_carry_i_5__0_n_2;
  wire p_carry_i_5__0_n_3;
  wire p_carry_i_5__0_n_4;
  wire p_carry_i_5__0_n_5;
  wire p_carry_i_5__0_n_6;
  wire p_carry_i_5__0_n_7;
  wire p_carry_i_6_n_0;
  wire p_carry_i_6_n_1;
  wire p_carry_i_6_n_2;
  wire p_carry_i_6_n_3;
  wire p_carry_i_7_n_0;
  wire p_carry_i_8_n_0;
  wire p_carry_i_9_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[11]_0 ;
  wire \p_reg_reg_n_0_[0] ;
  wire \p_reg_reg_n_0_[10] ;
  wire \p_reg_reg_n_0_[1] ;
  wire \p_reg_reg_n_0_[2] ;
  wire \p_reg_reg_n_0_[3] ;
  wire \p_reg_reg_n_0_[4] ;
  wire \p_reg_reg_n_0_[5] ;
  wire \p_reg_reg_n_0_[6] ;
  wire \p_reg_reg_n_0_[7] ;
  wire \p_reg_reg_n_0_[8] ;
  wire \p_reg_reg_n_0_[9] ;
  wire [3:0]sext_ln215_fu_3005_p1;
  wire [3:0]trunc_ln177_cast_reg_4950;
  wire [3:3]NLW_m__1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_m__34_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__34_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_p_carry__0_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__0_i_6_O_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_p_carry__1_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__0_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[8]_0 [8]),
        .Q(\a_reg_reg_n_0_[8] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[11]_i_4 
       (.I0(\p_reg_reg_n_0_[10] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [10]),
        .O(\add_ln222_4_reg_5194[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[11]_i_5 
       (.I0(\p_reg_reg_n_0_[9] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [9]),
        .O(\add_ln222_4_reg_5194[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[11]_i_6 
       (.I0(\p_reg_reg_n_0_[8] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [8]),
        .O(\add_ln222_4_reg_5194[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[3]_i_2 
       (.I0(\p_reg_reg_n_0_[3] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [3]),
        .O(\add_ln222_4_reg_5194[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[3]_i_3 
       (.I0(\p_reg_reg_n_0_[2] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [2]),
        .O(\add_ln222_4_reg_5194[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[3]_i_4 
       (.I0(\p_reg_reg_n_0_[1] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [1]),
        .O(\add_ln222_4_reg_5194[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[3]_i_5 
       (.I0(\p_reg_reg_n_0_[0] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [0]),
        .O(\add_ln222_4_reg_5194[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[7]_i_2 
       (.I0(\p_reg_reg_n_0_[7] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [7]),
        .O(\add_ln222_4_reg_5194[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[7]_i_3 
       (.I0(\p_reg_reg_n_0_[6] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [6]),
        .O(\add_ln222_4_reg_5194[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[7]_i_4 
       (.I0(\p_reg_reg_n_0_[5] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [5]),
        .O(\add_ln222_4_reg_5194[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_4_reg_5194[7]_i_5 
       (.I0(\p_reg_reg_n_0_[4] ),
        .I1(\add_ln222_4_reg_5194_reg[11] [4]),
        .O(\add_ln222_4_reg_5194[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_4_reg_5194_reg[11]_i_1 
       (.CI(\add_ln222_4_reg_5194_reg[7]_i_1_n_0 ),
        .CO({CO,\add_ln222_4_reg_5194_reg[11]_i_1_n_1 ,\add_ln222_4_reg_5194_reg[11]_i_1_n_2 ,\add_ln222_4_reg_5194_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\p_reg_reg_n_0_[10] ,\p_reg_reg_n_0_[9] ,\p_reg_reg_n_0_[8] }),
        .O(D[11:8]),
        .S({S,\add_ln222_4_reg_5194[11]_i_4_n_0 ,\add_ln222_4_reg_5194[11]_i_5_n_0 ,\add_ln222_4_reg_5194[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_4_reg_5194_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_4_reg_5194_reg[3]_i_1_n_0 ,\add_ln222_4_reg_5194_reg[3]_i_1_n_1 ,\add_ln222_4_reg_5194_reg[3]_i_1_n_2 ,\add_ln222_4_reg_5194_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[3] ,\p_reg_reg_n_0_[2] ,\p_reg_reg_n_0_[1] ,\p_reg_reg_n_0_[0] }),
        .O(D[3:0]),
        .S({\add_ln222_4_reg_5194[3]_i_2_n_0 ,\add_ln222_4_reg_5194[3]_i_3_n_0 ,\add_ln222_4_reg_5194[3]_i_4_n_0 ,\add_ln222_4_reg_5194[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln222_4_reg_5194_reg[7]_i_1 
       (.CI(\add_ln222_4_reg_5194_reg[3]_i_1_n_0 ),
        .CO({\add_ln222_4_reg_5194_reg[7]_i_1_n_0 ,\add_ln222_4_reg_5194_reg[7]_i_1_n_1 ,\add_ln222_4_reg_5194_reg[7]_i_1_n_2 ,\add_ln222_4_reg_5194_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_reg_reg_n_0_[7] ,\p_reg_reg_n_0_[6] ,\p_reg_reg_n_0_[5] ,\p_reg_reg_n_0_[4] }),
        .O(D[7:4]),
        .S({\add_ln222_4_reg_5194[7]_i_2_n_0 ,\add_ln222_4_reg_5194[7]_i_3_n_0 ,\add_ln222_4_reg_5194[7]_i_4_n_0 ,\add_ln222_4_reg_5194[7]_i_5_n_0 }));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_12_q0[0]),
        .Q(\b_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_12_q0[1]),
        .Q(\b_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_data_12_q0[2]),
        .Q(\b_reg_reg[3]_0 [2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h15)) 
    m__0_carry__0_i_1
       (.I0(m__0_carry_i_9_n_0),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\m_reg_reg[7]_0 [2]),
        .O(\b_reg_reg[3]_1 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    m__0_carry__0_i_2
       (.I0(m__0_carry_i_9_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\m_reg_reg[7]_0 [2]),
        .O(\b_reg_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hF7FF)) 
    m__0_carry__0_i_3
       (.I0(\m_reg_reg[7]_0 [2]),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(m__0_carry_i_9_n_0),
        .O(\b_reg_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'h6A3F953F)) 
    m__0_carry_i_10
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[7]_0 [1]),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\m_reg_reg[7]_0 [2]),
        .I4(\b_reg_reg[3]_0 [1]),
        .O(\b_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h66669666)) 
    m__0_carry_i_4__0
       (.I0(\m_reg_reg[5]_0 ),
        .I1(m__0_carry_i_9_n_0),
        .I2(\m_reg_reg[7]_0 [2]),
        .I3(\b_reg_reg[3]_0 [2]),
        .I4(\b_reg_reg[3]_0 [1]),
        .O(\a_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF7F37F7FF3400000)) 
    m__0_carry_i_9
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[7]_0 [2]),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\m_reg_reg[7]_0 [1]),
        .I4(\b_reg_reg[3]_0 [2]),
        .I5(m__0_carry_i_4__0_0),
        .O(m__0_carry_i_9_n_0));
  CARRY4 m__1_carry
       (.CI(1'b0),
        .CO({m__1_carry_n_0,m__1_carry_n_1,m__1_carry_n_2,m__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__1_carry_i_1__0_n_0,m__1_carry_i_2__0_n_0,m__1_carry_i_3__0_n_0,1'b0}),
        .O({m__1_carry_n_4,m__1_carry_n_5,m__1_carry_n_6,m__1_carry_n_7}),
        .S({m__1_carry_i_4__1_n_0,m__1_carry_i_5__1_n_0,m__1_carry_i_6__1_n_0,m__1_carry_i_7__1_n_0}));
  CARRY4 m__1_carry__0
       (.CI(m__1_carry_n_0),
        .CO({m__1_carry__0_n_0,m__1_carry__0_n_1,m__1_carry__0_n_2,m__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__1_carry__0_i_1__0_n_0,m__1_carry__0_i_2__0_n_0,m__1_carry__0_i_3__0_n_0,m__1_carry__0_i_4__0_n_0}),
        .O({m__1_carry__0_n_4,m__1_carry__0_n_5,m__1_carry__0_n_6,m__1_carry__0_n_7}),
        .S({m__1_carry__0_i_5__1_n_0,m__1_carry__0_i_6__1_n_0,m__1_carry__0_i_7_n_0,m__1_carry__0_i_8_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry__0_i_10
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .O(m__1_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry__0_i_11
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .O(m__1_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry__0_i_12
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .O(m__1_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    m__1_carry__0_i_1__0
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[4] ),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[6] ),
        .O(m__1_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    m__1_carry__0_i_2__0
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(m__1_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    m__1_carry__0_i_3__0
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(m__1_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    m__1_carry__0_i_4__0
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(m__1_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    m__1_carry__0_i_5__1
       (.I0(m__1_carry__0_i_1__0_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(m__1_carry__0_i_9_n_0),
        .I4(\a_reg_reg_n_0_[7] ),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    m__1_carry__0_i_6__1
       (.I0(m__1_carry__0_i_2__0_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(m__1_carry__0_i_10_n_0),
        .I4(\a_reg_reg_n_0_[6] ),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    m__1_carry__0_i_7
       (.I0(m__1_carry__0_i_3__0_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(m__1_carry__0_i_11_n_0),
        .I4(\a_reg_reg_n_0_[5] ),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    m__1_carry__0_i_8
       (.I0(m__1_carry__0_i_4__0_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(m__1_carry__0_i_12_n_0),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry__0_i_9
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .O(m__1_carry__0_i_9_n_0));
  CARRY4 m__1_carry__1
       (.CI(m__1_carry__0_n_0),
        .CO({NLW_m__1_carry__1_CO_UNCONNECTED[3],m__1_carry__1_n_1,m__1_carry__1_n_2,m__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,m__1_carry__1_i_1_n_0,m__1_carry__1_i_2_n_0,m__1_carry__1_i_3_n_0}),
        .O({m__1_carry__1_n_4,m__1_carry__1_n_5,m__1_carry__1_n_6,m__1_carry__1_n_7}),
        .S({m__1_carry__1_i_4_n_0,m__1_carry__1_i_5_n_0,m__1_carry__1_i_6_n_0,m__1_carry__1_i_7_n_0}));
  LUT5 #(
    .INIT(32'h5A80C000)) 
    m__1_carry__1_i_1
       (.I0(\a_reg_reg_n_0_[8] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\a_reg_reg_n_0_[7] ),
        .I4(\b_reg_reg[3]_0 [1]),
        .O(m__1_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h7000077707770777)) 
    m__1_carry__1_i_2
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\a_reg_reg_n_0_[8] ),
        .I2(\a_reg_reg_n_0_[6] ),
        .I3(\b_reg_reg[3]_0 [2]),
        .I4(\a_reg_reg_n_0_[7] ),
        .I5(\b_reg_reg[3]_0 [1]),
        .O(m__1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    m__1_carry__1_i_3
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[7] ),
        .I3(\b_reg_reg[3]_0 [1]),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[8] ),
        .O(m__1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hBFFF)) 
    m__1_carry__1_i_4
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\a_reg_reg_n_0_[8] ),
        .O(m__1_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0F9F733F)) 
    m__1_carry__1_i_5
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\a_reg_reg_n_0_[8] ),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\b_reg_reg[3]_0 [1]),
        .I4(\a_reg_reg_n_0_[7] ),
        .O(m__1_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6AA6956A59A66A6A)) 
    m__1_carry__1_i_6
       (.I0(m__1_carry__1_i_2_n_0),
        .I1(\b_reg_reg[3]_0 [1]),
        .I2(\a_reg_reg_n_0_[8] ),
        .I3(\b_reg_reg[3]_0 [2]),
        .I4(\a_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[6] ),
        .O(m__1_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA556A6A6A)) 
    m__1_carry__1_i_7
       (.I0(m__1_carry__1_i_3_n_0),
        .I1(\a_reg_reg_n_0_[7] ),
        .I2(\b_reg_reg[3]_0 [0]),
        .I3(\a_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg[3]_0 [1]),
        .I5(m__1_carry__0_i_9_n_0),
        .O(m__1_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    m__1_carry_i_1__0
       (.I0(\b_reg_reg[3]_0 [1]),
        .I1(\a_reg_reg_n_0_[2] ),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[3] ),
        .I5(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_2__0
       (.I0(\b_reg_reg[3]_0 [1]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg[3]_0 [2]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(m__1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_3__0
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\a_reg_reg_n_0_[1] ),
        .O(m__1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    m__1_carry_i_4__1
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(m__1_carry_i_8__0_n_0),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg[3]_0 [1]),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg[3]_0 [2]),
        .O(m__1_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    m__1_carry_i_5__1
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg[3]_0 [1]),
        .I4(\b_reg_reg[3]_0 [0]),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(m__1_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__1_carry_i_6__1
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(m__1_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m__1_carry_i_7__1
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    m__1_carry_i_8__0
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg[3]_0 [0]),
        .O(m__1_carry_i_8__0_n_0));
  CARRY4 m__34_carry
       (.CI(1'b0),
        .CO({m__34_carry_n_0,m__34_carry_n_1,m__34_carry_n_2,m__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__34_carry_i_1_n_0,m__34_carry_i_2_n_0,m__34_carry_i_3_n_0,1'b0}),
        .O({m__34_carry_n_4,m__34_carry_n_5,m__34_carry_n_6,m__34_carry_n_7}),
        .S({m__34_carry_i_4_n_0,m__34_carry_i_5_n_0,m__34_carry_i_6_n_0,m__34_carry_i_7_n_0}));
  CARRY4 m__34_carry__0
       (.CI(m__34_carry_n_0),
        .CO({m__34_carry__0_n_0,m__34_carry__0_n_1,m__34_carry__0_n_2,m__34_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__34_carry__0_i_1_n_0,m__34_carry__0_i_2_n_0,m__34_carry__0_i_3_n_0,m__34_carry__0_i_4_n_0}),
        .O({m__34_carry__0_n_4,m__34_carry__0_n_5,m__34_carry__0_n_6,m__34_carry__0_n_7}),
        .S({m__34_carry__0_i_5_n_0,m__34_carry__0_i_6_n_0,m__34_carry__0_i_7_n_0,m__34_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hF7)) 
    m__34_carry__0_i_1
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(m__1_carry__1_n_6),
        .O(m__34_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    m__34_carry__0_i_2
       (.I0(m__1_carry__1_n_6),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    m__34_carry__0_i_3
       (.I0(m__1_carry__0_n_4),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[4] ),
        .O(m__34_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    m__34_carry__0_i_4
       (.I0(m__1_carry__0_n_5),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[3] ),
        .O(m__34_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    m__34_carry__0_i_5
       (.I0(m__1_carry__1_n_6),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(m__1_carry__1_n_5),
        .I3(\a_reg_reg_n_0_[7] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h695566AA)) 
    m__34_carry__0_i_6
       (.I0(m__1_carry__1_n_6),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\a_reg_reg_n_0_[5] ),
        .I3(\b_reg_reg[3]_0 [2]),
        .I4(m__1_carry__1_n_7),
        .O(m__34_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    m__34_carry__0_i_7
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(m__1_carry__0_n_4),
        .I2(m__1_carry__1_n_7),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    m__34_carry__0_i_8
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(m__1_carry__0_n_5),
        .I2(m__1_carry__0_n_4),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry__0_i_8_n_0));
  CARRY4 m__34_carry__1
       (.CI(m__34_carry__0_n_0),
        .CO(NLW_m__34_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__34_carry__1_O_UNCONNECTED[3:1],m__34_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,m__34_carry__1_i_1_n_0}));
  LUT5 #(
    .INIT(32'h96AA9955)) 
    m__34_carry__1_i_1
       (.I0(m__1_carry__1_n_4),
        .I1(\a_reg_reg_n_0_[8] ),
        .I2(\a_reg_reg_n_0_[7] ),
        .I3(\b_reg_reg[3]_0 [2]),
        .I4(m__1_carry__1_n_5),
        .O(m__34_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    m__34_carry_i_1
       (.I0(m__1_carry__0_n_6),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[2] ),
        .O(m__34_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    m__34_carry_i_2
       (.I0(m__1_carry__0_n_7),
        .I1(\b_reg_reg[3]_0 [2]),
        .I2(\a_reg_reg_n_0_[1] ),
        .O(m__34_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    m__34_carry_i_3
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(m__1_carry_n_4),
        .O(m__34_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    m__34_carry_i_4
       (.I0(\a_reg_reg_n_0_[2] ),
        .I1(m__1_carry__0_n_6),
        .I2(m__1_carry__0_n_5),
        .I3(\a_reg_reg_n_0_[3] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    m__34_carry_i_5
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(m__1_carry__0_n_7),
        .I2(m__1_carry__0_n_6),
        .I3(\a_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    m__34_carry_i_6
       (.I0(m__1_carry_n_4),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(m__1_carry__0_n_7),
        .I3(\a_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg[3]_0 [2]),
        .O(m__34_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    m__34_carry_i_7
       (.I0(\b_reg_reg[3]_0 [2]),
        .I1(\a_reg_reg_n_0_[0] ),
        .I2(m__1_carry_n_4),
        .O(m__34_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[1]_i_1__0 
       (.I0(\b_reg_reg[3]_0 [0]),
        .I1(\m_reg_reg[7]_0 [1]),
        .I2(\b_reg_reg[3]_0 [1]),
        .I3(\m_reg_reg[7]_0 [0]),
        .O(\b_reg_reg[0]_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_7),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_6),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__1_carry_n_5),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry_n_7),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry_n_6),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry_n_5),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry_n_4),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__34_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__3_n_0,p_carry_i_2__1_n_0,p_carry_i_3__5_n_0,p_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__4_n_0,p_carry__0_i_2__4_n_0,p_carry__0_i_3__3_n_0,p_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_10
       (.I0(p_carry__0_i_6_n_3),
        .I1(Q[4]),
        .O(p_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__4
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(p_carry__0_i_5__0_n_4),
        .O(p_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__4
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(p_carry__0_i_5__0_n_5),
        .O(p_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__3
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(p_carry__0_i_5__0_n_6),
        .O(p_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__0
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(p_carry__0_i_5__0_n_7),
        .O(p_carry__0_i_4__0_n_0));
  CARRY4 p_carry__0_i_5__0
       (.CI(p_carry_i_5__0_n_0),
        .CO({p_carry__0_i_5__0_n_0,p_carry__0_i_5__0_n_1,p_carry__0_i_5__0_n_2,p_carry__0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry__0_i_6_n_3,Q[6:4]}),
        .O({p_carry__0_i_5__0_n_4,p_carry__0_i_5__0_n_5,p_carry__0_i_5__0_n_6,p_carry__0_i_5__0_n_7}),
        .S({p_carry__0_i_7_n_0,p_carry__0_i_8_n_0,p_carry__0_i_9_n_0,p_carry__0_i_10_n_0}));
  CARRY4 p_carry__0_i_6
       (.CI(p_carry_i_6_n_0),
        .CO({NLW_p_carry__0_i_6_CO_UNCONNECTED[3:1],p_carry__0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__0_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_7
       (.I0(Q[6]),
        .I1(p_carry__0_i_6_n_3),
        .O(p_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_8
       (.I0(p_carry__0_i_6_n_3),
        .I1(Q[6]),
        .O(p_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_9
       (.I0(p_carry__0_i_6_n_3),
        .I1(Q[5]),
        .O(p_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3],p_carry__1_n_1,p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[9] ,p_carry__1_i_1__0_n_3,\m_reg_reg_n_0_[8] }),
        .O({p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({p_carry__1_i_2_n_0,p_carry__1_i_3_n_0,p_carry__1_i_4_n_0,p_carry__1_i_5_n_0}));
  CARRY4 p_carry__1_i_1__0
       (.CI(p_carry__0_i_5__0_n_0),
        .CO({NLW_p_carry__1_i_1__0_CO_UNCONNECTED[3:1],p_carry__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\m_reg_reg_n_0_[11] ),
        .O(p_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_3
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\m_reg_reg_n_0_[10] ),
        .O(p_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_4
       (.I0(p_carry__1_i_1__0_n_3),
        .I1(\m_reg_reg_n_0_[9] ),
        .O(p_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_5
       (.I0(p_carry__1_i_1__0_n_3),
        .I1(\m_reg_reg_n_0_[8] ),
        .O(p_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_10
       (.I0(sext_ln215_fu_3005_p1[0]),
        .I1(Q[0]),
        .O(p_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_carry_i_11
       (.I0(in_data_10_q0[2]),
        .O(p_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_12
       (.I0(in_data_10_q0[2]),
        .I1(trunc_ln177_cast_reg_4950[3]),
        .O(p_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_13
       (.I0(in_data_10_q0[2]),
        .I1(trunc_ln177_cast_reg_4950[2]),
        .O(p_carry_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_14
       (.I0(trunc_ln177_cast_reg_4950[1]),
        .I1(in_data_10_q0[1]),
        .O(p_carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_15
       (.I0(trunc_ln177_cast_reg_4950[0]),
        .I1(in_data_10_q0[0]),
        .O(p_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__3
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(p_carry_i_5__0_n_4),
        .O(p_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__1
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(p_carry_i_5__0_n_5),
        .O(p_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__5
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(p_carry_i_5__0_n_6),
        .O(p_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4__1
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(p_carry_i_5__0_n_7),
        .O(p_carry_i_4__1_n_0));
  CARRY4 p_carry_i_5__0
       (.CI(1'b0),
        .CO({p_carry_i_5__0_n_0,p_carry_i_5__0_n_1,p_carry_i_5__0_n_2,p_carry_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(sext_ln215_fu_3005_p1),
        .O({p_carry_i_5__0_n_4,p_carry_i_5__0_n_5,p_carry_i_5__0_n_6,p_carry_i_5__0_n_7}),
        .S({p_carry_i_7_n_0,p_carry_i_8_n_0,p_carry_i_9_n_0,p_carry_i_10_n_0}));
  CARRY4 p_carry_i_6
       (.CI(1'b0),
        .CO({p_carry_i_6_n_0,p_carry_i_6_n_1,p_carry_i_6_n_2,p_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_11_n_0,in_data_10_q0[2],trunc_ln177_cast_reg_4950[1:0]}),
        .O(sext_ln215_fu_3005_p1),
        .S({p_carry_i_12_n_0,p_carry_i_13_n_0,p_carry_i_14_n_0,p_carry_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_7
       (.I0(sext_ln215_fu_3005_p1[3]),
        .I1(Q[3]),
        .O(p_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_8
       (.I0(sext_ln215_fu_3005_p1[2]),
        .I1(Q[2]),
        .O(p_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_9
       (.I0(sext_ln215_fu_3005_p1[1]),
        .I1(Q[1]),
        .O(p_carry_i_9_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_4),
        .Q(\p_reg_reg[11]_0 ),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_12s_3s_15_1_1
   (dout,
    sext_ln46_reg_4602,
    reg_1165);
  output [12:0]dout;
  input [11:0]sext_ln46_reg_4602;
  input [2:0]reg_1165;

  wire [12:0]dout;
  wire \m56_reg_5039[12]_i_2_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_10_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_11_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_12_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_13_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_2_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_3_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_4_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_5_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_6_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_7_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_8_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[10]_i_9_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_2_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_3_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_4_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_5_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_6_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_7_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_8_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[3]_i_9_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_10_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_11_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_12_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_13_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_2_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_3_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_4_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_5_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_6_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_7_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_8_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338[7]_i_9_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_1 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_2 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_3 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_1 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_2 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_3 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_0 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_1 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_2 ;
  wire \mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_3 ;
  wire [2:0]reg_1165;
  wire [11:0]sext_ln46_reg_4602;
  wire [3:0]\NLW_m56_reg_5039_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_m56_reg_5039_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hE0739F3F8C733F3F)) 
    \m56_reg_5039[12]_i_2 
       (.I0(reg_1165[0]),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[11]),
        .I3(reg_1165[2]),
        .I4(sext_ln46_reg_4602[10]),
        .I5(sext_ln46_reg_4602[9]),
        .O(\m56_reg_5039[12]_i_2_n_0 ));
  CARRY4 \m56_reg_5039_reg[12]_i_1 
       (.CI(\mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_0 ),
        .CO(\NLW_m56_reg_5039_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m56_reg_5039_reg[12]_i_1_O_UNCONNECTED [3:1],dout[12]}),
        .S({1'b0,1'b0,1'b0,\m56_reg_5039[12]_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_10 
       (.I0(sext_ln46_reg_4602[9]),
        .I1(reg_1165[1]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_11 
       (.I0(sext_ln46_reg_4602[8]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_12 
       (.I0(sext_ln46_reg_4602[7]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_13 
       (.I0(sext_ln46_reg_4602[6]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_2 
       (.I0(sext_ln46_reg_4602[9]),
        .I1(reg_1165[2]),
        .I2(sext_ln46_reg_4602[10]),
        .I3(reg_1165[1]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[11]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_3 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[8]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[7]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[9]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_4 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[7]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[6]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[8]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_5 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[6]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[5]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[7]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_6 
       (.I0(\mul_i4387_lcssa_phi_fu_338[10]_i_2_n_0 ),
        .I1(sext_ln46_reg_4602[10]),
        .I2(reg_1165[0]),
        .I3(sext_ln46_reg_4602[8]),
        .I4(reg_1165[2]),
        .I5(\mul_i4387_lcssa_phi_fu_338[10]_i_10_n_0 ),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_7 
       (.I0(\mul_i4387_lcssa_phi_fu_338[10]_i_3_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[9]),
        .I3(\mul_i4387_lcssa_phi_fu_338[10]_i_11_n_0 ),
        .I4(sext_ln46_reg_4602[10]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_8 
       (.I0(\mul_i4387_lcssa_phi_fu_338[10]_i_4_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[8]),
        .I3(\mul_i4387_lcssa_phi_fu_338[10]_i_12_n_0 ),
        .I4(sext_ln46_reg_4602[9]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[10]_i_9 
       (.I0(\mul_i4387_lcssa_phi_fu_338[10]_i_5_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[7]),
        .I3(\mul_i4387_lcssa_phi_fu_338[10]_i_13_n_0 ),
        .I4(sext_ln46_reg_4602[8]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_2 
       (.I0(reg_1165[2]),
        .I1(sext_ln46_reg_4602[0]),
        .I2(reg_1165[1]),
        .I3(sext_ln46_reg_4602[1]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_3 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[1]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_4 
       (.I0(reg_1165[0]),
        .I1(sext_ln46_reg_4602[1]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_5 
       (.I0(\mul_i4387_lcssa_phi_fu_338[3]_i_2_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[2]),
        .I3(\mul_i4387_lcssa_phi_fu_338[3]_i_9_n_0 ),
        .I4(sext_ln46_reg_4602[3]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_6 
       (.I0(sext_ln46_reg_4602[0]),
        .I1(reg_1165[2]),
        .I2(sext_ln46_reg_4602[1]),
        .I3(reg_1165[1]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_7 
       (.I0(reg_1165[0]),
        .I1(sext_ln46_reg_4602[1]),
        .I2(reg_1165[1]),
        .I3(sext_ln46_reg_4602[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_8 
       (.I0(sext_ln46_reg_4602[0]),
        .I1(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[3]_i_9 
       (.I0(sext_ln46_reg_4602[1]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_10 
       (.I0(sext_ln46_reg_4602[5]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_11 
       (.I0(sext_ln46_reg_4602[4]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_12 
       (.I0(sext_ln46_reg_4602[3]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_13 
       (.I0(sext_ln46_reg_4602[2]),
        .I1(reg_1165[2]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_2 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[5]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[4]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[6]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_3 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[4]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[3]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[5]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_4 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[3]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[2]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[4]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_5 
       (.I0(reg_1165[1]),
        .I1(sext_ln46_reg_4602[2]),
        .I2(reg_1165[2]),
        .I3(sext_ln46_reg_4602[1]),
        .I4(reg_1165[0]),
        .I5(sext_ln46_reg_4602[3]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_6 
       (.I0(\mul_i4387_lcssa_phi_fu_338[7]_i_2_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[6]),
        .I3(\mul_i4387_lcssa_phi_fu_338[7]_i_10_n_0 ),
        .I4(sext_ln46_reg_4602[7]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_7 
       (.I0(\mul_i4387_lcssa_phi_fu_338[7]_i_3_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[5]),
        .I3(\mul_i4387_lcssa_phi_fu_338[7]_i_11_n_0 ),
        .I4(sext_ln46_reg_4602[6]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_8 
       (.I0(\mul_i4387_lcssa_phi_fu_338[7]_i_4_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[4]),
        .I3(\mul_i4387_lcssa_phi_fu_338[7]_i_12_n_0 ),
        .I4(sext_ln46_reg_4602[5]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_i4387_lcssa_phi_fu_338[7]_i_9 
       (.I0(\mul_i4387_lcssa_phi_fu_338[7]_i_5_n_0 ),
        .I1(reg_1165[1]),
        .I2(sext_ln46_reg_4602[3]),
        .I3(\mul_i4387_lcssa_phi_fu_338[7]_i_13_n_0 ),
        .I4(sext_ln46_reg_4602[4]),
        .I5(reg_1165[0]),
        .O(\mul_i4387_lcssa_phi_fu_338[7]_i_9_n_0 ));
  CARRY4 \mul_i4387_lcssa_phi_fu_338_reg[10]_i_1 
       (.CI(\mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_0 ),
        .CO({\mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_0 ,\mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_1 ,\mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_2 ,\mul_i4387_lcssa_phi_fu_338_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i4387_lcssa_phi_fu_338[10]_i_2_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_3_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_4_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_5_n_0 }),
        .O(dout[11:8]),
        .S({\mul_i4387_lcssa_phi_fu_338[10]_i_6_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_7_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_8_n_0 ,\mul_i4387_lcssa_phi_fu_338[10]_i_9_n_0 }));
  CARRY4 \mul_i4387_lcssa_phi_fu_338_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_0 ,\mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_1 ,\mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_2 ,\mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i4387_lcssa_phi_fu_338[3]_i_2_n_0 ,\mul_i4387_lcssa_phi_fu_338[3]_i_3_n_0 ,\mul_i4387_lcssa_phi_fu_338[3]_i_4_n_0 ,1'b0}),
        .O(dout[3:0]),
        .S({\mul_i4387_lcssa_phi_fu_338[3]_i_5_n_0 ,\mul_i4387_lcssa_phi_fu_338[3]_i_6_n_0 ,\mul_i4387_lcssa_phi_fu_338[3]_i_7_n_0 ,\mul_i4387_lcssa_phi_fu_338[3]_i_8_n_0 }));
  CARRY4 \mul_i4387_lcssa_phi_fu_338_reg[7]_i_1 
       (.CI(\mul_i4387_lcssa_phi_fu_338_reg[3]_i_1_n_0 ),
        .CO({\mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_0 ,\mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_1 ,\mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_2 ,\mul_i4387_lcssa_phi_fu_338_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i4387_lcssa_phi_fu_338[7]_i_2_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_3_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_4_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_5_n_0 }),
        .O(dout[7:4]),
        .S({\mul_i4387_lcssa_phi_fu_338[7]_i_6_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_7_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_8_n_0 ,\mul_i4387_lcssa_phi_fu_338[7]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_15s_4s_16_1_1
   (D,
    Q,
    tmp_product__0_carry__2_i_5_0);
  output [15:0]D;
  input [3:0]Q;
  input [14:0]tmp_product__0_carry__2_i_5_0;

  wire [15:0]D;
  wire [3:0]Q;
  wire tmp_product__0_carry__0_i_10__3_n_0;
  wire tmp_product__0_carry__0_i_11__3_n_0;
  wire tmp_product__0_carry__0_i_12__3_n_0;
  wire tmp_product__0_carry__0_i_1__11_n_0;
  wire tmp_product__0_carry__0_i_2__11_n_0;
  wire tmp_product__0_carry__0_i_3__11_n_0;
  wire tmp_product__0_carry__0_i_4__8_n_0;
  wire tmp_product__0_carry__0_i_5__8_n_0;
  wire tmp_product__0_carry__0_i_6__6_n_0;
  wire tmp_product__0_carry__0_i_7__4_n_0;
  wire tmp_product__0_carry__0_i_8__4_n_0;
  wire tmp_product__0_carry__0_i_9__4_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_10_n_0;
  wire tmp_product__0_carry__1_i_11_n_0;
  wire tmp_product__0_carry__1_i_12_n_0;
  wire tmp_product__0_carry__1_i_1__2_n_0;
  wire tmp_product__0_carry__1_i_2__2_n_0;
  wire tmp_product__0_carry__1_i_3__2_n_0;
  wire tmp_product__0_carry__1_i_4__0_n_0;
  wire tmp_product__0_carry__1_i_5_n_0;
  wire tmp_product__0_carry__1_i_6_n_0;
  wire tmp_product__0_carry__1_i_7_n_0;
  wire tmp_product__0_carry__1_i_8_n_0;
  wire tmp_product__0_carry__1_i_9_n_0;
  wire tmp_product__0_carry__1_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_2;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_4;
  wire tmp_product__0_carry__1_n_5;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry__2_i_10_n_0;
  wire tmp_product__0_carry__2_i_1_n_0;
  wire tmp_product__0_carry__2_i_2_n_0;
  wire tmp_product__0_carry__2_i_3_n_0;
  wire tmp_product__0_carry__2_i_4_n_0;
  wire [14:0]tmp_product__0_carry__2_i_5_0;
  wire tmp_product__0_carry__2_i_5_n_0;
  wire tmp_product__0_carry__2_i_6_n_0;
  wire tmp_product__0_carry__2_i_7_n_0;
  wire tmp_product__0_carry__2_i_8_n_0;
  wire tmp_product__0_carry__2_i_9_n_0;
  wire tmp_product__0_carry__2_n_1;
  wire tmp_product__0_carry__2_n_2;
  wire tmp_product__0_carry__2_n_3;
  wire tmp_product__0_carry__2_n_4;
  wire tmp_product__0_carry__2_n_5;
  wire tmp_product__0_carry__2_n_6;
  wire tmp_product__0_carry__2_n_7;
  wire tmp_product__0_carry_i_1__10_n_0;
  wire tmp_product__0_carry_i_2__4_n_0;
  wire tmp_product__0_carry_i_3__10_n_0;
  wire tmp_product__0_carry_i_4__10_n_0;
  wire tmp_product__0_carry_i_5__10_n_0;
  wire tmp_product__0_carry_i_6__10_n_0;
  wire tmp_product__0_carry_i_7__10_n_0;
  wire tmp_product__0_carry_i_8__9_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__45_carry__0_i_1_n_0;
  wire tmp_product__45_carry__0_i_2_n_0;
  wire tmp_product__45_carry__0_i_3_n_0;
  wire tmp_product__45_carry__0_i_4_n_0;
  wire tmp_product__45_carry__0_i_5_n_0;
  wire tmp_product__45_carry__0_i_6_n_0;
  wire tmp_product__45_carry__0_i_7_n_0;
  wire tmp_product__45_carry__0_i_8_n_0;
  wire tmp_product__45_carry__0_n_0;
  wire tmp_product__45_carry__0_n_1;
  wire tmp_product__45_carry__0_n_2;
  wire tmp_product__45_carry__0_n_3;
  wire tmp_product__45_carry__1_i_1_n_0;
  wire tmp_product__45_carry__1_i_2_n_0;
  wire tmp_product__45_carry__1_i_3_n_0;
  wire tmp_product__45_carry__1_i_4_n_0;
  wire tmp_product__45_carry__1_i_5_n_0;
  wire tmp_product__45_carry__1_i_6_n_0;
  wire tmp_product__45_carry__1_i_7_n_0;
  wire tmp_product__45_carry__1_i_8_n_0;
  wire tmp_product__45_carry__1_n_0;
  wire tmp_product__45_carry__1_n_1;
  wire tmp_product__45_carry__1_n_2;
  wire tmp_product__45_carry__1_n_3;
  wire tmp_product__45_carry__2_i_1_n_0;
  wire tmp_product__45_carry_i_1_n_0;
  wire tmp_product__45_carry_i_2_n_0;
  wire tmp_product__45_carry_i_3_n_0;
  wire tmp_product__45_carry_i_4_n_0;
  wire tmp_product__45_carry_i_5_n_0;
  wire tmp_product__45_carry_i_6_n_0;
  wire tmp_product__45_carry_i_7_n_0;
  wire tmp_product__45_carry_n_0;
  wire tmp_product__45_carry_n_1;
  wire tmp_product__45_carry_n_2;
  wire tmp_product__45_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__45_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__45_carry__2_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__10_n_0,tmp_product__0_carry_i_2__4_n_0,tmp_product__0_carry_i_3__10_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__10_n_0,tmp_product__0_carry_i_5__10_n_0,tmp_product__0_carry_i_6__10_n_0,tmp_product__0_carry_i_7__10_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__11_n_0,tmp_product__0_carry__0_i_2__11_n_0,tmp_product__0_carry__0_i_3__11_n_0,tmp_product__0_carry__0_i_4__8_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__8_n_0,tmp_product__0_carry__0_i_6__6_n_0,tmp_product__0_carry__0_i_7__4_n_0,tmp_product__0_carry__0_i_8__4_n_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_10__3
       (.I0(tmp_product__0_carry__2_i_5_0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[5]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[4]),
        .O(tmp_product__0_carry__0_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__3
       (.I0(tmp_product__0_carry__2_i_5_0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[4]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[3]),
        .O(tmp_product__0_carry__0_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12__3
       (.I0(tmp_product__0_carry__2_i_5_0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[3]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[2]),
        .O(tmp_product__0_carry__0_i_12__3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__11
       (.I0(tmp_product__0_carry__2_i_5_0[6]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[5]),
        .O(tmp_product__0_carry__0_i_1__11_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__11
       (.I0(tmp_product__0_carry__2_i_5_0[5]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[4]),
        .O(tmp_product__0_carry__0_i_2__11_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__11
       (.I0(tmp_product__0_carry__2_i_5_0[4]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[3]),
        .O(tmp_product__0_carry__0_i_3__11_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_4__8
       (.I0(tmp_product__0_carry__2_i_5_0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[1]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[2]),
        .O(tmp_product__0_carry__0_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_5__8
       (.I0(tmp_product__0_carry__0_i_1__11_n_0),
        .I1(tmp_product__0_carry__0_i_9__4_n_0),
        .O(tmp_product__0_carry__0_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_6__6
       (.I0(tmp_product__0_carry__0_i_2__11_n_0),
        .I1(tmp_product__0_carry__0_i_10__3_n_0),
        .O(tmp_product__0_carry__0_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_7__4
       (.I0(tmp_product__0_carry__0_i_3__11_n_0),
        .I1(tmp_product__0_carry__0_i_11__3_n_0),
        .O(tmp_product__0_carry__0_i_7__4_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_8__4
       (.I0(tmp_product__0_carry__2_i_5_0[2]),
        .I1(tmp_product__0_carry_i_8__9_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tmp_product__0_carry__2_i_5_0[3]),
        .I5(tmp_product__0_carry__0_i_12__3_n_0),
        .O(tmp_product__0_carry__0_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_9__4
       (.I0(tmp_product__0_carry__2_i_5_0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[6]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[5]),
        .O(tmp_product__0_carry__0_i_9__4_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({tmp_product__0_carry__1_n_0,tmp_product__0_carry__1_n_1,tmp_product__0_carry__1_n_2,tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__1_i_1__2_n_0,tmp_product__0_carry__1_i_2__2_n_0,tmp_product__0_carry__1_i_3__2_n_0,tmp_product__0_carry__1_i_4__0_n_0}),
        .O({tmp_product__0_carry__1_n_4,tmp_product__0_carry__1_n_5,tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({tmp_product__0_carry__1_i_5_n_0,tmp_product__0_carry__1_i_6_n_0,tmp_product__0_carry__1_i_7_n_0,tmp_product__0_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__1_i_10
       (.I0(tmp_product__0_carry__2_i_5_0[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[9]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[8]),
        .O(tmp_product__0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__1_i_11
       (.I0(tmp_product__0_carry__2_i_5_0[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[8]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[7]),
        .O(tmp_product__0_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__1_i_12
       (.I0(tmp_product__0_carry__2_i_5_0[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[7]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[6]),
        .O(tmp_product__0_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__1_i_1__2
       (.I0(tmp_product__0_carry__2_i_5_0[10]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[8]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[9]),
        .O(tmp_product__0_carry__1_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__1_i_2__2
       (.I0(tmp_product__0_carry__2_i_5_0[9]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[8]),
        .O(tmp_product__0_carry__1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__1_i_3__2
       (.I0(tmp_product__0_carry__2_i_5_0[8]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[7]),
        .O(tmp_product__0_carry__1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__1_i_4__0
       (.I0(tmp_product__0_carry__2_i_5_0[7]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[5]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[6]),
        .O(tmp_product__0_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_5
       (.I0(tmp_product__0_carry__1_i_1__2_n_0),
        .I1(tmp_product__0_carry__1_i_9_n_0),
        .O(tmp_product__0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_6
       (.I0(tmp_product__0_carry__1_i_2__2_n_0),
        .I1(tmp_product__0_carry__1_i_10_n_0),
        .O(tmp_product__0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_7
       (.I0(tmp_product__0_carry__1_i_3__2_n_0),
        .I1(tmp_product__0_carry__1_i_11_n_0),
        .O(tmp_product__0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_8
       (.I0(tmp_product__0_carry__1_i_4__0_n_0),
        .I1(tmp_product__0_carry__1_i_12_n_0),
        .O(tmp_product__0_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__1_i_9
       (.I0(tmp_product__0_carry__2_i_5_0[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[10]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[9]),
        .O(tmp_product__0_carry__1_i_9_n_0));
  CARRY4 tmp_product__0_carry__2
       (.CI(tmp_product__0_carry__1_n_0),
        .CO({NLW_tmp_product__0_carry__2_CO_UNCONNECTED[3],tmp_product__0_carry__2_n_1,tmp_product__0_carry__2_n_2,tmp_product__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__0_carry__2_i_1_n_0,tmp_product__0_carry__2_i_2_n_0,tmp_product__0_carry__2_i_3_n_0}),
        .O({tmp_product__0_carry__2_n_4,tmp_product__0_carry__2_n_5,tmp_product__0_carry__2_n_6,tmp_product__0_carry__2_n_7}),
        .S({tmp_product__0_carry__2_i_4_n_0,tmp_product__0_carry__2_i_5_n_0,tmp_product__0_carry__2_i_6_n_0,tmp_product__0_carry__2_i_7_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__2_i_1
       (.I0(tmp_product__0_carry__2_i_5_0[13]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[11]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[12]),
        .O(tmp_product__0_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__2_i_10
       (.I0(tmp_product__0_carry__2_i_5_0[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[11]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[10]),
        .O(tmp_product__0_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__2_i_2
       (.I0(tmp_product__0_carry__2_i_5_0[12]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[10]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[11]),
        .O(tmp_product__0_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__2_i_3
       (.I0(tmp_product__0_carry__2_i_5_0[11]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[9]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry__2_i_5_0[10]),
        .O(tmp_product__0_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h37484F3FB03F4F3F)) 
    tmp_product__0_carry__2_i_4
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__2_i_5_0[14]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[13]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[12]),
        .O(tmp_product__0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_5
       (.I0(tmp_product__0_carry__2_i_1_n_0),
        .I1(tmp_product__0_carry__2_i_8_n_0),
        .O(tmp_product__0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_6
       (.I0(tmp_product__0_carry__2_i_2_n_0),
        .I1(tmp_product__0_carry__2_i_9_n_0),
        .O(tmp_product__0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_7
       (.I0(tmp_product__0_carry__2_i_3_n_0),
        .I1(tmp_product__0_carry__2_i_10_n_0),
        .O(tmp_product__0_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    tmp_product__0_carry__2_i_8
       (.I0(tmp_product__0_carry__2_i_5_0[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[13]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[12]),
        .O(tmp_product__0_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__2_i_9
       (.I0(tmp_product__0_carry__2_i_5_0[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[12]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__2_i_5_0[11]),
        .O(tmp_product__0_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__10
       (.I0(tmp_product__0_carry__2_i_5_0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__2_i_5_0[2]),
        .I4(tmp_product__0_carry__2_i_5_0[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__4
       (.I0(Q[1]),
        .I1(tmp_product__0_carry__2_i_5_0[1]),
        .I2(tmp_product__0_carry__2_i_5_0[0]),
        .I3(Q[2]),
        .O(tmp_product__0_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__10
       (.I0(tmp_product__0_carry__2_i_5_0[1]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h6A956A6A3F3FC0C0)) 
    tmp_product__0_carry_i_4__10
       (.I0(tmp_product__0_carry__2_i_5_0[2]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__2_i_5_0[3]),
        .I3(tmp_product__0_carry__2_i_5_0[0]),
        .I4(tmp_product__0_carry_i_8__9_n_0),
        .I5(Q[1]),
        .O(tmp_product__0_carry_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__10
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__2_i_5_0[0]),
        .I2(tmp_product__0_carry__2_i_5_0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__2_i_5_0[2]),
        .O(tmp_product__0_carry_i_5__10_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__10
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__2_i_5_0[1]),
        .I2(tmp_product__0_carry__2_i_5_0[0]),
        .I3(Q[1]),
        .O(tmp_product__0_carry_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__10
       (.I0(tmp_product__0_carry__2_i_5_0[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__9
       (.I0(tmp_product__0_carry__2_i_5_0[1]),
        .I1(Q[2]),
        .O(tmp_product__0_carry_i_8__9_n_0));
  CARRY4 tmp_product__45_carry
       (.CI(1'b0),
        .CO({tmp_product__45_carry_n_0,tmp_product__45_carry_n_1,tmp_product__45_carry_n_2,tmp_product__45_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__45_carry_i_1_n_0,tmp_product__45_carry_i_2_n_0,tmp_product__45_carry_i_3_n_0,1'b0}),
        .O(D[6:3]),
        .S({tmp_product__45_carry_i_4_n_0,tmp_product__45_carry_i_5_n_0,tmp_product__45_carry_i_6_n_0,tmp_product__45_carry_i_7_n_0}));
  CARRY4 tmp_product__45_carry__0
       (.CI(tmp_product__45_carry_n_0),
        .CO({tmp_product__45_carry__0_n_0,tmp_product__45_carry__0_n_1,tmp_product__45_carry__0_n_2,tmp_product__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__45_carry__0_i_1_n_0,tmp_product__45_carry__0_i_2_n_0,tmp_product__45_carry__0_i_3_n_0,tmp_product__45_carry__0_i_4_n_0}),
        .O(D[10:7]),
        .S({tmp_product__45_carry__0_i_5_n_0,tmp_product__45_carry__0_i_6_n_0,tmp_product__45_carry__0_i_7_n_0,tmp_product__45_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__0_i_1
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[6]),
        .I2(tmp_product__0_carry__1_n_6),
        .O(tmp_product__45_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__0_i_2
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[5]),
        .I2(tmp_product__0_carry__1_n_7),
        .O(tmp_product__45_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__0_i_3
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[4]),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__45_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__0_i_4
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[3]),
        .I2(tmp_product__0_carry__0_n_5),
        .O(tmp_product__45_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__0_i_5
       (.I0(tmp_product__0_carry__1_n_6),
        .I1(tmp_product__0_carry__2_i_5_0[6]),
        .I2(tmp_product__0_carry__2_i_5_0[7]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_5),
        .O(tmp_product__45_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__0_i_6
       (.I0(tmp_product__0_carry__1_n_7),
        .I1(tmp_product__0_carry__2_i_5_0[5]),
        .I2(tmp_product__0_carry__2_i_5_0[6]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_6),
        .O(tmp_product__45_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__0_i_7
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__0_carry__2_i_5_0[4]),
        .I2(tmp_product__0_carry__2_i_5_0[5]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_7),
        .O(tmp_product__45_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__0_i_8
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__0_carry__2_i_5_0[3]),
        .I2(tmp_product__0_carry__2_i_5_0[4]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_4),
        .O(tmp_product__45_carry__0_i_8_n_0));
  CARRY4 tmp_product__45_carry__1
       (.CI(tmp_product__45_carry__0_n_0),
        .CO({tmp_product__45_carry__1_n_0,tmp_product__45_carry__1_n_1,tmp_product__45_carry__1_n_2,tmp_product__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__45_carry__1_i_1_n_0,tmp_product__45_carry__1_i_2_n_0,tmp_product__45_carry__1_i_3_n_0,tmp_product__45_carry__1_i_4_n_0}),
        .O(D[14:11]),
        .S({tmp_product__45_carry__1_i_5_n_0,tmp_product__45_carry__1_i_6_n_0,tmp_product__45_carry__1_i_7_n_0,tmp_product__45_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp_product__45_carry__1_i_1
       (.I0(tmp_product__0_carry__2_n_5),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__2_i_5_0[11]),
        .O(tmp_product__45_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__1_i_2
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[9]),
        .I2(tmp_product__0_carry__2_n_7),
        .O(tmp_product__45_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__1_i_3
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[8]),
        .I2(tmp_product__0_carry__1_n_4),
        .O(tmp_product__45_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry__1_i_4
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[7]),
        .I2(tmp_product__0_carry__1_n_5),
        .O(tmp_product__45_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h66963C3C)) 
    tmp_product__45_carry__1_i_5
       (.I0(tmp_product__0_carry__2_i_5_0[11]),
        .I1(tmp_product__0_carry__2_n_5),
        .I2(tmp_product__0_carry__2_n_6),
        .I3(tmp_product__0_carry__2_i_5_0[10]),
        .I4(Q[3]),
        .O(tmp_product__45_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__1_i_6
       (.I0(tmp_product__0_carry__2_n_7),
        .I1(tmp_product__0_carry__2_i_5_0[9]),
        .I2(tmp_product__0_carry__2_i_5_0[10]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__2_n_6),
        .O(tmp_product__45_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__1_i_7
       (.I0(tmp_product__0_carry__1_n_4),
        .I1(tmp_product__0_carry__2_i_5_0[8]),
        .I2(tmp_product__0_carry__2_i_5_0[9]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__2_n_7),
        .O(tmp_product__45_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry__1_i_8
       (.I0(tmp_product__0_carry__1_n_5),
        .I1(tmp_product__0_carry__2_i_5_0[7]),
        .I2(tmp_product__0_carry__2_i_5_0[8]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_4),
        .O(tmp_product__45_carry__1_i_8_n_0));
  CARRY4 tmp_product__45_carry__2
       (.CI(tmp_product__45_carry__1_n_0),
        .CO(NLW_tmp_product__45_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__45_carry__2_O_UNCONNECTED[3:1],D[15]}),
        .S({1'b0,1'b0,1'b0,tmp_product__45_carry__2_i_1_n_0}));
  LUT5 #(
    .INIT(32'h659AAAAA)) 
    tmp_product__45_carry__2_i_1
       (.I0(tmp_product__0_carry__2_n_4),
        .I1(tmp_product__0_carry__2_n_5),
        .I2(tmp_product__0_carry__2_i_5_0[11]),
        .I3(tmp_product__0_carry__2_i_5_0[12]),
        .I4(Q[3]),
        .O(tmp_product__45_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry_i_1
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[2]),
        .I2(tmp_product__0_carry__0_n_6),
        .O(tmp_product__45_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_product__45_carry_i_2
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[1]),
        .I2(tmp_product__0_carry__0_n_7),
        .O(tmp_product__45_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    tmp_product__45_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__2_i_5_0[0]),
        .I2(tmp_product__0_carry_n_4),
        .O(tmp_product__45_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry_i_4
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__0_carry__2_i_5_0[2]),
        .I2(tmp_product__0_carry__2_i_5_0[3]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_5),
        .O(tmp_product__45_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__45_carry_i_5
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__0_carry__2_i_5_0[1]),
        .I2(tmp_product__0_carry__2_i_5_0[2]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_6),
        .O(tmp_product__45_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h4BFFB400)) 
    tmp_product__45_carry_i_6
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__0_carry__2_i_5_0[0]),
        .I2(tmp_product__0_carry__2_i_5_0[1]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_7),
        .O(tmp_product__45_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp_product__45_carry_i_7
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__0_carry__2_i_5_0[0]),
        .I2(Q[3]),
        .O(tmp_product__45_carry_i_7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1
   (\in_data_2_q0[0] ,
    CO,
    D,
    \m64_cast_reg_4816_reg[9] ,
    S,
    \reg_1165_pp0_iter2_reg_reg[0] ,
    sext_ln124_fu_1384_p1,
    \reg_1165_pp0_iter2_reg_reg[0]_0 ,
    in_data_14_q0,
    in_data_12_q0,
    \add_ln146_7_reg_4490_reg[7] ,
    sext_ln146_3_fu_1546_p1,
    Q,
    in_data_2_q0,
    \add_ln146_7_reg_4490_reg[3] ,
    \m25_reg_4473_reg[2] ,
    \m25_reg_4473_reg[2]_0 ,
    \add_ln185_3_reg_5029_reg[7] ,
    \add_ln185_3_reg_5029_reg[10] );
  output [0:0]\in_data_2_q0[0] ;
  output [0:0]CO;
  output [3:0]D;
  output [10:0]\m64_cast_reg_4816_reg[9] ;
  output [0:0]S;
  output \reg_1165_pp0_iter2_reg_reg[0] ;
  output [0:0]sext_ln124_fu_1384_p1;
  output \reg_1165_pp0_iter2_reg_reg[0]_0 ;
  input [2:0]in_data_14_q0;
  input [2:0]in_data_12_q0;
  input [0:0]\add_ln146_7_reg_4490_reg[7] ;
  input [4:0]sext_ln146_3_fu_1546_p1;
  input [8:0]Q;
  input [2:0]in_data_2_q0;
  input \add_ln146_7_reg_4490_reg[3] ;
  input [2:0]\m25_reg_4473_reg[2] ;
  input [2:0]\m25_reg_4473_reg[2]_0 ;
  input [7:0]\add_ln185_3_reg_5029_reg[7] ;
  input [1:0]\add_ln185_3_reg_5029_reg[10] ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire \add_ln146_7_reg_4490[3]_i_11_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_12_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_10_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_11_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_2_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_4_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_5_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_6_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_7_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_8_n_0 ;
  wire \add_ln146_7_reg_4490[7]_i_9_n_0 ;
  wire \add_ln146_7_reg_4490_reg[3] ;
  wire [0:0]\add_ln146_7_reg_4490_reg[7] ;
  wire \add_ln146_7_reg_4490_reg[7]_i_1_n_1 ;
  wire \add_ln146_7_reg_4490_reg[7]_i_1_n_2 ;
  wire \add_ln146_7_reg_4490_reg[7]_i_1_n_3 ;
  wire \add_ln185_3_reg_5029[10]_i_10_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_12_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_3_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_4_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_6_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_7_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_8_n_0 ;
  wire \add_ln185_3_reg_5029[10]_i_9_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_10_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_11_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_12_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_13_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_14_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_15_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_16_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_17_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_3_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_4_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_5_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_6_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_8_n_0 ;
  wire \add_ln185_3_reg_5029[3]_i_9_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_10_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_11_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_3_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_4_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_5_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_6_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_7_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_8_n_0 ;
  wire \add_ln185_3_reg_5029[7]_i_9_n_0 ;
  wire [1:0]\add_ln185_3_reg_5029_reg[10] ;
  wire \add_ln185_3_reg_5029_reg[10]_i_1_n_2 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_1_n_3 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_2_n_2 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_5_n_0 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_5_n_1 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_5_n_2 ;
  wire \add_ln185_3_reg_5029_reg[10]_i_5_n_3 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_1_n_0 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_1_n_1 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_1_n_2 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_1_n_3 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_2_n_0 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_2_n_1 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_2_n_2 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_2_n_3 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_7_n_0 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_7_n_1 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_7_n_2 ;
  wire \add_ln185_3_reg_5029_reg[3]_i_7_n_3 ;
  wire [7:0]\add_ln185_3_reg_5029_reg[7] ;
  wire \add_ln185_3_reg_5029_reg[7]_i_1_n_0 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_1_n_1 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_1_n_2 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_1_n_3 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_2_n_0 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_2_n_1 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_2_n_2 ;
  wire \add_ln185_3_reg_5029_reg[7]_i_2_n_3 ;
  wire [2:0]in_data_12_q0;
  wire [2:0]in_data_14_q0;
  wire [2:0]in_data_2_q0;
  wire [0:0]\in_data_2_q0[0] ;
  wire [2:0]\m25_reg_4473_reg[2] ;
  wire [2:0]\m25_reg_4473_reg[2]_0 ;
  wire [6:6]m29_fu_1422_p2;
  wire [10:0]\m64_cast_reg_4816_reg[9] ;
  wire \reg_1165_pp0_iter2_reg_reg[0] ;
  wire \reg_1165_pp0_iter2_reg_reg[0]_0 ;
  wire [0:0]sext_ln124_fu_1384_p1;
  wire [4:0]sext_ln146_3_fu_1546_p1;
  wire [8:0]sext_ln181_fu_2544_p1;
  wire [8:0]sext_ln185_3_fu_2585_p1;
  wire [3:2]\NLW_add_ln185_3_reg_5029_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln185_3_reg_5029_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln185_3_reg_5029_reg[10]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln185_3_reg_5029_reg[10]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln185_3_reg_5029_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln185_3_reg_5029_reg[10]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1215CAEA1D6A6A6A)) 
    \add_ln146_7_reg_4490[3]_i_11 
       (.I0(in_data_2_q0[0]),
        .I1(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I2(in_data_2_q0[1]),
        .I3(sext_ln124_fu_1384_p1),
        .I4(in_data_2_q0[2]),
        .I5(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .O(\add_ln146_7_reg_4490[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8BF6040B7C0C0C0)) 
    \add_ln146_7_reg_4490[3]_i_12 
       (.I0(in_data_2_q0[0]),
        .I1(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I2(in_data_2_q0[1]),
        .I3(sext_ln124_fu_1384_p1),
        .I4(in_data_2_q0[2]),
        .I5(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .O(\add_ln146_7_reg_4490[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4B77788878887888)) 
    \add_ln146_7_reg_4490[3]_i_13 
       (.I0(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I1(in_data_2_q0[0]),
        .I2(in_data_2_q0[2]),
        .I3(sext_ln124_fu_1384_p1),
        .I4(in_data_2_q0[1]),
        .I5(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .O(\in_data_2_q0[0] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln146_7_reg_4490[3]_i_3 
       (.I0(sext_ln146_3_fu_1546_p1[0]),
        .I1(\add_ln146_7_reg_4490[3]_i_11_n_0 ),
        .I2(\add_ln146_7_reg_4490_reg[3] ),
        .I3(\add_ln146_7_reg_4490[3]_i_12_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h00FD01DD13AA36AA)) 
    \add_ln146_7_reg_4490[7]_i_10 
       (.I0(in_data_2_q0[0]),
        .I1(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I2(sext_ln124_fu_1384_p1),
        .I3(in_data_2_q0[2]),
        .I4(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .I5(in_data_2_q0[1]),
        .O(\add_ln146_7_reg_4490[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFCF8080EFF00000)) 
    \add_ln146_7_reg_4490[7]_i_11 
       (.I0(in_data_2_q0[0]),
        .I1(in_data_2_q0[1]),
        .I2(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I3(sext_ln124_fu_1384_p1),
        .I4(in_data_2_q0[2]),
        .I5(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .O(\add_ln146_7_reg_4490[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln146_7_reg_4490[7]_i_2 
       (.I0(m29_fu_1422_p2),
        .O(\add_ln146_7_reg_4490[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E04F4F4F40)) 
    \add_ln146_7_reg_4490[7]_i_3 
       (.I0(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I1(\add_ln146_7_reg_4490[7]_i_8_n_0 ),
        .I2(\add_ln146_7_reg_4490_reg[3] ),
        .I3(in_data_2_q0[0]),
        .I4(in_data_2_q0[1]),
        .I5(in_data_2_q0[2]),
        .O(m29_fu_1422_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[7]_i_4 
       (.I0(m29_fu_1422_p2),
        .I1(sext_ln146_3_fu_1546_p1[4]),
        .O(\add_ln146_7_reg_4490[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[7]_i_5 
       (.I0(m29_fu_1422_p2),
        .I1(sext_ln146_3_fu_1546_p1[3]),
        .O(\add_ln146_7_reg_4490[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \add_ln146_7_reg_4490[7]_i_6 
       (.I0(sext_ln146_3_fu_1546_p1[2]),
        .I1(\add_ln146_7_reg_4490[7]_i_9_n_0 ),
        .I2(\add_ln146_7_reg_4490_reg[3] ),
        .I3(\add_ln146_7_reg_4490[7]_i_8_n_0 ),
        .I4(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I5(in_data_2_q0[2]),
        .O(\add_ln146_7_reg_4490[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln146_7_reg_4490[7]_i_7 
       (.I0(sext_ln146_3_fu_1546_p1[1]),
        .I1(\add_ln146_7_reg_4490[7]_i_10_n_0 ),
        .I2(\add_ln146_7_reg_4490_reg[3] ),
        .I3(\add_ln146_7_reg_4490[7]_i_11_n_0 ),
        .O(\add_ln146_7_reg_4490[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hE07070E0)) 
    \add_ln146_7_reg_4490[7]_i_8 
       (.I0(\m25_reg_4473_reg[2] [0]),
        .I1(\m25_reg_4473_reg[2]_0 [0]),
        .I2(in_data_2_q0[2]),
        .I3(\m25_reg_4473_reg[2]_0 [1]),
        .I4(\m25_reg_4473_reg[2] [1]),
        .O(\add_ln146_7_reg_4490[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFAAAA)) 
    \add_ln146_7_reg_4490[7]_i_9 
       (.I0(in_data_2_q0[0]),
        .I1(\reg_1165_pp0_iter2_reg_reg[0] ),
        .I2(sext_ln124_fu_1384_p1),
        .I3(\reg_1165_pp0_iter2_reg_reg[0]_0 ),
        .I4(in_data_2_q0[1]),
        .I5(in_data_2_q0[2]),
        .O(\add_ln146_7_reg_4490[7]_i_9_n_0 ));
  CARRY4 \add_ln146_7_reg_4490_reg[7]_i_1 
       (.CI(\add_ln146_7_reg_4490_reg[7] ),
        .CO({CO,\add_ln146_7_reg_4490_reg[7]_i_1_n_1 ,\add_ln146_7_reg_4490_reg[7]_i_1_n_2 ,\add_ln146_7_reg_4490_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_7_reg_4490[7]_i_2_n_0 ,m29_fu_1422_p2,sext_ln146_3_fu_1546_p1[2:1]}),
        .O(D),
        .S({\add_ln146_7_reg_4490[7]_i_4_n_0 ,\add_ln146_7_reg_4490[7]_i_5_n_0 ,\add_ln146_7_reg_4490[7]_i_6_n_0 ,\add_ln146_7_reg_4490[7]_i_7_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_10 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\add_ln185_3_reg_5029[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_12 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\add_ln185_3_reg_5029[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_3 
       (.I0(\add_ln185_3_reg_5029_reg[10] [1]),
        .I1(\add_ln185_3_reg_5029_reg[10]_i_2_n_2 ),
        .O(\add_ln185_3_reg_5029[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[10]_i_4 
       (.I0(sext_ln185_3_fu_2585_p1[8]),
        .I1(\add_ln185_3_reg_5029_reg[10] [0]),
        .O(\add_ln185_3_reg_5029[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_6 
       (.I0(sext_ln181_fu_2544_p1[7]),
        .I1(sext_ln181_fu_2544_p1[8]),
        .O(\add_ln185_3_reg_5029[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_7 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\add_ln185_3_reg_5029[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_8 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\add_ln185_3_reg_5029[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[10]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\add_ln185_3_reg_5029[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln185_3_reg_5029[3]_i_10 
       (.I0(sext_ln181_fu_2544_p1[1]),
        .I1(in_data_14_q0[1]),
        .I2(in_data_12_q0[1]),
        .I3(in_data_14_q0[0]),
        .I4(in_data_12_q0[0]),
        .O(\add_ln185_3_reg_5029[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln185_3_reg_5029[3]_i_11 
       (.I0(sext_ln181_fu_2544_p1[0]),
        .I1(in_data_12_q0[0]),
        .I2(in_data_14_q0[0]),
        .O(\add_ln185_3_reg_5029[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln185_3_reg_5029[3]_i_12 
       (.I0(in_data_2_q0[2]),
        .O(\add_ln185_3_reg_5029[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[3]_i_13 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\add_ln185_3_reg_5029[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_14 
       (.I0(Q[2]),
        .I1(in_data_2_q0[2]),
        .O(\add_ln185_3_reg_5029[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_15 
       (.I0(in_data_2_q0[1]),
        .I1(Q[1]),
        .O(\add_ln185_3_reg_5029[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_16 
       (.I0(in_data_2_q0[0]),
        .I1(Q[0]),
        .O(\add_ln185_3_reg_5029[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \add_ln185_3_reg_5029[3]_i_17 
       (.I0(in_data_14_q0[0]),
        .I1(in_data_12_q0[0]),
        .I2(in_data_14_q0[1]),
        .I3(in_data_12_q0[1]),
        .O(\add_ln185_3_reg_5029[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_3 
       (.I0(sext_ln185_3_fu_2585_p1[3]),
        .I1(\add_ln185_3_reg_5029_reg[7] [3]),
        .O(\add_ln185_3_reg_5029[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_4 
       (.I0(sext_ln185_3_fu_2585_p1[2]),
        .I1(\add_ln185_3_reg_5029_reg[7] [2]),
        .O(\add_ln185_3_reg_5029[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_5 
       (.I0(sext_ln185_3_fu_2585_p1[1]),
        .I1(\add_ln185_3_reg_5029_reg[7] [1]),
        .O(\add_ln185_3_reg_5029[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[3]_i_6 
       (.I0(sext_ln185_3_fu_2585_p1[0]),
        .I1(\add_ln185_3_reg_5029_reg[7] [0]),
        .O(\add_ln185_3_reg_5029[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[3]_i_8 
       (.I0(\add_ln185_3_reg_5029[7]_i_7_n_0 ),
        .I1(sext_ln181_fu_2544_p1[3]),
        .O(\add_ln185_3_reg_5029[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln185_3_reg_5029[3]_i_9 
       (.I0(sext_ln181_fu_2544_p1[2]),
        .I1(in_data_14_q0[2]),
        .I2(in_data_12_q0[2]),
        .I3(\add_ln185_3_reg_5029[3]_i_17_n_0 ),
        .O(\add_ln185_3_reg_5029[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[7]_i_10 
       (.I0(sext_ln181_fu_2544_p1[4]),
        .I1(sext_ln181_fu_2544_p1[5]),
        .O(\add_ln185_3_reg_5029[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[7]_i_11 
       (.I0(\add_ln185_3_reg_5029[7]_i_7_n_0 ),
        .I1(sext_ln181_fu_2544_p1[4]),
        .O(\add_ln185_3_reg_5029[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[7]_i_3 
       (.I0(sext_ln185_3_fu_2585_p1[7]),
        .I1(\add_ln185_3_reg_5029_reg[7] [7]),
        .O(\add_ln185_3_reg_5029[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[7]_i_4 
       (.I0(sext_ln185_3_fu_2585_p1[6]),
        .I1(\add_ln185_3_reg_5029_reg[7] [6]),
        .O(\add_ln185_3_reg_5029[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[7]_i_5 
       (.I0(sext_ln185_3_fu_2585_p1[5]),
        .I1(\add_ln185_3_reg_5029_reg[7] [5]),
        .O(\add_ln185_3_reg_5029[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln185_3_reg_5029[7]_i_6 
       (.I0(sext_ln185_3_fu_2585_p1[4]),
        .I1(\add_ln185_3_reg_5029_reg[7] [4]),
        .O(\add_ln185_3_reg_5029[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000F880F880FFFF)) 
    \add_ln185_3_reg_5029[7]_i_7 
       (.I0(in_data_14_q0[0]),
        .I1(in_data_12_q0[0]),
        .I2(in_data_14_q0[1]),
        .I3(in_data_12_q0[1]),
        .I4(in_data_14_q0[2]),
        .I5(in_data_12_q0[2]),
        .O(\add_ln185_3_reg_5029[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[7]_i_8 
       (.I0(sext_ln181_fu_2544_p1[6]),
        .I1(sext_ln181_fu_2544_p1[7]),
        .O(\add_ln185_3_reg_5029[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln185_3_reg_5029[7]_i_9 
       (.I0(sext_ln181_fu_2544_p1[5]),
        .I1(sext_ln181_fu_2544_p1[6]),
        .O(\add_ln185_3_reg_5029[7]_i_9_n_0 ));
  CARRY4 \add_ln185_3_reg_5029_reg[10]_i_1 
       (.CI(\add_ln185_3_reg_5029_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln185_3_reg_5029_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln185_3_reg_5029_reg[10]_i_1_n_2 ,\add_ln185_3_reg_5029_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln185_3_reg_5029_reg[10]_i_2_n_2 ,sext_ln185_3_fu_2585_p1[8]}),
        .O({\NLW_add_ln185_3_reg_5029_reg[10]_i_1_O_UNCONNECTED [3],\m64_cast_reg_4816_reg[9] [10:8]}),
        .S({1'b0,1'b1,\add_ln185_3_reg_5029[10]_i_3_n_0 ,\add_ln185_3_reg_5029[10]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_3_reg_5029_reg[10]_i_11 
       (.CI(\add_ln185_3_reg_5029_reg[10]_i_5_n_0 ),
        .CO(\NLW_add_ln185_3_reg_5029_reg[10]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln185_3_reg_5029_reg[10]_i_11_O_UNCONNECTED [3:1],sext_ln181_fu_2544_p1[8]}),
        .S({1'b0,1'b0,1'b0,\add_ln185_3_reg_5029[10]_i_12_n_0 }));
  CARRY4 \add_ln185_3_reg_5029_reg[10]_i_2 
       (.CI(\add_ln185_3_reg_5029_reg[7]_i_2_n_0 ),
        .CO({\NLW_add_ln185_3_reg_5029_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln185_3_reg_5029_reg[10]_i_2_n_2 ,\NLW_add_ln185_3_reg_5029_reg[10]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln181_fu_2544_p1[7]}),
        .O({\NLW_add_ln185_3_reg_5029_reg[10]_i_2_O_UNCONNECTED [3:1],sext_ln185_3_fu_2585_p1[8]}),
        .S({1'b0,1'b0,1'b1,\add_ln185_3_reg_5029[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_3_reg_5029_reg[10]_i_5 
       (.CI(\add_ln185_3_reg_5029_reg[3]_i_7_n_0 ),
        .CO({\add_ln185_3_reg_5029_reg[10]_i_5_n_0 ,\add_ln185_3_reg_5029_reg[10]_i_5_n_1 ,\add_ln185_3_reg_5029_reg[10]_i_5_n_2 ,\add_ln185_3_reg_5029_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O(sext_ln181_fu_2544_p1[7:4]),
        .S({\add_ln185_3_reg_5029[10]_i_7_n_0 ,\add_ln185_3_reg_5029[10]_i_8_n_0 ,\add_ln185_3_reg_5029[10]_i_9_n_0 ,\add_ln185_3_reg_5029[10]_i_10_n_0 }));
  CARRY4 \add_ln185_3_reg_5029_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln185_3_reg_5029_reg[3]_i_1_n_0 ,\add_ln185_3_reg_5029_reg[3]_i_1_n_1 ,\add_ln185_3_reg_5029_reg[3]_i_1_n_2 ,\add_ln185_3_reg_5029_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln185_3_fu_2585_p1[3:0]),
        .O(\m64_cast_reg_4816_reg[9] [3:0]),
        .S({\add_ln185_3_reg_5029[3]_i_3_n_0 ,\add_ln185_3_reg_5029[3]_i_4_n_0 ,\add_ln185_3_reg_5029[3]_i_5_n_0 ,\add_ln185_3_reg_5029[3]_i_6_n_0 }));
  CARRY4 \add_ln185_3_reg_5029_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln185_3_reg_5029_reg[3]_i_2_n_0 ,\add_ln185_3_reg_5029_reg[3]_i_2_n_1 ,\add_ln185_3_reg_5029_reg[3]_i_2_n_2 ,\add_ln185_3_reg_5029_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln181_fu_2544_p1[3:0]),
        .O(sext_ln185_3_fu_2585_p1[3:0]),
        .S({\add_ln185_3_reg_5029[3]_i_8_n_0 ,\add_ln185_3_reg_5029[3]_i_9_n_0 ,\add_ln185_3_reg_5029[3]_i_10_n_0 ,\add_ln185_3_reg_5029[3]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln185_3_reg_5029_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\add_ln185_3_reg_5029_reg[3]_i_7_n_0 ,\add_ln185_3_reg_5029_reg[3]_i_7_n_1 ,\add_ln185_3_reg_5029_reg[3]_i_7_n_2 ,\add_ln185_3_reg_5029_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2],\add_ln185_3_reg_5029[3]_i_12_n_0 ,in_data_2_q0[1:0]}),
        .O(sext_ln181_fu_2544_p1[3:0]),
        .S({\add_ln185_3_reg_5029[3]_i_13_n_0 ,\add_ln185_3_reg_5029[3]_i_14_n_0 ,\add_ln185_3_reg_5029[3]_i_15_n_0 ,\add_ln185_3_reg_5029[3]_i_16_n_0 }));
  CARRY4 \add_ln185_3_reg_5029_reg[7]_i_1 
       (.CI(\add_ln185_3_reg_5029_reg[3]_i_1_n_0 ),
        .CO({\add_ln185_3_reg_5029_reg[7]_i_1_n_0 ,\add_ln185_3_reg_5029_reg[7]_i_1_n_1 ,\add_ln185_3_reg_5029_reg[7]_i_1_n_2 ,\add_ln185_3_reg_5029_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln185_3_fu_2585_p1[7:4]),
        .O(\m64_cast_reg_4816_reg[9] [7:4]),
        .S({\add_ln185_3_reg_5029[7]_i_3_n_0 ,\add_ln185_3_reg_5029[7]_i_4_n_0 ,\add_ln185_3_reg_5029[7]_i_5_n_0 ,\add_ln185_3_reg_5029[7]_i_6_n_0 }));
  CARRY4 \add_ln185_3_reg_5029_reg[7]_i_2 
       (.CI(\add_ln185_3_reg_5029_reg[3]_i_2_n_0 ),
        .CO({\add_ln185_3_reg_5029_reg[7]_i_2_n_0 ,\add_ln185_3_reg_5029_reg[7]_i_2_n_1 ,\add_ln185_3_reg_5029_reg[7]_i_2_n_2 ,\add_ln185_3_reg_5029_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln181_fu_2544_p1[6:4],\add_ln185_3_reg_5029[7]_i_7_n_0 }),
        .O(sext_ln185_3_fu_2585_p1[7:4]),
        .S({\add_ln185_3_reg_5029[7]_i_8_n_0 ,\add_ln185_3_reg_5029[7]_i_9_n_0 ,\add_ln185_3_reg_5029[7]_i_10_n_0 ,\add_ln185_3_reg_5029[7]_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \m25_reg_4473[0]_i_1 
       (.I0(\m25_reg_4473_reg[2] [0]),
        .I1(\m25_reg_4473_reg[2]_0 [0]),
        .O(sext_ln124_fu_1384_p1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \m25_reg_4473[1]_i_1 
       (.I0(\m25_reg_4473_reg[2]_0 [0]),
        .I1(\m25_reg_4473_reg[2] [0]),
        .I2(\m25_reg_4473_reg[2] [1]),
        .I3(\m25_reg_4473_reg[2]_0 [1]),
        .O(\reg_1165_pp0_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \m25_reg_4473[2]_i_1 
       (.I0(\m25_reg_4473_reg[2]_0 [0]),
        .I1(\m25_reg_4473_reg[2] [0]),
        .I2(\m25_reg_4473_reg[2] [1]),
        .I3(\m25_reg_4473_reg[2]_0 [1]),
        .I4(\m25_reg_4473_reg[2] [2]),
        .I5(\m25_reg_4473_reg[2]_0 [2]),
        .O(\reg_1165_pp0_iter2_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "case_9_mul_4s_3s_7_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1_3
   (D,
    \empty_47_reg_4583_reg[4] ,
    in_data_14_q0,
    Q,
    \add_ln156_1_reg_4683[3]_i_2_0 ,
    in_data_0_q0);
  output [6:0]D;
  output [7:0]\empty_47_reg_4583_reg[4] ;
  input [2:0]in_data_14_q0;
  input [6:0]Q;
  input [3:0]\add_ln156_1_reg_4683[3]_i_2_0 ;
  input [2:0]in_data_0_q0;

  wire [6:0]D;
  wire [6:0]Q;
  wire \add_i5077_phi_fu_306[3]_i_2_n_0 ;
  wire \add_i5077_phi_fu_306[3]_i_3_n_0 ;
  wire \add_i5077_phi_fu_306[3]_i_4_n_0 ;
  wire \add_i5077_phi_fu_306[3]_i_5_n_0 ;
  wire \add_i5077_phi_fu_306[3]_i_6_n_0 ;
  wire \add_i5077_phi_fu_306[6]_i_2_n_0 ;
  wire \add_i5077_phi_fu_306[6]_i_3_n_0 ;
  wire \add_i5077_phi_fu_306[6]_i_4_n_0 ;
  wire \add_i5077_phi_fu_306_reg[3]_i_1_n_0 ;
  wire \add_i5077_phi_fu_306_reg[3]_i_1_n_1 ;
  wire \add_i5077_phi_fu_306_reg[3]_i_1_n_2 ;
  wire \add_i5077_phi_fu_306_reg[3]_i_1_n_3 ;
  wire \add_i5077_phi_fu_306_reg[6]_i_1_n_2 ;
  wire \add_i5077_phi_fu_306_reg[6]_i_1_n_3 ;
  wire [3:0]\add_ln156_1_reg_4683[3]_i_2_0 ;
  wire \add_ln156_1_reg_4683[3]_i_2_n_0 ;
  wire \add_ln156_1_reg_4683[3]_i_3_n_0 ;
  wire \add_ln156_1_reg_4683[3]_i_4_n_0 ;
  wire \add_ln156_1_reg_4683[3]_i_5_n_0 ;
  wire \add_ln156_1_reg_4683[3]_i_6_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_2_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_3_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_4_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_5_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_6_n_0 ;
  wire \add_ln156_1_reg_4683[7]_i_7_n_0 ;
  wire \add_ln156_1_reg_4683_reg[3]_i_1_n_0 ;
  wire \add_ln156_1_reg_4683_reg[3]_i_1_n_1 ;
  wire \add_ln156_1_reg_4683_reg[3]_i_1_n_2 ;
  wire \add_ln156_1_reg_4683_reg[3]_i_1_n_3 ;
  wire \add_ln156_1_reg_4683_reg[7]_i_1_n_1 ;
  wire \add_ln156_1_reg_4683_reg[7]_i_1_n_2 ;
  wire \add_ln156_1_reg_4683_reg[7]_i_1_n_3 ;
  wire [7:0]\empty_47_reg_4583_reg[4] ;
  wire [2:0]in_data_0_q0;
  wire [2:0]in_data_14_q0;
  wire [2:2]mul_ln153_fu_1960_p2;
  wire [3:2]\NLW_add_i5077_phi_fu_306_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_i5077_phi_fu_306_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln156_1_reg_4683_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_i5077_phi_fu_306[3]_i_2 
       (.I0(in_data_14_q0[2]),
        .O(\add_i5077_phi_fu_306[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i5077_phi_fu_306[3]_i_3 
       (.I0(in_data_14_q0[2]),
        .I1(Q[3]),
        .O(\add_i5077_phi_fu_306[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i5077_phi_fu_306[3]_i_4 
       (.I0(in_data_14_q0[2]),
        .I1(Q[2]),
        .O(\add_i5077_phi_fu_306[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i5077_phi_fu_306[3]_i_5 
       (.I0(Q[1]),
        .I1(in_data_14_q0[1]),
        .O(\add_i5077_phi_fu_306[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i5077_phi_fu_306[3]_i_6 
       (.I0(Q[0]),
        .I1(in_data_14_q0[0]),
        .O(\add_i5077_phi_fu_306[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5077_phi_fu_306[6]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\add_i5077_phi_fu_306[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5077_phi_fu_306[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\add_i5077_phi_fu_306[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5077_phi_fu_306[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\add_i5077_phi_fu_306[6]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i5077_phi_fu_306_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_i5077_phi_fu_306_reg[3]_i_1_n_0 ,\add_i5077_phi_fu_306_reg[3]_i_1_n_1 ,\add_i5077_phi_fu_306_reg[3]_i_1_n_2 ,\add_i5077_phi_fu_306_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_i5077_phi_fu_306[3]_i_2_n_0 ,in_data_14_q0[2],Q[1:0]}),
        .O(D[3:0]),
        .S({\add_i5077_phi_fu_306[3]_i_3_n_0 ,\add_i5077_phi_fu_306[3]_i_4_n_0 ,\add_i5077_phi_fu_306[3]_i_5_n_0 ,\add_i5077_phi_fu_306[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i5077_phi_fu_306_reg[6]_i_1 
       (.CI(\add_i5077_phi_fu_306_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_i5077_phi_fu_306_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_i5077_phi_fu_306_reg[6]_i_1_n_2 ,\add_i5077_phi_fu_306_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[4:3]}),
        .O({\NLW_add_i5077_phi_fu_306_reg[6]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\add_i5077_phi_fu_306[6]_i_2_n_0 ,\add_i5077_phi_fu_306[6]_i_3_n_0 ,\add_i5077_phi_fu_306[6]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln156_1_reg_4683[3]_i_2 
       (.I0(\add_ln156_1_reg_4683[7]_i_6_n_0 ),
        .I1(in_data_0_q0[0]),
        .I2(\add_ln156_1_reg_4683[7]_i_7_n_0 ),
        .O(\add_ln156_1_reg_4683[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \add_ln156_1_reg_4683[3]_i_3 
       (.I0(\add_ln156_1_reg_4683[7]_i_6_n_0 ),
        .I1(in_data_0_q0[0]),
        .I2(\add_ln156_1_reg_4683[7]_i_7_n_0 ),
        .I3(D[3]),
        .O(\add_ln156_1_reg_4683[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln156_1_reg_4683[3]_i_4 
       (.I0(D[2]),
        .I1(mul_ln153_fu_1960_p2),
        .O(\add_ln156_1_reg_4683[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \add_ln156_1_reg_4683[3]_i_5 
       (.I0(D[1]),
        .I1(\add_ln156_1_reg_4683[3]_i_2_0 [0]),
        .I2(in_data_0_q0[1]),
        .I3(in_data_0_q0[0]),
        .I4(\add_ln156_1_reg_4683[3]_i_2_0 [1]),
        .O(\add_ln156_1_reg_4683[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln156_1_reg_4683[3]_i_6 
       (.I0(D[0]),
        .I1(in_data_0_q0[0]),
        .I2(\add_ln156_1_reg_4683[3]_i_2_0 [0]),
        .O(\add_ln156_1_reg_4683[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4777B88878887888)) 
    \add_ln156_1_reg_4683[3]_i_7 
       (.I0(\add_ln156_1_reg_4683[3]_i_2_0 [2]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_0_q0[1]),
        .I3(\add_ln156_1_reg_4683[3]_i_2_0 [1]),
        .I4(in_data_0_q0[2]),
        .I5(\add_ln156_1_reg_4683[3]_i_2_0 [0]),
        .O(mul_ln153_fu_1960_p2));
  LUT3 #(
    .INIT(8'h47)) 
    \add_ln156_1_reg_4683[7]_i_2 
       (.I0(\add_ln156_1_reg_4683[7]_i_6_n_0 ),
        .I1(in_data_0_q0[0]),
        .I2(\add_ln156_1_reg_4683[7]_i_7_n_0 ),
        .O(\add_ln156_1_reg_4683[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln156_1_reg_4683[7]_i_3 
       (.I0(D[5]),
        .I1(D[6]),
        .O(\add_ln156_1_reg_4683[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln156_1_reg_4683[7]_i_4 
       (.I0(D[4]),
        .I1(D[5]),
        .O(\add_ln156_1_reg_4683[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \add_ln156_1_reg_4683[7]_i_5 
       (.I0(\add_ln156_1_reg_4683[7]_i_6_n_0 ),
        .I1(in_data_0_q0[0]),
        .I2(\add_ln156_1_reg_4683[7]_i_7_n_0 ),
        .I3(D[4]),
        .O(\add_ln156_1_reg_4683[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h56599A6A556AAA6A)) 
    \add_ln156_1_reg_4683[7]_i_6 
       (.I0(\add_ln156_1_reg_4683[3]_i_2_0 [3]),
        .I1(\add_ln156_1_reg_4683[3]_i_2_0 [2]),
        .I2(in_data_0_q0[1]),
        .I3(\add_ln156_1_reg_4683[3]_i_2_0 [1]),
        .I4(in_data_0_q0[2]),
        .I5(\add_ln156_1_reg_4683[3]_i_2_0 [0]),
        .O(\add_ln156_1_reg_4683[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h47887888)) 
    \add_ln156_1_reg_4683[7]_i_7 
       (.I0(\add_ln156_1_reg_4683[3]_i_2_0 [2]),
        .I1(in_data_0_q0[1]),
        .I2(\add_ln156_1_reg_4683[3]_i_2_0 [1]),
        .I3(in_data_0_q0[2]),
        .I4(\add_ln156_1_reg_4683[3]_i_2_0 [0]),
        .O(\add_ln156_1_reg_4683[7]_i_7_n_0 ));
  CARRY4 \add_ln156_1_reg_4683_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln156_1_reg_4683_reg[3]_i_1_n_0 ,\add_ln156_1_reg_4683_reg[3]_i_1_n_1 ,\add_ln156_1_reg_4683_reg[3]_i_1_n_2 ,\add_ln156_1_reg_4683_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln156_1_reg_4683[3]_i_2_n_0 ,D[2:0]}),
        .O(\empty_47_reg_4583_reg[4] [3:0]),
        .S({\add_ln156_1_reg_4683[3]_i_3_n_0 ,\add_ln156_1_reg_4683[3]_i_4_n_0 ,\add_ln156_1_reg_4683[3]_i_5_n_0 ,\add_ln156_1_reg_4683[3]_i_6_n_0 }));
  CARRY4 \add_ln156_1_reg_4683_reg[7]_i_1 
       (.CI(\add_ln156_1_reg_4683_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln156_1_reg_4683_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln156_1_reg_4683_reg[7]_i_1_n_1 ,\add_ln156_1_reg_4683_reg[7]_i_1_n_2 ,\add_ln156_1_reg_4683_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,D[5:4],\add_ln156_1_reg_4683[7]_i_2_n_0 }),
        .O(\empty_47_reg_4583_reg[4] [7:4]),
        .S({1'b1,\add_ln156_1_reg_4683[7]_i_3_n_0 ,\add_ln156_1_reg_4683[7]_i_4_n_0 ,\add_ln156_1_reg_4683[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "case_9_mul_4s_3s_7_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_3s_7_1_1_4
   (in_data_8_q0_2_sp_1,
    m54_fu_2477_p2,
    D,
    in_data_8_q0,
    in_data_10_q0,
    Q,
    \m60_reg_5019_reg[3] );
  output in_data_8_q0_2_sp_1;
  output [0:0]m54_fu_2477_p2;
  output [2:0]D;
  input [2:0]in_data_8_q0;
  input [2:0]in_data_10_q0;
  input [2:0]Q;
  input [0:0]\m60_reg_5019_reg[3] ;

  wire [2:0]D;
  wire [2:0]Q;
  wire [2:0]in_data_10_q0;
  wire [2:0]in_data_8_q0;
  wire in_data_8_q0_2_sn_1;
  wire [0:0]m54_fu_2477_p2;
  wire \m60_reg_5019[2]_i_3_n_0 ;
  wire \m60_reg_5019[3]_i_2_n_0 ;
  wire \m60_reg_5019[3]_i_3_n_0 ;
  wire [0:0]\m60_reg_5019_reg[3] ;

  assign in_data_8_q0_2_sp_1 = in_data_8_q0_2_sn_1;
  LUT6 #(
    .INIT(64'h9F60A0A0C0C00000)) 
    \m60_reg_5019[1]_i_1 
       (.I0(in_data_10_q0[1]),
        .I1(in_data_8_q0[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(in_data_10_q0[0]),
        .I5(in_data_8_q0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB444B4448BBB7444)) 
    \m60_reg_5019[2]_i_1 
       (.I0(in_data_8_q0_2_sn_1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m54_fu_2477_p2),
        .I4(Q[2]),
        .I5(\m60_reg_5019[2]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAA559595C03F3F3F)) 
    \m60_reg_5019[2]_i_2 
       (.I0(in_data_8_q0[2]),
        .I1(in_data_10_q0[1]),
        .I2(in_data_8_q0[1]),
        .I3(in_data_10_q0[2]),
        .I4(in_data_8_q0[0]),
        .I5(in_data_10_q0[0]),
        .O(in_data_8_q0_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m60_reg_5019[2]_i_3 
       (.I0(in_data_8_q0[0]),
        .I1(in_data_10_q0[0]),
        .O(\m60_reg_5019[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA9993CCC55550000)) 
    \m60_reg_5019[3]_i_2 
       (.I0(in_data_8_q0_2_sn_1),
        .I1(m54_fu_2477_p2),
        .I2(in_data_8_q0[0]),
        .I3(in_data_10_q0[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\m60_reg_5019[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h559A95A565AA9AAA)) 
    \m60_reg_5019[3]_i_3 
       (.I0(\m60_reg_5019_reg[3] ),
        .I1(\m60_reg_5019[2]_i_3_n_0 ),
        .I2(in_data_8_q0_2_sn_1),
        .I3(Q[2]),
        .I4(m54_fu_2477_p2),
        .I5(Q[1]),
        .O(\m60_reg_5019[3]_i_3_n_0 ));
  MUXF7 \m60_reg_5019_reg[3]_i_1 
       (.I0(\m60_reg_5019[3]_i_2_n_0 ),
        .I1(\m60_reg_5019[3]_i_3_n_0 ),
        .O(D[2]),
        .S(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_i4506_lcssa_phi_fu_342[1]_i_1 
       (.I0(in_data_10_q0[0]),
        .I1(in_data_8_q0[1]),
        .I2(in_data_10_q0[1]),
        .I3(in_data_8_q0[0]),
        .O(m54_fu_2477_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_4s_5s_5_1_1
   (D,
    Q,
    tmp_product__0_carry__0_i_1__10_0);
  output [4:0]D;
  input [3:0]Q;
  input [4:0]tmp_product__0_carry__0_i_1__10_0;

  wire [4:0]D;
  wire [3:0]Q;
  wire [4:0]tmp_product__0_carry__0_i_1__10_0;
  wire tmp_product__0_carry__0_i_1__10_n_0;
  wire tmp_product__0_carry__0_i_2__10_n_0;
  wire tmp_product__0_carry__0_i_3__10_n_0;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__11_n_0;
  wire tmp_product__0_carry_i_2__5_n_0;
  wire tmp_product__0_carry_i_3__11_n_0;
  wire tmp_product__0_carry_i_4__11_n_0;
  wire tmp_product__0_carry_i_5__11_n_0;
  wire tmp_product__0_carry_i_6__11_n_0;
  wire tmp_product__0_carry_i_7__11_n_0;
  wire tmp_product__0_carry_i_8__11_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire [3:0]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_i1663_reg_5239[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__0_carry__0_i_1__10_0[0]),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h9A655555)) 
    \mul_i1663_reg_5239[4]_i_1 
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__0_carry_n_4),
        .I2(tmp_product__0_carry__0_i_1__10_0[0]),
        .I3(tmp_product__0_carry__0_i_1__10_0[1]),
        .I4(Q[3]),
        .O(D[4]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__11_n_0,tmp_product__0_carry_i_2__5_n_0,tmp_product__0_carry_i_3__11_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__11_n_0,tmp_product__0_carry_i_5__11_n_0,tmp_product__0_carry_i_6__11_n_0,tmp_product__0_carry_i_7__11_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO(NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:1],tmp_product__0_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1__10_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_1__10
       (.I0(tmp_product__0_carry__0_i_2__10_n_0),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__0_i_3__10_n_0),
        .O(tmp_product__0_carry__0_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9565A5A559959955)) 
    tmp_product__0_carry__0_i_2__10
       (.I0(tmp_product__0_carry__0_i_1__10_0[4]),
        .I1(tmp_product__0_carry__0_i_1__10_0[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(tmp_product__0_carry__0_i_1__10_0[1]),
        .I5(tmp_product__0_carry__0_i_1__10_0[2]),
        .O(tmp_product__0_carry__0_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h53935F5F)) 
    tmp_product__0_carry__0_i_3__10
       (.I0(tmp_product__0_carry__0_i_1__10_0[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__0_i_1__10_0[1]),
        .I4(tmp_product__0_carry__0_i_1__10_0[2]),
        .O(tmp_product__0_carry__0_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__11
       (.I0(tmp_product__0_carry__0_i_1__10_0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__0_i_1__10_0[2]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_1__10_0[1]),
        .O(tmp_product__0_carry_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__5
       (.I0(Q[1]),
        .I1(tmp_product__0_carry__0_i_1__10_0[1]),
        .I2(tmp_product__0_carry__0_i_1__10_0[0]),
        .I3(Q[2]),
        .O(tmp_product__0_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__11
       (.I0(tmp_product__0_carry__0_i_1__10_0[1]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h6A6A6A95C0C03F3F)) 
    tmp_product__0_carry_i_4__11
       (.I0(tmp_product__0_carry__0_i_1__10_0[2]),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__0_i_1__10_0[3]),
        .I3(tmp_product__0_carry__0_i_1__10_0[0]),
        .I4(tmp_product__0_carry_i_8__11_n_0),
        .I5(Q[1]),
        .O(tmp_product__0_carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__11
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__0_i_1__10_0[0]),
        .I2(tmp_product__0_carry__0_i_1__10_0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__0_i_1__10_0[2]),
        .O(tmp_product__0_carry_i_5__11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__11
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__0_i_1__10_0[1]),
        .I2(tmp_product__0_carry__0_i_1__10_0[0]),
        .I3(Q[1]),
        .O(tmp_product__0_carry_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__11
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__0_i_1__10_0[0]),
        .O(tmp_product__0_carry_i_7__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8__11
       (.I0(tmp_product__0_carry__0_i_1__10_0[1]),
        .I1(Q[2]),
        .O(tmp_product__0_carry_i_8__11_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_5_1_1
   (in_data_0_q0_2_sp_1,
    D,
    \m73_cast_reg_4911_reg[4] ,
    sext_ln219_1_fu_3028_p1,
    empty_58_reg_4930,
    in_data_0_q0,
    in_data_2_q0,
    Q);
  output in_data_0_q0_2_sp_1;
  output [1:0]D;
  output [6:0]\m73_cast_reg_4911_reg[4] ;
  input [2:0]sext_ln219_1_fu_3028_p1;
  input [4:0]empty_58_reg_4930;
  input [2:0]in_data_0_q0;
  input [2:0]in_data_2_q0;
  input [4:0]Q;

  wire [1:0]D;
  wire [4:0]Q;
  wire \add_ln222_19_reg_5189[3]_i_2_n_0 ;
  wire \add_ln222_19_reg_5189[3]_i_3_n_0 ;
  wire \add_ln222_19_reg_5189[3]_i_4_n_0 ;
  wire \add_ln222_19_reg_5189[3]_i_5_n_0 ;
  wire \add_ln222_19_reg_5189[3]_i_6_n_0 ;
  wire \add_ln222_19_reg_5189[3]_i_7_n_0 ;
  wire \add_ln222_19_reg_5189[6]_i_2_n_0 ;
  wire \add_ln222_19_reg_5189[6]_i_3_n_0 ;
  wire \add_ln222_19_reg_5189[6]_i_4_n_0 ;
  wire \add_ln222_19_reg_5189[6]_i_5_n_0 ;
  wire \add_ln222_19_reg_5189_reg[3]_i_1_n_0 ;
  wire \add_ln222_19_reg_5189_reg[3]_i_1_n_1 ;
  wire \add_ln222_19_reg_5189_reg[3]_i_1_n_2 ;
  wire \add_ln222_19_reg_5189_reg[3]_i_1_n_3 ;
  wire \add_ln222_19_reg_5189_reg[6]_i_1_n_2 ;
  wire \add_ln222_19_reg_5189_reg[6]_i_1_n_3 ;
  wire [4:0]empty_58_reg_4930;
  wire [2:0]in_data_0_q0;
  wire in_data_0_q0_2_sn_1;
  wire [2:0]in_data_2_q0;
  wire [6:0]\m73_cast_reg_4911_reg[4] ;
  wire [2:0]sext_ln219_1_fu_3028_p1;
  wire tmp_product__0_carry__0_i_1__7_n_0;
  wire tmp_product__0_carry__0_i_2__7_n_0;
  wire tmp_product__0_carry__0_i_3__4_n_0;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__7_n_0;
  wire tmp_product__0_carry_i_2__12_n_0;
  wire tmp_product__0_carry_i_3__7_n_0;
  wire tmp_product__0_carry_i_4__7_n_0;
  wire tmp_product__0_carry_i_5__7_n_0;
  wire tmp_product__0_carry_i_6__7_n_0;
  wire tmp_product__0_carry_i_7__7_n_0;
  wire tmp_product__0_carry_i_8__7_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__0_carry_n_5;
  wire tmp_product__0_carry_n_6;
  wire tmp_product__0_carry_n_7;
  wire [3:2]\NLW_add_ln222_19_reg_5189_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln222_19_reg_5189_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  assign in_data_0_q0_2_sp_1 = in_data_0_q0_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_i2039_phi_fu_358[0]_i_1 
       (.I0(in_data_0_q0[0]),
        .I1(in_data_2_q0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA9959595566A6A6A)) 
    \add_i2039_phi_fu_358[2]_i_1 
       (.I0(in_data_0_q0[2]),
        .I1(in_data_0_q0[1]),
        .I2(in_data_2_q0[1]),
        .I3(in_data_0_q0[0]),
        .I4(in_data_2_q0[0]),
        .I5(in_data_2_q0[2]),
        .O(in_data_0_q0_2_sn_1));
  LUT6 #(
    .INIT(64'hAABFBFFF002A2AAA)) 
    \add_i2039_phi_fu_358[3]_i_1 
       (.I0(in_data_2_q0[2]),
        .I1(in_data_2_q0[0]),
        .I2(in_data_0_q0[0]),
        .I3(in_data_2_q0[1]),
        .I4(in_data_0_q0[1]),
        .I5(in_data_0_q0[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    \add_ln222_19_reg_5189[3]_i_2 
       (.I0(tmp_product__0_carry_n_4),
        .I1(D[1]),
        .I2(tmp_product__0_carry_n_5),
        .I3(in_data_0_q0_2_sn_1),
        .I4(\add_ln222_19_reg_5189[3]_i_6_n_0 ),
        .I5(Q[3]),
        .O(\add_ln222_19_reg_5189[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_19_reg_5189[3]_i_3 
       (.I0(tmp_product__0_carry_n_5),
        .I1(in_data_0_q0_2_sn_1),
        .I2(\add_ln222_19_reg_5189[3]_i_6_n_0 ),
        .I3(Q[2]),
        .O(\add_ln222_19_reg_5189[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6696966699696999)) 
    \add_ln222_19_reg_5189[3]_i_4 
       (.I0(tmp_product__0_carry_n_6),
        .I1(\add_ln222_19_reg_5189[3]_i_7_n_0 ),
        .I2(tmp_product__0_carry_n_7),
        .I3(in_data_2_q0[0]),
        .I4(in_data_0_q0[0]),
        .I5(Q[1]),
        .O(\add_ln222_19_reg_5189[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_19_reg_5189[3]_i_5 
       (.I0(in_data_0_q0[0]),
        .I1(in_data_2_q0[0]),
        .I2(tmp_product__0_carry_n_7),
        .I3(Q[0]),
        .O(\add_ln222_19_reg_5189[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h82BEBE2882282828)) 
    \add_ln222_19_reg_5189[3]_i_6 
       (.I0(tmp_product__0_carry_n_6),
        .I1(in_data_0_q0[1]),
        .I2(in_data_2_q0[1]),
        .I3(in_data_0_q0[0]),
        .I4(in_data_2_q0[0]),
        .I5(tmp_product__0_carry_n_7),
        .O(\add_ln222_19_reg_5189[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \add_ln222_19_reg_5189[3]_i_7 
       (.I0(in_data_2_q0[0]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_2_q0[1]),
        .I3(in_data_0_q0[1]),
        .O(\add_ln222_19_reg_5189[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln222_19_reg_5189[6]_i_2 
       (.I0(Q[4]),
        .O(\add_ln222_19_reg_5189[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6A666656)) 
    \add_ln222_19_reg_5189[6]_i_3 
       (.I0(Q[4]),
        .I1(tmp_product__0_carry__0_n_7),
        .I2(D[1]),
        .I3(tmp_product__0_carry_n_4),
        .I4(\add_ln222_19_reg_5189[6]_i_5_n_0 ),
        .O(\add_ln222_19_reg_5189[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5965A69A)) 
    \add_ln222_19_reg_5189[6]_i_4 
       (.I0(Q[4]),
        .I1(\add_ln222_19_reg_5189[6]_i_5_n_0 ),
        .I2(D[1]),
        .I3(tmp_product__0_carry_n_4),
        .I4(tmp_product__0_carry__0_n_7),
        .O(\add_ln222_19_reg_5189[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE8EE88E888E888E8)) 
    \add_ln222_19_reg_5189[6]_i_5 
       (.I0(tmp_product__0_carry_n_5),
        .I1(in_data_0_q0_2_sn_1),
        .I2(tmp_product__0_carry_n_6),
        .I3(\add_ln222_19_reg_5189[3]_i_7_n_0 ),
        .I4(tmp_product__0_carry_n_7),
        .I5(D[0]),
        .O(\add_ln222_19_reg_5189[6]_i_5_n_0 ));
  CARRY4 \add_ln222_19_reg_5189_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_19_reg_5189_reg[3]_i_1_n_0 ,\add_ln222_19_reg_5189_reg[3]_i_1_n_1 ,\add_ln222_19_reg_5189_reg[3]_i_1_n_2 ,\add_ln222_19_reg_5189_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\m73_cast_reg_4911_reg[4] [3:0]),
        .S({\add_ln222_19_reg_5189[3]_i_2_n_0 ,\add_ln222_19_reg_5189[3]_i_3_n_0 ,\add_ln222_19_reg_5189[3]_i_4_n_0 ,\add_ln222_19_reg_5189[3]_i_5_n_0 }));
  CARRY4 \add_ln222_19_reg_5189_reg[6]_i_1 
       (.CI(\add_ln222_19_reg_5189_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln222_19_reg_5189_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln222_19_reg_5189_reg[6]_i_1_n_2 ,\add_ln222_19_reg_5189_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln222_19_reg_5189[6]_i_2_n_0 ,Q[4]}),
        .O({\NLW_add_ln222_19_reg_5189_reg[6]_i_1_O_UNCONNECTED [3],\m73_cast_reg_4911_reg[4] [6:4]}),
        .S({1'b0,1'b1,\add_ln222_19_reg_5189[6]_i_3_n_0 ,\add_ln222_19_reg_5189[6]_i_4_n_0 }));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__7_n_0,tmp_product__0_carry_i_2__12_n_0,tmp_product__0_carry_i_3__7_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .S({tmp_product__0_carry_i_4__7_n_0,tmp_product__0_carry_i_5__7_n_0,tmp_product__0_carry_i_6__7_n_0,tmp_product__0_carry_i_7__7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO(NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:1],tmp_product__0_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1__7_n_0}));
  LUT6 #(
    .INIT(64'hD54040402ABFBFBF)) 
    tmp_product__0_carry__0_i_1__7
       (.I0(tmp_product__0_carry__0_i_2__7_n_0),
        .I1(empty_58_reg_4930[2]),
        .I2(sext_ln219_1_fu_3028_p1[1]),
        .I3(sext_ln219_1_fu_3028_p1[0]),
        .I4(empty_58_reg_4930[3]),
        .I5(tmp_product__0_carry__0_i_3__4_n_0),
        .O(tmp_product__0_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_2__7
       (.I0(empty_58_reg_4930[1]),
        .I1(sext_ln219_1_fu_3028_p1[2]),
        .O(tmp_product__0_carry__0_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_3__4
       (.I0(sext_ln219_1_fu_3028_p1[0]),
        .I1(empty_58_reg_4930[4]),
        .I2(empty_58_reg_4930[3]),
        .I3(sext_ln219_1_fu_3028_p1[1]),
        .I4(empty_58_reg_4930[2]),
        .I5(sext_ln219_1_fu_3028_p1[2]),
        .O(tmp_product__0_carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__7
       (.I0(sext_ln219_1_fu_3028_p1[1]),
        .I1(empty_58_reg_4930[1]),
        .I2(sext_ln219_1_fu_3028_p1[2]),
        .I3(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__12
       (.I0(sext_ln219_1_fu_3028_p1[1]),
        .I1(empty_58_reg_4930[1]),
        .I2(sext_ln219_1_fu_3028_p1[2]),
        .I3(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__7
       (.I0(empty_58_reg_4930[1]),
        .I1(sext_ln219_1_fu_3028_p1[0]),
        .O(tmp_product__0_carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry_i_4__7
       (.I0(tmp_product__0_carry_i_1__7_n_0),
        .I1(empty_58_reg_4930[3]),
        .I2(sext_ln219_1_fu_3028_p1[0]),
        .I3(sext_ln219_1_fu_3028_p1[2]),
        .I4(empty_58_reg_4930[1]),
        .I5(tmp_product__0_carry_i_8__7_n_0),
        .O(tmp_product__0_carry_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__7
       (.I0(empty_58_reg_4930[0]),
        .I1(sext_ln219_1_fu_3028_p1[2]),
        .I2(empty_58_reg_4930[1]),
        .I3(sext_ln219_1_fu_3028_p1[1]),
        .I4(sext_ln219_1_fu_3028_p1[0]),
        .I5(empty_58_reg_4930[2]),
        .O(tmp_product__0_carry_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__7
       (.I0(sext_ln219_1_fu_3028_p1[0]),
        .I1(empty_58_reg_4930[1]),
        .I2(sext_ln219_1_fu_3028_p1[1]),
        .I3(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__7
       (.I0(empty_58_reg_4930[0]),
        .I1(sext_ln219_1_fu_3028_p1[0]),
        .O(tmp_product__0_carry_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__7
       (.I0(empty_58_reg_4930[2]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .O(tmp_product__0_carry_i_8__7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_6_1_1
   (D,
    in_data_0_q0,
    Q,
    \add_ln263_3_reg_5694_reg[7] );
  output [7:0]D;
  input [2:0]in_data_0_q0;
  input [4:0]Q;
  input [6:0]\add_ln263_3_reg_5694_reg[7] ;

  wire [7:0]D;
  wire [4:0]Q;
  wire \add_ln263_3_reg_5694[3]_i_2_n_0 ;
  wire \add_ln263_3_reg_5694[3]_i_3_n_0 ;
  wire \add_ln263_3_reg_5694[3]_i_4_n_0 ;
  wire \add_ln263_3_reg_5694[3]_i_5_n_0 ;
  wire \add_ln263_3_reg_5694[7]_i_2_n_0 ;
  wire \add_ln263_3_reg_5694[7]_i_3_n_0 ;
  wire \add_ln263_3_reg_5694[7]_i_4_n_0 ;
  wire \add_ln263_3_reg_5694[7]_i_5_n_0 ;
  wire \add_ln263_3_reg_5694_reg[3]_i_1_n_0 ;
  wire \add_ln263_3_reg_5694_reg[3]_i_1_n_1 ;
  wire \add_ln263_3_reg_5694_reg[3]_i_1_n_2 ;
  wire \add_ln263_3_reg_5694_reg[3]_i_1_n_3 ;
  wire [6:0]\add_ln263_3_reg_5694_reg[7] ;
  wire \add_ln263_3_reg_5694_reg[7]_i_1_n_1 ;
  wire \add_ln263_3_reg_5694_reg[7]_i_1_n_2 ;
  wire \add_ln263_3_reg_5694_reg[7]_i_1_n_3 ;
  wire [2:0]in_data_0_q0;
  wire tmp_product__1_carry__0_i_1_n_0;
  wire tmp_product__1_carry__0_i_2_n_0;
  wire tmp_product__1_carry__0_i_3_n_0;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__0_n_6;
  wire tmp_product__1_carry__0_n_7;
  wire tmp_product__1_carry_i_1_n_0;
  wire tmp_product__1_carry_i_2_n_0;
  wire tmp_product__1_carry_i_3_n_0;
  wire tmp_product__1_carry_i_4_n_0;
  wire tmp_product__1_carry_i_5_n_0;
  wire tmp_product__1_carry_i_6_n_0;
  wire tmp_product__1_carry_i_7_n_0;
  wire tmp_product__1_carry_i_8_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_carry_n_4;
  wire tmp_product__1_carry_n_5;
  wire tmp_product__1_carry_n_6;
  wire tmp_product__1_carry_n_7;
  wire [3:3]\NLW_add_ln263_3_reg_5694_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_tmp_product__1_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__1_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[3]_i_2 
       (.I0(\add_ln263_3_reg_5694_reg[7] [3]),
        .I1(tmp_product__1_carry_n_4),
        .O(\add_ln263_3_reg_5694[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[3]_i_3 
       (.I0(\add_ln263_3_reg_5694_reg[7] [2]),
        .I1(tmp_product__1_carry_n_5),
        .O(\add_ln263_3_reg_5694[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[3]_i_4 
       (.I0(\add_ln263_3_reg_5694_reg[7] [1]),
        .I1(tmp_product__1_carry_n_6),
        .O(\add_ln263_3_reg_5694[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[3]_i_5 
       (.I0(\add_ln263_3_reg_5694_reg[7] [0]),
        .I1(tmp_product__1_carry_n_7),
        .O(\add_ln263_3_reg_5694[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln263_3_reg_5694[7]_i_2 
       (.I0(tmp_product__1_carry__0_n_6),
        .O(\add_ln263_3_reg_5694[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[7]_i_3 
       (.I0(tmp_product__1_carry__0_n_6),
        .I1(\add_ln263_3_reg_5694_reg[7] [6]),
        .O(\add_ln263_3_reg_5694[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[7]_i_4 
       (.I0(tmp_product__1_carry__0_n_6),
        .I1(\add_ln263_3_reg_5694_reg[7] [5]),
        .O(\add_ln263_3_reg_5694[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln263_3_reg_5694[7]_i_5 
       (.I0(\add_ln263_3_reg_5694_reg[7] [4]),
        .I1(tmp_product__1_carry__0_n_7),
        .O(\add_ln263_3_reg_5694[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln263_3_reg_5694_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln263_3_reg_5694_reg[3]_i_1_n_0 ,\add_ln263_3_reg_5694_reg[3]_i_1_n_1 ,\add_ln263_3_reg_5694_reg[3]_i_1_n_2 ,\add_ln263_3_reg_5694_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln263_3_reg_5694_reg[7] [3:0]),
        .O(D[3:0]),
        .S({\add_ln263_3_reg_5694[3]_i_2_n_0 ,\add_ln263_3_reg_5694[3]_i_3_n_0 ,\add_ln263_3_reg_5694[3]_i_4_n_0 ,\add_ln263_3_reg_5694[3]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln263_3_reg_5694_reg[7]_i_1 
       (.CI(\add_ln263_3_reg_5694_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln263_3_reg_5694_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln263_3_reg_5694_reg[7]_i_1_n_1 ,\add_ln263_3_reg_5694_reg[7]_i_1_n_2 ,\add_ln263_3_reg_5694_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln263_3_reg_5694[7]_i_2_n_0 ,tmp_product__1_carry__0_n_6,\add_ln263_3_reg_5694_reg[7] [4]}),
        .O(D[7:4]),
        .S({1'b1,\add_ln263_3_reg_5694[7]_i_3_n_0 ,\add_ln263_3_reg_5694[7]_i_4_n_0 ,\add_ln263_3_reg_5694[7]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry_i_1_n_0,tmp_product__1_carry_i_2_n_0,tmp_product__1_carry_i_3_n_0,1'b0}),
        .O({tmp_product__1_carry_n_4,tmp_product__1_carry_n_5,tmp_product__1_carry_n_6,tmp_product__1_carry_n_7}),
        .S({tmp_product__1_carry_i_4_n_0,tmp_product__1_carry_i_5_n_0,tmp_product__1_carry_i_6_n_0,tmp_product__1_carry_i_7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({NLW_tmp_product__1_carry__0_CO_UNCONNECTED[3:1],tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__1_carry__0_i_1_n_0}),
        .O({NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:2],tmp_product__1_carry__0_n_6,tmp_product__1_carry__0_n_7}),
        .S({1'b0,1'b0,tmp_product__1_carry__0_i_2_n_0,tmp_product__1_carry__0_i_3_n_0}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    tmp_product__1_carry__0_i_1
       (.I0(in_data_0_q0[1]),
        .I1(Q[3]),
        .I2(in_data_0_q0[2]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(in_data_0_q0[0]),
        .O(tmp_product__1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hE4339F3F84F33F3F)) 
    tmp_product__1_carry__0_i_2
       (.I0(in_data_0_q0[0]),
        .I1(Q[3]),
        .I2(in_data_0_q0[2]),
        .I3(Q[4]),
        .I4(in_data_0_q0[1]),
        .I5(Q[2]),
        .O(tmp_product__1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h6AAA556A556A556A)) 
    tmp_product__1_carry__0_i_3
       (.I0(tmp_product__1_carry__0_i_1_n_0),
        .I1(Q[3]),
        .I2(in_data_0_q0[0]),
        .I3(tmp_product__1_carry_i_8_n_0),
        .I4(in_data_0_q0[2]),
        .I5(Q[1]),
        .O(tmp_product__1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__1_carry_i_1
       (.I0(Q[1]),
        .I1(in_data_0_q0[1]),
        .I2(Q[0]),
        .I3(in_data_0_q0[2]),
        .O(tmp_product__1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__1_carry_i_2
       (.I0(Q[1]),
        .I1(in_data_0_q0[1]),
        .I2(Q[0]),
        .I3(in_data_0_q0[2]),
        .O(tmp_product__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__1_carry_i_3
       (.I0(in_data_0_q0[0]),
        .I1(Q[1]),
        .O(tmp_product__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__1_carry_i_4
       (.I0(tmp_product__1_carry_i_1_n_0),
        .I1(in_data_0_q0[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(in_data_0_q0[2]),
        .I5(tmp_product__1_carry_i_8_n_0),
        .O(tmp_product__1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__1_carry_i_5
       (.I0(in_data_0_q0[2]),
        .I1(Q[0]),
        .I2(in_data_0_q0[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(in_data_0_q0[0]),
        .O(tmp_product__1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__1_carry_i_6
       (.I0(Q[1]),
        .I1(in_data_0_q0[0]),
        .I2(Q[0]),
        .I3(in_data_0_q0[1]),
        .O(tmp_product__1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__1_carry_i_7
       (.I0(in_data_0_q0[0]),
        .I1(Q[0]),
        .O(tmp_product__1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__1_carry_i_8
       (.I0(in_data_0_q0[1]),
        .I1(Q[2]),
        .O(tmp_product__1_carry_i_8_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_5s_3s_8_1_1
   (O102,
    Q,
    in_data_4_q0);
  output [4:0]O102;
  input [4:0]Q;
  input [2:0]in_data_4_q0;

  wire [4:0]O102;
  wire [4:0]Q;
  wire [2:0]in_data_4_q0;
  wire tmp_product__0_carry__0_i_1__9_n_0;
  wire tmp_product__0_carry__0_i_2__9_n_0;
  wire tmp_product__0_carry__0_i_3__9_n_0;
  wire tmp_product__0_carry_i_1__8_n_0;
  wire tmp_product__0_carry_i_2__3_n_0;
  wire tmp_product__0_carry_i_3__9_n_0;
  wire tmp_product__0_carry_i_4__9_n_0;
  wire tmp_product__0_carry_i_5__9_n_0;
  wire tmp_product__0_carry_i_6__9_n_0;
  wire tmp_product__0_carry_i_7__9_n_0;
  wire tmp_product__0_carry_i_8__8_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__8_n_0,tmp_product__0_carry_i_2__3_n_0,tmp_product__0_carry_i_3__9_n_0,1'b0}),
        .O(O102[3:0]),
        .S({tmp_product__0_carry_i_4__9_n_0,tmp_product__0_carry_i_5__9_n_0,tmp_product__0_carry_i_6__9_n_0,tmp_product__0_carry_i_7__9_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO(NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:1],O102[4]}),
        .S({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1__9_n_0}));
  LUT6 #(
    .INIT(64'hBF2A2A2A40D5D5D5)) 
    tmp_product__0_carry__0_i_1__9
       (.I0(tmp_product__0_carry__0_i_2__9_n_0),
        .I1(in_data_4_q0[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(in_data_4_q0[0]),
        .I5(tmp_product__0_carry__0_i_3__9_n_0),
        .O(tmp_product__0_carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_2__9
       (.I0(Q[2]),
        .I1(in_data_4_q0[1]),
        .O(tmp_product__0_carry__0_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_3__9
       (.I0(Q[4]),
        .I1(in_data_4_q0[0]),
        .I2(Q[3]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[2]),
        .I5(Q[2]),
        .O(tmp_product__0_carry__0_i_3__9_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_1__8
       (.I0(Q[0]),
        .I1(in_data_4_q0[2]),
        .I2(in_data_4_q0[1]),
        .I3(Q[1]),
        .O(tmp_product__0_carry_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__3
       (.I0(in_data_4_q0[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(in_data_4_q0[2]),
        .O(tmp_product__0_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__9
       (.I0(in_data_4_q0[0]),
        .I1(Q[1]),
        .O(tmp_product__0_carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h3C66C3336999C333)) 
    tmp_product__0_carry_i_4__9
       (.I0(Q[0]),
        .I1(tmp_product__0_carry_i_8__8_n_0),
        .I2(Q[2]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[2]),
        .I5(Q[1]),
        .O(tmp_product__0_carry_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__9
       (.I0(in_data_4_q0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_data_4_q0[1]),
        .I4(Q[2]),
        .I5(in_data_4_q0[0]),
        .O(tmp_product__0_carry_i_5__9_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__9
       (.I0(Q[1]),
        .I1(in_data_4_q0[0]),
        .I2(in_data_4_q0[1]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__9
       (.I0(in_data_4_q0[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8__8
       (.I0(in_data_4_q0[0]),
        .I1(Q[3]),
        .O(tmp_product__0_carry_i_8__8_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_2s_8_1_1
   (D,
    mul_i4343_fu_2185_p2,
    Q,
    in_scalar_q1,
    \mul_i4343_cast_cast_reg_4786_reg[4] ,
    \mul_i4343_cast_cast_reg_4786_reg[5] );
  output [2:0]D;
  output [5:0]mul_i4343_fu_2185_p2;
  input [0:0]Q;
  input [2:0]in_scalar_q1;
  input [1:0]\mul_i4343_cast_cast_reg_4786_reg[4] ;
  input [5:0]\mul_i4343_cast_cast_reg_4786_reg[5] ;

  wire [2:0]D;
  wire [0:0]Q;
  wire [2:0]in_scalar_q1;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_2_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_3_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_4_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_5_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_6_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_7_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[4]_i_8_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786[5]_i_2_n_0 ;
  wire [1:0]\mul_i4343_cast_cast_reg_4786_reg[4] ;
  wire \mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_0 ;
  wire \mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_1 ;
  wire \mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_2 ;
  wire \mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_3 ;
  wire [5:0]\mul_i4343_cast_cast_reg_4786_reg[5] ;
  wire [5:0]mul_i4343_fu_2185_p2;
  wire \sext_ln185_5_reg_4821[3]_i_2_n_0 ;
  wire \sext_ln185_5_reg_4821[3]_i_3_n_0 ;
  wire [3:0]\NLW_mul_i4343_cast_cast_reg_4786_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_i4343_cast_cast_reg_4786_reg[5]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_i4343_cast_cast_reg_4786[0]_i_1 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .O(mul_i4343_fu_2185_p2[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_2 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [2]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [3]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_3 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [1]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [2]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_4 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [1]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_5 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[5] [2]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [3]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [4]),
        .I4(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_6 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[5] [1]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [2]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [3]),
        .I4(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_7 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [1]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [2]),
        .I4(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_i4343_cast_cast_reg_4786[4]_i_8 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [1]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .O(\mul_i4343_cast_cast_reg_4786[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    \mul_i4343_cast_cast_reg_4786[5]_i_2 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[5] [5]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[5] [4]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [3]),
        .I4(\mul_i4343_cast_cast_reg_4786_reg[4] [1]),
        .O(\mul_i4343_cast_cast_reg_4786[5]_i_2_n_0 ));
  CARRY4 \mul_i4343_cast_cast_reg_4786_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_0 ,\mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_1 ,\mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_2 ,\mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i4343_cast_cast_reg_4786[4]_i_2_n_0 ,\mul_i4343_cast_cast_reg_4786[4]_i_3_n_0 ,\mul_i4343_cast_cast_reg_4786[4]_i_4_n_0 ,1'b0}),
        .O(mul_i4343_fu_2185_p2[4:1]),
        .S({\mul_i4343_cast_cast_reg_4786[4]_i_5_n_0 ,\mul_i4343_cast_cast_reg_4786[4]_i_6_n_0 ,\mul_i4343_cast_cast_reg_4786[4]_i_7_n_0 ,\mul_i4343_cast_cast_reg_4786[4]_i_8_n_0 }));
  CARRY4 \mul_i4343_cast_cast_reg_4786_reg[5]_i_1 
       (.CI(\mul_i4343_cast_cast_reg_4786_reg[4]_i_1_n_0 ),
        .CO(\NLW_mul_i4343_cast_cast_reg_4786_reg[5]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_i4343_cast_cast_reg_4786_reg[5]_i_1_O_UNCONNECTED [3:1],mul_i4343_fu_2185_p2[5]}),
        .S({1'b0,1'b0,1'b0,\mul_i4343_cast_cast_reg_4786[5]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h9FFFC0006000C000)) 
    \sext_ln185_5_reg_4821[1]_i_1 
       (.I0(Q),
        .I1(in_scalar_q1[1]),
        .I2(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .I3(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .I4(in_scalar_q1[0]),
        .I5(mul_i4343_fu_2185_p2[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5559555555955555)) 
    \sext_ln185_5_reg_4821[2]_i_1 
       (.I0(\sext_ln185_5_reg_4821[3]_i_3_n_0 ),
        .I1(Q),
        .I2(in_scalar_q1[1]),
        .I3(\sext_ln185_5_reg_4821[3]_i_2_n_0 ),
        .I4(in_scalar_q1[0]),
        .I5(mul_i4343_fu_2185_p2[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FBF7FFFF)) 
    \sext_ln185_5_reg_4821[3]_i_1 
       (.I0(mul_i4343_fu_2185_p2[1]),
        .I1(in_scalar_q1[0]),
        .I2(\sext_ln185_5_reg_4821[3]_i_2_n_0 ),
        .I3(in_scalar_q1[1]),
        .I4(Q),
        .I5(\sext_ln185_5_reg_4821[3]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln185_5_reg_4821[3]_i_2 
       (.I0(\mul_i4343_cast_cast_reg_4786_reg[5] [0]),
        .I1(\mul_i4343_cast_cast_reg_4786_reg[4] [0]),
        .O(\sext_ln185_5_reg_4821[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2221DDD2DDD2DDD)) 
    \sext_ln185_5_reg_4821[3]_i_3 
       (.I0(in_scalar_q1[2]),
        .I1(\sext_ln185_5_reg_4821[3]_i_2_n_0 ),
        .I2(mul_i4343_fu_2185_p2[1]),
        .I3(in_scalar_q1[1]),
        .I4(mul_i4343_fu_2185_p2[2]),
        .I5(in_scalar_q1[0]),
        .O(\sext_ln185_5_reg_4821[3]_i_3_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_3s_9_1_1
   (D,
    \add_ln163_reg_4762[6]_i_3_0 ,
    in_data_2_q0,
    Q,
    \add_ln163_reg_4762[3]_i_4_0 ,
    in_data_6_q0);
  output [5:0]D;
  output [6:0]\add_ln163_reg_4762[6]_i_3_0 ;
  input [2:0]in_data_2_q0;
  input [5:0]Q;
  input [3:0]\add_ln163_reg_4762[3]_i_4_0 ;
  input [2:0]in_data_6_q0;

  wire [5:0]D;
  wire [5:0]Q;
  wire \add_ln163_reg_4762[3]_i_10_n_0 ;
  wire \add_ln163_reg_4762[3]_i_2_n_0 ;
  wire \add_ln163_reg_4762[3]_i_3_n_0 ;
  wire [3:0]\add_ln163_reg_4762[3]_i_4_0 ;
  wire \add_ln163_reg_4762[3]_i_4_n_0 ;
  wire \add_ln163_reg_4762[3]_i_5_n_0 ;
  wire \add_ln163_reg_4762[3]_i_6_n_0 ;
  wire \add_ln163_reg_4762[3]_i_7_n_0 ;
  wire \add_ln163_reg_4762[3]_i_8_n_0 ;
  wire \add_ln163_reg_4762[3]_i_9_n_0 ;
  wire \add_ln163_reg_4762[6]_i_2_n_0 ;
  wire [6:0]\add_ln163_reg_4762[6]_i_3_0 ;
  wire \add_ln163_reg_4762[6]_i_3_n_0 ;
  wire \add_ln163_reg_4762_reg[3]_i_1_n_0 ;
  wire \add_ln163_reg_4762_reg[3]_i_1_n_1 ;
  wire \add_ln163_reg_4762_reg[3]_i_1_n_2 ;
  wire \add_ln163_reg_4762_reg[3]_i_1_n_3 ;
  wire \add_ln163_reg_4762_reg[6]_i_1_n_2 ;
  wire \add_ln163_reg_4762_reg[6]_i_1_n_3 ;
  wire [2:0]in_data_2_q0;
  wire [2:0]in_data_6_q0;
  wire tmp_product__0_carry__0_i_1__1_n_0;
  wire tmp_product__0_carry__0_i_2__1_n_0;
  wire tmp_product__0_carry__0_i_3__6_n_0;
  wire tmp_product__0_carry__0_i_4__1_n_0;
  wire tmp_product__0_carry__0_i_5__0_n_0;
  wire tmp_product__0_carry__0_i_6_n_0;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__1_n_0;
  wire tmp_product__0_carry_i_2__7_n_0;
  wire tmp_product__0_carry_i_3__1_n_0;
  wire tmp_product__0_carry_i_4__1_n_0;
  wire tmp_product__0_carry_i_5__1_n_0;
  wire tmp_product__0_carry_i_6__1_n_0;
  wire tmp_product__0_carry_i_7__1_n_0;
  wire tmp_product__0_carry_i_8__1_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:2]\NLW_add_ln163_reg_4762_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln163_reg_4762_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln163_reg_4762[3]_i_10 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [2]),
        .I1(in_data_6_q0[1]),
        .I2(\add_ln163_reg_4762[3]_i_4_0 [1]),
        .I3(in_data_6_q0[2]),
        .I4(\add_ln163_reg_4762[3]_i_4_0 [3]),
        .I5(in_data_6_q0[0]),
        .O(\add_ln163_reg_4762[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln163_reg_4762[3]_i_2 
       (.I0(D[3]),
        .O(\add_ln163_reg_4762[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln163_reg_4762[3]_i_3 
       (.I0(in_data_6_q0[0]),
        .I1(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .O(\add_ln163_reg_4762[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6666966699996999)) 
    \add_ln163_reg_4762[3]_i_4 
       (.I0(\add_ln163_reg_4762[3]_i_2_n_0 ),
        .I1(\add_ln163_reg_4762[3]_i_8_n_0 ),
        .I2(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .I3(in_data_6_q0[2]),
        .I4(\add_ln163_reg_4762[3]_i_9_n_0 ),
        .I5(\add_ln163_reg_4762[3]_i_10_n_0 ),
        .O(\add_ln163_reg_4762[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE925438F16DABC70)) 
    \add_ln163_reg_4762[3]_i_5 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .I1(in_data_6_q0[0]),
        .I2(\add_ln163_reg_4762[3]_i_9_n_0 ),
        .I3(\add_ln163_reg_4762[3]_i_4_0 [2]),
        .I4(in_data_6_q0[2]),
        .I5(D[2]),
        .O(\add_ln163_reg_4762[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \add_ln163_reg_4762[3]_i_6 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .I1(in_data_6_q0[1]),
        .I2(in_data_6_q0[0]),
        .I3(\add_ln163_reg_4762[3]_i_4_0 [1]),
        .I4(D[1]),
        .O(\add_ln163_reg_4762[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln163_reg_4762[3]_i_7 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .I1(in_data_6_q0[0]),
        .I2(D[0]),
        .O(\add_ln163_reg_4762[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC8880000C0008000)) 
    \add_ln163_reg_4762[3]_i_8 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [0]),
        .I1(in_data_6_q0[0]),
        .I2(in_data_6_q0[1]),
        .I3(\add_ln163_reg_4762[3]_i_4_0 [1]),
        .I4(\add_ln163_reg_4762[3]_i_4_0 [2]),
        .I5(in_data_6_q0[2]),
        .O(\add_ln163_reg_4762[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln163_reg_4762[3]_i_9 
       (.I0(\add_ln163_reg_4762[3]_i_4_0 [1]),
        .I1(in_data_6_q0[1]),
        .O(\add_ln163_reg_4762[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln163_reg_4762[6]_i_2 
       (.I0(D[4]),
        .I1(D[5]),
        .O(\add_ln163_reg_4762[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln163_reg_4762[6]_i_3 
       (.I0(D[3]),
        .I1(D[4]),
        .O(\add_ln163_reg_4762[6]_i_3_n_0 ));
  CARRY4 \add_ln163_reg_4762_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln163_reg_4762_reg[3]_i_1_n_0 ,\add_ln163_reg_4762_reg[3]_i_1_n_1 ,\add_ln163_reg_4762_reg[3]_i_1_n_2 ,\add_ln163_reg_4762_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln163_reg_4762[3]_i_2_n_0 ,D[2:1],\add_ln163_reg_4762[3]_i_3_n_0 }),
        .O(\add_ln163_reg_4762[6]_i_3_0 [3:0]),
        .S({\add_ln163_reg_4762[3]_i_4_n_0 ,\add_ln163_reg_4762[3]_i_5_n_0 ,\add_ln163_reg_4762[3]_i_6_n_0 ,\add_ln163_reg_4762[3]_i_7_n_0 }));
  CARRY4 \add_ln163_reg_4762_reg[6]_i_1 
       (.CI(\add_ln163_reg_4762_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln163_reg_4762_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln163_reg_4762_reg[6]_i_1_n_2 ,\add_ln163_reg_4762_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[4:3]}),
        .O({\NLW_add_ln163_reg_4762_reg[6]_i_1_O_UNCONNECTED [3],\add_ln163_reg_4762[6]_i_3_0 [6:4]}),
        .S({1'b0,1'b1,\add_ln163_reg_4762[6]_i_2_n_0 ,\add_ln163_reg_4762[6]_i_3_n_0 }));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__1_n_0,tmp_product__0_carry_i_2__7_n_0,tmp_product__0_carry_i_3__1_n_0,1'b0}),
        .O(D[3:0]),
        .S({tmp_product__0_carry_i_4__1_n_0,tmp_product__0_carry_i_5__1_n_0,tmp_product__0_carry_i_6__1_n_0,tmp_product__0_carry_i_7__1_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:1],tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1__1_n_0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:2],D[5:4]}),
        .S({1'b0,1'b0,tmp_product__0_carry__0_i_2__1_n_0,tmp_product__0_carry__0_i_3__6_n_0}));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_1__1
       (.I0(in_data_2_q0[2]),
        .I1(Q[1]),
        .I2(in_data_2_q0[1]),
        .I3(Q[2]),
        .I4(in_data_2_q0[0]),
        .I5(Q[3]),
        .O(tmp_product__0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hD54040402ABFBFBF)) 
    tmp_product__0_carry__0_i_2__1
       (.I0(tmp_product__0_carry__0_i_4__1_n_0),
        .I1(Q[3]),
        .I2(in_data_2_q0[1]),
        .I3(Q[4]),
        .I4(in_data_2_q0[0]),
        .I5(tmp_product__0_carry__0_i_5__0_n_0),
        .O(tmp_product__0_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_3__6
       (.I0(tmp_product__0_carry__0_i_1__1_n_0),
        .I1(in_data_2_q0[0]),
        .I2(Q[4]),
        .I3(in_data_2_q0[2]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_6_n_0),
        .O(tmp_product__0_carry__0_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(in_data_2_q0[2]),
        .O(tmp_product__0_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_5__0
       (.I0(Q[5]),
        .I1(in_data_2_q0[0]),
        .I2(Q[4]),
        .I3(in_data_2_q0[1]),
        .I4(Q[3]),
        .I5(in_data_2_q0[2]),
        .O(tmp_product__0_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_6
       (.I0(Q[3]),
        .I1(in_data_2_q0[1]),
        .O(tmp_product__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__1
       (.I0(in_data_2_q0[1]),
        .I1(Q[1]),
        .I2(in_data_2_q0[2]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__7
       (.I0(in_data_2_q0[1]),
        .I1(Q[1]),
        .I2(in_data_2_q0[2]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__1
       (.I0(in_data_2_q0[0]),
        .I1(Q[1]),
        .O(tmp_product__0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry_i_4__1
       (.I0(tmp_product__0_carry_i_1__1_n_0),
        .I1(in_data_2_q0[0]),
        .I2(Q[3]),
        .I3(in_data_2_q0[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry_i_8__1_n_0),
        .O(tmp_product__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__1
       (.I0(Q[0]),
        .I1(in_data_2_q0[2]),
        .I2(Q[1]),
        .I3(in_data_2_q0[1]),
        .I4(Q[2]),
        .I5(in_data_2_q0[0]),
        .O(tmp_product__0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__1
       (.I0(Q[1]),
        .I1(in_data_2_q0[0]),
        .I2(in_data_2_q0[1]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__1
       (.I0(in_data_2_q0[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__1
       (.I0(Q[2]),
        .I1(in_data_2_q0[1]),
        .O(tmp_product__0_carry_i_8__1_n_0));
endmodule

(* ORIG_REF_NAME = "case_9_mul_6s_3s_9_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_3s_9_1_1_5
   (D,
    empty_58_reg_4930,
    Q);
  output [5:0]D;
  input [5:0]empty_58_reg_4930;
  input [2:0]Q;

  wire [5:0]D;
  wire [2:0]Q;
  wire [5:0]empty_58_reg_4930;
  wire tmp_product__0_carry__0_i_1__6_n_0;
  wire tmp_product__0_carry__0_i_2__6_n_0;
  wire tmp_product__0_carry__0_i_3__7_n_0;
  wire tmp_product__0_carry__0_i_4__4_n_0;
  wire tmp_product__0_carry__0_i_5__1_n_0;
  wire tmp_product__0_carry__0_i_6__1_n_0;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__6_n_0;
  wire tmp_product__0_carry_i_2__11_n_0;
  wire tmp_product__0_carry_i_3__6_n_0;
  wire tmp_product__0_carry_i_4__6_n_0;
  wire tmp_product__0_carry_i_5__6_n_0;
  wire tmp_product__0_carry_i_6__6_n_0;
  wire tmp_product__0_carry_i_7__6_n_0;
  wire tmp_product__0_carry_i_8__6_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__6_n_0,tmp_product__0_carry_i_2__11_n_0,tmp_product__0_carry_i_3__6_n_0,1'b0}),
        .O(D[3:0]),
        .S({tmp_product__0_carry_i_4__6_n_0,tmp_product__0_carry_i_5__6_n_0,tmp_product__0_carry_i_6__6_n_0,tmp_product__0_carry_i_7__6_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:1],tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1__6_n_0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:2],D[5:4]}),
        .S({1'b0,1'b0,tmp_product__0_carry__0_i_2__6_n_0,tmp_product__0_carry__0_i_3__7_n_0}));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_1__6
       (.I0(empty_58_reg_4930[1]),
        .I1(Q[2]),
        .I2(empty_58_reg_4930[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(empty_58_reg_4930[3]),
        .O(tmp_product__0_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hD54040402ABFBFBF)) 
    tmp_product__0_carry__0_i_2__6
       (.I0(tmp_product__0_carry__0_i_4__4_n_0),
        .I1(Q[1]),
        .I2(empty_58_reg_4930[3]),
        .I3(empty_58_reg_4930[4]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__0_i_5__1_n_0),
        .O(tmp_product__0_carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_3__7
       (.I0(tmp_product__0_carry__0_i_1__6_n_0),
        .I1(Q[0]),
        .I2(empty_58_reg_4930[4]),
        .I3(empty_58_reg_4930[2]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_6__1_n_0),
        .O(tmp_product__0_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_4__4
       (.I0(Q[2]),
        .I1(empty_58_reg_4930[2]),
        .O(tmp_product__0_carry__0_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_5__1
       (.I0(empty_58_reg_4930[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(empty_58_reg_4930[4]),
        .I4(Q[2]),
        .I5(empty_58_reg_4930[3]),
        .O(tmp_product__0_carry__0_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_6__1
       (.I0(Q[1]),
        .I1(empty_58_reg_4930[3]),
        .O(tmp_product__0_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__6
       (.I0(empty_58_reg_4930[1]),
        .I1(Q[1]),
        .I2(empty_58_reg_4930[0]),
        .I3(Q[2]),
        .O(tmp_product__0_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__11
       (.I0(empty_58_reg_4930[1]),
        .I1(Q[1]),
        .I2(empty_58_reg_4930[0]),
        .I3(Q[2]),
        .O(tmp_product__0_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__6
       (.I0(Q[0]),
        .I1(empty_58_reg_4930[1]),
        .O(tmp_product__0_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry_i_4__6
       (.I0(tmp_product__0_carry_i_1__6_n_0),
        .I1(Q[0]),
        .I2(empty_58_reg_4930[3]),
        .I3(empty_58_reg_4930[1]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry_i_8__6_n_0),
        .O(tmp_product__0_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__6
       (.I0(Q[2]),
        .I1(empty_58_reg_4930[0]),
        .I2(Q[1]),
        .I3(empty_58_reg_4930[1]),
        .I4(empty_58_reg_4930[2]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__6
       (.I0(empty_58_reg_4930[1]),
        .I1(Q[0]),
        .I2(empty_58_reg_4930[0]),
        .I3(Q[1]),
        .O(tmp_product__0_carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__6
       (.I0(Q[0]),
        .I1(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_7__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__6
       (.I0(Q[1]),
        .I1(empty_58_reg_4930[2]),
        .O(tmp_product__0_carry_i_8__6_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_6s_12_1_1
   (dout,
    Q,
    in_scalar_load_2_reg_4346);
  output [5:0]dout;
  input [5:0]Q;
  input [5:0]in_scalar_load_2_reg_4346;

  wire [5:0]Q;
  wire [5:0]dout;
  wire [5:0]in_scalar_load_2_reg_4346;
  wire \m74_cast_reg_4920[2]_i_2_n_0 ;
  wire \m74_cast_reg_4920[2]_i_3_n_0 ;
  wire \m74_cast_reg_4920[2]_i_4_n_0 ;
  wire \m74_cast_reg_4920[2]_i_5_n_0 ;
  wire \m74_cast_reg_4920[2]_i_6_n_0 ;
  wire \m74_cast_reg_4920[2]_i_7_n_0 ;
  wire \m74_cast_reg_4920[2]_i_8_n_0 ;
  wire \m74_cast_reg_4920[2]_i_9_n_0 ;
  wire \m74_cast_reg_4920[5]_i_10_n_0 ;
  wire \m74_cast_reg_4920[5]_i_11_n_0 ;
  wire \m74_cast_reg_4920[5]_i_12_n_0 ;
  wire \m74_cast_reg_4920[5]_i_13_n_0 ;
  wire \m74_cast_reg_4920[5]_i_14_n_0 ;
  wire \m74_cast_reg_4920[5]_i_15_n_0 ;
  wire \m74_cast_reg_4920[5]_i_16_n_0 ;
  wire \m74_cast_reg_4920[5]_i_3_n_0 ;
  wire \m74_cast_reg_4920[5]_i_4_n_0 ;
  wire \m74_cast_reg_4920[5]_i_5_n_0 ;
  wire \m74_cast_reg_4920[5]_i_6_n_0 ;
  wire \m74_cast_reg_4920[5]_i_7_n_0 ;
  wire \m74_cast_reg_4920[5]_i_8_n_0 ;
  wire \m74_cast_reg_4920_reg[2]_i_1_n_0 ;
  wire \m74_cast_reg_4920_reg[2]_i_1_n_1 ;
  wire \m74_cast_reg_4920_reg[2]_i_1_n_2 ;
  wire \m74_cast_reg_4920_reg[2]_i_1_n_3 ;
  wire \m74_cast_reg_4920_reg[2]_i_1_n_4 ;
  wire \m74_cast_reg_4920_reg[5]_i_1_n_2 ;
  wire \m74_cast_reg_4920_reg[5]_i_1_n_3 ;
  wire \m74_cast_reg_4920_reg[5]_i_2_n_3 ;
  wire \m74_cast_reg_4920_reg[5]_i_2_n_6 ;
  wire \m74_cast_reg_4920_reg[5]_i_2_n_7 ;
  wire \m74_cast_reg_4920_reg[5]_i_9_n_2 ;
  wire \m74_cast_reg_4920_reg[5]_i_9_n_3 ;
  wire \m74_cast_reg_4920_reg[5]_i_9_n_5 ;
  wire \m74_cast_reg_4920_reg[5]_i_9_n_6 ;
  wire \m74_cast_reg_4920_reg[5]_i_9_n_7 ;
  wire [3:2]\NLW_m74_cast_reg_4920_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m74_cast_reg_4920_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_m74_cast_reg_4920_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_m74_cast_reg_4920_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_m74_cast_reg_4920_reg[5]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_m74_cast_reg_4920_reg[5]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m74_cast_reg_4920[2]_i_2 
       (.I0(in_scalar_load_2_reg_4346[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_scalar_load_2_reg_4346[2]),
        .I4(in_scalar_load_2_reg_4346[1]),
        .I5(Q[2]),
        .O(\m74_cast_reg_4920[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m74_cast_reg_4920[2]_i_3 
       (.I0(Q[1]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .I2(in_scalar_load_2_reg_4346[0]),
        .I3(Q[2]),
        .O(\m74_cast_reg_4920[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m74_cast_reg_4920[2]_i_4 
       (.I0(in_scalar_load_2_reg_4346[1]),
        .I1(Q[0]),
        .O(\m74_cast_reg_4920[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A956A6A3F3FC0C0)) 
    \m74_cast_reg_4920[2]_i_5 
       (.I0(in_scalar_load_2_reg_4346[2]),
        .I1(Q[0]),
        .I2(in_scalar_load_2_reg_4346[3]),
        .I3(in_scalar_load_2_reg_4346[0]),
        .I4(\m74_cast_reg_4920[2]_i_9_n_0 ),
        .I5(Q[1]),
        .O(\m74_cast_reg_4920[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m74_cast_reg_4920[2]_i_6 
       (.I0(Q[2]),
        .I1(in_scalar_load_2_reg_4346[0]),
        .I2(in_scalar_load_2_reg_4346[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(in_scalar_load_2_reg_4346[2]),
        .O(\m74_cast_reg_4920[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m74_cast_reg_4920[2]_i_7 
       (.I0(Q[0]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .I2(in_scalar_load_2_reg_4346[0]),
        .I3(Q[1]),
        .O(\m74_cast_reg_4920[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m74_cast_reg_4920[2]_i_8 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(Q[0]),
        .O(\m74_cast_reg_4920[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m74_cast_reg_4920[2]_i_9 
       (.I0(in_scalar_load_2_reg_4346[1]),
        .I1(Q[2]),
        .O(\m74_cast_reg_4920[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m74_cast_reg_4920[5]_i_10 
       (.I0(in_scalar_load_2_reg_4346[5]),
        .I1(in_scalar_load_2_reg_4346[4]),
        .I2(Q[2]),
        .I3(in_scalar_load_2_reg_4346[2]),
        .I4(Q[1]),
        .I5(in_scalar_load_2_reg_4346[3]),
        .O(\m74_cast_reg_4920[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m74_cast_reg_4920[5]_i_11 
       (.I0(in_scalar_load_2_reg_4346[4]),
        .I1(Q[2]),
        .I2(in_scalar_load_2_reg_4346[2]),
        .I3(Q[1]),
        .I4(in_scalar_load_2_reg_4346[3]),
        .O(\m74_cast_reg_4920[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m74_cast_reg_4920[5]_i_12 
       (.I0(in_scalar_load_2_reg_4346[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_scalar_load_2_reg_4346[3]),
        .I4(Q[2]),
        .I5(in_scalar_load_2_reg_4346[2]),
        .O(\m74_cast_reg_4920[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m74_cast_reg_4920[5]_i_13 
       (.I0(in_scalar_load_2_reg_4346[1]),
        .I1(Q[3]),
        .O(\m74_cast_reg_4920[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \m74_cast_reg_4920[5]_i_14 
       (.I0(in_scalar_load_2_reg_4346[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(in_scalar_load_2_reg_4346[0]),
        .I4(in_scalar_load_2_reg_4346[1]),
        .I5(Q[4]),
        .O(\m74_cast_reg_4920[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m74_cast_reg_4920[5]_i_15 
       (.I0(Q[3]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .I2(in_scalar_load_2_reg_4346[0]),
        .I3(Q[4]),
        .O(\m74_cast_reg_4920[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m74_cast_reg_4920[5]_i_16 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(Q[3]),
        .O(\m74_cast_reg_4920[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m74_cast_reg_4920[5]_i_3 
       (.I0(\m74_cast_reg_4920_reg[5]_i_2_n_6 ),
        .I1(\m74_cast_reg_4920_reg[5]_i_9_n_5 ),
        .O(\m74_cast_reg_4920[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m74_cast_reg_4920[5]_i_4 
       (.I0(\m74_cast_reg_4920_reg[5]_i_2_n_7 ),
        .I1(\m74_cast_reg_4920_reg[5]_i_9_n_6 ),
        .O(\m74_cast_reg_4920[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m74_cast_reg_4920[5]_i_5 
       (.I0(\m74_cast_reg_4920_reg[2]_i_1_n_4 ),
        .I1(\m74_cast_reg_4920_reg[5]_i_9_n_7 ),
        .O(\m74_cast_reg_4920[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m74_cast_reg_4920[5]_i_6 
       (.I0(in_scalar_load_2_reg_4346[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_scalar_load_2_reg_4346[1]),
        .I4(Q[2]),
        .I5(in_scalar_load_2_reg_4346[2]),
        .O(\m74_cast_reg_4920[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m74_cast_reg_4920[5]_i_7 
       (.I0(\m74_cast_reg_4920[5]_i_10_n_0 ),
        .I1(Q[0]),
        .I2(\m74_cast_reg_4920[5]_i_11_n_0 ),
        .O(\m74_cast_reg_4920[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m74_cast_reg_4920[5]_i_8 
       (.I0(in_scalar_load_2_reg_4346[2]),
        .I1(\m74_cast_reg_4920[2]_i_9_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(in_scalar_load_2_reg_4346[3]),
        .I5(\m74_cast_reg_4920[5]_i_12_n_0 ),
        .O(\m74_cast_reg_4920[5]_i_8_n_0 ));
  CARRY4 \m74_cast_reg_4920_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m74_cast_reg_4920_reg[2]_i_1_n_0 ,\m74_cast_reg_4920_reg[2]_i_1_n_1 ,\m74_cast_reg_4920_reg[2]_i_1_n_2 ,\m74_cast_reg_4920_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m74_cast_reg_4920[2]_i_2_n_0 ,\m74_cast_reg_4920[2]_i_3_n_0 ,\m74_cast_reg_4920[2]_i_4_n_0 ,1'b0}),
        .O({\m74_cast_reg_4920_reg[2]_i_1_n_4 ,dout[2:0]}),
        .S({\m74_cast_reg_4920[2]_i_5_n_0 ,\m74_cast_reg_4920[2]_i_6_n_0 ,\m74_cast_reg_4920[2]_i_7_n_0 ,\m74_cast_reg_4920[2]_i_8_n_0 }));
  CARRY4 \m74_cast_reg_4920_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m74_cast_reg_4920_reg[5]_i_1_CO_UNCONNECTED [3:2],\m74_cast_reg_4920_reg[5]_i_1_n_2 ,\m74_cast_reg_4920_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m74_cast_reg_4920_reg[5]_i_2_n_7 ,\m74_cast_reg_4920_reg[2]_i_1_n_4 }),
        .O({\NLW_m74_cast_reg_4920_reg[5]_i_1_O_UNCONNECTED [3],dout[5:3]}),
        .S({1'b0,\m74_cast_reg_4920[5]_i_3_n_0 ,\m74_cast_reg_4920[5]_i_4_n_0 ,\m74_cast_reg_4920[5]_i_5_n_0 }));
  CARRY4 \m74_cast_reg_4920_reg[5]_i_2 
       (.CI(\m74_cast_reg_4920_reg[2]_i_1_n_0 ),
        .CO({\NLW_m74_cast_reg_4920_reg[5]_i_2_CO_UNCONNECTED [3:1],\m74_cast_reg_4920_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m74_cast_reg_4920[5]_i_6_n_0 }),
        .O({\NLW_m74_cast_reg_4920_reg[5]_i_2_O_UNCONNECTED [3:2],\m74_cast_reg_4920_reg[5]_i_2_n_6 ,\m74_cast_reg_4920_reg[5]_i_2_n_7 }),
        .S({1'b0,1'b0,\m74_cast_reg_4920[5]_i_7_n_0 ,\m74_cast_reg_4920[5]_i_8_n_0 }));
  CARRY4 \m74_cast_reg_4920_reg[5]_i_9 
       (.CI(1'b0),
        .CO({\NLW_m74_cast_reg_4920_reg[5]_i_9_CO_UNCONNECTED [3:2],\m74_cast_reg_4920_reg[5]_i_9_n_2 ,\m74_cast_reg_4920_reg[5]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m74_cast_reg_4920[5]_i_13_n_0 ,1'b0}),
        .O({\NLW_m74_cast_reg_4920_reg[5]_i_9_O_UNCONNECTED [3],\m74_cast_reg_4920_reg[5]_i_9_n_5 ,\m74_cast_reg_4920_reg[5]_i_9_n_6 ,\m74_cast_reg_4920_reg[5]_i_9_n_7 }),
        .S({1'b0,\m74_cast_reg_4920[5]_i_14_n_0 ,\m74_cast_reg_4920[5]_i_15_n_0 ,\m74_cast_reg_4920[5]_i_16_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_6s_6s_6_1_1
   (D,
    in_data_10_q1_1_sp_1,
    in_data_10_q1_2_sp_1,
    in_data_10_q1_0_sp_1,
    Q,
    in_data_8_q1,
    in_data_10_q1,
    tmp_product__0_carry__0_i_2_0);
  output [5:0]D;
  output in_data_10_q1_1_sp_1;
  output in_data_10_q1_2_sp_1;
  output in_data_10_q1_0_sp_1;
  input [5:0]Q;
  input [2:0]in_data_8_q1;
  input [2:0]in_data_10_q1;
  input tmp_product__0_carry__0_i_2_0;

  wire [1:1]C;
  wire [5:0]D;
  wire [5:0]Q;
  wire [2:0]in_data_10_q1;
  wire in_data_10_q1_0_sn_1;
  wire in_data_10_q1_1_sn_1;
  wire in_data_10_q1_2_sn_1;
  wire [2:0]in_data_8_q1;
  wire tmp_product__0_carry__0_i_1_n_0;
  wire tmp_product__0_carry__0_i_2_0;
  wire tmp_product__0_carry__0_i_2_n_0;
  wire tmp_product__0_carry__0_i_3__5_n_0;
  wire tmp_product__0_carry__0_i_4_n_0;
  wire tmp_product__0_carry__0_i_5_n_0;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_11_n_0;
  wire tmp_product__0_carry_i_12_n_0;
  wire tmp_product__0_carry_i_1_n_0;
  wire tmp_product__0_carry_i_2_n_0;
  wire tmp_product__0_carry_i_3_n_0;
  wire tmp_product__0_carry_i_4_n_0;
  wire tmp_product__0_carry_i_5_n_0;
  wire tmp_product__0_carry_i_6_n_0;
  wire tmp_product__0_carry_i_7_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__15_carry_i_1_n_0;
  wire tmp_product__15_carry_i_2_n_0;
  wire tmp_product__15_carry_i_3_n_0;
  wire tmp_product__15_carry_i_4_n_0;
  wire tmp_product__15_carry_n_2;
  wire tmp_product__15_carry_n_3;
  wire tmp_product__15_carry_n_5;
  wire tmp_product__15_carry_n_6;
  wire tmp_product__15_carry_n_7;
  wire tmp_product__21_carry_i_1_n_0;
  wire tmp_product__21_carry_i_2_n_0;
  wire tmp_product__21_carry_i_3_n_0;
  wire tmp_product__21_carry_n_2;
  wire tmp_product__21_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__15_carry_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__15_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__21_carry_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__21_carry_O_UNCONNECTED;

  assign in_data_10_q1_0_sp_1 = in_data_10_q1_0_sn_1;
  assign in_data_10_q1_1_sp_1 = in_data_10_q1_1_sn_1;
  assign in_data_10_q1_2_sp_1 = in_data_10_q1_2_sn_1;
  LUT6 #(
    .INIT(64'hF00FF30FF05FE35F)) 
    p_carry__0_i_5
       (.I0(in_data_10_q1[0]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_8_q1[2]),
        .I3(in_data_10_q1[2]),
        .I4(in_data_8_q1[1]),
        .I5(in_data_10_q1[1]),
        .O(in_data_10_q1_0_sn_1));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1_n_0,tmp_product__0_carry_i_2_n_0,tmp_product__0_carry_i_3_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4_n_0,tmp_product__0_carry_i_5_n_0,tmp_product__0_carry_i_6_n_0,tmp_product__0_carry_i_7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:1],tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__0_carry__0_i_1_n_0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3:2],tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({1'b0,1'b0,tmp_product__0_carry__0_i_2_n_0,tmp_product__0_carry__0_i_3__5_n_0}));
  LUT6 #(
    .INIT(64'h20002000F2222000)) 
    tmp_product__0_carry__0_i_1
       (.I0(Q[1]),
        .I1(in_data_10_q1_1_sn_1),
        .I2(Q[2]),
        .I3(C),
        .I4(Q[0]),
        .I5(in_data_10_q1_2_sn_1),
        .O(tmp_product__0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h559599A955955595)) 
    tmp_product__0_carry__0_i_2
       (.I0(tmp_product__0_carry__0_i_4_n_0),
        .I1(tmp_product__0_carry__0_i_5_n_0),
        .I2(Q[1]),
        .I3(in_data_10_q1_2_sn_1),
        .I4(in_data_10_q1_1_sn_1),
        .I5(Q[2]),
        .O(tmp_product__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    tmp_product__0_carry__0_i_3__5
       (.I0(tmp_product__0_carry__0_i_1_n_0),
        .I1(Q[1]),
        .I2(in_data_10_q1_2_sn_1),
        .I3(in_data_10_q1_1_sn_1),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_5_n_0),
        .O(tmp_product__0_carry__0_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h8878778788788878)) 
    tmp_product__0_carry__0_i_4
       (.I0(tmp_product__0_carry__0_i_2_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_data_10_q1_0_sn_1),
        .I4(in_data_10_q1_2_sn_1),
        .I5(Q[2]),
        .O(tmp_product__0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__0_carry__0_i_5
       (.I0(Q[0]),
        .I1(in_data_10_q1_0_sn_1),
        .O(tmp_product__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hBB4B44B444B444B4)) 
    tmp_product__0_carry_i_1
       (.I0(in_data_10_q1_2_sn_1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_data_10_q1_1_sn_1),
        .I4(Q[2]),
        .I5(C),
        .O(tmp_product__0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_10
       (.I0(in_data_10_q1[1]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_8_q1[1]),
        .I3(in_data_10_q1[0]),
        .O(C));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_11
       (.I0(in_data_10_q1[0]),
        .I1(in_data_8_q1[0]),
        .O(tmp_product__0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h78880000)) 
    tmp_product__0_carry_i_12
       (.I0(in_data_10_q1[0]),
        .I1(in_data_8_q1[1]),
        .I2(in_data_8_q1[0]),
        .I3(in_data_10_q1[1]),
        .I4(Q[2]),
        .O(tmp_product__0_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h9F60A0A0C0C00000)) 
    tmp_product__0_carry_i_2
       (.I0(in_data_10_q1[1]),
        .I1(in_data_8_q1[1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(in_data_10_q1[0]),
        .I5(in_data_8_q1[0]),
        .O(tmp_product__0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product__0_carry_i_3
       (.I0(Q[1]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_10_q1[0]),
        .O(tmp_product__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hA6F359F3590C590C)) 
    tmp_product__0_carry_i_4
       (.I0(in_data_10_q1_1_sn_1),
        .I1(Q[0]),
        .I2(in_data_10_q1_2_sn_1),
        .I3(Q[1]),
        .I4(tmp_product__0_carry_i_11_n_0),
        .I5(tmp_product__0_carry_i_12_n_0),
        .O(tmp_product__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB4444BBBB444B444)) 
    tmp_product__0_carry_i_5
       (.I0(tmp_product__0_carry_i_11_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(C),
        .I4(in_data_10_q1_1_sn_1),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9FA0C00060A0C000)) 
    tmp_product__0_carry_i_6
       (.I0(in_data_10_q1[1]),
        .I1(in_data_8_q1[1]),
        .I2(Q[0]),
        .I3(in_data_10_q1[0]),
        .I4(in_data_8_q1[0]),
        .I5(Q[1]),
        .O(tmp_product__0_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product__0_carry_i_7
       (.I0(Q[0]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_10_q1[0]),
        .O(tmp_product__0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h8DB199F59F93935F)) 
    tmp_product__0_carry_i_8
       (.I0(in_data_10_q1[2]),
        .I1(in_data_8_q1[2]),
        .I2(in_data_8_q1[1]),
        .I3(in_data_10_q1[1]),
        .I4(in_data_10_q1[0]),
        .I5(in_data_8_q1[0]),
        .O(in_data_10_q1_2_sn_1));
  LUT6 #(
    .INIT(64'hF08887770F778777)) 
    tmp_product__0_carry_i_9
       (.I0(in_data_10_q1[1]),
        .I1(in_data_8_q1[1]),
        .I2(in_data_10_q1[2]),
        .I3(in_data_8_q1[0]),
        .I4(in_data_10_q1[0]),
        .I5(in_data_8_q1[2]),
        .O(in_data_10_q1_1_sn_1));
  CARRY4 tmp_product__15_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__15_carry_CO_UNCONNECTED[3:2],tmp_product__15_carry_n_2,tmp_product__15_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__15_carry_i_1_n_0,1'b0}),
        .O({NLW_tmp_product__15_carry_O_UNCONNECTED[3],tmp_product__15_carry_n_5,tmp_product__15_carry_n_6,tmp_product__15_carry_n_7}),
        .S({1'b0,tmp_product__15_carry_i_2_n_0,tmp_product__15_carry_i_3_n_0,tmp_product__15_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h2A808080)) 
    tmp_product__15_carry_i_1
       (.I0(Q[3]),
        .I1(in_data_10_q1[0]),
        .I2(in_data_8_q1[1]),
        .I3(in_data_8_q1[0]),
        .I4(in_data_10_q1[1]),
        .O(tmp_product__15_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h4BBBB4444BBB4BBB)) 
    tmp_product__15_carry_i_2
       (.I0(in_data_10_q1_1_sn_1),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(C),
        .I4(tmp_product__0_carry_i_11_n_0),
        .I5(Q[5]),
        .O(tmp_product__15_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9FA0C00060A0C000)) 
    tmp_product__15_carry_i_3
       (.I0(in_data_10_q1[1]),
        .I1(in_data_8_q1[1]),
        .I2(Q[3]),
        .I3(in_data_10_q1[0]),
        .I4(in_data_8_q1[0]),
        .I5(Q[4]),
        .O(tmp_product__15_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product__15_carry_i_4
       (.I0(Q[3]),
        .I1(in_data_8_q1[0]),
        .I2(in_data_10_q1[0]),
        .O(tmp_product__15_carry_i_4_n_0));
  CARRY4 tmp_product__21_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__21_carry_CO_UNCONNECTED[3:2],tmp_product__21_carry_n_2,tmp_product__21_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__0_n_7,tmp_product__0_carry_n_4}),
        .O({NLW_tmp_product__21_carry_O_UNCONNECTED[3],D[5:3]}),
        .S({1'b0,tmp_product__21_carry_i_1_n_0,tmp_product__21_carry_i_2_n_0,tmp_product__21_carry_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__21_carry_i_1
       (.I0(tmp_product__15_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__21_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__21_carry_i_2
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__15_carry_n_6),
        .O(tmp_product__21_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__21_carry_i_3
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__15_carry_n_7),
        .O(tmp_product__21_carry_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_3s_7_1_1
   (D,
    empty_58_reg_4930,
    in_data_0_q0,
    sext_ln219_1_fu_3028_p1,
    Q);
  output [7:0]D;
  input [6:0]empty_58_reg_4930;
  input [2:0]in_data_0_q0;
  input [2:0]sext_ln219_1_fu_3028_p1;
  input [5:0]Q;

  wire [7:0]D;
  wire [5:0]Q;
  wire \add_ln222_14_reg_5179[3]_i_2_n_0 ;
  wire \add_ln222_14_reg_5179[3]_i_3_n_0 ;
  wire \add_ln222_14_reg_5179[3]_i_4_n_0 ;
  wire \add_ln222_14_reg_5179[3]_i_5_n_0 ;
  wire \add_ln222_14_reg_5179[3]_i_6_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_2_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_3_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_4_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_5_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_6_n_0 ;
  wire \add_ln222_14_reg_5179[7]_i_7_n_0 ;
  wire \add_ln222_14_reg_5179_reg[3]_i_1_n_0 ;
  wire \add_ln222_14_reg_5179_reg[3]_i_1_n_1 ;
  wire \add_ln222_14_reg_5179_reg[3]_i_1_n_2 ;
  wire \add_ln222_14_reg_5179_reg[3]_i_1_n_3 ;
  wire \add_ln222_14_reg_5179_reg[7]_i_1_n_1 ;
  wire \add_ln222_14_reg_5179_reg[7]_i_1_n_2 ;
  wire \add_ln222_14_reg_5179_reg[7]_i_1_n_3 ;
  wire [6:0]empty_58_reg_4930;
  wire [2:0]in_data_0_q0;
  wire [2:0]sext_ln219_1_fu_3028_p1;
  wire tmp_product__0_carry__0_i_1__5_n_0;
  wire tmp_product__0_carry__0_i_2__5_n_0;
  wire tmp_product__0_carry__0_i_3__3_n_0;
  wire tmp_product__0_carry__0_i_4__6_n_0;
  wire tmp_product__0_carry__0_i_5__6_n_0;
  wire tmp_product__0_carry__0_i_6__0_n_0;
  wire tmp_product__0_carry__0_i_7_n_0;
  wire tmp_product__0_carry__0_i_8__0_n_0;
  wire tmp_product__0_carry__0_i_9__2_n_0;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__5_n_0;
  wire tmp_product__0_carry_i_2__10_n_0;
  wire tmp_product__0_carry_i_3__5_n_0;
  wire tmp_product__0_carry_i_4__5_n_0;
  wire tmp_product__0_carry_i_5__5_n_0;
  wire tmp_product__0_carry_i_6__5_n_0;
  wire tmp_product__0_carry_i_7__5_n_0;
  wire tmp_product__0_carry_i_8__5_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__0_carry_n_5;
  wire tmp_product__0_carry_n_6;
  wire tmp_product__0_carry_n_7;
  wire [3:3]\NLW_add_ln222_14_reg_5179_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln222_14_reg_5179[3]_i_2 
       (.I0(Q[3]),
        .I1(sext_ln219_1_fu_3028_p1[2]),
        .I2(\add_ln222_14_reg_5179[3]_i_6_n_0 ),
        .I3(tmp_product__0_carry_n_4),
        .O(\add_ln222_14_reg_5179[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \add_ln222_14_reg_5179[3]_i_3 
       (.I0(Q[2]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln219_1_fu_3028_p1[0]),
        .I3(Q[1]),
        .I4(tmp_product__0_carry_n_5),
        .O(\add_ln222_14_reg_5179[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_14_reg_5179[3]_i_4 
       (.I0(Q[1]),
        .I1(sext_ln219_1_fu_3028_p1[0]),
        .I2(tmp_product__0_carry_n_6),
        .O(\add_ln222_14_reg_5179[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_14_reg_5179[3]_i_5 
       (.I0(Q[0]),
        .I1(tmp_product__0_carry_n_7),
        .O(\add_ln222_14_reg_5179[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln222_14_reg_5179[3]_i_6 
       (.I0(Q[2]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln219_1_fu_3028_p1[0]),
        .I3(Q[1]),
        .O(\add_ln222_14_reg_5179[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0400FFCF)) 
    \add_ln222_14_reg_5179[7]_i_2 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(Q[4]),
        .I2(\add_ln222_14_reg_5179[7]_i_6_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\add_ln222_14_reg_5179[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55455D45AABAA2BA)) 
    \add_ln222_14_reg_5179[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\add_ln222_14_reg_5179[7]_i_6_n_0 ),
        .I3(Q[4]),
        .I4(sext_ln219_1_fu_3028_p1[2]),
        .I5(tmp_product__0_carry__0_n_5),
        .O(\add_ln222_14_reg_5179[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0430FBCFFBCF0430)) 
    \add_ln222_14_reg_5179[7]_i_4 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(Q[4]),
        .I2(\add_ln222_14_reg_5179[7]_i_6_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(tmp_product__0_carry__0_n_6),
        .O(\add_ln222_14_reg_5179[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln222_14_reg_5179[7]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\add_ln222_14_reg_5179[7]_i_7_n_0 ),
        .I3(tmp_product__0_carry__0_n_7),
        .O(\add_ln222_14_reg_5179[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000EEE0EEEEEEE)) 
    \add_ln222_14_reg_5179[7]_i_6 
       (.I0(sext_ln219_1_fu_3028_p1[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(sext_ln219_1_fu_3028_p1[0]),
        .I4(sext_ln219_1_fu_3028_p1[1]),
        .I5(Q[2]),
        .O(\add_ln222_14_reg_5179[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000E888E888FFFF)) 
    \add_ln222_14_reg_5179[7]_i_7 
       (.I0(Q[2]),
        .I1(sext_ln219_1_fu_3028_p1[1]),
        .I2(sext_ln219_1_fu_3028_p1[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(sext_ln219_1_fu_3028_p1[2]),
        .O(\add_ln222_14_reg_5179[7]_i_7_n_0 ));
  CARRY4 \add_ln222_14_reg_5179_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_14_reg_5179_reg[3]_i_1_n_0 ,\add_ln222_14_reg_5179_reg[3]_i_1_n_1 ,\add_ln222_14_reg_5179_reg[3]_i_1_n_2 ,\add_ln222_14_reg_5179_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,Q[0]}),
        .O(D[3:0]),
        .S({\add_ln222_14_reg_5179[3]_i_2_n_0 ,\add_ln222_14_reg_5179[3]_i_3_n_0 ,\add_ln222_14_reg_5179[3]_i_4_n_0 ,\add_ln222_14_reg_5179[3]_i_5_n_0 }));
  CARRY4 \add_ln222_14_reg_5179_reg[7]_i_1 
       (.CI(\add_ln222_14_reg_5179_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln222_14_reg_5179_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln222_14_reg_5179_reg[7]_i_1_n_1 ,\add_ln222_14_reg_5179_reg[7]_i_1_n_2 ,\add_ln222_14_reg_5179_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln222_14_reg_5179[7]_i_2_n_0 ,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .O(D[7:4]),
        .S({1'b1,\add_ln222_14_reg_5179[7]_i_3_n_0 ,\add_ln222_14_reg_5179[7]_i_4_n_0 ,\add_ln222_14_reg_5179[7]_i_5_n_0 }));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__5_n_0,tmp_product__0_carry_i_2__10_n_0,tmp_product__0_carry_i_3__5_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .S({tmp_product__0_carry_i_4__5_n_0,tmp_product__0_carry_i_5__5_n_0,tmp_product__0_carry_i_6__5_n_0,tmp_product__0_carry_i_7__5_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:2],tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__0_i_1__5_n_0,tmp_product__0_carry__0_i_2__5_n_0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3],tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({1'b0,tmp_product__0_carry__0_i_3__3_n_0,tmp_product__0_carry__0_i_4__6_n_0,tmp_product__0_carry__0_i_5__6_n_0}));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_1__5
       (.I0(in_data_0_q0[2]),
        .I1(empty_58_reg_4930[2]),
        .I2(empty_58_reg_4930[3]),
        .I3(in_data_0_q0[1]),
        .I4(in_data_0_q0[0]),
        .I5(empty_58_reg_4930[4]),
        .O(tmp_product__0_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_2__5
       (.I0(in_data_0_q0[2]),
        .I1(empty_58_reg_4930[1]),
        .I2(empty_58_reg_4930[2]),
        .I3(in_data_0_q0[1]),
        .I4(in_data_0_q0[0]),
        .I5(empty_58_reg_4930[3]),
        .O(tmp_product__0_carry__0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'hD54040402ABFBFBF)) 
    tmp_product__0_carry__0_i_3__3
       (.I0(tmp_product__0_carry__0_i_6__0_n_0),
        .I1(in_data_0_q0[1]),
        .I2(empty_58_reg_4930[4]),
        .I3(empty_58_reg_4930[5]),
        .I4(in_data_0_q0[0]),
        .I5(tmp_product__0_carry__0_i_7_n_0),
        .O(tmp_product__0_carry__0_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_4__6
       (.I0(tmp_product__0_carry__0_i_1__5_n_0),
        .I1(in_data_0_q0[0]),
        .I2(empty_58_reg_4930[5]),
        .I3(in_data_0_q0[2]),
        .I4(empty_58_reg_4930[3]),
        .I5(tmp_product__0_carry__0_i_8__0_n_0),
        .O(tmp_product__0_carry__0_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_5__6
       (.I0(tmp_product__0_carry__0_i_2__5_n_0),
        .I1(in_data_0_q0[0]),
        .I2(empty_58_reg_4930[4]),
        .I3(in_data_0_q0[2]),
        .I4(empty_58_reg_4930[2]),
        .I5(tmp_product__0_carry__0_i_9__2_n_0),
        .O(tmp_product__0_carry__0_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_6__0
       (.I0(empty_58_reg_4930[3]),
        .I1(in_data_0_q0[2]),
        .O(tmp_product__0_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_7
       (.I0(empty_58_reg_4930[6]),
        .I1(in_data_0_q0[0]),
        .I2(in_data_0_q0[1]),
        .I3(empty_58_reg_4930[5]),
        .I4(empty_58_reg_4930[4]),
        .I5(in_data_0_q0[2]),
        .O(tmp_product__0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_8__0
       (.I0(in_data_0_q0[1]),
        .I1(empty_58_reg_4930[4]),
        .O(tmp_product__0_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_9__2
       (.I0(in_data_0_q0[1]),
        .I1(empty_58_reg_4930[3]),
        .O(tmp_product__0_carry__0_i_9__2_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__5
       (.I0(empty_58_reg_4930[1]),
        .I1(in_data_0_q0[1]),
        .I2(in_data_0_q0[2]),
        .I3(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__10
       (.I0(empty_58_reg_4930[1]),
        .I1(in_data_0_q0[1]),
        .I2(in_data_0_q0[2]),
        .I3(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__5
       (.I0(in_data_0_q0[0]),
        .I1(empty_58_reg_4930[1]),
        .O(tmp_product__0_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry_i_4__5
       (.I0(tmp_product__0_carry_i_1__5_n_0),
        .I1(in_data_0_q0[0]),
        .I2(empty_58_reg_4930[3]),
        .I3(in_data_0_q0[2]),
        .I4(empty_58_reg_4930[1]),
        .I5(tmp_product__0_carry_i_8__5_n_0),
        .O(tmp_product__0_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__5
       (.I0(empty_58_reg_4930[0]),
        .I1(in_data_0_q0[2]),
        .I2(in_data_0_q0[1]),
        .I3(empty_58_reg_4930[1]),
        .I4(empty_58_reg_4930[2]),
        .I5(in_data_0_q0[0]),
        .O(tmp_product__0_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__5
       (.I0(empty_58_reg_4930[1]),
        .I1(in_data_0_q0[0]),
        .I2(empty_58_reg_4930[0]),
        .I3(in_data_0_q0[1]),
        .O(tmp_product__0_carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__5
       (.I0(in_data_0_q0[0]),
        .I1(empty_58_reg_4930[0]),
        .O(tmp_product__0_carry_i_7__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__5
       (.I0(in_data_0_q0[1]),
        .I1(empty_58_reg_4930[2]),
        .O(tmp_product__0_carry_i_8__5_n_0));
endmodule

(* ORIG_REF_NAME = "case_9_mul_7s_3s_7_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_3s_7_1_1_6
   (D,
    \add_ln222_12_reg_5174_reg[7]_i_1_0 ,
    Q,
    trunc_ln177_cast_reg_4950,
    \add_ln222_12_reg_5174_reg[7]_i_2_0 ,
    \add_i2636_phi_fu_362_reg[7] );
  output [7:0]D;
  output [8:0]\add_ln222_12_reg_5174_reg[7]_i_1_0 ;
  input [2:0]Q;
  input [3:0]trunc_ln177_cast_reg_4950;
  input [2:0]\add_ln222_12_reg_5174_reg[7]_i_2_0 ;
  input [7:0]\add_i2636_phi_fu_362_reg[7] ;

  wire [7:0]D;
  wire [2:0]Q;
  wire \add_i2636_phi_fu_362[3]_i_2_n_0 ;
  wire \add_i2636_phi_fu_362[3]_i_3_n_0 ;
  wire \add_i2636_phi_fu_362[3]_i_4_n_0 ;
  wire \add_i2636_phi_fu_362[3]_i_5_n_0 ;
  wire \add_i2636_phi_fu_362[3]_i_6_n_0 ;
  wire \add_i2636_phi_fu_362[7]_i_2_n_0 ;
  wire \add_i2636_phi_fu_362[7]_i_3_n_0 ;
  wire \add_i2636_phi_fu_362[7]_i_4_n_0 ;
  wire \add_i2636_phi_fu_362[7]_i_5_n_0 ;
  wire \add_i2636_phi_fu_362_reg[3]_i_1_n_0 ;
  wire \add_i2636_phi_fu_362_reg[3]_i_1_n_1 ;
  wire \add_i2636_phi_fu_362_reg[3]_i_1_n_2 ;
  wire \add_i2636_phi_fu_362_reg[3]_i_1_n_3 ;
  wire [7:0]\add_i2636_phi_fu_362_reg[7] ;
  wire \add_i2636_phi_fu_362_reg[7]_i_1_n_1 ;
  wire \add_i2636_phi_fu_362_reg[7]_i_1_n_2 ;
  wire \add_i2636_phi_fu_362_reg[7]_i_1_n_3 ;
  wire \add_ln222_12_reg_5174[3]_i_10_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_3_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_4_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_5_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_6_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_7_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_8_n_0 ;
  wire \add_ln222_12_reg_5174[3]_i_9_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_10_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_3_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_4_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_5_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_6_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_7_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_8_n_0 ;
  wire \add_ln222_12_reg_5174[7]_i_9_n_0 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_1_n_0 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_1_n_1 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_1_n_2 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_1_n_3 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_2_n_0 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_2_n_1 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_2_n_2 ;
  wire \add_ln222_12_reg_5174_reg[3]_i_2_n_3 ;
  wire [8:0]\add_ln222_12_reg_5174_reg[7]_i_1_0 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_1_n_0 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_1_n_1 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_1_n_2 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_1_n_3 ;
  wire [2:0]\add_ln222_12_reg_5174_reg[7]_i_2_0 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_2_n_0 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_2_n_2 ;
  wire \add_ln222_12_reg_5174_reg[7]_i_2_n_3 ;
  wire [6:0]sext_ln222_7_fu_3047_p1;
  wire tmp_product__0_carry__0_i_1__4_n_0;
  wire tmp_product__0_carry__0_i_2__4_n_0;
  wire tmp_product__0_carry__0_i_3__2_n_0;
  wire tmp_product__0_carry__0_i_4__5_n_0;
  wire tmp_product__0_carry__0_i_5__5_n_0;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__4_n_0;
  wire tmp_product__0_carry_i_2__9_n_0;
  wire tmp_product__0_carry_i_3__4_n_0;
  wire tmp_product__0_carry_i_4__4_n_0;
  wire tmp_product__0_carry_i_5__4_n_0;
  wire tmp_product__0_carry_i_6__4_n_0;
  wire tmp_product__0_carry_i_7__4_n_0;
  wire tmp_product__0_carry_i_8__4_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__0_carry_n_5;
  wire tmp_product__0_carry_n_6;
  wire tmp_product__0_carry_n_7;
  wire [3:0]trunc_ln177_cast_reg_4950;
  wire [3:3]\NLW_add_i2636_phi_fu_362_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_add_ln222_12_reg_5174_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln222_12_reg_5174_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln222_12_reg_5174_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln222_12_reg_5174_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_carry__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_i2636_phi_fu_362[3]_i_2 
       (.I0(Q[2]),
        .O(\add_i2636_phi_fu_362[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i2636_phi_fu_362[3]_i_3 
       (.I0(\add_i2636_phi_fu_362_reg[7] [2]),
        .I1(\add_i2636_phi_fu_362_reg[7] [3]),
        .O(\add_i2636_phi_fu_362[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i2636_phi_fu_362[3]_i_4 
       (.I0(\add_i2636_phi_fu_362_reg[7] [2]),
        .I1(Q[2]),
        .O(\add_i2636_phi_fu_362[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i2636_phi_fu_362[3]_i_5 
       (.I0(Q[1]),
        .I1(\add_i2636_phi_fu_362_reg[7] [1]),
        .O(\add_i2636_phi_fu_362[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i2636_phi_fu_362[3]_i_6 
       (.I0(Q[0]),
        .I1(\add_i2636_phi_fu_362_reg[7] [0]),
        .O(\add_i2636_phi_fu_362[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i2636_phi_fu_362[7]_i_2 
       (.I0(\add_i2636_phi_fu_362_reg[7] [6]),
        .I1(\add_i2636_phi_fu_362_reg[7] [7]),
        .O(\add_i2636_phi_fu_362[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i2636_phi_fu_362[7]_i_3 
       (.I0(\add_i2636_phi_fu_362_reg[7] [5]),
        .I1(\add_i2636_phi_fu_362_reg[7] [6]),
        .O(\add_i2636_phi_fu_362[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i2636_phi_fu_362[7]_i_4 
       (.I0(\add_i2636_phi_fu_362_reg[7] [4]),
        .I1(\add_i2636_phi_fu_362_reg[7] [5]),
        .O(\add_i2636_phi_fu_362[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i2636_phi_fu_362[7]_i_5 
       (.I0(\add_i2636_phi_fu_362_reg[7] [3]),
        .I1(\add_i2636_phi_fu_362_reg[7] [4]),
        .O(\add_i2636_phi_fu_362[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i2636_phi_fu_362_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_i2636_phi_fu_362_reg[3]_i_1_n_0 ,\add_i2636_phi_fu_362_reg[3]_i_1_n_1 ,\add_i2636_phi_fu_362_reg[3]_i_1_n_2 ,\add_i2636_phi_fu_362_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_i2636_phi_fu_362_reg[7] [2],\add_i2636_phi_fu_362[3]_i_2_n_0 ,Q[1:0]}),
        .O(D[3:0]),
        .S({\add_i2636_phi_fu_362[3]_i_3_n_0 ,\add_i2636_phi_fu_362[3]_i_4_n_0 ,\add_i2636_phi_fu_362[3]_i_5_n_0 ,\add_i2636_phi_fu_362[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_i2636_phi_fu_362_reg[7]_i_1 
       (.CI(\add_i2636_phi_fu_362_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_i2636_phi_fu_362_reg[7]_i_1_CO_UNCONNECTED [3],\add_i2636_phi_fu_362_reg[7]_i_1_n_1 ,\add_i2636_phi_fu_362_reg[7]_i_1_n_2 ,\add_i2636_phi_fu_362_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_i2636_phi_fu_362_reg[7] [5:3]}),
        .O(D[7:4]),
        .S({\add_i2636_phi_fu_362[7]_i_2_n_0 ,\add_i2636_phi_fu_362[7]_i_3_n_0 ,\add_i2636_phi_fu_362[7]_i_4_n_0 ,\add_i2636_phi_fu_362[7]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[3]_i_10 
       (.I0(tmp_product__0_carry_n_7),
        .I1(Q[0]),
        .O(\add_ln222_12_reg_5174[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[3]_i_3 
       (.I0(sext_ln222_7_fu_3047_p1[3]),
        .I1(D[3]),
        .O(\add_ln222_12_reg_5174[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[3]_i_4 
       (.I0(sext_ln222_7_fu_3047_p1[2]),
        .I1(D[2]),
        .O(\add_ln222_12_reg_5174[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[3]_i_5 
       (.I0(sext_ln222_7_fu_3047_p1[1]),
        .I1(D[1]),
        .O(\add_ln222_12_reg_5174[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[3]_i_6 
       (.I0(sext_ln222_7_fu_3047_p1[0]),
        .I1(D[0]),
        .O(\add_ln222_12_reg_5174[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h695A5A965A965A96)) 
    \add_ln222_12_reg_5174[3]_i_7 
       (.I0(tmp_product__0_carry_n_4),
        .I1(Q[2]),
        .I2(\add_ln222_12_reg_5174_reg[7]_i_2_0 [2]),
        .I3(\add_ln222_12_reg_5174_reg[7]_i_2_0 [1]),
        .I4(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .I5(Q[1]),
        .O(\add_ln222_12_reg_5174[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln222_12_reg_5174[3]_i_8 
       (.I0(tmp_product__0_carry_n_5),
        .I1(Q[2]),
        .I2(\add_ln222_12_reg_5174_reg[7]_i_2_0 [1]),
        .I3(Q[1]),
        .I4(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .O(\add_ln222_12_reg_5174[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln222_12_reg_5174[3]_i_9 
       (.I0(tmp_product__0_carry_n_6),
        .I1(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .I2(Q[1]),
        .O(\add_ln222_12_reg_5174[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55D54055AA2ABFAA)) 
    \add_ln222_12_reg_5174[7]_i_10 
       (.I0(\add_ln222_12_reg_5174_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .I3(Q[2]),
        .I4(\add_ln222_12_reg_5174_reg[7]_i_2_0 [1]),
        .I5(tmp_product__0_carry__0_n_7),
        .O(\add_ln222_12_reg_5174[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_12_reg_5174[7]_i_3 
       (.I0(\add_ln222_12_reg_5174_reg[7]_i_2_n_0 ),
        .I1(D[7]),
        .O(\add_ln222_12_reg_5174[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[7]_i_4 
       (.I0(sext_ln222_7_fu_3047_p1[6]),
        .I1(D[6]),
        .O(\add_ln222_12_reg_5174[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[7]_i_5 
       (.I0(sext_ln222_7_fu_3047_p1[5]),
        .I1(D[5]),
        .O(\add_ln222_12_reg_5174[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_12_reg_5174[7]_i_6 
       (.I0(sext_ln222_7_fu_3047_p1[4]),
        .I1(D[4]),
        .O(\add_ln222_12_reg_5174[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2000FBBB)) 
    \add_ln222_12_reg_5174[7]_i_7 
       (.I0(\add_ln222_12_reg_5174_reg[7]_i_2_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(\add_ln222_12_reg_5174_reg[7]_i_2_0 [2]),
        .O(\add_ln222_12_reg_5174[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln222_12_reg_5174[7]_i_8 
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__0_carry__0_n_5),
        .O(\add_ln222_12_reg_5174[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55D54055AA2ABFAA)) 
    \add_ln222_12_reg_5174[7]_i_9 
       (.I0(\add_ln222_12_reg_5174_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln222_12_reg_5174_reg[7]_i_2_0 [0]),
        .I3(Q[2]),
        .I4(\add_ln222_12_reg_5174_reg[7]_i_2_0 [1]),
        .I5(tmp_product__0_carry__0_n_6),
        .O(\add_ln222_12_reg_5174[7]_i_9_n_0 ));
  CARRY4 \add_ln222_12_reg_5174_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln222_12_reg_5174_reg[3]_i_1_n_0 ,\add_ln222_12_reg_5174_reg[3]_i_1_n_1 ,\add_ln222_12_reg_5174_reg[3]_i_1_n_2 ,\add_ln222_12_reg_5174_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln222_7_fu_3047_p1[3:0]),
        .O(\add_ln222_12_reg_5174_reg[7]_i_1_0 [3:0]),
        .S({\add_ln222_12_reg_5174[3]_i_3_n_0 ,\add_ln222_12_reg_5174[3]_i_4_n_0 ,\add_ln222_12_reg_5174[3]_i_5_n_0 ,\add_ln222_12_reg_5174[3]_i_6_n_0 }));
  CARRY4 \add_ln222_12_reg_5174_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln222_12_reg_5174_reg[3]_i_2_n_0 ,\add_ln222_12_reg_5174_reg[3]_i_2_n_1 ,\add_ln222_12_reg_5174_reg[3]_i_2_n_2 ,\add_ln222_12_reg_5174_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .O(sext_ln222_7_fu_3047_p1[3:0]),
        .S({\add_ln222_12_reg_5174[3]_i_7_n_0 ,\add_ln222_12_reg_5174[3]_i_8_n_0 ,\add_ln222_12_reg_5174[3]_i_9_n_0 ,\add_ln222_12_reg_5174[3]_i_10_n_0 }));
  CARRY4 \add_ln222_12_reg_5174_reg[7]_i_1 
       (.CI(\add_ln222_12_reg_5174_reg[3]_i_1_n_0 ),
        .CO({\add_ln222_12_reg_5174_reg[7]_i_1_n_0 ,\add_ln222_12_reg_5174_reg[7]_i_1_n_1 ,\add_ln222_12_reg_5174_reg[7]_i_1_n_2 ,\add_ln222_12_reg_5174_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln222_12_reg_5174_reg[7]_i_2_n_0 ,sext_ln222_7_fu_3047_p1[6:4]}),
        .O(\add_ln222_12_reg_5174_reg[7]_i_1_0 [7:4]),
        .S({\add_ln222_12_reg_5174[7]_i_3_n_0 ,\add_ln222_12_reg_5174[7]_i_4_n_0 ,\add_ln222_12_reg_5174[7]_i_5_n_0 ,\add_ln222_12_reg_5174[7]_i_6_n_0 }));
  CARRY4 \add_ln222_12_reg_5174_reg[7]_i_2 
       (.CI(\add_ln222_12_reg_5174_reg[3]_i_2_n_0 ),
        .CO({\add_ln222_12_reg_5174_reg[7]_i_2_n_0 ,\NLW_add_ln222_12_reg_5174_reg[7]_i_2_CO_UNCONNECTED [2],\add_ln222_12_reg_5174_reg[7]_i_2_n_2 ,\add_ln222_12_reg_5174_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__0_carry__0_n_6,\add_ln222_12_reg_5174[7]_i_7_n_0 ,tmp_product__0_carry__0_n_7}),
        .O({\NLW_add_ln222_12_reg_5174_reg[7]_i_2_O_UNCONNECTED [3],sext_ln222_7_fu_3047_p1[6:4]}),
        .S({1'b1,\add_ln222_12_reg_5174[7]_i_8_n_0 ,\add_ln222_12_reg_5174[7]_i_9_n_0 ,\add_ln222_12_reg_5174[7]_i_10_n_0 }));
  CARRY4 \add_ln222_12_reg_5174_reg[8]_i_1 
       (.CI(\add_ln222_12_reg_5174_reg[7]_i_1_n_0 ),
        .CO(\NLW_add_ln222_12_reg_5174_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln222_12_reg_5174_reg[8]_i_1_O_UNCONNECTED [3:1],\add_ln222_12_reg_5174_reg[7]_i_1_0 [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__4_n_0,tmp_product__0_carry_i_2__9_n_0,tmp_product__0_carry_i_3__4_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .S({tmp_product__0_carry_i_4__4_n_0,tmp_product__0_carry_i_5__4_n_0,tmp_product__0_carry_i_6__4_n_0,tmp_product__0_carry_i_7__4_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3:2],tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__0_i_1__4_n_0,tmp_product__0_carry__0_i_2__4_n_0}),
        .O({NLW_tmp_product__0_carry__0_O_UNCONNECTED[3],tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({1'b0,tmp_product__0_carry__0_i_3__2_n_0,tmp_product__0_carry__0_i_4__5_n_0,tmp_product__0_carry__0_i_5__5_n_0}));
  LUT5 #(
    .INIT(32'hF7007000)) 
    tmp_product__0_carry__0_i_1__4
       (.I0(Q[2]),
        .I1(trunc_ln177_cast_reg_4950[2]),
        .I2(Q[1]),
        .I3(trunc_ln177_cast_reg_4950[3]),
        .I4(Q[0]),
        .O(tmp_product__0_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    tmp_product__0_carry__0_i_2__4
       (.I0(trunc_ln177_cast_reg_4950[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[1]),
        .I4(Q[1]),
        .I5(trunc_ln177_cast_reg_4950[2]),
        .O(tmp_product__0_carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hE7FF)) 
    tmp_product__0_carry__0_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[3]),
        .O(tmp_product__0_carry__0_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h96556955)) 
    tmp_product__0_carry__0_i_4__5
       (.I0(tmp_product__0_carry__0_i_1__4_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[3]),
        .I4(Q[0]),
        .O(tmp_product__0_carry__0_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h956A95956A959595)) 
    tmp_product__0_carry__0_i_5__5
       (.I0(tmp_product__0_carry__0_i_2__4_n_0),
        .I1(Q[2]),
        .I2(trunc_ln177_cast_reg_4950[2]),
        .I3(Q[1]),
        .I4(trunc_ln177_cast_reg_4950[3]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__4
       (.I0(Q[1]),
        .I1(trunc_ln177_cast_reg_4950[1]),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[0]),
        .O(tmp_product__0_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__9
       (.I0(Q[1]),
        .I1(trunc_ln177_cast_reg_4950[1]),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[0]),
        .O(tmp_product__0_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__4
       (.I0(Q[0]),
        .I1(trunc_ln177_cast_reg_4950[1]),
        .O(tmp_product__0_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    tmp_product__0_carry_i_4__4
       (.I0(tmp_product__0_carry_i_1__4_n_0),
        .I1(tmp_product__0_carry_i_8__4_n_0),
        .I2(Q[2]),
        .I3(trunc_ln177_cast_reg_4950[1]),
        .I4(Q[1]),
        .I5(trunc_ln177_cast_reg_4950[2]),
        .O(tmp_product__0_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__4
       (.I0(trunc_ln177_cast_reg_4950[0]),
        .I1(Q[2]),
        .I2(trunc_ln177_cast_reg_4950[1]),
        .I3(Q[1]),
        .I4(trunc_ln177_cast_reg_4950[2]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__4
       (.I0(trunc_ln177_cast_reg_4950[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(trunc_ln177_cast_reg_4950[0]),
        .O(tmp_product__0_carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__4
       (.I0(Q[0]),
        .I1(trunc_ln177_cast_reg_4950[0]),
        .O(tmp_product__0_carry_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__4
       (.I0(trunc_ln177_cast_reg_4950[3]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_8__4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_7s_7s_7_1_1
   (sext_ln259_reg_55651,
    Q,
    \sext_ln259_reg_5565_reg[6] );
  output [6:0]sext_ln259_reg_55651;
  input [6:0]Q;
  input [6:0]\sext_ln259_reg_5565_reg[6] ;

  wire [6:0]Q;
  wire [6:0]sext_ln259_reg_55651;
  wire \sext_ln259_reg_5565[2]_i_2_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_3_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_4_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_5_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_6_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_7_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_8_n_0 ;
  wire \sext_ln259_reg_5565[2]_i_9_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_10_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_11_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_13_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_14_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_15_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_16_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_17_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_18_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_19_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_20_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_21_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_22_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_23_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_3_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_4_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_5_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_6_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_7_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_8_n_0 ;
  wire \sext_ln259_reg_5565[6]_i_9_n_0 ;
  wire \sext_ln259_reg_5565_reg[2]_i_1_n_0 ;
  wire \sext_ln259_reg_5565_reg[2]_i_1_n_1 ;
  wire \sext_ln259_reg_5565_reg[2]_i_1_n_2 ;
  wire \sext_ln259_reg_5565_reg[2]_i_1_n_3 ;
  wire \sext_ln259_reg_5565_reg[2]_i_1_n_4 ;
  wire [6:0]\sext_ln259_reg_5565_reg[6] ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_1 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_2 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_3 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_4 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_5 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_6 ;
  wire \sext_ln259_reg_5565_reg[6]_i_12_n_7 ;
  wire \sext_ln259_reg_5565_reg[6]_i_1_n_1 ;
  wire \sext_ln259_reg_5565_reg[6]_i_1_n_2 ;
  wire \sext_ln259_reg_5565_reg[6]_i_1_n_3 ;
  wire \sext_ln259_reg_5565_reg[6]_i_2_n_2 ;
  wire \sext_ln259_reg_5565_reg[6]_i_2_n_3 ;
  wire \sext_ln259_reg_5565_reg[6]_i_2_n_5 ;
  wire \sext_ln259_reg_5565_reg[6]_i_2_n_6 ;
  wire \sext_ln259_reg_5565_reg[6]_i_2_n_7 ;
  wire [3:3]\NLW_sext_ln259_reg_5565_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln259_reg_5565_reg[6]_i_12_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln259_reg_5565_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln259_reg_5565_reg[6]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \sext_ln259_reg_5565[2]_i_2 
       (.I0(\sext_ln259_reg_5565_reg[6] [1]),
        .I1(Q[2]),
        .I2(\sext_ln259_reg_5565_reg[6] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sext_ln259_reg_5565_reg[6] [0]),
        .O(\sext_ln259_reg_5565[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln259_reg_5565[2]_i_3 
       (.I0(\sext_ln259_reg_5565_reg[6] [1]),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [2]),
        .I3(Q[0]),
        .O(\sext_ln259_reg_5565[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln259_reg_5565[2]_i_4 
       (.I0(\sext_ln259_reg_5565_reg[6] [0]),
        .I1(Q[1]),
        .O(\sext_ln259_reg_5565[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \sext_ln259_reg_5565[2]_i_5 
       (.I0(Q[2]),
        .I1(\sext_ln259_reg_5565[2]_i_9_n_0 ),
        .I2(Q[1]),
        .I3(\sext_ln259_reg_5565_reg[6] [1]),
        .I4(Q[0]),
        .I5(\sext_ln259_reg_5565_reg[6] [2]),
        .O(\sext_ln259_reg_5565[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \sext_ln259_reg_5565[2]_i_6 
       (.I0(Q[0]),
        .I1(\sext_ln259_reg_5565_reg[6] [2]),
        .I2(Q[1]),
        .I3(\sext_ln259_reg_5565_reg[6] [1]),
        .I4(\sext_ln259_reg_5565_reg[6] [0]),
        .I5(Q[2]),
        .O(\sext_ln259_reg_5565[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln259_reg_5565[2]_i_7 
       (.I0(\sext_ln259_reg_5565_reg[6] [0]),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [1]),
        .I3(Q[0]),
        .O(\sext_ln259_reg_5565[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln259_reg_5565[2]_i_8 
       (.I0(Q[0]),
        .I1(\sext_ln259_reg_5565_reg[6] [0]),
        .O(\sext_ln259_reg_5565[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln259_reg_5565[2]_i_9 
       (.I0(Q[3]),
        .I1(\sext_ln259_reg_5565_reg[6] [0]),
        .O(\sext_ln259_reg_5565[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \sext_ln259_reg_5565[6]_i_10 
       (.I0(\sext_ln259_reg_5565[6]_i_7_n_0 ),
        .I1(\sext_ln259_reg_5565_reg[6] [1]),
        .I2(Q[4]),
        .I3(\sext_ln259_reg_5565[6]_i_15_n_0 ),
        .I4(Q[5]),
        .I5(\sext_ln259_reg_5565_reg[6] [0]),
        .O(\sext_ln259_reg_5565[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \sext_ln259_reg_5565[6]_i_11 
       (.I0(\sext_ln259_reg_5565[6]_i_8_n_0 ),
        .I1(\sext_ln259_reg_5565_reg[6] [1]),
        .I2(Q[3]),
        .I3(\sext_ln259_reg_5565[6]_i_16_n_0 ),
        .I4(Q[4]),
        .I5(\sext_ln259_reg_5565_reg[6] [0]),
        .O(\sext_ln259_reg_5565[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln259_reg_5565[6]_i_13 
       (.I0(Q[4]),
        .I1(\sext_ln259_reg_5565_reg[6] [1]),
        .O(\sext_ln259_reg_5565[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \sext_ln259_reg_5565[6]_i_14 
       (.I0(\sext_ln259_reg_5565_reg[6] [0]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\sext_ln259_reg_5565_reg[6] [2]),
        .I4(Q[5]),
        .I5(\sext_ln259_reg_5565_reg[6] [1]),
        .O(\sext_ln259_reg_5565[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln259_reg_5565[6]_i_15 
       (.I0(Q[3]),
        .I1(\sext_ln259_reg_5565_reg[6] [2]),
        .O(\sext_ln259_reg_5565[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln259_reg_5565[6]_i_16 
       (.I0(Q[2]),
        .I1(\sext_ln259_reg_5565_reg[6] [2]),
        .O(\sext_ln259_reg_5565[6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln259_reg_5565[6]_i_17 
       (.I0(\sext_ln259_reg_5565_reg[6] [4]),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [5]),
        .I3(Q[0]),
        .O(\sext_ln259_reg_5565[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln259_reg_5565[6]_i_18 
       (.I0(\sext_ln259_reg_5565_reg[6] [3]),
        .I1(Q[1]),
        .O(\sext_ln259_reg_5565[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \sext_ln259_reg_5565[6]_i_19 
       (.I0(\sext_ln259_reg_5565[6]_i_23_n_0 ),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [4]),
        .I3(Q[0]),
        .I4(\sext_ln259_reg_5565_reg[6] [5]),
        .O(\sext_ln259_reg_5565[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \sext_ln259_reg_5565[6]_i_20 
       (.I0(Q[0]),
        .I1(\sext_ln259_reg_5565_reg[6] [5]),
        .I2(Q[1]),
        .I3(\sext_ln259_reg_5565_reg[6] [4]),
        .I4(\sext_ln259_reg_5565_reg[6] [3]),
        .I5(Q[2]),
        .O(\sext_ln259_reg_5565[6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln259_reg_5565[6]_i_21 
       (.I0(\sext_ln259_reg_5565_reg[6] [3]),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [4]),
        .I3(Q[0]),
        .O(\sext_ln259_reg_5565[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln259_reg_5565[6]_i_22 
       (.I0(Q[0]),
        .I1(\sext_ln259_reg_5565_reg[6] [3]),
        .O(\sext_ln259_reg_5565[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \sext_ln259_reg_5565[6]_i_23 
       (.I0(\sext_ln259_reg_5565_reg[6] [3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\sext_ln259_reg_5565_reg[6] [5]),
        .I4(Q[2]),
        .I5(\sext_ln259_reg_5565_reg[6] [4]),
        .O(\sext_ln259_reg_5565[6]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \sext_ln259_reg_5565[6]_i_3 
       (.I0(\sext_ln259_reg_5565_reg[6]_i_12_n_4 ),
        .I1(\sext_ln259_reg_5565_reg[6]_i_2_n_5 ),
        .I2(\sext_ln259_reg_5565_reg[6] [6]),
        .I3(Q[0]),
        .O(\sext_ln259_reg_5565[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln259_reg_5565[6]_i_4 
       (.I0(\sext_ln259_reg_5565_reg[6]_i_2_n_6 ),
        .I1(\sext_ln259_reg_5565_reg[6]_i_12_n_5 ),
        .O(\sext_ln259_reg_5565[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln259_reg_5565[6]_i_5 
       (.I0(\sext_ln259_reg_5565_reg[6]_i_2_n_7 ),
        .I1(\sext_ln259_reg_5565_reg[6]_i_12_n_6 ),
        .O(\sext_ln259_reg_5565[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln259_reg_5565[6]_i_6 
       (.I0(\sext_ln259_reg_5565_reg[2]_i_1_n_4 ),
        .I1(\sext_ln259_reg_5565_reg[6]_i_12_n_7 ),
        .O(\sext_ln259_reg_5565[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln259_reg_5565[6]_i_7 
       (.I0(\sext_ln259_reg_5565_reg[6] [2]),
        .I1(Q[2]),
        .I2(\sext_ln259_reg_5565_reg[6] [1]),
        .I3(Q[3]),
        .I4(\sext_ln259_reg_5565_reg[6] [0]),
        .I5(Q[4]),
        .O(\sext_ln259_reg_5565[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln259_reg_5565[6]_i_8 
       (.I0(\sext_ln259_reg_5565_reg[6] [2]),
        .I1(Q[1]),
        .I2(\sext_ln259_reg_5565_reg[6] [1]),
        .I3(Q[2]),
        .I4(\sext_ln259_reg_5565_reg[6] [0]),
        .I5(Q[3]),
        .O(\sext_ln259_reg_5565[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    \sext_ln259_reg_5565[6]_i_9 
       (.I0(Q[5]),
        .I1(\sext_ln259_reg_5565_reg[6] [0]),
        .I2(\sext_ln259_reg_5565[6]_i_13_n_0 ),
        .I3(Q[3]),
        .I4(\sext_ln259_reg_5565_reg[6] [2]),
        .I5(\sext_ln259_reg_5565[6]_i_14_n_0 ),
        .O(\sext_ln259_reg_5565[6]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \sext_ln259_reg_5565_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln259_reg_5565_reg[2]_i_1_n_0 ,\sext_ln259_reg_5565_reg[2]_i_1_n_1 ,\sext_ln259_reg_5565_reg[2]_i_1_n_2 ,\sext_ln259_reg_5565_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln259_reg_5565[2]_i_2_n_0 ,\sext_ln259_reg_5565[2]_i_3_n_0 ,\sext_ln259_reg_5565[2]_i_4_n_0 ,1'b0}),
        .O({\sext_ln259_reg_5565_reg[2]_i_1_n_4 ,sext_ln259_reg_55651[2:0]}),
        .S({\sext_ln259_reg_5565[2]_i_5_n_0 ,\sext_ln259_reg_5565[2]_i_6_n_0 ,\sext_ln259_reg_5565[2]_i_7_n_0 ,\sext_ln259_reg_5565[2]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \sext_ln259_reg_5565_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\NLW_sext_ln259_reg_5565_reg[6]_i_1_CO_UNCONNECTED [3],\sext_ln259_reg_5565_reg[6]_i_1_n_1 ,\sext_ln259_reg_5565_reg[6]_i_1_n_2 ,\sext_ln259_reg_5565_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sext_ln259_reg_5565_reg[6]_i_2_n_6 ,\sext_ln259_reg_5565_reg[6]_i_2_n_7 ,\sext_ln259_reg_5565_reg[2]_i_1_n_4 }),
        .O(sext_ln259_reg_55651[6:3]),
        .S({\sext_ln259_reg_5565[6]_i_3_n_0 ,\sext_ln259_reg_5565[6]_i_4_n_0 ,\sext_ln259_reg_5565[6]_i_5_n_0 ,\sext_ln259_reg_5565[6]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \sext_ln259_reg_5565_reg[6]_i_12 
       (.CI(1'b0),
        .CO({\NLW_sext_ln259_reg_5565_reg[6]_i_12_CO_UNCONNECTED [3],\sext_ln259_reg_5565_reg[6]_i_12_n_1 ,\sext_ln259_reg_5565_reg[6]_i_12_n_2 ,\sext_ln259_reg_5565_reg[6]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sext_ln259_reg_5565[6]_i_17_n_0 ,\sext_ln259_reg_5565[6]_i_18_n_0 ,1'b0}),
        .O({\sext_ln259_reg_5565_reg[6]_i_12_n_4 ,\sext_ln259_reg_5565_reg[6]_i_12_n_5 ,\sext_ln259_reg_5565_reg[6]_i_12_n_6 ,\sext_ln259_reg_5565_reg[6]_i_12_n_7 }),
        .S({\sext_ln259_reg_5565[6]_i_19_n_0 ,\sext_ln259_reg_5565[6]_i_20_n_0 ,\sext_ln259_reg_5565[6]_i_21_n_0 ,\sext_ln259_reg_5565[6]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \sext_ln259_reg_5565_reg[6]_i_2 
       (.CI(\sext_ln259_reg_5565_reg[2]_i_1_n_0 ),
        .CO({\NLW_sext_ln259_reg_5565_reg[6]_i_2_CO_UNCONNECTED [3:2],\sext_ln259_reg_5565_reg[6]_i_2_n_2 ,\sext_ln259_reg_5565_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sext_ln259_reg_5565[6]_i_7_n_0 ,\sext_ln259_reg_5565[6]_i_8_n_0 }),
        .O({\NLW_sext_ln259_reg_5565_reg[6]_i_2_O_UNCONNECTED [3],\sext_ln259_reg_5565_reg[6]_i_2_n_5 ,\sext_ln259_reg_5565_reg[6]_i_2_n_6 ,\sext_ln259_reg_5565_reg[6]_i_2_n_7 }),
        .S({1'b0,\sext_ln259_reg_5565[6]_i_9_n_0 ,\sext_ln259_reg_5565[6]_i_10_n_0 ,\sext_ln259_reg_5565[6]_i_11_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_2s_10_1_1
   (D,
    Q,
    phi_ln145_fu_242);
  output [5:0]D;
  input [5:0]Q;
  input [0:0]phi_ln145_fu_242;

  wire [5:0]D;
  wire [5:0]Q;
  wire [0:0]phi_ln145_fu_242;
  wire tmp_product_carry__0_i_1_n_0;
  wire tmp_product_carry__0_i_2_n_0;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry_i_1_n_0;
  wire tmp_product_carry_i_2_n_0;
  wire tmp_product_carry_i_3_n_0;
  wire tmp_product_carry_i_4_n_0;
  wire tmp_product_carry_i_5_n_0;
  wire tmp_product_carry_i_6_n_0;
  wire tmp_product_carry_i_7_n_0;
  wire tmp_product_carry_i_8_n_0;
  wire tmp_product_carry_i_9_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire [3:1]NLW_tmp_product_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_carry__0_O_UNCONNECTED;

  CARRY4 tmp_product_carry
       (.CI(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3}),
        .CYINIT(tmp_product_carry_i_1_n_0),
        .DI({tmp_product_carry_i_2_n_0,tmp_product_carry_i_3_n_0,tmp_product_carry_i_4_n_0,tmp_product_carry_i_5_n_0}),
        .O(D[3:0]),
        .S({tmp_product_carry_i_6_n_0,tmp_product_carry_i_7_n_0,tmp_product_carry_i_8_n_0,tmp_product_carry_i_9_n_0}));
  CARRY4 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CO({NLW_tmp_product_carry__0_CO_UNCONNECTED[3:1],tmp_product_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_carry__0_i_1_n_0}),
        .O({NLW_tmp_product_carry__0_O_UNCONNECTED[3:2],D[5:4]}),
        .S({1'b0,1'b0,1'b1,tmp_product_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_carry__0_i_1
       (.I0(phi_ln145_fu_242),
        .I1(Q[4]),
        .O(tmp_product_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h9F)) 
    tmp_product_carry__0_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(phi_ln145_fu_242),
        .O(tmp_product_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product_carry_i_1
       (.I0(Q[0]),
        .I1(phi_ln145_fu_242),
        .O(tmp_product_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_carry_i_2
       (.I0(phi_ln145_fu_242),
        .I1(Q[3]),
        .O(tmp_product_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_carry_i_3
       (.I0(phi_ln145_fu_242),
        .I1(Q[2]),
        .O(tmp_product_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_carry_i_4
       (.I0(phi_ln145_fu_242),
        .I1(Q[1]),
        .O(tmp_product_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_carry_i_5
       (.I0(phi_ln145_fu_242),
        .I1(Q[0]),
        .O(tmp_product_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h9F)) 
    tmp_product_carry_i_6
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(phi_ln145_fu_242),
        .O(tmp_product_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h9F)) 
    tmp_product_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(phi_ln145_fu_242),
        .O(tmp_product_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h9F)) 
    tmp_product_carry_i_8
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(phi_ln145_fu_242),
        .O(tmp_product_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h9F)) 
    tmp_product_carry_i_9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(phi_ln145_fu_242),
        .O(tmp_product_carry_i_9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1
   (dout,
    Q,
    in_data_4_q0);
  output [10:0]dout;
  input [7:0]Q;
  input [2:0]in_data_4_q0;

  wire [7:0]Q;
  wire [10:0]dout;
  wire [2:0]in_data_4_q0;
  wire \m46_reg_4678[10]_i_2_n_0 ;
  wire \m46_reg_4678[10]_i_3_n_0 ;
  wire \m46_reg_4678[10]_i_4_n_0 ;
  wire \m46_reg_4678[10]_i_5_n_0 ;
  wire \m46_reg_4678[3]_i_2_n_0 ;
  wire \m46_reg_4678[3]_i_3_n_0 ;
  wire \m46_reg_4678[3]_i_4_n_0 ;
  wire \m46_reg_4678[3]_i_5_n_0 ;
  wire \m46_reg_4678[3]_i_6_n_0 ;
  wire \m46_reg_4678[3]_i_7_n_0 ;
  wire \m46_reg_4678[3]_i_8_n_0 ;
  wire \m46_reg_4678[3]_i_9_n_0 ;
  wire \m46_reg_4678[7]_i_10_n_0 ;
  wire \m46_reg_4678[7]_i_11_n_0 ;
  wire \m46_reg_4678[7]_i_12_n_0 ;
  wire \m46_reg_4678[7]_i_13_n_0 ;
  wire \m46_reg_4678[7]_i_2_n_0 ;
  wire \m46_reg_4678[7]_i_3_n_0 ;
  wire \m46_reg_4678[7]_i_4_n_0 ;
  wire \m46_reg_4678[7]_i_5_n_0 ;
  wire \m46_reg_4678[7]_i_6_n_0 ;
  wire \m46_reg_4678[7]_i_7_n_0 ;
  wire \m46_reg_4678[7]_i_8_n_0 ;
  wire \m46_reg_4678[7]_i_9_n_0 ;
  wire \m46_reg_4678_reg[10]_i_1_n_2 ;
  wire \m46_reg_4678_reg[10]_i_1_n_3 ;
  wire \m46_reg_4678_reg[3]_i_1_n_0 ;
  wire \m46_reg_4678_reg[3]_i_1_n_1 ;
  wire \m46_reg_4678_reg[3]_i_1_n_2 ;
  wire \m46_reg_4678_reg[3]_i_1_n_3 ;
  wire \m46_reg_4678_reg[7]_i_1_n_0 ;
  wire \m46_reg_4678_reg[7]_i_1_n_1 ;
  wire \m46_reg_4678_reg[7]_i_1_n_2 ;
  wire \m46_reg_4678_reg[7]_i_1_n_3 ;
  wire [3:2]\NLW_m46_reg_4678_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m46_reg_4678_reg[10]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h57F77FFF)) 
    \m46_reg_4678[10]_i_2 
       (.I0(in_data_4_q0[2]),
        .I1(Q[6]),
        .I2(in_data_4_q0[1]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(\m46_reg_4678[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0777700070007000)) 
    \m46_reg_4678[10]_i_3 
       (.I0(in_data_4_q0[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(in_data_4_q0[2]),
        .I4(Q[6]),
        .I5(in_data_4_q0[1]),
        .O(\m46_reg_4678[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFDFFF)) 
    \m46_reg_4678[10]_i_4 
       (.I0(Q[5]),
        .I1(in_data_4_q0[1]),
        .I2(Q[6]),
        .I3(in_data_4_q0[2]),
        .I4(Q[7]),
        .O(\m46_reg_4678[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h59956A956A959595)) 
    \m46_reg_4678[10]_i_5 
       (.I0(\m46_reg_4678[10]_i_3_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[7]),
        .I3(in_data_4_q0[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\m46_reg_4678[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \m46_reg_4678[3]_i_2 
       (.I0(in_data_4_q0[2]),
        .I1(Q[0]),
        .I2(in_data_4_q0[1]),
        .I3(Q[1]),
        .O(\m46_reg_4678[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m46_reg_4678[3]_i_3 
       (.I0(in_data_4_q0[1]),
        .I1(Q[1]),
        .I2(in_data_4_q0[2]),
        .I3(Q[0]),
        .O(\m46_reg_4678[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m46_reg_4678[3]_i_4 
       (.I0(in_data_4_q0[0]),
        .I1(Q[1]),
        .O(\m46_reg_4678[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m46_reg_4678[3]_i_5 
       (.I0(\m46_reg_4678[3]_i_2_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[2]),
        .I3(\m46_reg_4678[3]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(in_data_4_q0[0]),
        .O(\m46_reg_4678[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m46_reg_4678[3]_i_6 
       (.I0(Q[0]),
        .I1(in_data_4_q0[2]),
        .I2(Q[1]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[2]),
        .O(\m46_reg_4678[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m46_reg_4678[3]_i_7 
       (.I0(in_data_4_q0[0]),
        .I1(Q[1]),
        .I2(in_data_4_q0[1]),
        .I3(Q[0]),
        .O(\m46_reg_4678[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m46_reg_4678[3]_i_8 
       (.I0(Q[0]),
        .I1(in_data_4_q0[0]),
        .O(\m46_reg_4678[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m46_reg_4678[3]_i_9 
       (.I0(Q[1]),
        .I1(in_data_4_q0[2]),
        .O(\m46_reg_4678[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m46_reg_4678[7]_i_10 
       (.I0(Q[5]),
        .I1(in_data_4_q0[1]),
        .O(\m46_reg_4678[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m46_reg_4678[7]_i_11 
       (.I0(Q[4]),
        .I1(in_data_4_q0[2]),
        .O(\m46_reg_4678[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m46_reg_4678[7]_i_12 
       (.I0(Q[3]),
        .I1(in_data_4_q0[2]),
        .O(\m46_reg_4678[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m46_reg_4678[7]_i_13 
       (.I0(Q[2]),
        .I1(in_data_4_q0[2]),
        .O(\m46_reg_4678[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \m46_reg_4678[7]_i_2 
       (.I0(Q[5]),
        .I1(in_data_4_q0[2]),
        .I2(Q[6]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[7]),
        .O(\m46_reg_4678[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m46_reg_4678[7]_i_3 
       (.I0(in_data_4_q0[1]),
        .I1(Q[4]),
        .I2(in_data_4_q0[2]),
        .I3(Q[3]),
        .I4(in_data_4_q0[0]),
        .I5(Q[5]),
        .O(\m46_reg_4678[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m46_reg_4678[7]_i_4 
       (.I0(in_data_4_q0[1]),
        .I1(Q[3]),
        .I2(in_data_4_q0[2]),
        .I3(Q[2]),
        .I4(in_data_4_q0[0]),
        .I5(Q[4]),
        .O(\m46_reg_4678[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m46_reg_4678[7]_i_5 
       (.I0(in_data_4_q0[1]),
        .I1(Q[2]),
        .I2(in_data_4_q0[2]),
        .I3(Q[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[3]),
        .O(\m46_reg_4678[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    \m46_reg_4678[7]_i_6 
       (.I0(\m46_reg_4678[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(in_data_4_q0[0]),
        .I3(Q[4]),
        .I4(in_data_4_q0[2]),
        .I5(\m46_reg_4678[7]_i_10_n_0 ),
        .O(\m46_reg_4678[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m46_reg_4678[7]_i_7 
       (.I0(\m46_reg_4678[7]_i_3_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[5]),
        .I3(\m46_reg_4678[7]_i_11_n_0 ),
        .I4(Q[6]),
        .I5(in_data_4_q0[0]),
        .O(\m46_reg_4678[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m46_reg_4678[7]_i_8 
       (.I0(\m46_reg_4678[7]_i_4_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[4]),
        .I3(\m46_reg_4678[7]_i_12_n_0 ),
        .I4(Q[5]),
        .I5(in_data_4_q0[0]),
        .O(\m46_reg_4678[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m46_reg_4678[7]_i_9 
       (.I0(\m46_reg_4678[7]_i_5_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[3]),
        .I3(\m46_reg_4678[7]_i_13_n_0 ),
        .I4(Q[4]),
        .I5(in_data_4_q0[0]),
        .O(\m46_reg_4678[7]_i_9_n_0 ));
  CARRY4 \m46_reg_4678_reg[10]_i_1 
       (.CI(\m46_reg_4678_reg[7]_i_1_n_0 ),
        .CO({\NLW_m46_reg_4678_reg[10]_i_1_CO_UNCONNECTED [3:2],\m46_reg_4678_reg[10]_i_1_n_2 ,\m46_reg_4678_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m46_reg_4678[10]_i_2_n_0 ,\m46_reg_4678[10]_i_3_n_0 }),
        .O({\NLW_m46_reg_4678_reg[10]_i_1_O_UNCONNECTED [3],dout[10:8]}),
        .S({1'b0,1'b1,\m46_reg_4678[10]_i_4_n_0 ,\m46_reg_4678[10]_i_5_n_0 }));
  CARRY4 \m46_reg_4678_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m46_reg_4678_reg[3]_i_1_n_0 ,\m46_reg_4678_reg[3]_i_1_n_1 ,\m46_reg_4678_reg[3]_i_1_n_2 ,\m46_reg_4678_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m46_reg_4678[3]_i_2_n_0 ,\m46_reg_4678[3]_i_3_n_0 ,\m46_reg_4678[3]_i_4_n_0 ,1'b0}),
        .O(dout[3:0]),
        .S({\m46_reg_4678[3]_i_5_n_0 ,\m46_reg_4678[3]_i_6_n_0 ,\m46_reg_4678[3]_i_7_n_0 ,\m46_reg_4678[3]_i_8_n_0 }));
  CARRY4 \m46_reg_4678_reg[7]_i_1 
       (.CI(\m46_reg_4678_reg[3]_i_1_n_0 ),
        .CO({\m46_reg_4678_reg[7]_i_1_n_0 ,\m46_reg_4678_reg[7]_i_1_n_1 ,\m46_reg_4678_reg[7]_i_1_n_2 ,\m46_reg_4678_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m46_reg_4678[7]_i_2_n_0 ,\m46_reg_4678[7]_i_3_n_0 ,\m46_reg_4678[7]_i_4_n_0 ,\m46_reg_4678[7]_i_5_n_0 }),
        .O(dout[7:4]),
        .S({\m46_reg_4678[7]_i_6_n_0 ,\m46_reg_4678[7]_i_7_n_0 ,\m46_reg_4678[7]_i_8_n_0 ,\m46_reg_4678[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "case_9_mul_8s_3s_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_7
   (dout,
    Q,
    in_data_4_q0);
  output [10:0]dout;
  input [7:0]Q;
  input [2:0]in_data_4_q0;

  wire [7:0]Q;
  wire [10:0]dout;
  wire [2:0]in_data_4_q0;
  wire \m106_reg_5600[10]_i_2_n_0 ;
  wire \m106_reg_5600[10]_i_3_n_0 ;
  wire \m106_reg_5600[10]_i_4_n_0 ;
  wire \m106_reg_5600[10]_i_5_n_0 ;
  wire \m106_reg_5600[3]_i_2_n_0 ;
  wire \m106_reg_5600[3]_i_3_n_0 ;
  wire \m106_reg_5600[3]_i_4_n_0 ;
  wire \m106_reg_5600[3]_i_5_n_0 ;
  wire \m106_reg_5600[3]_i_6_n_0 ;
  wire \m106_reg_5600[3]_i_7_n_0 ;
  wire \m106_reg_5600[3]_i_8_n_0 ;
  wire \m106_reg_5600[3]_i_9_n_0 ;
  wire \m106_reg_5600[7]_i_10_n_0 ;
  wire \m106_reg_5600[7]_i_11_n_0 ;
  wire \m106_reg_5600[7]_i_12_n_0 ;
  wire \m106_reg_5600[7]_i_13_n_0 ;
  wire \m106_reg_5600[7]_i_2_n_0 ;
  wire \m106_reg_5600[7]_i_3_n_0 ;
  wire \m106_reg_5600[7]_i_4_n_0 ;
  wire \m106_reg_5600[7]_i_5_n_0 ;
  wire \m106_reg_5600[7]_i_6_n_0 ;
  wire \m106_reg_5600[7]_i_7_n_0 ;
  wire \m106_reg_5600[7]_i_8_n_0 ;
  wire \m106_reg_5600[7]_i_9_n_0 ;
  wire \m106_reg_5600_reg[10]_i_1_n_2 ;
  wire \m106_reg_5600_reg[10]_i_1_n_3 ;
  wire \m106_reg_5600_reg[3]_i_1_n_0 ;
  wire \m106_reg_5600_reg[3]_i_1_n_1 ;
  wire \m106_reg_5600_reg[3]_i_1_n_2 ;
  wire \m106_reg_5600_reg[3]_i_1_n_3 ;
  wire \m106_reg_5600_reg[7]_i_1_n_0 ;
  wire \m106_reg_5600_reg[7]_i_1_n_1 ;
  wire \m106_reg_5600_reg[7]_i_1_n_2 ;
  wire \m106_reg_5600_reg[7]_i_1_n_3 ;
  wire [3:2]\NLW_m106_reg_5600_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m106_reg_5600_reg[10]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h57F77FFF)) 
    \m106_reg_5600[10]_i_2 
       (.I0(in_data_4_q0[2]),
        .I1(Q[6]),
        .I2(in_data_4_q0[1]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(\m106_reg_5600[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0777700070007000)) 
    \m106_reg_5600[10]_i_3 
       (.I0(in_data_4_q0[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(in_data_4_q0[2]),
        .I4(Q[6]),
        .I5(in_data_4_q0[1]),
        .O(\m106_reg_5600[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFDFFF)) 
    \m106_reg_5600[10]_i_4 
       (.I0(Q[5]),
        .I1(in_data_4_q0[1]),
        .I2(Q[6]),
        .I3(in_data_4_q0[2]),
        .I4(Q[7]),
        .O(\m106_reg_5600[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h59956A956A959595)) 
    \m106_reg_5600[10]_i_5 
       (.I0(\m106_reg_5600[10]_i_3_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[7]),
        .I3(in_data_4_q0[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\m106_reg_5600[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \m106_reg_5600[3]_i_2 
       (.I0(in_data_4_q0[2]),
        .I1(Q[0]),
        .I2(in_data_4_q0[1]),
        .I3(Q[1]),
        .O(\m106_reg_5600[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m106_reg_5600[3]_i_3 
       (.I0(in_data_4_q0[1]),
        .I1(Q[1]),
        .I2(in_data_4_q0[2]),
        .I3(Q[0]),
        .O(\m106_reg_5600[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m106_reg_5600[3]_i_4 
       (.I0(in_data_4_q0[0]),
        .I1(Q[1]),
        .O(\m106_reg_5600[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m106_reg_5600[3]_i_5 
       (.I0(\m106_reg_5600[3]_i_2_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[2]),
        .I3(\m106_reg_5600[3]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(in_data_4_q0[0]),
        .O(\m106_reg_5600[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m106_reg_5600[3]_i_6 
       (.I0(Q[0]),
        .I1(in_data_4_q0[2]),
        .I2(Q[1]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[2]),
        .O(\m106_reg_5600[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m106_reg_5600[3]_i_7 
       (.I0(in_data_4_q0[0]),
        .I1(Q[1]),
        .I2(in_data_4_q0[1]),
        .I3(Q[0]),
        .O(\m106_reg_5600[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m106_reg_5600[3]_i_8 
       (.I0(Q[0]),
        .I1(in_data_4_q0[0]),
        .O(\m106_reg_5600[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m106_reg_5600[3]_i_9 
       (.I0(Q[1]),
        .I1(in_data_4_q0[2]),
        .O(\m106_reg_5600[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m106_reg_5600[7]_i_10 
       (.I0(Q[5]),
        .I1(in_data_4_q0[1]),
        .O(\m106_reg_5600[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m106_reg_5600[7]_i_11 
       (.I0(Q[4]),
        .I1(in_data_4_q0[2]),
        .O(\m106_reg_5600[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m106_reg_5600[7]_i_12 
       (.I0(Q[3]),
        .I1(in_data_4_q0[2]),
        .O(\m106_reg_5600[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m106_reg_5600[7]_i_13 
       (.I0(Q[2]),
        .I1(in_data_4_q0[2]),
        .O(\m106_reg_5600[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \m106_reg_5600[7]_i_2 
       (.I0(Q[5]),
        .I1(in_data_4_q0[2]),
        .I2(Q[6]),
        .I3(in_data_4_q0[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[7]),
        .O(\m106_reg_5600[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m106_reg_5600[7]_i_3 
       (.I0(in_data_4_q0[1]),
        .I1(Q[4]),
        .I2(in_data_4_q0[2]),
        .I3(Q[3]),
        .I4(in_data_4_q0[0]),
        .I5(Q[5]),
        .O(\m106_reg_5600[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m106_reg_5600[7]_i_4 
       (.I0(in_data_4_q0[1]),
        .I1(Q[3]),
        .I2(in_data_4_q0[2]),
        .I3(Q[2]),
        .I4(in_data_4_q0[0]),
        .I5(Q[4]),
        .O(\m106_reg_5600[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m106_reg_5600[7]_i_5 
       (.I0(in_data_4_q0[1]),
        .I1(Q[2]),
        .I2(in_data_4_q0[2]),
        .I3(Q[1]),
        .I4(in_data_4_q0[0]),
        .I5(Q[3]),
        .O(\m106_reg_5600[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    \m106_reg_5600[7]_i_6 
       (.I0(\m106_reg_5600[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(in_data_4_q0[0]),
        .I3(Q[4]),
        .I4(in_data_4_q0[2]),
        .I5(\m106_reg_5600[7]_i_10_n_0 ),
        .O(\m106_reg_5600[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m106_reg_5600[7]_i_7 
       (.I0(\m106_reg_5600[7]_i_3_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[5]),
        .I3(\m106_reg_5600[7]_i_11_n_0 ),
        .I4(Q[6]),
        .I5(in_data_4_q0[0]),
        .O(\m106_reg_5600[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m106_reg_5600[7]_i_8 
       (.I0(\m106_reg_5600[7]_i_4_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[4]),
        .I3(\m106_reg_5600[7]_i_12_n_0 ),
        .I4(Q[5]),
        .I5(in_data_4_q0[0]),
        .O(\m106_reg_5600[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m106_reg_5600[7]_i_9 
       (.I0(\m106_reg_5600[7]_i_5_n_0 ),
        .I1(in_data_4_q0[1]),
        .I2(Q[3]),
        .I3(\m106_reg_5600[7]_i_13_n_0 ),
        .I4(Q[4]),
        .I5(in_data_4_q0[0]),
        .O(\m106_reg_5600[7]_i_9_n_0 ));
  CARRY4 \m106_reg_5600_reg[10]_i_1 
       (.CI(\m106_reg_5600_reg[7]_i_1_n_0 ),
        .CO({\NLW_m106_reg_5600_reg[10]_i_1_CO_UNCONNECTED [3:2],\m106_reg_5600_reg[10]_i_1_n_2 ,\m106_reg_5600_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m106_reg_5600[10]_i_2_n_0 ,\m106_reg_5600[10]_i_3_n_0 }),
        .O({\NLW_m106_reg_5600_reg[10]_i_1_O_UNCONNECTED [3],dout[10:8]}),
        .S({1'b0,1'b1,\m106_reg_5600[10]_i_4_n_0 ,\m106_reg_5600[10]_i_5_n_0 }));
  CARRY4 \m106_reg_5600_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m106_reg_5600_reg[3]_i_1_n_0 ,\m106_reg_5600_reg[3]_i_1_n_1 ,\m106_reg_5600_reg[3]_i_1_n_2 ,\m106_reg_5600_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m106_reg_5600[3]_i_2_n_0 ,\m106_reg_5600[3]_i_3_n_0 ,\m106_reg_5600[3]_i_4_n_0 ,1'b0}),
        .O(dout[3:0]),
        .S({\m106_reg_5600[3]_i_5_n_0 ,\m106_reg_5600[3]_i_6_n_0 ,\m106_reg_5600[3]_i_7_n_0 ,\m106_reg_5600[3]_i_8_n_0 }));
  CARRY4 \m106_reg_5600_reg[7]_i_1 
       (.CI(\m106_reg_5600_reg[3]_i_1_n_0 ),
        .CO({\m106_reg_5600_reg[7]_i_1_n_0 ,\m106_reg_5600_reg[7]_i_1_n_1 ,\m106_reg_5600_reg[7]_i_1_n_2 ,\m106_reg_5600_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m106_reg_5600[7]_i_2_n_0 ,\m106_reg_5600[7]_i_3_n_0 ,\m106_reg_5600[7]_i_4_n_0 ,\m106_reg_5600[7]_i_5_n_0 }),
        .O(dout[7:4]),
        .S({\m106_reg_5600[7]_i_6_n_0 ,\m106_reg_5600[7]_i_7_n_0 ,\m106_reg_5600[7]_i_8_n_0 ,\m106_reg_5600[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "case_9_mul_8s_3s_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_8
   (dout,
    Q,
    in_data_14_q1);
  output [9:0]dout;
  input [7:0]Q;
  input [2:0]in_data_14_q1;

  wire [7:0]Q;
  wire [9:0]dout;
  wire [2:0]in_data_14_q1;
  wire \m115_reg_5684[3]_i_2_n_0 ;
  wire \m115_reg_5684[3]_i_3_n_0 ;
  wire \m115_reg_5684[3]_i_4_n_0 ;
  wire \m115_reg_5684[3]_i_5_n_0 ;
  wire \m115_reg_5684[3]_i_6_n_0 ;
  wire \m115_reg_5684[3]_i_7_n_0 ;
  wire \m115_reg_5684[3]_i_8_n_0 ;
  wire \m115_reg_5684[3]_i_9_n_0 ;
  wire \m115_reg_5684[7]_i_10_n_0 ;
  wire \m115_reg_5684[7]_i_11_n_0 ;
  wire \m115_reg_5684[7]_i_12_n_0 ;
  wire \m115_reg_5684[7]_i_13_n_0 ;
  wire \m115_reg_5684[7]_i_2_n_0 ;
  wire \m115_reg_5684[7]_i_3_n_0 ;
  wire \m115_reg_5684[7]_i_4_n_0 ;
  wire \m115_reg_5684[7]_i_5_n_0 ;
  wire \m115_reg_5684[7]_i_6_n_0 ;
  wire \m115_reg_5684[7]_i_7_n_0 ;
  wire \m115_reg_5684[7]_i_8_n_0 ;
  wire \m115_reg_5684[7]_i_9_n_0 ;
  wire \m115_reg_5684[9]_i_2_n_0 ;
  wire \m115_reg_5684[9]_i_3_n_0 ;
  wire \m115_reg_5684[9]_i_4_n_0 ;
  wire \m115_reg_5684_reg[3]_i_1_n_0 ;
  wire \m115_reg_5684_reg[3]_i_1_n_1 ;
  wire \m115_reg_5684_reg[3]_i_1_n_2 ;
  wire \m115_reg_5684_reg[3]_i_1_n_3 ;
  wire \m115_reg_5684_reg[7]_i_1_n_0 ;
  wire \m115_reg_5684_reg[7]_i_1_n_1 ;
  wire \m115_reg_5684_reg[7]_i_1_n_2 ;
  wire \m115_reg_5684_reg[7]_i_1_n_3 ;
  wire \m115_reg_5684_reg[9]_i_1_n_3 ;
  wire [3:1]\NLW_m115_reg_5684_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_m115_reg_5684_reg[9]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF777)) 
    \m115_reg_5684[3]_i_2 
       (.I0(in_data_14_q1[2]),
        .I1(Q[0]),
        .I2(in_data_14_q1[1]),
        .I3(Q[1]),
        .O(\m115_reg_5684[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m115_reg_5684[3]_i_3 
       (.I0(in_data_14_q1[1]),
        .I1(Q[1]),
        .I2(in_data_14_q1[2]),
        .I3(Q[0]),
        .O(\m115_reg_5684[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m115_reg_5684[3]_i_4 
       (.I0(in_data_14_q1[0]),
        .I1(Q[1]),
        .O(\m115_reg_5684[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m115_reg_5684[3]_i_5 
       (.I0(\m115_reg_5684[3]_i_2_n_0 ),
        .I1(in_data_14_q1[1]),
        .I2(Q[2]),
        .I3(\m115_reg_5684[3]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(in_data_14_q1[0]),
        .O(\m115_reg_5684[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m115_reg_5684[3]_i_6 
       (.I0(Q[0]),
        .I1(in_data_14_q1[2]),
        .I2(Q[1]),
        .I3(in_data_14_q1[1]),
        .I4(in_data_14_q1[0]),
        .I5(Q[2]),
        .O(\m115_reg_5684[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m115_reg_5684[3]_i_7 
       (.I0(in_data_14_q1[0]),
        .I1(Q[1]),
        .I2(in_data_14_q1[1]),
        .I3(Q[0]),
        .O(\m115_reg_5684[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m115_reg_5684[3]_i_8 
       (.I0(Q[0]),
        .I1(in_data_14_q1[0]),
        .O(\m115_reg_5684[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m115_reg_5684[3]_i_9 
       (.I0(Q[1]),
        .I1(in_data_14_q1[2]),
        .O(\m115_reg_5684[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m115_reg_5684[7]_i_10 
       (.I0(Q[5]),
        .I1(in_data_14_q1[1]),
        .O(\m115_reg_5684[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m115_reg_5684[7]_i_11 
       (.I0(Q[4]),
        .I1(in_data_14_q1[2]),
        .O(\m115_reg_5684[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m115_reg_5684[7]_i_12 
       (.I0(Q[3]),
        .I1(in_data_14_q1[2]),
        .O(\m115_reg_5684[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m115_reg_5684[7]_i_13 
       (.I0(Q[2]),
        .I1(in_data_14_q1[2]),
        .O(\m115_reg_5684[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \m115_reg_5684[7]_i_2 
       (.I0(Q[5]),
        .I1(in_data_14_q1[2]),
        .I2(Q[6]),
        .I3(in_data_14_q1[1]),
        .I4(in_data_14_q1[0]),
        .I5(Q[7]),
        .O(\m115_reg_5684[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m115_reg_5684[7]_i_3 
       (.I0(in_data_14_q1[1]),
        .I1(Q[4]),
        .I2(in_data_14_q1[2]),
        .I3(Q[3]),
        .I4(in_data_14_q1[0]),
        .I5(Q[5]),
        .O(\m115_reg_5684[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m115_reg_5684[7]_i_4 
       (.I0(in_data_14_q1[1]),
        .I1(Q[3]),
        .I2(in_data_14_q1[2]),
        .I3(Q[2]),
        .I4(in_data_14_q1[0]),
        .I5(Q[4]),
        .O(\m115_reg_5684[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \m115_reg_5684[7]_i_5 
       (.I0(in_data_14_q1[1]),
        .I1(Q[2]),
        .I2(in_data_14_q1[2]),
        .I3(Q[1]),
        .I4(in_data_14_q1[0]),
        .I5(Q[3]),
        .O(\m115_reg_5684[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    \m115_reg_5684[7]_i_6 
       (.I0(\m115_reg_5684[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(in_data_14_q1[0]),
        .I3(Q[4]),
        .I4(in_data_14_q1[2]),
        .I5(\m115_reg_5684[7]_i_10_n_0 ),
        .O(\m115_reg_5684[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m115_reg_5684[7]_i_7 
       (.I0(\m115_reg_5684[7]_i_3_n_0 ),
        .I1(in_data_14_q1[1]),
        .I2(Q[5]),
        .I3(\m115_reg_5684[7]_i_11_n_0 ),
        .I4(Q[6]),
        .I5(in_data_14_q1[0]),
        .O(\m115_reg_5684[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m115_reg_5684[7]_i_8 
       (.I0(\m115_reg_5684[7]_i_4_n_0 ),
        .I1(in_data_14_q1[1]),
        .I2(Q[4]),
        .I3(\m115_reg_5684[7]_i_12_n_0 ),
        .I4(Q[5]),
        .I5(in_data_14_q1[0]),
        .O(\m115_reg_5684[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \m115_reg_5684[7]_i_9 
       (.I0(\m115_reg_5684[7]_i_5_n_0 ),
        .I1(in_data_14_q1[1]),
        .I2(Q[3]),
        .I3(\m115_reg_5684[7]_i_13_n_0 ),
        .I4(Q[4]),
        .I5(in_data_14_q1[0]),
        .O(\m115_reg_5684[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0777700070007000)) 
    \m115_reg_5684[9]_i_2 
       (.I0(in_data_14_q1[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(in_data_14_q1[2]),
        .I4(Q[6]),
        .I5(in_data_14_q1[1]),
        .O(\m115_reg_5684[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFDFFF)) 
    \m115_reg_5684[9]_i_3 
       (.I0(Q[5]),
        .I1(in_data_14_q1[1]),
        .I2(Q[6]),
        .I3(in_data_14_q1[2]),
        .I4(Q[7]),
        .O(\m115_reg_5684[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h59956A956A959595)) 
    \m115_reg_5684[9]_i_4 
       (.I0(\m115_reg_5684[9]_i_2_n_0 ),
        .I1(in_data_14_q1[1]),
        .I2(Q[7]),
        .I3(in_data_14_q1[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\m115_reg_5684[9]_i_4_n_0 ));
  CARRY4 \m115_reg_5684_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m115_reg_5684_reg[3]_i_1_n_0 ,\m115_reg_5684_reg[3]_i_1_n_1 ,\m115_reg_5684_reg[3]_i_1_n_2 ,\m115_reg_5684_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m115_reg_5684[3]_i_2_n_0 ,\m115_reg_5684[3]_i_3_n_0 ,\m115_reg_5684[3]_i_4_n_0 ,1'b0}),
        .O(dout[3:0]),
        .S({\m115_reg_5684[3]_i_5_n_0 ,\m115_reg_5684[3]_i_6_n_0 ,\m115_reg_5684[3]_i_7_n_0 ,\m115_reg_5684[3]_i_8_n_0 }));
  CARRY4 \m115_reg_5684_reg[7]_i_1 
       (.CI(\m115_reg_5684_reg[3]_i_1_n_0 ),
        .CO({\m115_reg_5684_reg[7]_i_1_n_0 ,\m115_reg_5684_reg[7]_i_1_n_1 ,\m115_reg_5684_reg[7]_i_1_n_2 ,\m115_reg_5684_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m115_reg_5684[7]_i_2_n_0 ,\m115_reg_5684[7]_i_3_n_0 ,\m115_reg_5684[7]_i_4_n_0 ,\m115_reg_5684[7]_i_5_n_0 }),
        .O(dout[7:4]),
        .S({\m115_reg_5684[7]_i_6_n_0 ,\m115_reg_5684[7]_i_7_n_0 ,\m115_reg_5684[7]_i_8_n_0 ,\m115_reg_5684[7]_i_9_n_0 }));
  CARRY4 \m115_reg_5684_reg[9]_i_1 
       (.CI(\m115_reg_5684_reg[7]_i_1_n_0 ),
        .CO({\NLW_m115_reg_5684_reg[9]_i_1_CO_UNCONNECTED [3:1],\m115_reg_5684_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m115_reg_5684[9]_i_2_n_0 }),
        .O({\NLW_m115_reg_5684_reg[9]_i_1_O_UNCONNECTED [3:2],dout[9:8]}),
        .S({1'b0,1'b0,\m115_reg_5684[9]_i_3_n_0 ,\m115_reg_5684[9]_i_4_n_0 }));
endmodule

(* ORIG_REF_NAME = "case_9_mul_8s_3s_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_3s_11_1_1_9
   (dout,
    in_scalar_load_2_reg_4346,
    in_data_6_load_reg_4399,
    Q);
  output [10:0]dout;
  input [5:0]in_scalar_load_2_reg_4346;
  input [2:0]in_data_6_load_reg_4399;
  input [1:0]Q;

  wire [1:0]Q;
  wire [10:0]dout;
  wire [2:0]in_data_6_load_reg_4399;
  wire [5:0]in_scalar_load_2_reg_4346;
  wire \m23_reg_4446[10]_i_2_n_0 ;
  wire \m23_reg_4446[10]_i_3_n_0 ;
  wire \m23_reg_4446[10]_i_4_n_0 ;
  wire \m23_reg_4446[10]_i_5_n_0 ;
  wire \m23_reg_4446_reg[10]_i_1_n_2 ;
  wire \m23_reg_4446_reg[10]_i_1_n_3 ;
  wire \trunc_ln134_reg_4457[3]_i_2_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_3_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_4_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_5_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_6_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_7_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_8_n_0 ;
  wire \trunc_ln134_reg_4457[3]_i_9_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_10_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_11_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_12_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_13_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_2_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_3_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_4_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_5_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_6_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_7_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_8_n_0 ;
  wire \trunc_ln134_reg_4457[7]_i_9_n_0 ;
  wire \trunc_ln134_reg_4457_reg[3]_i_1_n_0 ;
  wire \trunc_ln134_reg_4457_reg[3]_i_1_n_1 ;
  wire \trunc_ln134_reg_4457_reg[3]_i_1_n_2 ;
  wire \trunc_ln134_reg_4457_reg[3]_i_1_n_3 ;
  wire \trunc_ln134_reg_4457_reg[7]_i_1_n_0 ;
  wire \trunc_ln134_reg_4457_reg[7]_i_1_n_1 ;
  wire \trunc_ln134_reg_4457_reg[7]_i_1_n_2 ;
  wire \trunc_ln134_reg_4457_reg[7]_i_1_n_3 ;
  wire [3:2]\NLW_m23_reg_4446_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m23_reg_4446_reg[10]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h57F77FFF)) 
    \m23_reg_4446[10]_i_2 
       (.I0(in_data_6_load_reg_4399[2]),
        .I1(Q[0]),
        .I2(in_data_6_load_reg_4399[1]),
        .I3(Q[1]),
        .I4(in_scalar_load_2_reg_4346[5]),
        .O(\m23_reg_4446[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0777700070007000)) 
    \m23_reg_4446[10]_i_3 
       (.I0(in_data_6_load_reg_4399[0]),
        .I1(Q[1]),
        .I2(in_scalar_load_2_reg_4346[5]),
        .I3(in_data_6_load_reg_4399[2]),
        .I4(Q[0]),
        .I5(in_data_6_load_reg_4399[1]),
        .O(\m23_reg_4446[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFDFFF)) 
    \m23_reg_4446[10]_i_4 
       (.I0(in_scalar_load_2_reg_4346[5]),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(Q[0]),
        .I3(in_data_6_load_reg_4399[2]),
        .I4(Q[1]),
        .O(\m23_reg_4446[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h59956A956A959595)) 
    \m23_reg_4446[10]_i_5 
       (.I0(\m23_reg_4446[10]_i_3_n_0 ),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(Q[1]),
        .I3(in_data_6_load_reg_4399[2]),
        .I4(Q[0]),
        .I5(in_scalar_load_2_reg_4346[5]),
        .O(\m23_reg_4446[10]_i_5_n_0 ));
  CARRY4 \m23_reg_4446_reg[10]_i_1 
       (.CI(\trunc_ln134_reg_4457_reg[7]_i_1_n_0 ),
        .CO({\NLW_m23_reg_4446_reg[10]_i_1_CO_UNCONNECTED [3:2],\m23_reg_4446_reg[10]_i_1_n_2 ,\m23_reg_4446_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m23_reg_4446[10]_i_2_n_0 ,\m23_reg_4446[10]_i_3_n_0 }),
        .O({\NLW_m23_reg_4446_reg[10]_i_1_O_UNCONNECTED [3],dout[10:8]}),
        .S({1'b0,1'b1,\m23_reg_4446[10]_i_4_n_0 ,\m23_reg_4446[10]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln134_reg_4457[3]_i_2 
       (.I0(in_data_6_load_reg_4399[2]),
        .I1(in_scalar_load_2_reg_4346[0]),
        .I2(in_data_6_load_reg_4399[1]),
        .I3(in_scalar_load_2_reg_4346[1]),
        .O(\trunc_ln134_reg_4457[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \trunc_ln134_reg_4457[3]_i_3 
       (.I0(in_data_6_load_reg_4399[1]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .I2(in_data_6_load_reg_4399[2]),
        .I3(in_scalar_load_2_reg_4346[0]),
        .O(\trunc_ln134_reg_4457[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln134_reg_4457[3]_i_4 
       (.I0(in_data_6_load_reg_4399[0]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .O(\trunc_ln134_reg_4457[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \trunc_ln134_reg_4457[3]_i_5 
       (.I0(\trunc_ln134_reg_4457[3]_i_2_n_0 ),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(in_scalar_load_2_reg_4346[2]),
        .I3(\trunc_ln134_reg_4457[3]_i_9_n_0 ),
        .I4(in_scalar_load_2_reg_4346[3]),
        .I5(in_data_6_load_reg_4399[0]),
        .O(\trunc_ln134_reg_4457[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \trunc_ln134_reg_4457[3]_i_6 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(in_data_6_load_reg_4399[2]),
        .I2(in_scalar_load_2_reg_4346[1]),
        .I3(in_data_6_load_reg_4399[1]),
        .I4(in_data_6_load_reg_4399[0]),
        .I5(in_scalar_load_2_reg_4346[2]),
        .O(\trunc_ln134_reg_4457[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \trunc_ln134_reg_4457[3]_i_7 
       (.I0(in_data_6_load_reg_4399[0]),
        .I1(in_scalar_load_2_reg_4346[1]),
        .I2(in_data_6_load_reg_4399[1]),
        .I3(in_scalar_load_2_reg_4346[0]),
        .O(\trunc_ln134_reg_4457[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln134_reg_4457[3]_i_8 
       (.I0(in_scalar_load_2_reg_4346[0]),
        .I1(in_data_6_load_reg_4399[0]),
        .O(\trunc_ln134_reg_4457[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln134_reg_4457[3]_i_9 
       (.I0(in_scalar_load_2_reg_4346[1]),
        .I1(in_data_6_load_reg_4399[2]),
        .O(\trunc_ln134_reg_4457[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln134_reg_4457[7]_i_10 
       (.I0(in_scalar_load_2_reg_4346[5]),
        .I1(in_data_6_load_reg_4399[1]),
        .O(\trunc_ln134_reg_4457[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln134_reg_4457[7]_i_11 
       (.I0(in_scalar_load_2_reg_4346[4]),
        .I1(in_data_6_load_reg_4399[2]),
        .O(\trunc_ln134_reg_4457[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln134_reg_4457[7]_i_12 
       (.I0(in_scalar_load_2_reg_4346[3]),
        .I1(in_data_6_load_reg_4399[2]),
        .O(\trunc_ln134_reg_4457[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln134_reg_4457[7]_i_13 
       (.I0(in_scalar_load_2_reg_4346[2]),
        .I1(in_data_6_load_reg_4399[2]),
        .O(\trunc_ln134_reg_4457[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \trunc_ln134_reg_4457[7]_i_2 
       (.I0(in_scalar_load_2_reg_4346[5]),
        .I1(in_data_6_load_reg_4399[2]),
        .I2(Q[0]),
        .I3(in_data_6_load_reg_4399[1]),
        .I4(in_data_6_load_reg_4399[0]),
        .I5(Q[1]),
        .O(\trunc_ln134_reg_4457[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \trunc_ln134_reg_4457[7]_i_3 
       (.I0(in_data_6_load_reg_4399[1]),
        .I1(in_scalar_load_2_reg_4346[4]),
        .I2(in_data_6_load_reg_4399[2]),
        .I3(in_scalar_load_2_reg_4346[3]),
        .I4(in_data_6_load_reg_4399[0]),
        .I5(in_scalar_load_2_reg_4346[5]),
        .O(\trunc_ln134_reg_4457[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \trunc_ln134_reg_4457[7]_i_4 
       (.I0(in_data_6_load_reg_4399[1]),
        .I1(in_scalar_load_2_reg_4346[3]),
        .I2(in_data_6_load_reg_4399[2]),
        .I3(in_scalar_load_2_reg_4346[2]),
        .I4(in_data_6_load_reg_4399[0]),
        .I5(in_scalar_load_2_reg_4346[4]),
        .O(\trunc_ln134_reg_4457[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \trunc_ln134_reg_4457[7]_i_5 
       (.I0(in_data_6_load_reg_4399[1]),
        .I1(in_scalar_load_2_reg_4346[2]),
        .I2(in_data_6_load_reg_4399[2]),
        .I3(in_scalar_load_2_reg_4346[1]),
        .I4(in_data_6_load_reg_4399[0]),
        .I5(in_scalar_load_2_reg_4346[3]),
        .O(\trunc_ln134_reg_4457[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    \trunc_ln134_reg_4457[7]_i_6 
       (.I0(\trunc_ln134_reg_4457[7]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(in_data_6_load_reg_4399[0]),
        .I3(in_scalar_load_2_reg_4346[4]),
        .I4(in_data_6_load_reg_4399[2]),
        .I5(\trunc_ln134_reg_4457[7]_i_10_n_0 ),
        .O(\trunc_ln134_reg_4457[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \trunc_ln134_reg_4457[7]_i_7 
       (.I0(\trunc_ln134_reg_4457[7]_i_3_n_0 ),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(in_scalar_load_2_reg_4346[5]),
        .I3(\trunc_ln134_reg_4457[7]_i_11_n_0 ),
        .I4(Q[0]),
        .I5(in_data_6_load_reg_4399[0]),
        .O(\trunc_ln134_reg_4457[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \trunc_ln134_reg_4457[7]_i_8 
       (.I0(\trunc_ln134_reg_4457[7]_i_4_n_0 ),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(in_scalar_load_2_reg_4346[4]),
        .I3(\trunc_ln134_reg_4457[7]_i_12_n_0 ),
        .I4(in_scalar_load_2_reg_4346[5]),
        .I5(in_data_6_load_reg_4399[0]),
        .O(\trunc_ln134_reg_4457[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \trunc_ln134_reg_4457[7]_i_9 
       (.I0(\trunc_ln134_reg_4457[7]_i_5_n_0 ),
        .I1(in_data_6_load_reg_4399[1]),
        .I2(in_scalar_load_2_reg_4346[3]),
        .I3(\trunc_ln134_reg_4457[7]_i_13_n_0 ),
        .I4(in_scalar_load_2_reg_4346[4]),
        .I5(in_data_6_load_reg_4399[0]),
        .O(\trunc_ln134_reg_4457[7]_i_9_n_0 ));
  CARRY4 \trunc_ln134_reg_4457_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln134_reg_4457_reg[3]_i_1_n_0 ,\trunc_ln134_reg_4457_reg[3]_i_1_n_1 ,\trunc_ln134_reg_4457_reg[3]_i_1_n_2 ,\trunc_ln134_reg_4457_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln134_reg_4457[3]_i_2_n_0 ,\trunc_ln134_reg_4457[3]_i_3_n_0 ,\trunc_ln134_reg_4457[3]_i_4_n_0 ,1'b0}),
        .O(dout[3:0]),
        .S({\trunc_ln134_reg_4457[3]_i_5_n_0 ,\trunc_ln134_reg_4457[3]_i_6_n_0 ,\trunc_ln134_reg_4457[3]_i_7_n_0 ,\trunc_ln134_reg_4457[3]_i_8_n_0 }));
  CARRY4 \trunc_ln134_reg_4457_reg[7]_i_1 
       (.CI(\trunc_ln134_reg_4457_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln134_reg_4457_reg[7]_i_1_n_0 ,\trunc_ln134_reg_4457_reg[7]_i_1_n_1 ,\trunc_ln134_reg_4457_reg[7]_i_1_n_2 ,\trunc_ln134_reg_4457_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln134_reg_4457[7]_i_2_n_0 ,\trunc_ln134_reg_4457[7]_i_3_n_0 ,\trunc_ln134_reg_4457[7]_i_4_n_0 ,\trunc_ln134_reg_4457[7]_i_5_n_0 }),
        .O(dout[7:4]),
        .S({\trunc_ln134_reg_4457[7]_i_6_n_0 ,\trunc_ln134_reg_4457[7]_i_7_n_0 ,\trunc_ln134_reg_4457[7]_i_8_n_0 ,\trunc_ln134_reg_4457[7]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_4s_12_1_1
   (O,
    \phi_ln140_fu_246_reg[3] ,
    \phi_ln140_fu_246_reg[3]_0 ,
    Q,
    in_scalar_q0);
  output [2:0]O;
  output [3:0]\phi_ln140_fu_246_reg[3] ;
  output [2:0]\phi_ln140_fu_246_reg[3]_0 ;
  input [3:0]Q;
  input [7:0]in_scalar_q0;

  wire [2:0]O;
  wire [3:0]Q;
  wire [7:0]in_scalar_q0;
  wire [3:0]\phi_ln140_fu_246_reg[3] ;
  wire [2:0]\phi_ln140_fu_246_reg[3]_0 ;
  wire tmp_product__0_carry__0_i_10__0_n_0;
  wire tmp_product__0_carry__0_i_11__0_n_0;
  wire tmp_product__0_carry__0_i_12__0_n_0;
  wire tmp_product__0_carry__0_i_1__2_n_0;
  wire tmp_product__0_carry__0_i_2__2_n_0;
  wire tmp_product__0_carry__0_i_3__0_n_0;
  wire tmp_product__0_carry__0_i_4__2_n_0;
  wire tmp_product__0_carry__0_i_5__3_n_0;
  wire tmp_product__0_carry__0_i_6__3_n_0;
  wire tmp_product__0_carry__0_i_7__1_n_0;
  wire tmp_product__0_carry__0_i_8__1_n_0;
  wire tmp_product__0_carry__0_i_9__0_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1_n_0;
  wire tmp_product__0_carry__1_i_2_n_0;
  wire tmp_product__0_carry__1_i_3__0_n_0;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1__2_n_0;
  wire tmp_product__0_carry_i_2__1_n_0;
  wire tmp_product__0_carry_i_3__2_n_0;
  wire tmp_product__0_carry_i_4__2_n_0;
  wire tmp_product__0_carry_i_5__2_n_0;
  wire tmp_product__0_carry_i_6__2_n_0;
  wire tmp_product__0_carry_i_7__2_n_0;
  wire tmp_product__0_carry_i_8__2_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__27_carry__0_i_1_n_0;
  wire tmp_product__27_carry__0_i_2_n_0;
  wire tmp_product__27_carry__0_i_3_n_0;
  wire tmp_product__27_carry__0_i_4_n_0;
  wire tmp_product__27_carry__0_i_5_n_0;
  wire tmp_product__27_carry__0_n_2;
  wire tmp_product__27_carry__0_n_3;
  wire tmp_product__27_carry_i_1_n_0;
  wire tmp_product__27_carry_i_2_n_0;
  wire tmp_product__27_carry_i_3_n_0;
  wire tmp_product__27_carry_i_4_n_0;
  wire tmp_product__27_carry_i_5_n_0;
  wire tmp_product__27_carry_i_6_n_0;
  wire tmp_product__27_carry_i_7_n_0;
  wire tmp_product__27_carry_n_0;
  wire tmp_product__27_carry_n_1;
  wire tmp_product__27_carry_n_2;
  wire tmp_product__27_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__27_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__27_carry__0_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__2_n_0,tmp_product__0_carry_i_2__1_n_0,tmp_product__0_carry_i_3__2_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,O}),
        .S({tmp_product__0_carry_i_4__2_n_0,tmp_product__0_carry_i_5__2_n_0,tmp_product__0_carry_i_6__2_n_0,tmp_product__0_carry_i_7__2_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__2_n_0,tmp_product__0_carry__0_i_2__2_n_0,tmp_product__0_carry__0_i_3__0_n_0,tmp_product__0_carry__0_i_4__2_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__3_n_0,tmp_product__0_carry__0_i_6__3_n_0,tmp_product__0_carry__0_i_7__1_n_0,tmp_product__0_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__0
       (.I0(in_scalar_q0[5]),
        .I1(Q[1]),
        .O(tmp_product__0_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_11__0
       (.I0(in_scalar_q0[4]),
        .I1(Q[1]),
        .O(tmp_product__0_carry__0_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__0
       (.I0(in_scalar_q0[3]),
        .I1(Q[1]),
        .O(tmp_product__0_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__2
       (.I0(Q[2]),
        .I1(in_scalar_q0[4]),
        .I2(Q[1]),
        .I3(in_scalar_q0[5]),
        .I4(Q[0]),
        .I5(in_scalar_q0[6]),
        .O(tmp_product__0_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__2
       (.I0(Q[2]),
        .I1(in_scalar_q0[3]),
        .I2(Q[1]),
        .I3(in_scalar_q0[4]),
        .I4(Q[0]),
        .I5(in_scalar_q0[5]),
        .O(tmp_product__0_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__0
       (.I0(Q[2]),
        .I1(in_scalar_q0[2]),
        .I2(Q[1]),
        .I3(in_scalar_q0[3]),
        .I4(Q[0]),
        .I5(in_scalar_q0[4]),
        .O(tmp_product__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4__2
       (.I0(Q[2]),
        .I1(in_scalar_q0[1]),
        .I2(Q[1]),
        .I3(in_scalar_q0[2]),
        .I4(Q[0]),
        .I5(in_scalar_q0[3]),
        .O(tmp_product__0_carry__0_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_5__3
       (.I0(tmp_product__0_carry__0_i_1__2_n_0),
        .I1(in_scalar_q0[6]),
        .I2(Q[1]),
        .I3(in_scalar_q0[5]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_9__0_n_0),
        .O(tmp_product__0_carry__0_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_6__3
       (.I0(tmp_product__0_carry__0_i_2__2_n_0),
        .I1(Q[2]),
        .I2(in_scalar_q0[4]),
        .I3(tmp_product__0_carry__0_i_10__0_n_0),
        .I4(Q[0]),
        .I5(in_scalar_q0[6]),
        .O(tmp_product__0_carry__0_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_7__1
       (.I0(tmp_product__0_carry__0_i_3__0_n_0),
        .I1(Q[2]),
        .I2(in_scalar_q0[3]),
        .I3(tmp_product__0_carry__0_i_11__0_n_0),
        .I4(Q[0]),
        .I5(in_scalar_q0[5]),
        .O(tmp_product__0_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_8__1
       (.I0(tmp_product__0_carry__0_i_4__2_n_0),
        .I1(Q[2]),
        .I2(in_scalar_q0[2]),
        .I3(tmp_product__0_carry__0_i_12__0_n_0),
        .I4(Q[0]),
        .I5(in_scalar_q0[4]),
        .O(tmp_product__0_carry__0_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_9__0
       (.I0(Q[0]),
        .I1(in_scalar_q0[7]),
        .O(tmp_product__0_carry__0_i_9__0_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__0_carry__1_i_1_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b0,tmp_product__0_carry__1_i_2_n_0,tmp_product__0_carry__1_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    tmp_product__0_carry__1_i_1
       (.I0(Q[1]),
        .I1(in_scalar_q0[5]),
        .I2(Q[2]),
        .I3(in_scalar_q0[6]),
        .I4(Q[0]),
        .I5(in_scalar_q0[7]),
        .O(tmp_product__0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F3F)) 
    tmp_product__0_carry__1_i_2
       (.I0(Q[1]),
        .I1(in_scalar_q0[6]),
        .I2(Q[2]),
        .I3(in_scalar_q0[7]),
        .O(tmp_product__0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    tmp_product__0_carry__1_i_3__0
       (.I0(Q[0]),
        .I1(in_scalar_q0[5]),
        .I2(in_scalar_q0[7]),
        .I3(Q[1]),
        .I4(in_scalar_q0[6]),
        .I5(Q[2]),
        .O(tmp_product__0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__2
       (.I0(in_scalar_q0[3]),
        .I1(Q[0]),
        .I2(in_scalar_q0[2]),
        .I3(Q[1]),
        .I4(in_scalar_q0[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__1
       (.I0(Q[1]),
        .I1(in_scalar_q0[1]),
        .I2(Q[2]),
        .I3(in_scalar_q0[0]),
        .O(tmp_product__0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__2
       (.I0(in_scalar_q0[0]),
        .I1(Q[1]),
        .O(tmp_product__0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    tmp_product__0_carry_i_4__2
       (.I0(in_scalar_q0[2]),
        .I1(Q[0]),
        .I2(in_scalar_q0[3]),
        .I3(in_scalar_q0[0]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry_i_8__2_n_0),
        .O(tmp_product__0_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__2
       (.I0(in_scalar_q0[0]),
        .I1(Q[2]),
        .I2(in_scalar_q0[1]),
        .I3(Q[1]),
        .I4(in_scalar_q0[2]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__2
       (.I0(in_scalar_q0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_scalar_q0[0]),
        .O(tmp_product__0_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__2
       (.I0(Q[0]),
        .I1(in_scalar_q0[0]),
        .O(tmp_product__0_carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__2
       (.I0(in_scalar_q0[1]),
        .I1(Q[2]),
        .O(tmp_product__0_carry_i_8__2_n_0));
  CARRY4 tmp_product__27_carry
       (.CI(1'b0),
        .CO({tmp_product__27_carry_n_0,tmp_product__27_carry_n_1,tmp_product__27_carry_n_2,tmp_product__27_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__27_carry_i_1_n_0,tmp_product__27_carry_i_2_n_0,tmp_product__27_carry_i_3_n_0,1'b0}),
        .O(\phi_ln140_fu_246_reg[3] ),
        .S({tmp_product__27_carry_i_4_n_0,tmp_product__27_carry_i_5_n_0,tmp_product__27_carry_i_6_n_0,tmp_product__27_carry_i_7_n_0}));
  CARRY4 tmp_product__27_carry__0
       (.CI(tmp_product__27_carry_n_0),
        .CO({NLW_tmp_product__27_carry__0_CO_UNCONNECTED[3:2],tmp_product__27_carry__0_n_2,tmp_product__27_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__27_carry__0_i_1_n_0,tmp_product__27_carry__0_i_2_n_0}),
        .O({NLW_tmp_product__27_carry__0_O_UNCONNECTED[3],\phi_ln140_fu_246_reg[3]_0 }),
        .S({1'b0,tmp_product__27_carry__0_i_3_n_0,tmp_product__27_carry__0_i_4_n_0,tmp_product__27_carry__0_i_5_n_0}));
  LUT3 #(
    .INIT(8'hBF)) 
    tmp_product__27_carry__0_i_1
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(Q[3]),
        .I2(in_scalar_q0[4]),
        .O(tmp_product__27_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry__0_i_2
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(Q[3]),
        .I2(in_scalar_q0[3]),
        .O(tmp_product__27_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    tmp_product__27_carry__0_i_3
       (.I0(tmp_product__0_carry__1_n_7),
        .I1(in_scalar_q0[5]),
        .I2(in_scalar_q0[6]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_6),
        .O(tmp_product__27_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h2DFFD200)) 
    tmp_product__27_carry__0_i_4
       (.I0(in_scalar_q0[4]),
        .I1(tmp_product__0_carry__0_n_4),
        .I2(in_scalar_q0[5]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__1_n_7),
        .O(tmp_product__27_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h693366CC)) 
    tmp_product__27_carry__0_i_5
       (.I0(in_scalar_q0[4]),
        .I1(tmp_product__0_carry__0_n_4),
        .I2(in_scalar_q0[3]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_5),
        .O(tmp_product__27_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry_i_1
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(Q[3]),
        .I2(in_scalar_q0[2]),
        .O(tmp_product__27_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry_i_2
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(Q[3]),
        .I2(in_scalar_q0[1]),
        .O(tmp_product__27_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    tmp_product__27_carry_i_3
       (.I0(tmp_product__0_carry_n_4),
        .I1(Q[3]),
        .I2(in_scalar_q0[0]),
        .O(tmp_product__27_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hBC4C43B3)) 
    tmp_product__27_carry_i_4
       (.I0(in_scalar_q0[2]),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(Q[3]),
        .I3(in_scalar_q0[3]),
        .I4(tmp_product__0_carry__0_n_5),
        .O(tmp_product__27_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hBC4C43B3)) 
    tmp_product__27_carry_i_5
       (.I0(in_scalar_q0[1]),
        .I1(tmp_product__0_carry__0_n_7),
        .I2(Q[3]),
        .I3(in_scalar_q0[2]),
        .I4(tmp_product__0_carry__0_n_6),
        .O(tmp_product__27_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h2FDFD020)) 
    tmp_product__27_carry_i_6
       (.I0(in_scalar_q0[0]),
        .I1(tmp_product__0_carry_n_4),
        .I2(Q[3]),
        .I3(in_scalar_q0[1]),
        .I4(tmp_product__0_carry__0_n_7),
        .O(tmp_product__27_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp_product__27_carry_i_7
       (.I0(tmp_product__0_carry_n_4),
        .I1(Q[3]),
        .I2(in_scalar_q0[0]),
        .O(tmp_product__27_carry_i_7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_5s_13_1_1
   (dout,
    Q,
    \sext_ln46_reg_4602_reg[5] );
  output [11:0]dout;
  input [7:0]Q;
  input [4:0]\sext_ln46_reg_4602_reg[5] ;

  wire [7:0]Q;
  wire [11:0]dout;
  wire \sext_ln46_reg_4602[11]_i_10_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_11_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_12_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_2_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_3_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_4_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_6_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_7_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_8_n_0 ;
  wire \sext_ln46_reg_4602[11]_i_9_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_2_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_3_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_4_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_5_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_6_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_7_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_8_n_0 ;
  wire \sext_ln46_reg_4602[1]_i_9_n_0 ;
  wire \sext_ln46_reg_4602[5]_i_2_n_0 ;
  wire \sext_ln46_reg_4602[5]_i_3_n_0 ;
  wire \sext_ln46_reg_4602[5]_i_4_n_0 ;
  wire \sext_ln46_reg_4602[5]_i_5_n_0 ;
  wire \sext_ln46_reg_4602[5]_i_6_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_11_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_12_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_13_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_14_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_15_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_16_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_17_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_18_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_19_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_20_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_21_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_22_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_23_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_24_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_25_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_2_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_3_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_4_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_5_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_6_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_7_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_8_n_0 ;
  wire \sext_ln46_reg_4602[9]_i_9_n_0 ;
  wire \sext_ln46_reg_4602_reg[11]_i_1_n_3 ;
  wire \sext_ln46_reg_4602_reg[11]_i_5_n_1 ;
  wire \sext_ln46_reg_4602_reg[11]_i_5_n_3 ;
  wire \sext_ln46_reg_4602_reg[11]_i_5_n_6 ;
  wire \sext_ln46_reg_4602_reg[11]_i_5_n_7 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_0 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_1 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_2 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_3 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_4 ;
  wire \sext_ln46_reg_4602_reg[1]_i_1_n_5 ;
  wire [4:0]\sext_ln46_reg_4602_reg[5] ;
  wire \sext_ln46_reg_4602_reg[5]_i_1_n_0 ;
  wire \sext_ln46_reg_4602_reg[5]_i_1_n_1 ;
  wire \sext_ln46_reg_4602_reg[5]_i_1_n_2 ;
  wire \sext_ln46_reg_4602_reg[5]_i_1_n_3 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_0 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_1 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_2 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_3 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_4 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_5 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_6 ;
  wire \sext_ln46_reg_4602_reg[9]_i_10_n_7 ;
  wire \sext_ln46_reg_4602_reg[9]_i_1_n_0 ;
  wire \sext_ln46_reg_4602_reg[9]_i_1_n_1 ;
  wire \sext_ln46_reg_4602_reg[9]_i_1_n_2 ;
  wire \sext_ln46_reg_4602_reg[9]_i_1_n_3 ;
  wire [3:1]\NLW_sext_ln46_reg_4602_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln46_reg_4602_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln46_reg_4602_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln46_reg_4602_reg[11]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \sext_ln46_reg_4602[11]_i_10 
       (.I0(\sext_ln46_reg_4602_reg[5] [1]),
        .I1(Q[5]),
        .I2(\sext_ln46_reg_4602_reg[5] [2]),
        .I3(Q[6]),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[7]),
        .O(\sext_ln46_reg_4602[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \sext_ln46_reg_4602[11]_i_11 
       (.I0(\sext_ln46_reg_4602_reg[5] [1]),
        .I1(Q[6]),
        .I2(\sext_ln46_reg_4602_reg[5] [2]),
        .I3(Q[7]),
        .O(\sext_ln46_reg_4602[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \sext_ln46_reg_4602[11]_i_12 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\sext_ln46_reg_4602_reg[5] [1]),
        .I4(Q[6]),
        .I5(\sext_ln46_reg_4602_reg[5] [2]),
        .O(\sext_ln46_reg_4602[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF777700000000000)) 
    \sext_ln46_reg_4602[11]_i_2 
       (.I0(Q[4]),
        .I1(\sext_ln46_reg_4602_reg[5] [4]),
        .I2(Q[5]),
        .I3(\sext_ln46_reg_4602_reg[5] [3]),
        .I4(\sext_ln46_reg_4602_reg[11]_i_5_n_7 ),
        .I5(\sext_ln46_reg_4602[11]_i_6_n_0 ),
        .O(\sext_ln46_reg_4602[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F25D5D5DA4FBFBF)) 
    \sext_ln46_reg_4602[11]_i_3 
       (.I0(\sext_ln46_reg_4602[11]_i_7_n_0 ),
        .I1(Q[6]),
        .I2(\sext_ln46_reg_4602_reg[5] [4]),
        .I3(\sext_ln46_reg_4602_reg[5] [3]),
        .I4(Q[7]),
        .I5(\sext_ln46_reg_4602_reg[11]_i_5_n_1 ),
        .O(\sext_ln46_reg_4602[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \sext_ln46_reg_4602[11]_i_4 
       (.I0(\sext_ln46_reg_4602[11]_i_2_n_0 ),
        .I1(\sext_ln46_reg_4602[11]_i_7_n_0 ),
        .I2(\sext_ln46_reg_4602_reg[5] [4]),
        .I3(Q[6]),
        .I4(\sext_ln46_reg_4602[11]_i_8_n_0 ),
        .I5(\sext_ln46_reg_4602_reg[11]_i_5_n_1 ),
        .O(\sext_ln46_reg_4602[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6A959595)) 
    \sext_ln46_reg_4602[11]_i_6 
       (.I0(\sext_ln46_reg_4602_reg[11]_i_5_n_6 ),
        .I1(Q[5]),
        .I2(\sext_ln46_reg_4602_reg[5] [4]),
        .I3(Q[6]),
        .I4(\sext_ln46_reg_4602_reg[5] [3]),
        .O(\sext_ln46_reg_4602[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h80EAEAEA)) 
    \sext_ln46_reg_4602[11]_i_7 
       (.I0(\sext_ln46_reg_4602_reg[11]_i_5_n_6 ),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .I2(Q[6]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[5]),
        .O(\sext_ln46_reg_4602[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[11]_i_8 
       (.I0(Q[7]),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .O(\sext_ln46_reg_4602[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \sext_ln46_reg_4602[11]_i_9 
       (.I0(\sext_ln46_reg_4602_reg[5] [2]),
        .I1(Q[6]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[7]),
        .O(\sext_ln46_reg_4602[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \sext_ln46_reg_4602[1]_i_2 
       (.I0(Q[3]),
        .I1(\sext_ln46_reg_4602_reg[5] [0]),
        .I2(Q[2]),
        .I3(\sext_ln46_reg_4602_reg[5] [1]),
        .I4(Q[1]),
        .I5(\sext_ln46_reg_4602_reg[5] [2]),
        .O(\sext_ln46_reg_4602[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln46_reg_4602[1]_i_3 
       (.I0(\sext_ln46_reg_4602_reg[5] [1]),
        .I1(Q[1]),
        .I2(\sext_ln46_reg_4602_reg[5] [2]),
        .I3(Q[0]),
        .O(\sext_ln46_reg_4602[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[1]_i_4 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[1]),
        .O(\sext_ln46_reg_4602[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    \sext_ln46_reg_4602[1]_i_5 
       (.I0(Q[2]),
        .I1(\sext_ln46_reg_4602_reg[5] [0]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\sext_ln46_reg_4602_reg[5] [1]),
        .I5(\sext_ln46_reg_4602[1]_i_9_n_0 ),
        .O(\sext_ln46_reg_4602[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \sext_ln46_reg_4602[1]_i_6 
       (.I0(Q[0]),
        .I1(\sext_ln46_reg_4602_reg[5] [2]),
        .I2(Q[1]),
        .I3(\sext_ln46_reg_4602_reg[5] [1]),
        .I4(Q[2]),
        .I5(\sext_ln46_reg_4602_reg[5] [0]),
        .O(\sext_ln46_reg_4602[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \sext_ln46_reg_4602[1]_i_7 
       (.I0(Q[1]),
        .I1(\sext_ln46_reg_4602_reg[5] [0]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[0]),
        .O(\sext_ln46_reg_4602[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[1]_i_8 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[0]),
        .O(\sext_ln46_reg_4602[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[1]_i_9 
       (.I0(Q[1]),
        .I1(\sext_ln46_reg_4602_reg[5] [2]),
        .O(\sext_ln46_reg_4602[1]_i_9_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sext_ln46_reg_4602[5]_i_2 
       (.I0(\sext_ln46_reg_4602_reg[9]_i_10_n_7 ),
        .I1(\sext_ln46_reg_4602_reg[5] [4]),
        .I2(Q[0]),
        .O(\sext_ln46_reg_4602[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \sext_ln46_reg_4602[5]_i_3 
       (.I0(\sext_ln46_reg_4602_reg[9]_i_10_n_7 ),
        .I1(\sext_ln46_reg_4602_reg[5] [4]),
        .I2(Q[0]),
        .O(\sext_ln46_reg_4602[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \sext_ln46_reg_4602[5]_i_4 
       (.I0(\sext_ln46_reg_4602[5]_i_2_n_0 ),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .I2(Q[2]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[1]),
        .I5(\sext_ln46_reg_4602_reg[9]_i_10_n_6 ),
        .O(\sext_ln46_reg_4602[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \sext_ln46_reg_4602[5]_i_5 
       (.I0(\sext_ln46_reg_4602_reg[9]_i_10_n_7 ),
        .I1(\sext_ln46_reg_4602_reg[5] [4]),
        .I2(Q[0]),
        .I3(\sext_ln46_reg_4602_reg[5] [3]),
        .I4(Q[1]),
        .O(\sext_ln46_reg_4602[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \sext_ln46_reg_4602[5]_i_6 
       (.I0(\sext_ln46_reg_4602_reg[1]_i_1_n_4 ),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .I2(Q[0]),
        .O(\sext_ln46_reg_4602[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln46_reg_4602[9]_i_11 
       (.I0(Q[5]),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .O(\sext_ln46_reg_4602[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[9]_i_12 
       (.I0(Q[4]),
        .I1(\sext_ln46_reg_4602_reg[5] [4]),
        .O(\sext_ln46_reg_4602[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6A959595)) 
    \sext_ln46_reg_4602[9]_i_13 
       (.I0(\sext_ln46_reg_4602_reg[11]_i_5_n_7 ),
        .I1(Q[4]),
        .I2(\sext_ln46_reg_4602_reg[5] [4]),
        .I3(Q[5]),
        .I4(\sext_ln46_reg_4602_reg[5] [3]),
        .O(\sext_ln46_reg_4602[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln46_reg_4602[9]_i_14 
       (.I0(\sext_ln46_reg_4602_reg[5] [2]),
        .I1(Q[4]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[5]),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[6]),
        .O(\sext_ln46_reg_4602[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln46_reg_4602[9]_i_15 
       (.I0(\sext_ln46_reg_4602_reg[5] [2]),
        .I1(Q[3]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[4]),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[5]),
        .O(\sext_ln46_reg_4602[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln46_reg_4602[9]_i_16 
       (.I0(\sext_ln46_reg_4602_reg[5] [2]),
        .I1(Q[2]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[3]),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[4]),
        .O(\sext_ln46_reg_4602[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \sext_ln46_reg_4602[9]_i_17 
       (.I0(\sext_ln46_reg_4602_reg[5] [2]),
        .I1(Q[1]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[2]),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[3]),
        .O(\sext_ln46_reg_4602[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \sext_ln46_reg_4602[9]_i_18 
       (.I0(\sext_ln46_reg_4602[9]_i_14_n_0 ),
        .I1(Q[6]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[5]),
        .I4(\sext_ln46_reg_4602_reg[5] [2]),
        .I5(\sext_ln46_reg_4602[9]_i_22_n_0 ),
        .O(\sext_ln46_reg_4602[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \sext_ln46_reg_4602[9]_i_19 
       (.I0(\sext_ln46_reg_4602[9]_i_15_n_0 ),
        .I1(Q[5]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[4]),
        .I4(\sext_ln46_reg_4602_reg[5] [2]),
        .I5(\sext_ln46_reg_4602[9]_i_23_n_0 ),
        .O(\sext_ln46_reg_4602[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hD00F0D0F0DF0D0F0)) 
    \sext_ln46_reg_4602[9]_i_2 
       (.I0(Q[3]),
        .I1(\sext_ln46_reg_4602_reg[9]_i_10_n_4 ),
        .I2(\sext_ln46_reg_4602[9]_i_11_n_0 ),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[4]),
        .I5(\sext_ln46_reg_4602_reg[11]_i_5_n_7 ),
        .O(\sext_ln46_reg_4602[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \sext_ln46_reg_4602[9]_i_20 
       (.I0(\sext_ln46_reg_4602[9]_i_16_n_0 ),
        .I1(Q[4]),
        .I2(\sext_ln46_reg_4602_reg[5] [1]),
        .I3(Q[3]),
        .I4(\sext_ln46_reg_4602_reg[5] [2]),
        .I5(\sext_ln46_reg_4602[9]_i_24_n_0 ),
        .O(\sext_ln46_reg_4602[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \sext_ln46_reg_4602[9]_i_21 
       (.I0(\sext_ln46_reg_4602[9]_i_17_n_0 ),
        .I1(\sext_ln46_reg_4602_reg[5] [2]),
        .I2(Q[2]),
        .I3(\sext_ln46_reg_4602[9]_i_25_n_0 ),
        .I4(\sext_ln46_reg_4602_reg[5] [0]),
        .I5(Q[4]),
        .O(\sext_ln46_reg_4602[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[9]_i_22 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[7]),
        .O(\sext_ln46_reg_4602[9]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[9]_i_23 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[6]),
        .O(\sext_ln46_reg_4602[9]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[9]_i_24 
       (.I0(\sext_ln46_reg_4602_reg[5] [0]),
        .I1(Q[5]),
        .O(\sext_ln46_reg_4602[9]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln46_reg_4602[9]_i_25 
       (.I0(Q[3]),
        .I1(\sext_ln46_reg_4602_reg[5] [1]),
        .O(\sext_ln46_reg_4602[9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h08888000)) 
    \sext_ln46_reg_4602[9]_i_3 
       (.I0(\sext_ln46_reg_4602_reg[5] [3]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(\sext_ln46_reg_4602_reg[9]_i_10_n_4 ),
        .O(\sext_ln46_reg_4602[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \sext_ln46_reg_4602[9]_i_4 
       (.I0(\sext_ln46_reg_4602_reg[5] [3]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(\sext_ln46_reg_4602_reg[9]_i_10_n_4 ),
        .O(\sext_ln46_reg_4602[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80EAEAEA)) 
    \sext_ln46_reg_4602[9]_i_5 
       (.I0(\sext_ln46_reg_4602_reg[9]_i_10_n_6 ),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .I2(Q[2]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[1]),
        .O(\sext_ln46_reg_4602[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9666666699969696)) 
    \sext_ln46_reg_4602[9]_i_6 
       (.I0(\sext_ln46_reg_4602[9]_i_2_n_0 ),
        .I1(\sext_ln46_reg_4602[11]_i_6_n_0 ),
        .I2(\sext_ln46_reg_4602_reg[11]_i_5_n_7 ),
        .I3(\sext_ln46_reg_4602_reg[5] [3]),
        .I4(Q[5]),
        .I5(\sext_ln46_reg_4602[9]_i_12_n_0 ),
        .O(\sext_ln46_reg_4602[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999999)) 
    \sext_ln46_reg_4602[9]_i_7 
       (.I0(\sext_ln46_reg_4602[9]_i_3_n_0 ),
        .I1(\sext_ln46_reg_4602[9]_i_13_n_0 ),
        .I2(\sext_ln46_reg_4602_reg[9]_i_10_n_4 ),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[3]),
        .O(\sext_ln46_reg_4602[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5595959595AAAAAA)) 
    \sext_ln46_reg_4602[9]_i_8 
       (.I0(\sext_ln46_reg_4602[9]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(\sext_ln46_reg_4602_reg[5] [4]),
        .I3(Q[3]),
        .I4(\sext_ln46_reg_4602_reg[5] [3]),
        .I5(\sext_ln46_reg_4602_reg[9]_i_10_n_5 ),
        .O(\sext_ln46_reg_4602[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \sext_ln46_reg_4602[9]_i_9 
       (.I0(\sext_ln46_reg_4602[9]_i_5_n_0 ),
        .I1(\sext_ln46_reg_4602_reg[5] [3]),
        .I2(Q[3]),
        .I3(\sext_ln46_reg_4602_reg[5] [4]),
        .I4(Q[2]),
        .I5(\sext_ln46_reg_4602_reg[9]_i_10_n_5 ),
        .O(\sext_ln46_reg_4602[9]_i_9_n_0 ));
  CARRY4 \sext_ln46_reg_4602_reg[11]_i_1 
       (.CI(\sext_ln46_reg_4602_reg[9]_i_1_n_0 ),
        .CO({\NLW_sext_ln46_reg_4602_reg[11]_i_1_CO_UNCONNECTED [3:1],\sext_ln46_reg_4602_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sext_ln46_reg_4602[11]_i_2_n_0 }),
        .O({\NLW_sext_ln46_reg_4602_reg[11]_i_1_O_UNCONNECTED [3:2],dout[11:10]}),
        .S({1'b0,1'b0,\sext_ln46_reg_4602[11]_i_3_n_0 ,\sext_ln46_reg_4602[11]_i_4_n_0 }));
  CARRY4 \sext_ln46_reg_4602_reg[11]_i_5 
       (.CI(\sext_ln46_reg_4602_reg[9]_i_10_n_0 ),
        .CO({\NLW_sext_ln46_reg_4602_reg[11]_i_5_CO_UNCONNECTED [3],\sext_ln46_reg_4602_reg[11]_i_5_n_1 ,\NLW_sext_ln46_reg_4602_reg[11]_i_5_CO_UNCONNECTED [1],\sext_ln46_reg_4602_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sext_ln46_reg_4602[11]_i_9_n_0 ,\sext_ln46_reg_4602[11]_i_10_n_0 }),
        .O({\NLW_sext_ln46_reg_4602_reg[11]_i_5_O_UNCONNECTED [3:2],\sext_ln46_reg_4602_reg[11]_i_5_n_6 ,\sext_ln46_reg_4602_reg[11]_i_5_n_7 }),
        .S({1'b0,1'b1,\sext_ln46_reg_4602[11]_i_11_n_0 ,\sext_ln46_reg_4602[11]_i_12_n_0 }));
  CARRY4 \sext_ln46_reg_4602_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln46_reg_4602_reg[1]_i_1_n_0 ,\sext_ln46_reg_4602_reg[1]_i_1_n_1 ,\sext_ln46_reg_4602_reg[1]_i_1_n_2 ,\sext_ln46_reg_4602_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln46_reg_4602[1]_i_2_n_0 ,\sext_ln46_reg_4602[1]_i_3_n_0 ,\sext_ln46_reg_4602[1]_i_4_n_0 ,1'b0}),
        .O({\sext_ln46_reg_4602_reg[1]_i_1_n_4 ,\sext_ln46_reg_4602_reg[1]_i_1_n_5 ,dout[1:0]}),
        .S({\sext_ln46_reg_4602[1]_i_5_n_0 ,\sext_ln46_reg_4602[1]_i_6_n_0 ,\sext_ln46_reg_4602[1]_i_7_n_0 ,\sext_ln46_reg_4602[1]_i_8_n_0 }));
  CARRY4 \sext_ln46_reg_4602_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln46_reg_4602_reg[5]_i_1_n_0 ,\sext_ln46_reg_4602_reg[5]_i_1_n_1 ,\sext_ln46_reg_4602_reg[5]_i_1_n_2 ,\sext_ln46_reg_4602_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln46_reg_4602[5]_i_2_n_0 ,\sext_ln46_reg_4602[5]_i_3_n_0 ,\sext_ln46_reg_4602_reg[1]_i_1_n_4 ,1'b0}),
        .O(dout[5:2]),
        .S({\sext_ln46_reg_4602[5]_i_4_n_0 ,\sext_ln46_reg_4602[5]_i_5_n_0 ,\sext_ln46_reg_4602[5]_i_6_n_0 ,\sext_ln46_reg_4602_reg[1]_i_1_n_5 }));
  CARRY4 \sext_ln46_reg_4602_reg[9]_i_1 
       (.CI(\sext_ln46_reg_4602_reg[5]_i_1_n_0 ),
        .CO({\sext_ln46_reg_4602_reg[9]_i_1_n_0 ,\sext_ln46_reg_4602_reg[9]_i_1_n_1 ,\sext_ln46_reg_4602_reg[9]_i_1_n_2 ,\sext_ln46_reg_4602_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln46_reg_4602[9]_i_2_n_0 ,\sext_ln46_reg_4602[9]_i_3_n_0 ,\sext_ln46_reg_4602[9]_i_4_n_0 ,\sext_ln46_reg_4602[9]_i_5_n_0 }),
        .O(dout[9:6]),
        .S({\sext_ln46_reg_4602[9]_i_6_n_0 ,\sext_ln46_reg_4602[9]_i_7_n_0 ,\sext_ln46_reg_4602[9]_i_8_n_0 ,\sext_ln46_reg_4602[9]_i_9_n_0 }));
  CARRY4 \sext_ln46_reg_4602_reg[9]_i_10 
       (.CI(\sext_ln46_reg_4602_reg[1]_i_1_n_0 ),
        .CO({\sext_ln46_reg_4602_reg[9]_i_10_n_0 ,\sext_ln46_reg_4602_reg[9]_i_10_n_1 ,\sext_ln46_reg_4602_reg[9]_i_10_n_2 ,\sext_ln46_reg_4602_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln46_reg_4602[9]_i_14_n_0 ,\sext_ln46_reg_4602[9]_i_15_n_0 ,\sext_ln46_reg_4602[9]_i_16_n_0 ,\sext_ln46_reg_4602[9]_i_17_n_0 }),
        .O({\sext_ln46_reg_4602_reg[9]_i_10_n_4 ,\sext_ln46_reg_4602_reg[9]_i_10_n_5 ,\sext_ln46_reg_4602_reg[9]_i_10_n_6 ,\sext_ln46_reg_4602_reg[9]_i_10_n_7 }),
        .S({\sext_ln46_reg_4602[9]_i_18_n_0 ,\sext_ln46_reg_4602[9]_i_19_n_0 ,\sext_ln46_reg_4602[9]_i_20_n_0 ,\sext_ln46_reg_4602[9]_i_21_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_7s_15_1_1
   (D,
    A,
    CO,
    Q,
    in_data_4_q0,
    \trunc_ln194_reg_5093_reg[6] );
  output [14:0]D;
  output [6:0]A;
  output [0:0]CO;
  input [6:0]Q;
  input [2:0]in_data_4_q0;
  input [6:0]\trunc_ln194_reg_5093_reg[6] ;

  wire [6:0]A;
  wire [0:0]CO;
  wire [14:0]D;
  wire [6:0]Q;
  wire [2:0]in_data_4_q0;
  wire \m68_reg_5088[3]_i_2_n_0 ;
  wire \m68_reg_5088[3]_i_3_n_0 ;
  wire \m68_reg_5088[3]_i_4_n_0 ;
  wire \m68_reg_5088[3]_i_5_n_0 ;
  wire \m68_reg_5088[3]_i_6_n_0 ;
  wire \m68_reg_5088[6]_i_2_n_0 ;
  wire \m68_reg_5088[6]_i_3_n_0 ;
  wire \m68_reg_5088[6]_i_4_n_0 ;
  wire \m68_reg_5088_reg[3]_i_1_n_0 ;
  wire \m68_reg_5088_reg[3]_i_1_n_1 ;
  wire \m68_reg_5088_reg[3]_i_1_n_2 ;
  wire \m68_reg_5088_reg[3]_i_1_n_3 ;
  wire \m68_reg_5088_reg[6]_i_1_n_2 ;
  wire \m68_reg_5088_reg[6]_i_1_n_3 ;
  wire tmp_product__0_carry__0_i_10__2_n_0;
  wire tmp_product__0_carry__0_i_11__2_n_0;
  wire tmp_product__0_carry__0_i_12__2_n_0;
  wire tmp_product__0_carry__0_i_1__8_n_0;
  wire tmp_product__0_carry__0_i_2__8_n_0;
  wire tmp_product__0_carry__0_i_3__8_n_0;
  wire tmp_product__0_carry__0_i_4__7_n_0;
  wire tmp_product__0_carry__0_i_5__7_n_0;
  wire tmp_product__0_carry__0_i_6__5_n_0;
  wire tmp_product__0_carry__0_i_7__3_n_0;
  wire tmp_product__0_carry__0_i_8__3_n_0;
  wire tmp_product__0_carry__0_i_9__3_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1__1_n_0;
  wire tmp_product__0_carry__1_i_2__1_n_0;
  wire tmp_product__0_carry__1_i_3__1_n_0;
  wire tmp_product__0_carry__1_i_4_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1__9_n_0;
  wire tmp_product__0_carry_i_2__2_n_0;
  wire tmp_product__0_carry_i_3__8_n_0;
  wire tmp_product__0_carry_i_4__8_n_0;
  wire tmp_product__0_carry_i_5__8_n_0;
  wire tmp_product__0_carry_i_6__8_n_0;
  wire tmp_product__0_carry_i_7__8_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__30_carry__0_i_10_n_0;
  wire tmp_product__30_carry__0_i_11_n_0;
  wire tmp_product__30_carry__0_i_12_n_0;
  wire tmp_product__30_carry__0_i_1_n_0;
  wire tmp_product__30_carry__0_i_2_n_0;
  wire tmp_product__30_carry__0_i_3_n_0;
  wire tmp_product__30_carry__0_i_4_n_0;
  wire tmp_product__30_carry__0_i_5_n_0;
  wire tmp_product__30_carry__0_i_6_n_0;
  wire tmp_product__30_carry__0_i_7_n_0;
  wire tmp_product__30_carry__0_i_8_n_0;
  wire tmp_product__30_carry__0_i_9_n_0;
  wire tmp_product__30_carry__0_n_0;
  wire tmp_product__30_carry__0_n_1;
  wire tmp_product__30_carry__0_n_2;
  wire tmp_product__30_carry__0_n_3;
  wire tmp_product__30_carry__0_n_4;
  wire tmp_product__30_carry__0_n_5;
  wire tmp_product__30_carry__0_n_6;
  wire tmp_product__30_carry__0_n_7;
  wire tmp_product__30_carry__1_i_1_n_0;
  wire tmp_product__30_carry__1_i_2_n_0;
  wire tmp_product__30_carry__1_i_3_n_0;
  wire tmp_product__30_carry__1_i_4_n_0;
  wire tmp_product__30_carry__1_n_1;
  wire tmp_product__30_carry__1_n_3;
  wire tmp_product__30_carry__1_n_6;
  wire tmp_product__30_carry__1_n_7;
  wire tmp_product__30_carry_i_1_n_0;
  wire tmp_product__30_carry_i_2_n_0;
  wire tmp_product__30_carry_i_3_n_0;
  wire tmp_product__30_carry_i_4_n_0;
  wire tmp_product__30_carry_i_5_n_0;
  wire tmp_product__30_carry_i_6_n_0;
  wire tmp_product__30_carry_i_7_n_0;
  wire tmp_product__30_carry_n_0;
  wire tmp_product__30_carry_n_1;
  wire tmp_product__30_carry_n_2;
  wire tmp_product__30_carry_n_3;
  wire tmp_product__30_carry_n_4;
  wire tmp_product__30_carry_n_5;
  wire tmp_product__30_carry_n_6;
  wire tmp_product__30_carry_n_7;
  wire tmp_product__60_carry__0_i_10_n_0;
  wire tmp_product__60_carry__0_i_11_n_0;
  wire tmp_product__60_carry__0_i_1_n_0;
  wire tmp_product__60_carry__0_i_2_n_0;
  wire tmp_product__60_carry__0_i_3_n_0;
  wire tmp_product__60_carry__0_i_4_n_0;
  wire tmp_product__60_carry__0_i_5_n_0;
  wire tmp_product__60_carry__0_i_6_n_0;
  wire tmp_product__60_carry__0_i_7_n_0;
  wire tmp_product__60_carry__0_i_8_n_0;
  wire tmp_product__60_carry__0_i_9_n_0;
  wire tmp_product__60_carry__0_n_0;
  wire tmp_product__60_carry__0_n_1;
  wire tmp_product__60_carry__0_n_2;
  wire tmp_product__60_carry__0_n_3;
  wire tmp_product__60_carry__1_i_1_n_0;
  wire tmp_product__60_carry__1_i_2_n_0;
  wire tmp_product__60_carry__1_i_3_n_0;
  wire tmp_product__60_carry__1_i_4_n_0;
  wire tmp_product__60_carry__1_i_5_n_0;
  wire tmp_product__60_carry__1_i_6_n_0;
  wire tmp_product__60_carry__1_i_7_n_0;
  wire tmp_product__60_carry__1_i_8_n_0;
  wire tmp_product__60_carry__1_n_1;
  wire tmp_product__60_carry__1_n_2;
  wire tmp_product__60_carry__1_n_3;
  wire tmp_product__60_carry_i_1_n_0;
  wire tmp_product__60_carry_i_2_n_0;
  wire tmp_product__60_carry_i_3_n_0;
  wire tmp_product__60_carry_i_4_n_0;
  wire tmp_product__60_carry_i_5_n_0;
  wire tmp_product__60_carry_n_0;
  wire tmp_product__60_carry_n_1;
  wire tmp_product__60_carry_n_2;
  wire tmp_product__60_carry_n_3;
  wire [6:0]\trunc_ln194_reg_5093_reg[6] ;
  wire [2:2]\NLW_m68_reg_5088_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m68_reg_5088_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__30_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__60_carry__1_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \m68_reg_5088[3]_i_2 
       (.I0(Q[2]),
        .O(\m68_reg_5088[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m68_reg_5088[3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\m68_reg_5088[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m68_reg_5088[3]_i_4 
       (.I0(Q[2]),
        .I1(in_data_4_q0[2]),
        .O(\m68_reg_5088[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m68_reg_5088[3]_i_5 
       (.I0(in_data_4_q0[1]),
        .I1(Q[1]),
        .O(\m68_reg_5088[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m68_reg_5088[3]_i_6 
       (.I0(in_data_4_q0[0]),
        .I1(Q[0]),
        .O(\m68_reg_5088[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m68_reg_5088[6]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\m68_reg_5088[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m68_reg_5088[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\m68_reg_5088[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m68_reg_5088[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\m68_reg_5088[6]_i_4_n_0 ));
  CARRY4 \m68_reg_5088_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m68_reg_5088_reg[3]_i_1_n_0 ,\m68_reg_5088_reg[3]_i_1_n_1 ,\m68_reg_5088_reg[3]_i_1_n_2 ,\m68_reg_5088_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2],\m68_reg_5088[3]_i_2_n_0 ,in_data_4_q0[1:0]}),
        .O(A[3:0]),
        .S({\m68_reg_5088[3]_i_3_n_0 ,\m68_reg_5088[3]_i_4_n_0 ,\m68_reg_5088[3]_i_5_n_0 ,\m68_reg_5088[3]_i_6_n_0 }));
  CARRY4 \m68_reg_5088_reg[6]_i_1 
       (.CI(\m68_reg_5088_reg[3]_i_1_n_0 ),
        .CO({CO,\NLW_m68_reg_5088_reg[6]_i_1_CO_UNCONNECTED [2],\m68_reg_5088_reg[6]_i_1_n_2 ,\m68_reg_5088_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[5:3]}),
        .O({\NLW_m68_reg_5088_reg[6]_i_1_O_UNCONNECTED [3],A[6:4]}),
        .S({1'b1,\m68_reg_5088[6]_i_2_n_0 ,\m68_reg_5088[6]_i_3_n_0 ,\m68_reg_5088[6]_i_4_n_0 }));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__9_n_0,tmp_product__0_carry_i_2__2_n_0,tmp_product__0_carry_i_3__8_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__8_n_0,tmp_product__0_carry_i_5__8_n_0,tmp_product__0_carry_i_6__8_n_0,tmp_product__0_carry_i_7__8_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__8_n_0,tmp_product__0_carry__0_i_2__8_n_0,tmp_product__0_carry__0_i_3__8_n_0,tmp_product__0_carry__0_i_4__7_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__7_n_0,tmp_product__0_carry__0_i_6__5_n_0,tmp_product__0_carry__0_i_7__3_n_0,tmp_product__0_carry__0_i_8__3_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__2
       (.I0(\trunc_ln194_reg_5093_reg[6] [0]),
        .I1(A[6]),
        .O(tmp_product__0_carry__0_i_10__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_11__2
       (.I0(\trunc_ln194_reg_5093_reg[6] [0]),
        .I1(A[5]),
        .O(tmp_product__0_carry__0_i_11__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__2
       (.I0(A[3]),
        .I1(\trunc_ln194_reg_5093_reg[6] [1]),
        .O(tmp_product__0_carry__0_i_12__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__8
       (.I0(\trunc_ln194_reg_5093_reg[6] [2]),
        .I1(A[4]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[5]),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(A[6]),
        .O(tmp_product__0_carry__0_i_1__8_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__8
       (.I0(\trunc_ln194_reg_5093_reg[6] [2]),
        .I1(A[3]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[4]),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(A[5]),
        .O(tmp_product__0_carry__0_i_2__8_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__8
       (.I0(\trunc_ln194_reg_5093_reg[6] [2]),
        .I1(A[2]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[3]),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(A[4]),
        .O(tmp_product__0_carry__0_i_3__8_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4__7
       (.I0(\trunc_ln194_reg_5093_reg[6] [2]),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[2]),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(A[3]),
        .O(tmp_product__0_carry__0_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_5__7
       (.I0(tmp_product__0_carry__0_i_1__8_n_0),
        .I1(A[6]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[5]),
        .I4(\trunc_ln194_reg_5093_reg[6] [2]),
        .I5(tmp_product__0_carry__0_i_9__3_n_0),
        .O(tmp_product__0_carry__0_i_5__7_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    tmp_product__0_carry__0_i_6__5
       (.I0(tmp_product__0_carry__0_i_2__8_n_0),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[4]),
        .I4(\trunc_ln194_reg_5093_reg[6] [2]),
        .I5(tmp_product__0_carry__0_i_10__2_n_0),
        .O(tmp_product__0_carry__0_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    tmp_product__0_carry__0_i_7__3
       (.I0(tmp_product__0_carry__0_i_3__8_n_0),
        .I1(A[4]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[3]),
        .I4(\trunc_ln194_reg_5093_reg[6] [2]),
        .I5(tmp_product__0_carry__0_i_11__2_n_0),
        .O(tmp_product__0_carry__0_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_8__3
       (.I0(tmp_product__0_carry__0_i_4__7_n_0),
        .I1(\trunc_ln194_reg_5093_reg[6] [2]),
        .I2(A[2]),
        .I3(tmp_product__0_carry__0_i_12__2_n_0),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(A[4]),
        .O(tmp_product__0_carry__0_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__0_carry__0_i_9__3
       (.I0(\trunc_ln194_reg_5093_reg[6] [0]),
        .I1(CO),
        .O(tmp_product__0_carry__0_i_9__3_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3],tmp_product__0_carry__1_n_1,NLW_tmp_product__0_carry__1_CO_UNCONNECTED[1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__1_i_1__1_n_0,tmp_product__0_carry__1_i_2__1_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__0_carry__1_i_3__1_n_0,tmp_product__0_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h8088)) 
    tmp_product__0_carry__1_i_1__1
       (.I0(\trunc_ln194_reg_5093_reg[6] [2]),
        .I1(A[6]),
        .I2(CO),
        .I3(\trunc_ln194_reg_5093_reg[6] [1]),
        .O(tmp_product__0_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hEAC0EAC08000EAC0)) 
    tmp_product__0_carry__1_i_2__1
       (.I0(\trunc_ln194_reg_5093_reg[6] [1]),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [2]),
        .I3(A[6]),
        .I4(\trunc_ln194_reg_5093_reg[6] [0]),
        .I5(CO),
        .O(tmp_product__0_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h3F4F)) 
    tmp_product__0_carry__1_i_3__1
       (.I0(\trunc_ln194_reg_5093_reg[6] [1]),
        .I1(A[6]),
        .I2(\trunc_ln194_reg_5093_reg[6] [2]),
        .I3(CO),
        .O(tmp_product__0_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFC24334B0F5FFF0F)) 
    tmp_product__0_carry__1_i_4
       (.I0(\trunc_ln194_reg_5093_reg[6] [0]),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(CO),
        .I4(A[6]),
        .I5(\trunc_ln194_reg_5093_reg[6] [2]),
        .O(tmp_product__0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__9
       (.I0(A[3]),
        .I1(\trunc_ln194_reg_5093_reg[6] [0]),
        .I2(\trunc_ln194_reg_5093_reg[6] [2]),
        .I3(A[1]),
        .I4(\trunc_ln194_reg_5093_reg[6] [1]),
        .I5(A[2]),
        .O(tmp_product__0_carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__2
       (.I0(\trunc_ln194_reg_5093_reg[6] [1]),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [2]),
        .I3(A[0]),
        .O(tmp_product__0_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__8
       (.I0(A[0]),
        .I1(\trunc_ln194_reg_5093_reg[6] [1]),
        .O(tmp_product__0_carry_i_3__8_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__8
       (.I0(tmp_product__0_carry_i_1__9_n_0),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [2]),
        .I3(A[0]),
        .I4(\trunc_ln194_reg_5093_reg[6] [1]),
        .O(tmp_product__0_carry_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__8
       (.I0(A[0]),
        .I1(\trunc_ln194_reg_5093_reg[6] [2]),
        .I2(A[1]),
        .I3(\trunc_ln194_reg_5093_reg[6] [1]),
        .I4(A[2]),
        .I5(\trunc_ln194_reg_5093_reg[6] [0]),
        .O(tmp_product__0_carry_i_5__8_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__8
       (.I0(A[1]),
        .I1(\trunc_ln194_reg_5093_reg[6] [0]),
        .I2(\trunc_ln194_reg_5093_reg[6] [1]),
        .I3(A[0]),
        .O(tmp_product__0_carry_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__8
       (.I0(\trunc_ln194_reg_5093_reg[6] [0]),
        .I1(A[0]),
        .O(tmp_product__0_carry_i_7__8_n_0));
  CARRY4 tmp_product__30_carry
       (.CI(1'b0),
        .CO({tmp_product__30_carry_n_0,tmp_product__30_carry_n_1,tmp_product__30_carry_n_2,tmp_product__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry_i_1_n_0,tmp_product__30_carry_i_2_n_0,tmp_product__30_carry_i_3_n_0,1'b0}),
        .O({tmp_product__30_carry_n_4,tmp_product__30_carry_n_5,tmp_product__30_carry_n_6,tmp_product__30_carry_n_7}),
        .S({tmp_product__30_carry_i_4_n_0,tmp_product__30_carry_i_5_n_0,tmp_product__30_carry_i_6_n_0,tmp_product__30_carry_i_7_n_0}));
  CARRY4 tmp_product__30_carry__0
       (.CI(tmp_product__30_carry_n_0),
        .CO({tmp_product__30_carry__0_n_0,tmp_product__30_carry__0_n_1,tmp_product__30_carry__0_n_2,tmp_product__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry__0_i_1_n_0,tmp_product__30_carry__0_i_2_n_0,tmp_product__30_carry__0_i_3_n_0,tmp_product__30_carry__0_i_4_n_0}),
        .O({tmp_product__30_carry__0_n_4,tmp_product__30_carry__0_n_5,tmp_product__30_carry__0_n_6,tmp_product__30_carry__0_n_7}),
        .S({tmp_product__30_carry__0_i_5_n_0,tmp_product__30_carry__0_i_6_n_0,tmp_product__30_carry__0_i_7_n_0,tmp_product__30_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_1
       (.I0(\trunc_ln194_reg_5093_reg[6] [5]),
        .I1(A[4]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[5]),
        .I4(A[6]),
        .I5(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry__0_i_10
       (.I0(A[6]),
        .I1(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry__0_i_11
       (.I0(A[5]),
        .I1(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry__0_i_12
       (.I0(A[3]),
        .I1(\trunc_ln194_reg_5093_reg[6] [4]),
        .O(tmp_product__30_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_2
       (.I0(\trunc_ln194_reg_5093_reg[6] [5]),
        .I1(A[3]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[4]),
        .I4(A[5]),
        .I5(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_3
       (.I0(\trunc_ln194_reg_5093_reg[6] [5]),
        .I1(A[2]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[3]),
        .I4(A[4]),
        .I5(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_4
       (.I0(\trunc_ln194_reg_5093_reg[6] [5]),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[2]),
        .I4(A[3]),
        .I5(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__30_carry__0_i_5
       (.I0(tmp_product__30_carry__0_i_1_n_0),
        .I1(A[6]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[5]),
        .I4(\trunc_ln194_reg_5093_reg[6] [5]),
        .I5(tmp_product__30_carry__0_i_9_n_0),
        .O(tmp_product__30_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    tmp_product__30_carry__0_i_6
       (.I0(tmp_product__30_carry__0_i_2_n_0),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[4]),
        .I4(\trunc_ln194_reg_5093_reg[6] [5]),
        .I5(tmp_product__30_carry__0_i_10_n_0),
        .O(tmp_product__30_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    tmp_product__30_carry__0_i_7
       (.I0(tmp_product__30_carry__0_i_3_n_0),
        .I1(A[4]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[3]),
        .I4(\trunc_ln194_reg_5093_reg[6] [5]),
        .I5(tmp_product__30_carry__0_i_11_n_0),
        .O(tmp_product__30_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__30_carry__0_i_8
       (.I0(tmp_product__30_carry__0_i_4_n_0),
        .I1(\trunc_ln194_reg_5093_reg[6] [5]),
        .I2(A[2]),
        .I3(tmp_product__30_carry__0_i_12_n_0),
        .I4(A[4]),
        .I5(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__30_carry__0_i_9
       (.I0(\trunc_ln194_reg_5093_reg[6] [3]),
        .I1(CO),
        .O(tmp_product__30_carry__0_i_9_n_0));
  CARRY4 tmp_product__30_carry__1
       (.CI(tmp_product__30_carry__0_n_0),
        .CO({NLW_tmp_product__30_carry__1_CO_UNCONNECTED[3],tmp_product__30_carry__1_n_1,NLW_tmp_product__30_carry__1_CO_UNCONNECTED[1],tmp_product__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__30_carry__1_i_1_n_0,tmp_product__30_carry__1_i_2_n_0}),
        .O({NLW_tmp_product__30_carry__1_O_UNCONNECTED[3:2],tmp_product__30_carry__1_n_6,tmp_product__30_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__30_carry__1_i_3_n_0,tmp_product__30_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h8088)) 
    tmp_product__30_carry__1_i_1
       (.I0(\trunc_ln194_reg_5093_reg[6] [5]),
        .I1(A[6]),
        .I2(CO),
        .I3(\trunc_ln194_reg_5093_reg[6] [4]),
        .O(tmp_product__30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAC0EAC08000EAC0)) 
    tmp_product__30_carry__1_i_2
       (.I0(\trunc_ln194_reg_5093_reg[6] [4]),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [5]),
        .I3(A[6]),
        .I4(\trunc_ln194_reg_5093_reg[6] [3]),
        .I5(CO),
        .O(tmp_product__30_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h3F4F)) 
    tmp_product__30_carry__1_i_3
       (.I0(\trunc_ln194_reg_5093_reg[6] [4]),
        .I1(A[6]),
        .I2(\trunc_ln194_reg_5093_reg[6] [5]),
        .I3(CO),
        .O(tmp_product__30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFC24334B0F5FFF0F)) 
    tmp_product__30_carry__1_i_4
       (.I0(\trunc_ln194_reg_5093_reg[6] [3]),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(CO),
        .I4(A[6]),
        .I5(\trunc_ln194_reg_5093_reg[6] [5]),
        .O(tmp_product__30_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_1
       (.I0(\trunc_ln194_reg_5093_reg[6] [3]),
        .I1(A[3]),
        .I2(\trunc_ln194_reg_5093_reg[6] [5]),
        .I3(A[1]),
        .I4(\trunc_ln194_reg_5093_reg[6] [4]),
        .I5(A[2]),
        .O(tmp_product__30_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_2
       (.I0(\trunc_ln194_reg_5093_reg[6] [4]),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [5]),
        .I3(A[0]),
        .O(tmp_product__30_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_3
       (.I0(A[0]),
        .I1(\trunc_ln194_reg_5093_reg[6] [4]),
        .O(tmp_product__30_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__30_carry_i_4
       (.I0(tmp_product__30_carry_i_1_n_0),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [5]),
        .I3(A[0]),
        .I4(\trunc_ln194_reg_5093_reg[6] [4]),
        .O(tmp_product__30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_5
       (.I0(A[0]),
        .I1(\trunc_ln194_reg_5093_reg[6] [5]),
        .I2(A[1]),
        .I3(\trunc_ln194_reg_5093_reg[6] [4]),
        .I4(\trunc_ln194_reg_5093_reg[6] [3]),
        .I5(A[2]),
        .O(tmp_product__30_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_6
       (.I0(\trunc_ln194_reg_5093_reg[6] [3]),
        .I1(A[1]),
        .I2(\trunc_ln194_reg_5093_reg[6] [4]),
        .I3(A[0]),
        .O(tmp_product__30_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_7
       (.I0(A[0]),
        .I1(\trunc_ln194_reg_5093_reg[6] [3]),
        .O(tmp_product__30_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__60_carry
       (.CI(1'b0),
        .CO({tmp_product__60_carry_n_0,tmp_product__60_carry_n_1,tmp_product__60_carry_n_2,tmp_product__60_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__60_carry_i_1_n_0,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7,tmp_product__0_carry_n_4}),
        .O(D[6:3]),
        .S({tmp_product__60_carry_i_2_n_0,tmp_product__60_carry_i_3_n_0,tmp_product__60_carry_i_4_n_0,tmp_product__60_carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__60_carry__0
       (.CI(tmp_product__60_carry_n_0),
        .CO({tmp_product__60_carry__0_n_0,tmp_product__60_carry__0_n_1,tmp_product__60_carry__0_n_2,tmp_product__60_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__60_carry__0_i_1_n_0,tmp_product__60_carry__0_i_2_n_0,tmp_product__60_carry__0_i_3_n_0,tmp_product__60_carry__0_i_4_n_0}),
        .O(D[10:7]),
        .S({tmp_product__60_carry__0_i_5_n_0,tmp_product__60_carry__0_i_6_n_0,tmp_product__60_carry__0_i_7_n_0,tmp_product__60_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h69990000)) 
    tmp_product__60_carry__0_i_1
       (.I0(tmp_product__0_carry__1_n_6),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(A[3]),
        .I3(\trunc_ln194_reg_5093_reg[6] [6]),
        .I4(tmp_product__60_carry__0_i_9_n_0),
        .O(tmp_product__60_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8EEE)) 
    tmp_product__60_carry__0_i_10
       (.I0(tmp_product__30_carry__0_n_5),
        .I1(tmp_product__0_carry__1_n_6),
        .I2(A[3]),
        .I3(\trunc_ln194_reg_5093_reg[6] [6]),
        .O(tmp_product__60_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_product__60_carry__0_i_11
       (.I0(tmp_product__30_carry__0_n_7),
        .I1(tmp_product__0_carry__0_n_4),
        .O(tmp_product__60_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    tmp_product__60_carry__0_i_2
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__30_carry__0_n_6),
        .I3(tmp_product__0_carry__1_n_7),
        .I4(A[2]),
        .I5(\trunc_ln194_reg_5093_reg[6] [6]),
        .O(tmp_product__60_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h7007)) 
    tmp_product__60_carry__0_i_3
       (.I0(\trunc_ln194_reg_5093_reg[6] [6]),
        .I1(A[1]),
        .I2(tmp_product__30_carry__0_n_7),
        .I3(tmp_product__0_carry__0_n_4),
        .O(tmp_product__60_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_product__60_carry__0_i_4
       (.I0(tmp_product__30_carry_n_4),
        .I1(tmp_product__0_carry__0_n_5),
        .O(tmp_product__60_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    tmp_product__60_carry__0_i_5
       (.I0(tmp_product__60_carry__0_i_1_n_0),
        .I1(tmp_product__60_carry__0_i_10_n_0),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(A[4]),
        .I4(tmp_product__30_carry__0_n_4),
        .I5(tmp_product__0_carry__1_n_1),
        .O(tmp_product__60_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    tmp_product__60_carry__0_i_6
       (.I0(tmp_product__60_carry__0_i_2_n_0),
        .I1(tmp_product__60_carry__0_i_9_n_0),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(A[3]),
        .I4(tmp_product__30_carry__0_n_5),
        .I5(tmp_product__0_carry__1_n_6),
        .O(tmp_product__60_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    tmp_product__60_carry__0_i_7
       (.I0(tmp_product__60_carry__0_i_3_n_0),
        .I1(\trunc_ln194_reg_5093_reg[6] [6]),
        .I2(A[2]),
        .I3(tmp_product__0_carry__1_n_7),
        .I4(tmp_product__30_carry__0_n_6),
        .I5(tmp_product__60_carry__0_i_11_n_0),
        .O(tmp_product__60_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    tmp_product__60_carry__0_i_8
       (.I0(A[1]),
        .I1(\trunc_ln194_reg_5093_reg[6] [6]),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__30_carry__0_n_7),
        .I4(tmp_product__0_carry__0_n_5),
        .I5(tmp_product__30_carry_n_4),
        .O(tmp_product__60_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'hF770)) 
    tmp_product__60_carry__0_i_9
       (.I0(A[2]),
        .I1(\trunc_ln194_reg_5093_reg[6] [6]),
        .I2(tmp_product__30_carry__0_n_6),
        .I3(tmp_product__0_carry__1_n_7),
        .O(tmp_product__60_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__60_carry__1
       (.CI(tmp_product__60_carry__0_n_0),
        .CO({NLW_tmp_product__60_carry__1_CO_UNCONNECTED[3],tmp_product__60_carry__1_n_1,tmp_product__60_carry__1_n_2,tmp_product__60_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__60_carry__1_i_1_n_0,tmp_product__60_carry__1_i_2_n_0,tmp_product__60_carry__1_i_3_n_0}),
        .O(D[14:11]),
        .S({tmp_product__60_carry__1_i_4_n_0,tmp_product__60_carry__1_i_5_n_0,tmp_product__60_carry__1_i_6_n_0,tmp_product__60_carry__1_i_7_n_0}));
  LUT5 #(
    .INIT(32'h40000C4C)) 
    tmp_product__60_carry__1_i_1
       (.I0(A[5]),
        .I1(tmp_product__30_carry__1_n_7),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(A[6]),
        .I4(tmp_product__30_carry__1_n_6),
        .O(tmp_product__60_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    tmp_product__60_carry__1_i_2
       (.I0(A[5]),
        .I1(tmp_product__30_carry__1_n_7),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(A[4]),
        .I4(tmp_product__0_carry__1_n_1),
        .I5(tmp_product__30_carry__0_n_4),
        .O(tmp_product__60_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h69990000)) 
    tmp_product__60_carry__1_i_3
       (.I0(tmp_product__0_carry__1_n_1),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(A[4]),
        .I3(\trunc_ln194_reg_5093_reg[6] [6]),
        .I4(tmp_product__60_carry__0_i_10_n_0),
        .O(tmp_product__60_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hD5DF45DF)) 
    tmp_product__60_carry__1_i_4
       (.I0(tmp_product__30_carry__1_n_1),
        .I1(CO),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(tmp_product__30_carry__1_n_6),
        .I4(A[6]),
        .O(tmp_product__60_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6999696696996966)) 
    tmp_product__60_carry__1_i_5
       (.I0(tmp_product__60_carry__1_i_1_n_0),
        .I1(tmp_product__30_carry__1_n_1),
        .I2(CO),
        .I3(\trunc_ln194_reg_5093_reg[6] [6]),
        .I4(tmp_product__30_carry__1_n_6),
        .I5(A[6]),
        .O(tmp_product__60_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6966699996666999)) 
    tmp_product__60_carry__1_i_6
       (.I0(tmp_product__60_carry__1_i_2_n_0),
        .I1(tmp_product__30_carry__1_n_6),
        .I2(A[6]),
        .I3(\trunc_ln194_reg_5093_reg[6] [6]),
        .I4(tmp_product__30_carry__1_n_7),
        .I5(A[5]),
        .O(tmp_product__60_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h17818181E87E7E7E)) 
    tmp_product__60_carry__1_i_7
       (.I0(tmp_product__60_carry__0_i_10_n_0),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__0_carry__1_n_1),
        .I3(A[4]),
        .I4(\trunc_ln194_reg_5093_reg[6] [6]),
        .I5(tmp_product__60_carry__1_i_8_n_0),
        .O(tmp_product__60_carry__1_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h95)) 
    tmp_product__60_carry__1_i_8
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(A[5]),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .O(tmp_product__60_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__60_carry_i_1
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__30_carry_n_4),
        .O(tmp_product__60_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__60_carry_i_2
       (.I0(tmp_product__30_carry_n_4),
        .I1(tmp_product__0_carry__0_n_5),
        .I2(\trunc_ln194_reg_5093_reg[6] [6]),
        .I3(A[0]),
        .O(tmp_product__60_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__60_carry_i_3
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__30_carry_n_5),
        .O(tmp_product__60_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__60_carry_i_4
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__30_carry_n_6),
        .O(tmp_product__60_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__60_carry_i_5
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .O(tmp_product__60_carry_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_8s_8s_8_1_1
   (S,
    D,
    \add_ln146_7_reg_4490[9]_i_8_0 ,
    \m22_reg_4441_reg[0] ,
    \add_ln146_7_reg_4490[9]_i_3_0 ,
    tmp_product__35_carry__0_i_2_0,
    trunc_ln134_reg_4457,
    Q,
    \p_reg_reg[8] ,
    sext_ln136_fu_1488_p1,
    \add_i5493_phi_fu_250_reg[7] ,
    \add_ln146_7_reg_4490_reg[3]_i_14_0 ,
    \add_ln146_7_reg_4490_reg[3] ,
    CO,
    \add_ln146_7_reg_4490_reg[3]_0 ,
    \add_ln146_7_reg_4490_reg[3]_i_14_1 ,
    \add_ln146_7_reg_4490_reg[3]_i_14_2 ,
    in_data_2_q0,
    \add_ln146_7_reg_4490_reg[3]_1 ,
    \add_i5493_phi_fu_250_reg[3] ,
    \add_i5493_phi_fu_250_reg[3]_0 ,
    \add_ln146_7_reg_4490_reg[3]_i_14_3 );
  output [0:0]S;
  output [8:0]D;
  output [4:0]\add_ln146_7_reg_4490[9]_i_8_0 ;
  output [0:0]\m22_reg_4441_reg[0] ;
  output [5:0]\add_ln146_7_reg_4490[9]_i_3_0 ;
  input [0:0]tmp_product__35_carry__0_i_2_0;
  input [7:0]trunc_ln134_reg_4457;
  input [7:0]Q;
  input [0:0]\p_reg_reg[8] ;
  input [0:0]sext_ln136_fu_1488_p1;
  input \add_i5493_phi_fu_250_reg[7] ;
  input \add_ln146_7_reg_4490_reg[3]_i_14_0 ;
  input [0:0]\add_ln146_7_reg_4490_reg[3] ;
  input [0:0]CO;
  input [0:0]\add_ln146_7_reg_4490_reg[3]_0 ;
  input [1:0]\add_ln146_7_reg_4490_reg[3]_i_14_1 ;
  input [1:0]\add_ln146_7_reg_4490_reg[3]_i_14_2 ;
  input [1:0]in_data_2_q0;
  input \add_ln146_7_reg_4490_reg[3]_1 ;
  input [1:0]\add_i5493_phi_fu_250_reg[3] ;
  input \add_i5493_phi_fu_250_reg[3]_0 ;
  input \add_ln146_7_reg_4490_reg[3]_i_14_3 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [7:0]Q;
  wire [0:0]S;
  wire \add_i5493_phi_fu_250[3]_i_2_n_0 ;
  wire \add_i5493_phi_fu_250[3]_i_3_n_0 ;
  wire \add_i5493_phi_fu_250[3]_i_4_n_0 ;
  wire \add_i5493_phi_fu_250[3]_i_5_n_0 ;
  wire \add_i5493_phi_fu_250[7]_i_3_n_0 ;
  wire \add_i5493_phi_fu_250[7]_i_4_n_0 ;
  wire \add_i5493_phi_fu_250[7]_i_5_n_0 ;
  wire \add_i5493_phi_fu_250[7]_i_6_n_0 ;
  wire [1:0]\add_i5493_phi_fu_250_reg[3] ;
  wire \add_i5493_phi_fu_250_reg[3]_0 ;
  wire \add_i5493_phi_fu_250_reg[3]_i_1_n_0 ;
  wire \add_i5493_phi_fu_250_reg[3]_i_1_n_1 ;
  wire \add_i5493_phi_fu_250_reg[3]_i_1_n_2 ;
  wire \add_i5493_phi_fu_250_reg[3]_i_1_n_3 ;
  wire \add_i5493_phi_fu_250_reg[7] ;
  wire \add_i5493_phi_fu_250_reg[7]_i_1_n_0 ;
  wire \add_i5493_phi_fu_250_reg[7]_i_1_n_1 ;
  wire \add_i5493_phi_fu_250_reg[7]_i_1_n_2 ;
  wire \add_i5493_phi_fu_250_reg[7]_i_1_n_3 ;
  wire \add_ln146_7_reg_4490[3]_i_10_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_15_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_16_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_17_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_18_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_4_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_5_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_6_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_7_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_8_n_0 ;
  wire \add_ln146_7_reg_4490[3]_i_9_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_11_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_12_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_13_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_14_n_0 ;
  wire [5:0]\add_ln146_7_reg_4490[9]_i_3_0 ;
  wire \add_ln146_7_reg_4490[9]_i_3_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_4_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_5_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_6_n_0 ;
  wire \add_ln146_7_reg_4490[9]_i_7_n_0 ;
  wire [4:0]\add_ln146_7_reg_4490[9]_i_8_0 ;
  wire \add_ln146_7_reg_4490[9]_i_8_n_0 ;
  wire [0:0]\add_ln146_7_reg_4490_reg[3] ;
  wire [0:0]\add_ln146_7_reg_4490_reg[3]_0 ;
  wire \add_ln146_7_reg_4490_reg[3]_1 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_0 ;
  wire [1:0]\add_ln146_7_reg_4490_reg[3]_i_14_1 ;
  wire [1:0]\add_ln146_7_reg_4490_reg[3]_i_14_2 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_3 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_n_0 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_n_1 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_n_2 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_14_n_3 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_1_n_1 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_1_n_2 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_1_n_3 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_2_n_0 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_2_n_1 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_2_n_2 ;
  wire \add_ln146_7_reg_4490_reg[3]_i_2_n_3 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_10_n_1 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_10_n_2 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_10_n_3 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_1_n_3 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_2_n_0 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_2_n_1 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_2_n_2 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_2_n_3 ;
  wire \add_ln146_7_reg_4490_reg[9]_i_9_n_3 ;
  wire [1:0]in_data_2_q0;
  wire [0:0]\m22_reg_4441_reg[0] ;
  wire [0:0]\p_reg_reg[8] ;
  wire [7:0]sext_ln135_2_fu_1484_p1;
  wire [0:0]sext_ln136_fu_1488_p1;
  wire [2:0]sext_ln146_3_fu_1546_p1;
  wire tmp_product__0_carry__0_i_10_n_0;
  wire tmp_product__0_carry__0_i_11_n_0;
  wire tmp_product__0_carry__0_i_12_n_0;
  wire tmp_product__0_carry__0_i_1__0_n_0;
  wire tmp_product__0_carry__0_i_2__0_n_0;
  wire tmp_product__0_carry__0_i_3_n_0;
  wire tmp_product__0_carry__0_i_4__0_n_0;
  wire tmp_product__0_carry__0_i_5__2_n_0;
  wire tmp_product__0_carry__0_i_6__2_n_0;
  wire tmp_product__0_carry__0_i_7__0_n_0;
  wire tmp_product__0_carry__0_i_8_n_0;
  wire tmp_product__0_carry__0_i_9_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__0_n_0;
  wire tmp_product__0_carry_i_2__0_n_0;
  wire tmp_product__0_carry_i_3__0_n_0;
  wire tmp_product__0_carry_i_4__0_n_0;
  wire tmp_product__0_carry_i_5__0_n_0;
  wire tmp_product__0_carry_i_6__0_n_0;
  wire tmp_product__0_carry_i_7__0_n_0;
  wire tmp_product__0_carry_i_8__0_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__0_carry_n_5;
  wire tmp_product__0_carry_n_6;
  wire tmp_product__0_carry_n_7;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1_n_0;
  wire tmp_product__22_carry_i_2_n_0;
  wire tmp_product__22_carry_i_3_n_0;
  wire tmp_product__22_carry_i_4_n_0;
  wire tmp_product__22_carry_i_5_n_0;
  wire tmp_product__22_carry_i_6_n_0;
  wire tmp_product__22_carry_i_7_n_0;
  wire tmp_product__22_carry_i_8_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__35_carry__0_i_1_n_0;
  wire [0:0]tmp_product__35_carry__0_i_2_0;
  wire tmp_product__35_carry__0_i_2_n_0;
  wire tmp_product__35_carry__0_n_7;
  wire tmp_product__35_carry_i_1_n_0;
  wire tmp_product__35_carry_i_2_n_0;
  wire tmp_product__35_carry_i_3_n_0;
  wire tmp_product__35_carry_i_4_n_0;
  wire tmp_product__35_carry_i_5_n_0;
  wire tmp_product__35_carry_i_6_n_0;
  wire tmp_product__35_carry_i_7_n_0;
  wire tmp_product__35_carry_n_0;
  wire tmp_product__35_carry_n_1;
  wire tmp_product__35_carry_n_2;
  wire tmp_product__35_carry_n_3;
  wire tmp_product__35_carry_n_4;
  wire tmp_product__35_carry_n_5;
  wire tmp_product__35_carry_n_6;
  wire tmp_product__35_carry_n_7;
  wire [7:0]trunc_ln134_reg_4457;
  wire [3:0]\NLW_add_i5493_phi_fu_250_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_i5493_phi_fu_250_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln146_7_reg_4490_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln146_7_reg_4490_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln146_7_reg_4490_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln146_7_reg_4490_reg[9]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln146_7_reg_4490_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__35_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__35_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_i5493_phi_fu_250[3]_i_2 
       (.I0(sext_ln136_fu_1488_p1),
        .I1(tmp_product__35_carry_n_7),
        .O(\add_i5493_phi_fu_250[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_i5493_phi_fu_250[3]_i_3 
       (.I0(\add_i5493_phi_fu_250_reg[3]_0 ),
        .I1(tmp_product__0_carry_n_5),
        .O(\add_i5493_phi_fu_250[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669999969966666)) 
    \add_i5493_phi_fu_250[3]_i_4 
       (.I0(\add_i5493_phi_fu_250_reg[3] [1]),
        .I1(\add_ln146_7_reg_4490_reg[3]_1 ),
        .I2(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .I3(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I4(\add_i5493_phi_fu_250_reg[3] [0]),
        .I5(tmp_product__0_carry_n_6),
        .O(\add_i5493_phi_fu_250[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_i5493_phi_fu_250[3]_i_5 
       (.I0(\add_i5493_phi_fu_250_reg[3] [0]),
        .I1(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I2(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .I3(tmp_product__0_carry_n_7),
        .O(\add_i5493_phi_fu_250[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5493_phi_fu_250[7]_i_3 
       (.I0(tmp_product__35_carry_n_4),
        .I1(tmp_product__35_carry__0_n_7),
        .O(\add_i5493_phi_fu_250[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5493_phi_fu_250[7]_i_4 
       (.I0(tmp_product__35_carry_n_5),
        .I1(tmp_product__35_carry_n_4),
        .O(\add_i5493_phi_fu_250[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5493_phi_fu_250[7]_i_5 
       (.I0(tmp_product__35_carry_n_6),
        .I1(tmp_product__35_carry_n_5),
        .O(\add_i5493_phi_fu_250[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_i5493_phi_fu_250[7]_i_6 
       (.I0(tmp_product__35_carry_n_6),
        .I1(\add_i5493_phi_fu_250_reg[7] ),
        .O(\add_i5493_phi_fu_250[7]_i_6_n_0 ));
  CARRY4 \add_i5493_phi_fu_250_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_i5493_phi_fu_250_reg[3]_i_1_n_0 ,\add_i5493_phi_fu_250_reg[3]_i_1_n_1 ,\add_i5493_phi_fu_250_reg[3]_i_1_n_2 ,\add_i5493_phi_fu_250_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln136_fu_1488_p1,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .O(D[3:0]),
        .S({\add_i5493_phi_fu_250[3]_i_2_n_0 ,\add_i5493_phi_fu_250[3]_i_3_n_0 ,\add_i5493_phi_fu_250[3]_i_4_n_0 ,\add_i5493_phi_fu_250[3]_i_5_n_0 }));
  CARRY4 \add_i5493_phi_fu_250_reg[7]_i_1 
       (.CI(\add_i5493_phi_fu_250_reg[3]_i_1_n_0 ),
        .CO({\add_i5493_phi_fu_250_reg[7]_i_1_n_0 ,\add_i5493_phi_fu_250_reg[7]_i_1_n_1 ,\add_i5493_phi_fu_250_reg[7]_i_1_n_2 ,\add_i5493_phi_fu_250_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__35_carry_n_4,tmp_product__35_carry_n_5,tmp_product__35_carry_n_6,\add_i5493_phi_fu_250_reg[7] }),
        .O(D[7:4]),
        .S({\add_i5493_phi_fu_250[7]_i_3_n_0 ,\add_i5493_phi_fu_250[7]_i_4_n_0 ,\add_i5493_phi_fu_250[7]_i_5_n_0 ,\add_i5493_phi_fu_250[7]_i_6_n_0 }));
  CARRY4 \add_i5493_phi_fu_250_reg[8]_i_1 
       (.CI(\add_i5493_phi_fu_250_reg[7]_i_1_n_0 ),
        .CO(\NLW_add_i5493_phi_fu_250_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_i5493_phi_fu_250_reg[8]_i_1_O_UNCONNECTED [3:1],D[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_10 
       (.I0(tmp_product__0_carry_n_7),
        .I1(sext_ln135_2_fu_1484_p1[0]),
        .O(\add_ln146_7_reg_4490[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_7_reg_4490[3]_i_15 
       (.I0(trunc_ln134_reg_4457[3]),
        .I1(\add_ln146_7_reg_4490_reg[3]_i_14_0 ),
        .O(\add_ln146_7_reg_4490[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_16 
       (.I0(\add_ln146_7_reg_4490_reg[3]_i_14_3 ),
        .I1(trunc_ln134_reg_4457[2]),
        .O(\add_ln146_7_reg_4490[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \add_ln146_7_reg_4490[3]_i_17 
       (.I0(\add_ln146_7_reg_4490_reg[3]_i_14_2 [1]),
        .I1(\add_ln146_7_reg_4490_reg[3]_i_14_1 [1]),
        .I2(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I3(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .I4(trunc_ln134_reg_4457[1]),
        .O(\add_ln146_7_reg_4490[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_7_reg_4490[3]_i_18 
       (.I0(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .I1(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I2(trunc_ln134_reg_4457[0]),
        .O(\add_ln146_7_reg_4490[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_4 
       (.I0(sext_ln146_3_fu_1546_p1[2]),
        .I1(\add_ln146_7_reg_4490_reg[3]_0 ),
        .O(\add_ln146_7_reg_4490[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h695596AA96AA96AA)) 
    \add_ln146_7_reg_4490[3]_i_5 
       (.I0(sext_ln146_3_fu_1546_p1[1]),
        .I1(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I2(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .I3(in_data_2_q0[1]),
        .I4(in_data_2_q0[0]),
        .I5(\add_ln146_7_reg_4490_reg[3]_1 ),
        .O(\add_ln146_7_reg_4490[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \add_ln146_7_reg_4490[3]_i_6 
       (.I0(sext_ln146_3_fu_1546_p1[0]),
        .I1(in_data_2_q0[0]),
        .I2(\add_ln146_7_reg_4490_reg[3]_i_14_1 [0]),
        .I3(\add_ln146_7_reg_4490_reg[3]_i_14_2 [0]),
        .O(\add_ln146_7_reg_4490[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_7 
       (.I0(tmp_product__35_carry_n_7),
        .I1(sext_ln135_2_fu_1484_p1[3]),
        .O(\add_ln146_7_reg_4490[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_8 
       (.I0(tmp_product__0_carry_n_5),
        .I1(sext_ln135_2_fu_1484_p1[2]),
        .O(\add_ln146_7_reg_4490[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[3]_i_9 
       (.I0(tmp_product__0_carry_n_6),
        .I1(sext_ln135_2_fu_1484_p1[1]),
        .O(\add_ln146_7_reg_4490[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_7_reg_4490[9]_i_11 
       (.I0(trunc_ln134_reg_4457[6]),
        .I1(trunc_ln134_reg_4457[7]),
        .O(\add_ln146_7_reg_4490[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_7_reg_4490[9]_i_12 
       (.I0(trunc_ln134_reg_4457[5]),
        .I1(trunc_ln134_reg_4457[6]),
        .O(\add_ln146_7_reg_4490[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_7_reg_4490[9]_i_13 
       (.I0(trunc_ln134_reg_4457[4]),
        .I1(trunc_ln134_reg_4457[5]),
        .O(\add_ln146_7_reg_4490[9]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln146_7_reg_4490[9]_i_14 
       (.I0(trunc_ln134_reg_4457[3]),
        .I1(trunc_ln134_reg_4457[4]),
        .O(\add_ln146_7_reg_4490[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[9]_i_3 
       (.I0(\add_ln146_7_reg_4490[9]_i_8_0 [4]),
        .I1(\add_ln146_7_reg_4490_reg[9]_i_9_n_3 ),
        .O(\add_ln146_7_reg_4490[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln146_7_reg_4490[9]_i_4 
       (.I0(tmp_product__35_carry__0_n_7),
        .O(\add_ln146_7_reg_4490[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[9]_i_5 
       (.I0(tmp_product__35_carry__0_n_7),
        .I1(sext_ln135_2_fu_1484_p1[7]),
        .O(\add_ln146_7_reg_4490[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[9]_i_6 
       (.I0(tmp_product__35_carry_n_4),
        .I1(sext_ln135_2_fu_1484_p1[6]),
        .O(\add_ln146_7_reg_4490[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[9]_i_7 
       (.I0(tmp_product__35_carry_n_5),
        .I1(sext_ln135_2_fu_1484_p1[5]),
        .O(\add_ln146_7_reg_4490[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln146_7_reg_4490[9]_i_8 
       (.I0(tmp_product__35_carry_n_6),
        .I1(sext_ln135_2_fu_1484_p1[4]),
        .O(\add_ln146_7_reg_4490[9]_i_8_n_0 ));
  CARRY4 \add_ln146_7_reg_4490_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m22_reg_4441_reg[0] ,\add_ln146_7_reg_4490_reg[3]_i_1_n_1 ,\add_ln146_7_reg_4490_reg[3]_i_1_n_2 ,\add_ln146_7_reg_4490_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_7_reg_4490[9]_i_8_0 [0],sext_ln146_3_fu_1546_p1}),
        .O(\add_ln146_7_reg_4490[9]_i_3_0 [3:0]),
        .S({\add_ln146_7_reg_4490_reg[3] ,\add_ln146_7_reg_4490[3]_i_4_n_0 ,\add_ln146_7_reg_4490[3]_i_5_n_0 ,\add_ln146_7_reg_4490[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_7_reg_4490_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln146_7_reg_4490_reg[3]_i_14_n_0 ,\add_ln146_7_reg_4490_reg[3]_i_14_n_1 ,\add_ln146_7_reg_4490_reg[3]_i_14_n_2 ,\add_ln146_7_reg_4490_reg[3]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_7_reg_4490_reg[3]_i_14_0 ,trunc_ln134_reg_4457[2:0]}),
        .O(sext_ln135_2_fu_1484_p1[3:0]),
        .S({\add_ln146_7_reg_4490[3]_i_15_n_0 ,\add_ln146_7_reg_4490[3]_i_16_n_0 ,\add_ln146_7_reg_4490[3]_i_17_n_0 ,\add_ln146_7_reg_4490[3]_i_18_n_0 }));
  CARRY4 \add_ln146_7_reg_4490_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln146_7_reg_4490_reg[3]_i_2_n_0 ,\add_ln146_7_reg_4490_reg[3]_i_2_n_1 ,\add_ln146_7_reg_4490_reg[3]_i_2_n_2 ,\add_ln146_7_reg_4490_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__35_carry_n_7,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .O({\add_ln146_7_reg_4490[9]_i_8_0 [0],sext_ln146_3_fu_1546_p1}),
        .S({\add_ln146_7_reg_4490[3]_i_7_n_0 ,\add_ln146_7_reg_4490[3]_i_8_n_0 ,\add_ln146_7_reg_4490[3]_i_9_n_0 ,\add_ln146_7_reg_4490[3]_i_10_n_0 }));
  CARRY4 \add_ln146_7_reg_4490_reg[9]_i_1 
       (.CI(CO),
        .CO({\NLW_add_ln146_7_reg_4490_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln146_7_reg_4490_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln146_7_reg_4490[9]_i_8_0 [4]}),
        .O({\NLW_add_ln146_7_reg_4490_reg[9]_i_1_O_UNCONNECTED [3:2],\add_ln146_7_reg_4490[9]_i_3_0 [5:4]}),
        .S({1'b0,1'b0,1'b1,\add_ln146_7_reg_4490[9]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_7_reg_4490_reg[9]_i_10 
       (.CI(\add_ln146_7_reg_4490_reg[3]_i_14_n_0 ),
        .CO({\NLW_add_ln146_7_reg_4490_reg[9]_i_10_CO_UNCONNECTED [3],\add_ln146_7_reg_4490_reg[9]_i_10_n_1 ,\add_ln146_7_reg_4490_reg[9]_i_10_n_2 ,\add_ln146_7_reg_4490_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln134_reg_4457[5:3]}),
        .O(sext_ln135_2_fu_1484_p1[7:4]),
        .S({\add_ln146_7_reg_4490[9]_i_11_n_0 ,\add_ln146_7_reg_4490[9]_i_12_n_0 ,\add_ln146_7_reg_4490[9]_i_13_n_0 ,\add_ln146_7_reg_4490[9]_i_14_n_0 }));
  CARRY4 \add_ln146_7_reg_4490_reg[9]_i_2 
       (.CI(\add_ln146_7_reg_4490_reg[3]_i_2_n_0 ),
        .CO({\add_ln146_7_reg_4490_reg[9]_i_2_n_0 ,\add_ln146_7_reg_4490_reg[9]_i_2_n_1 ,\add_ln146_7_reg_4490_reg[9]_i_2_n_2 ,\add_ln146_7_reg_4490_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_7_reg_4490[9]_i_4_n_0 ,tmp_product__35_carry_n_4,tmp_product__35_carry_n_5,tmp_product__35_carry_n_6}),
        .O(\add_ln146_7_reg_4490[9]_i_8_0 [4:1]),
        .S({\add_ln146_7_reg_4490[9]_i_5_n_0 ,\add_ln146_7_reg_4490[9]_i_6_n_0 ,\add_ln146_7_reg_4490[9]_i_7_n_0 ,\add_ln146_7_reg_4490[9]_i_8_n_0 }));
  CARRY4 \add_ln146_7_reg_4490_reg[9]_i_9 
       (.CI(\add_ln146_7_reg_4490_reg[9]_i_2_n_0 ),
        .CO({\NLW_add_ln146_7_reg_4490_reg[9]_i_9_CO_UNCONNECTED [3:1],\add_ln146_7_reg_4490_reg[9]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln146_7_reg_4490_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1
       (.I0(D[8]),
        .I1(\p_reg_reg[8] ),
        .O(S));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__0_n_0,tmp_product__0_carry_i_2__0_n_0,tmp_product__0_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,tmp_product__0_carry_n_7}),
        .S({tmp_product__0_carry_i_4__0_n_0,tmp_product__0_carry_i_5__0_n_0,tmp_product__0_carry_i_6__0_n_0,tmp_product__0_carry_i_7__0_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__0_carry__0_i_1__0_n_0,tmp_product__0_carry__0_i_2__0_n_0,tmp_product__0_carry__0_i_3_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_4__0_n_0,tmp_product__0_carry__0_i_5__2_n_0,tmp_product__0_carry__0_i_6__2_n_0,tmp_product__0_carry__0_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10
       (.I0(Q[4]),
        .I1(trunc_ln134_reg_4457[2]),
        .O(tmp_product__0_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_11
       (.I0(Q[4]),
        .I1(trunc_ln134_reg_4457[1]),
        .O(tmp_product__0_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12
       (.I0(Q[3]),
        .I1(trunc_ln134_reg_4457[1]),
        .O(tmp_product__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__0
       (.I0(trunc_ln134_reg_4457[2]),
        .I1(Q[3]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__0
       (.I0(trunc_ln134_reg_4457[2]),
        .I1(Q[2]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3
       (.I0(trunc_ln134_reg_4457[2]),
        .I1(Q[1]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h157F7F7FEA808080)) 
    tmp_product__0_carry__0_i_4__0
       (.I0(tmp_product__0_carry__0_i_8_n_0),
        .I1(Q[5]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[4]),
        .I4(trunc_ln134_reg_4457[2]),
        .I5(tmp_product__0_carry__0_i_9_n_0),
        .O(tmp_product__0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_5__2
       (.I0(tmp_product__0_carry__0_i_1__0_n_0),
        .I1(tmp_product__0_carry__0_i_10_n_0),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_6__2
       (.I0(tmp_product__0_carry__0_i_2__0_n_0),
        .I1(trunc_ln134_reg_4457[2]),
        .I2(Q[3]),
        .I3(tmp_product__0_carry__0_i_11_n_0),
        .I4(Q[5]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_7__0
       (.I0(tmp_product__0_carry__0_i_3_n_0),
        .I1(trunc_ln134_reg_4457[2]),
        .I2(Q[2]),
        .I3(tmp_product__0_carry__0_i_12_n_0),
        .I4(Q[4]),
        .I5(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_8
       (.I0(Q[6]),
        .I1(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    tmp_product__0_carry__0_i_9
       (.I0(trunc_ln134_reg_4457[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(trunc_ln134_reg_4457[1]),
        .I4(Q[5]),
        .I5(trunc_ln134_reg_4457[2]),
        .O(tmp_product__0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__0
       (.I0(trunc_ln134_reg_4457[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(trunc_ln134_reg_4457[1]),
        .I4(Q[1]),
        .I5(trunc_ln134_reg_4457[2]),
        .O(tmp_product__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__0
       (.I0(trunc_ln134_reg_4457[1]),
        .I1(Q[1]),
        .I2(trunc_ln134_reg_4457[2]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__0
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[1]),
        .O(tmp_product__0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    tmp_product__0_carry_i_4__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(trunc_ln134_reg_4457[0]),
        .I3(Q[0]),
        .I4(trunc_ln134_reg_4457[1]),
        .I5(tmp_product__0_carry_i_8__0_n_0),
        .O(tmp_product__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__0
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[2]),
        .I2(Q[1]),
        .I3(trunc_ln134_reg_4457[1]),
        .I4(trunc_ln134_reg_4457[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__0
       (.I0(trunc_ln134_reg_4457[0]),
        .I1(Q[1]),
        .I2(trunc_ln134_reg_4457[1]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__0
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[0]),
        .O(tmp_product__0_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__0
       (.I0(Q[1]),
        .I1(trunc_ln134_reg_4457[2]),
        .O(tmp_product__0_carry_i_8__0_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1_n_0,tmp_product__22_carry_i_2_n_0,tmp_product__22_carry_i_3_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4_n_0,tmp_product__22_carry_i_5_n_0,tmp_product__22_carry_i_6_n_0,tmp_product__22_carry_i_7_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__35_carry__0_i_2_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1
       (.I0(trunc_ln134_reg_4457[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(trunc_ln134_reg_4457[4]),
        .I4(Q[1]),
        .I5(trunc_ln134_reg_4457[5]),
        .O(tmp_product__22_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2
       (.I0(trunc_ln134_reg_4457[4]),
        .I1(Q[1]),
        .I2(trunc_ln134_reg_4457[5]),
        .I3(Q[0]),
        .O(tmp_product__22_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[4]),
        .O(tmp_product__22_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    tmp_product__22_carry_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(trunc_ln134_reg_4457[3]),
        .I3(Q[0]),
        .I4(trunc_ln134_reg_4457[4]),
        .I5(tmp_product__22_carry_i_8_n_0),
        .O(tmp_product__22_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[5]),
        .I2(Q[1]),
        .I3(trunc_ln134_reg_4457[4]),
        .I4(trunc_ln134_reg_4457[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6
       (.I0(trunc_ln134_reg_4457[3]),
        .I1(Q[1]),
        .I2(trunc_ln134_reg_4457[4]),
        .I3(Q[0]),
        .O(tmp_product__22_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7
       (.I0(Q[0]),
        .I1(trunc_ln134_reg_4457[3]),
        .O(tmp_product__22_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_8
       (.I0(Q[1]),
        .I1(trunc_ln134_reg_4457[5]),
        .O(tmp_product__22_carry_i_8_n_0));
  CARRY4 tmp_product__35_carry
       (.CI(1'b0),
        .CO({tmp_product__35_carry_n_0,tmp_product__35_carry_n_1,tmp_product__35_carry_n_2,tmp_product__35_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__35_carry_i_1_n_0,tmp_product__35_carry_i_2_n_0,tmp_product__35_carry_i_3_n_0,1'b0}),
        .O({tmp_product__35_carry_n_4,tmp_product__35_carry_n_5,tmp_product__35_carry_n_6,tmp_product__35_carry_n_7}),
        .S({tmp_product__35_carry_i_4_n_0,tmp_product__35_carry_i_5_n_0,tmp_product__35_carry_i_6_n_0,tmp_product__35_carry_i_7_n_0}));
  CARRY4 tmp_product__35_carry__0
       (.CI(tmp_product__35_carry_n_0),
        .CO(NLW_tmp_product__35_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__35_carry__0_O_UNCONNECTED[3:1],tmp_product__35_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__35_carry__0_i_1_n_0}));
  LUT5 #(
    .INIT(32'hE8881777)) 
    tmp_product__35_carry__0_i_1
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(trunc_ln134_reg_4457[6]),
        .I3(Q[0]),
        .I4(tmp_product__35_carry__0_i_2_n_0),
        .O(tmp_product__35_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    tmp_product__35_carry__0_i_2
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(trunc_ln134_reg_4457[7]),
        .I2(Q[0]),
        .I3(trunc_ln134_reg_4457[6]),
        .I4(Q[1]),
        .I5(tmp_product__22_carry__0_n_7),
        .O(tmp_product__35_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__35_carry_i_1
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__35_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__35_carry_i_2
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__35_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__35_carry_i_3
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(tmp_product__35_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__35_carry_i_4
       (.I0(tmp_product__35_carry_i_1_n_0),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(Q[0]),
        .I4(trunc_ln134_reg_4457[6]),
        .O(tmp_product__35_carry_i_4_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__35_carry_i_5
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__22_carry_n_6),
        .O(tmp_product__35_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__35_carry_i_6
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__22_carry_n_6),
        .O(tmp_product__35_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__35_carry_i_7
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(tmp_product__35_carry_i_7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_9s_3s_9_1_1
   (D,
    in_data_8_q0,
    Q);
  output [8:0]D;
  input [2:0]in_data_8_q0;
  input [8:0]Q;

  wire [8:0]D;
  wire [8:0]Q;
  wire [2:0]in_data_8_q0;
  wire tmp_product__0_carry__0_i_10__1_n_0;
  wire tmp_product__0_carry__0_i_11__1_n_0;
  wire tmp_product__0_carry__0_i_12__1_n_0;
  wire tmp_product__0_carry__0_i_1__3_n_0;
  wire tmp_product__0_carry__0_i_2__3_n_0;
  wire tmp_product__0_carry__0_i_3__1_n_0;
  wire tmp_product__0_carry__0_i_4__3_n_0;
  wire tmp_product__0_carry__0_i_5__4_n_0;
  wire tmp_product__0_carry__0_i_6__4_n_0;
  wire tmp_product__0_carry__0_i_7__2_n_0;
  wire tmp_product__0_carry__0_i_8__2_n_0;
  wire tmp_product__0_carry__0_i_9__1_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__1_i_1__0_n_0;
  wire tmp_product__0_carry__1_i_2__0_n_0;
  wire tmp_product__0_carry__1_i_3_n_0;
  wire tmp_product__0_carry_i_1__3_n_0;
  wire tmp_product__0_carry_i_2__8_n_0;
  wire tmp_product__0_carry_i_3__3_n_0;
  wire tmp_product__0_carry_i_4__3_n_0;
  wire tmp_product__0_carry_i_5__3_n_0;
  wire tmp_product__0_carry_i_6__3_n_0;
  wire tmp_product__0_carry_i_7__3_n_0;
  wire tmp_product__0_carry_i_8__3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__3_n_0,tmp_product__0_carry_i_2__8_n_0,tmp_product__0_carry_i_3__3_n_0,1'b0}),
        .O(D[3:0]),
        .S({tmp_product__0_carry_i_4__3_n_0,tmp_product__0_carry_i_5__3_n_0,tmp_product__0_carry_i_6__3_n_0,tmp_product__0_carry_i_7__3_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__3_n_0,tmp_product__0_carry__0_i_2__3_n_0,tmp_product__0_carry__0_i_3__1_n_0,tmp_product__0_carry__0_i_4__3_n_0}),
        .O(D[7:4]),
        .S({tmp_product__0_carry__0_i_5__4_n_0,tmp_product__0_carry__0_i_6__4_n_0,tmp_product__0_carry__0_i_7__2_n_0,tmp_product__0_carry__0_i_8__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__1
       (.I0(Q[5]),
        .I1(in_data_8_q0[1]),
        .O(tmp_product__0_carry__0_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_11__1
       (.I0(Q[4]),
        .I1(in_data_8_q0[1]),
        .O(tmp_product__0_carry__0_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__1
       (.I0(Q[3]),
        .I1(in_data_8_q0[1]),
        .O(tmp_product__0_carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_1__3
       (.I0(in_data_8_q0[2]),
        .I1(Q[4]),
        .I2(in_data_8_q0[1]),
        .I3(Q[5]),
        .I4(in_data_8_q0[0]),
        .I5(Q[6]),
        .O(tmp_product__0_carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_2__3
       (.I0(in_data_8_q0[2]),
        .I1(Q[3]),
        .I2(in_data_8_q0[1]),
        .I3(Q[4]),
        .I4(in_data_8_q0[0]),
        .I5(Q[5]),
        .O(tmp_product__0_carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_3__1
       (.I0(in_data_8_q0[2]),
        .I1(Q[2]),
        .I2(in_data_8_q0[1]),
        .I3(Q[3]),
        .I4(in_data_8_q0[0]),
        .I5(Q[4]),
        .O(tmp_product__0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    tmp_product__0_carry__0_i_4__3
       (.I0(in_data_8_q0[2]),
        .I1(Q[1]),
        .I2(in_data_8_q0[1]),
        .I3(Q[2]),
        .I4(in_data_8_q0[0]),
        .I5(Q[3]),
        .O(tmp_product__0_carry__0_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_5__4
       (.I0(tmp_product__0_carry__0_i_1__3_n_0),
        .I1(in_data_8_q0[0]),
        .I2(Q[7]),
        .I3(in_data_8_q0[2]),
        .I4(Q[5]),
        .I5(tmp_product__0_carry__0_i_9__1_n_0),
        .O(tmp_product__0_carry__0_i_5__4_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_6__4
       (.I0(tmp_product__0_carry__0_i_2__3_n_0),
        .I1(in_data_8_q0[0]),
        .I2(Q[6]),
        .I3(in_data_8_q0[2]),
        .I4(Q[4]),
        .I5(tmp_product__0_carry__0_i_10__1_n_0),
        .O(tmp_product__0_carry__0_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_7__2
       (.I0(tmp_product__0_carry__0_i_3__1_n_0),
        .I1(in_data_8_q0[0]),
        .I2(Q[5]),
        .I3(in_data_8_q0[2]),
        .I4(Q[3]),
        .I5(tmp_product__0_carry__0_i_11__1_n_0),
        .O(tmp_product__0_carry__0_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_8__2
       (.I0(tmp_product__0_carry__0_i_4__3_n_0),
        .I1(in_data_8_q0[0]),
        .I2(Q[4]),
        .I3(in_data_8_q0[2]),
        .I4(Q[2]),
        .I5(tmp_product__0_carry__0_i_12__1_n_0),
        .O(tmp_product__0_carry__0_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_9__1
       (.I0(Q[6]),
        .I1(in_data_8_q0[1]),
        .O(tmp_product__0_carry__0_i_9__1_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO(NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],D[8]}),
        .S({1'b0,1'b0,1'b0,tmp_product__0_carry__1_i_1__0_n_0}));
  LUT6 #(
    .INIT(64'hD54040402ABFBFBF)) 
    tmp_product__0_carry__1_i_1__0
       (.I0(tmp_product__0_carry__1_i_2__0_n_0),
        .I1(Q[6]),
        .I2(in_data_8_q0[1]),
        .I3(Q[7]),
        .I4(in_data_8_q0[0]),
        .I5(tmp_product__0_carry__1_i_3_n_0),
        .O(tmp_product__0_carry__1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__1_i_2__0
       (.I0(Q[5]),
        .I1(in_data_8_q0[2]),
        .O(tmp_product__0_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__1_i_3
       (.I0(Q[8]),
        .I1(in_data_8_q0[0]),
        .I2(Q[7]),
        .I3(in_data_8_q0[1]),
        .I4(Q[6]),
        .I5(in_data_8_q0[2]),
        .O(tmp_product__0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry_i_1__3
       (.I0(in_data_8_q0[1]),
        .I1(Q[1]),
        .I2(in_data_8_q0[2]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__8
       (.I0(in_data_8_q0[1]),
        .I1(Q[1]),
        .I2(in_data_8_q0[2]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__3
       (.I0(in_data_8_q0[0]),
        .I1(Q[1]),
        .O(tmp_product__0_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry_i_4__3
       (.I0(tmp_product__0_carry_i_1__3_n_0),
        .I1(in_data_8_q0[0]),
        .I2(Q[3]),
        .I3(in_data_8_q0[2]),
        .I4(Q[1]),
        .I5(tmp_product__0_carry_i_8__3_n_0),
        .O(tmp_product__0_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__3
       (.I0(Q[0]),
        .I1(in_data_8_q0[2]),
        .I2(Q[1]),
        .I3(in_data_8_q0[1]),
        .I4(Q[2]),
        .I5(in_data_8_q0[0]),
        .O(tmp_product__0_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__3
       (.I0(Q[1]),
        .I1(in_data_8_q0[0]),
        .I2(in_data_8_q0[1]),
        .I3(Q[0]),
        .O(tmp_product__0_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__3
       (.I0(in_data_8_q0[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_8__3
       (.I0(Q[2]),
        .I1(in_data_8_q0[1]),
        .O(tmp_product__0_carry_i_8__3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_9_mul_9s_4s_10_1_1
   (D,
    \add_ln146_7_reg_4490_reg[8] ,
    Q,
    tmp_product__0_carry__1_0,
    \add_ln146_8_reg_4532_reg[10] ,
    \add_ln146_8_reg_4532_reg[10]_0 ,
    \add_ln146_8_reg_4532_reg[10]_1 );
  output [9:0]D;
  output [10:0]\add_ln146_7_reg_4490_reg[8] ;
  input [3:0]Q;
  input [8:0]tmp_product__0_carry__1_0;
  input [9:0]\add_ln146_8_reg_4532_reg[10] ;
  input [8:0]\add_ln146_8_reg_4532_reg[10]_0 ;
  input [0:0]\add_ln146_8_reg_4532_reg[10]_1 ;

  wire [9:0]D;
  wire [3:0]Q;
  wire [10:0]\add_ln146_7_reg_4490_reg[8] ;
  wire \add_ln146_8_reg_4532[10]_i_2_n_0 ;
  wire \add_ln146_8_reg_4532[10]_i_3_n_0 ;
  wire \add_ln146_8_reg_4532[10]_i_4_n_0 ;
  wire \add_ln146_8_reg_4532[10]_i_5_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_2_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_3_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_4_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_5_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_6_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_7_n_0 ;
  wire \add_ln146_8_reg_4532[3]_i_8_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_2_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_3_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_4_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_5_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_6_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_7_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_8_n_0 ;
  wire \add_ln146_8_reg_4532[7]_i_9_n_0 ;
  wire [9:0]\add_ln146_8_reg_4532_reg[10] ;
  wire [8:0]\add_ln146_8_reg_4532_reg[10]_0 ;
  wire [0:0]\add_ln146_8_reg_4532_reg[10]_1 ;
  wire \add_ln146_8_reg_4532_reg[10]_i_1_n_2 ;
  wire \add_ln146_8_reg_4532_reg[10]_i_1_n_3 ;
  wire \add_ln146_8_reg_4532_reg[3]_i_1_n_0 ;
  wire \add_ln146_8_reg_4532_reg[3]_i_1_n_1 ;
  wire \add_ln146_8_reg_4532_reg[3]_i_1_n_2 ;
  wire \add_ln146_8_reg_4532_reg[3]_i_1_n_3 ;
  wire \add_ln146_8_reg_4532_reg[7]_i_1_n_0 ;
  wire \add_ln146_8_reg_4532_reg[7]_i_1_n_1 ;
  wire \add_ln146_8_reg_4532_reg[7]_i_1_n_2 ;
  wire \add_ln146_8_reg_4532_reg[7]_i_1_n_3 ;
  wire tmp_product__0_carry__0_i_10__4_n_0;
  wire tmp_product__0_carry__0_i_11__4_n_0;
  wire tmp_product__0_carry__0_i_12__4_n_0;
  wire tmp_product__0_carry__0_i_1__12_n_0;
  wire tmp_product__0_carry__0_i_2__12_n_0;
  wire tmp_product__0_carry__0_i_3__12_n_0;
  wire tmp_product__0_carry__0_i_4__9_n_0;
  wire tmp_product__0_carry__0_i_5__9_n_0;
  wire tmp_product__0_carry__0_i_6__7_n_0;
  wire tmp_product__0_carry__0_i_7__5_n_0;
  wire tmp_product__0_carry__0_i_8__5_n_0;
  wire tmp_product__0_carry__0_i_9__5_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire [8:0]tmp_product__0_carry__1_0;
  wire tmp_product__0_carry__1_i_1__3_n_0;
  wire tmp_product__0_carry__1_i_2__3_n_0;
  wire tmp_product__0_carry__1_i_3__3_n_0;
  wire tmp_product__0_carry__1_i_4__1_n_0;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1__12_n_0;
  wire tmp_product__0_carry_i_2__6_n_0;
  wire tmp_product__0_carry_i_3__12_n_0;
  wire tmp_product__0_carry_i_4__12_n_0;
  wire tmp_product__0_carry_i_5__12_n_0;
  wire tmp_product__0_carry_i_6__12_n_0;
  wire tmp_product__0_carry_i_7__12_n_0;
  wire tmp_product__0_carry_i_8__10_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__27_carry__0_i_1__0_n_0;
  wire tmp_product__27_carry__0_i_2__0_n_0;
  wire tmp_product__27_carry__0_i_3__0_n_0;
  wire tmp_product__27_carry__0_i_4__0_n_0;
  wire tmp_product__27_carry__0_i_5__0_n_0;
  wire tmp_product__27_carry__0_n_2;
  wire tmp_product__27_carry__0_n_3;
  wire tmp_product__27_carry_i_1__0_n_0;
  wire tmp_product__27_carry_i_2__0_n_0;
  wire tmp_product__27_carry_i_3__0_n_0;
  wire tmp_product__27_carry_i_4__0_n_0;
  wire tmp_product__27_carry_i_5__0_n_0;
  wire tmp_product__27_carry_i_6__0_n_0;
  wire tmp_product__27_carry_i_7__0_n_0;
  wire tmp_product__27_carry_n_0;
  wire tmp_product__27_carry_n_1;
  wire tmp_product__27_carry_n_2;
  wire tmp_product__27_carry_n_3;
  wire [3:2]\NLW_add_ln146_8_reg_4532_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln146_8_reg_4532_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__27_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__27_carry__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h28)) 
    \add_ln146_8_reg_4532[10]_i_2 
       (.I0(\add_ln146_8_reg_4532_reg[10] [8]),
        .I1(D[8]),
        .I2(\add_ln146_8_reg_4532_reg[10]_0 [8]),
        .O(\add_ln146_8_reg_4532[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_8_reg_4532[10]_i_3 
       (.I0(D[8]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [8]),
        .I2(\add_ln146_8_reg_4532_reg[10] [8]),
        .O(\add_ln146_8_reg_4532[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \add_ln146_8_reg_4532[10]_i_4 
       (.I0(D[8]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [8]),
        .I2(D[9]),
        .I3(\add_ln146_8_reg_4532_reg[10] [9]),
        .O(\add_ln146_8_reg_4532[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln146_8_reg_4532[10]_i_5 
       (.I0(\add_ln146_8_reg_4532_reg[10] [8]),
        .I1(\add_ln146_8_reg_4532_reg[10] [9]),
        .I2(D[9]),
        .I3(D[8]),
        .I4(\add_ln146_8_reg_4532_reg[10]_0 [8]),
        .O(\add_ln146_8_reg_4532[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[3]_i_2 
       (.I0(D[2]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [2]),
        .I2(\add_ln146_8_reg_4532_reg[10] [2]),
        .O(\add_ln146_8_reg_4532[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[3]_i_3 
       (.I0(D[1]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [1]),
        .I2(\add_ln146_8_reg_4532_reg[10] [1]),
        .O(\add_ln146_8_reg_4532[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[3]_i_4 
       (.I0(D[0]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [0]),
        .I2(\add_ln146_8_reg_4532_reg[10] [0]),
        .O(\add_ln146_8_reg_4532[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[3]_i_5 
       (.I0(D[3]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [3]),
        .I2(\add_ln146_8_reg_4532_reg[10] [3]),
        .I3(\add_ln146_8_reg_4532[3]_i_2_n_0 ),
        .O(\add_ln146_8_reg_4532[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[3]_i_6 
       (.I0(D[2]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [2]),
        .I2(\add_ln146_8_reg_4532_reg[10] [2]),
        .I3(\add_ln146_8_reg_4532[3]_i_3_n_0 ),
        .O(\add_ln146_8_reg_4532[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[3]_i_7 
       (.I0(D[1]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [1]),
        .I2(\add_ln146_8_reg_4532_reg[10] [1]),
        .I3(\add_ln146_8_reg_4532[3]_i_4_n_0 ),
        .O(\add_ln146_8_reg_4532[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln146_8_reg_4532[3]_i_8 
       (.I0(D[0]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [0]),
        .I2(\add_ln146_8_reg_4532_reg[10] [0]),
        .O(\add_ln146_8_reg_4532[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[7]_i_2 
       (.I0(D[6]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [6]),
        .I2(\add_ln146_8_reg_4532_reg[10] [6]),
        .O(\add_ln146_8_reg_4532[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[7]_i_3 
       (.I0(D[5]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [5]),
        .I2(\add_ln146_8_reg_4532_reg[10] [5]),
        .O(\add_ln146_8_reg_4532[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[7]_i_4 
       (.I0(D[4]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [4]),
        .I2(\add_ln146_8_reg_4532_reg[10] [4]),
        .O(\add_ln146_8_reg_4532[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln146_8_reg_4532[7]_i_5 
       (.I0(D[3]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [3]),
        .I2(\add_ln146_8_reg_4532_reg[10] [3]),
        .O(\add_ln146_8_reg_4532[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[7]_i_6 
       (.I0(\add_ln146_8_reg_4532[7]_i_2_n_0 ),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [7]),
        .I2(D[7]),
        .I3(\add_ln146_8_reg_4532_reg[10] [7]),
        .O(\add_ln146_8_reg_4532[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[7]_i_7 
       (.I0(D[6]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [6]),
        .I2(\add_ln146_8_reg_4532_reg[10] [6]),
        .I3(\add_ln146_8_reg_4532[7]_i_3_n_0 ),
        .O(\add_ln146_8_reg_4532[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[7]_i_8 
       (.I0(D[5]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [5]),
        .I2(\add_ln146_8_reg_4532_reg[10] [5]),
        .I3(\add_ln146_8_reg_4532[7]_i_4_n_0 ),
        .O(\add_ln146_8_reg_4532[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln146_8_reg_4532[7]_i_9 
       (.I0(D[4]),
        .I1(\add_ln146_8_reg_4532_reg[10]_0 [4]),
        .I2(\add_ln146_8_reg_4532_reg[10] [4]),
        .I3(\add_ln146_8_reg_4532[7]_i_5_n_0 ),
        .O(\add_ln146_8_reg_4532[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_8_reg_4532_reg[10]_i_1 
       (.CI(\add_ln146_8_reg_4532_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln146_8_reg_4532_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln146_8_reg_4532_reg[10]_i_1_n_2 ,\add_ln146_8_reg_4532_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln146_8_reg_4532[10]_i_2_n_0 ,\add_ln146_8_reg_4532[10]_i_3_n_0 }),
        .O({\NLW_add_ln146_8_reg_4532_reg[10]_i_1_O_UNCONNECTED [3],\add_ln146_7_reg_4490_reg[8] [10:8]}),
        .S({1'b0,\add_ln146_8_reg_4532[10]_i_4_n_0 ,\add_ln146_8_reg_4532[10]_i_5_n_0 ,\add_ln146_8_reg_4532_reg[10]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_8_reg_4532_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln146_8_reg_4532_reg[3]_i_1_n_0 ,\add_ln146_8_reg_4532_reg[3]_i_1_n_1 ,\add_ln146_8_reg_4532_reg[3]_i_1_n_2 ,\add_ln146_8_reg_4532_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_8_reg_4532[3]_i_2_n_0 ,\add_ln146_8_reg_4532[3]_i_3_n_0 ,\add_ln146_8_reg_4532[3]_i_4_n_0 ,1'b0}),
        .O(\add_ln146_7_reg_4490_reg[8] [3:0]),
        .S({\add_ln146_8_reg_4532[3]_i_5_n_0 ,\add_ln146_8_reg_4532[3]_i_6_n_0 ,\add_ln146_8_reg_4532[3]_i_7_n_0 ,\add_ln146_8_reg_4532[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln146_8_reg_4532_reg[7]_i_1 
       (.CI(\add_ln146_8_reg_4532_reg[3]_i_1_n_0 ),
        .CO({\add_ln146_8_reg_4532_reg[7]_i_1_n_0 ,\add_ln146_8_reg_4532_reg[7]_i_1_n_1 ,\add_ln146_8_reg_4532_reg[7]_i_1_n_2 ,\add_ln146_8_reg_4532_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln146_8_reg_4532[7]_i_2_n_0 ,\add_ln146_8_reg_4532[7]_i_3_n_0 ,\add_ln146_8_reg_4532[7]_i_4_n_0 ,\add_ln146_8_reg_4532[7]_i_5_n_0 }),
        .O(\add_ln146_7_reg_4490_reg[8] [7:4]),
        .S({\add_ln146_8_reg_4532[7]_i_6_n_0 ,\add_ln146_8_reg_4532[7]_i_7_n_0 ,\add_ln146_8_reg_4532[7]_i_8_n_0 ,\add_ln146_8_reg_4532[7]_i_9_n_0 }));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__12_n_0,tmp_product__0_carry_i_2__6_n_0,tmp_product__0_carry_i_3__12_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__12_n_0,tmp_product__0_carry_i_5__12_n_0,tmp_product__0_carry_i_6__12_n_0,tmp_product__0_carry_i_7__12_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__12_n_0,tmp_product__0_carry__0_i_2__12_n_0,tmp_product__0_carry__0_i_3__12_n_0,tmp_product__0_carry__0_i_4__9_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__9_n_0,tmp_product__0_carry__0_i_6__7_n_0,tmp_product__0_carry__0_i_7__5_n_0,tmp_product__0_carry__0_i_8__5_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_10__4
       (.I0(tmp_product__0_carry__1_0[4]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_10__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_11__4
       (.I0(tmp_product__0_carry__1_0[3]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_11__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_12__4
       (.I0(tmp_product__0_carry__1_0[2]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_12__4_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__12
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__1_0[4]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[5]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[6]),
        .O(tmp_product__0_carry__0_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__12
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__1_0[3]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[4]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[5]),
        .O(tmp_product__0_carry__0_i_2__12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__12
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__1_0[2]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[3]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[4]),
        .O(tmp_product__0_carry__0_i_3__12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4__9
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__1_0[1]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[2]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[3]),
        .O(tmp_product__0_carry__0_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_5__9
       (.I0(tmp_product__0_carry__0_i_1__12_n_0),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__1_0[6]),
        .I3(tmp_product__0_carry__0_i_9__5_n_0),
        .I4(tmp_product__0_carry__1_0[7]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_5__9_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_6__7
       (.I0(tmp_product__0_carry__0_i_2__12_n_0),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__1_0[5]),
        .I3(tmp_product__0_carry__0_i_10__4_n_0),
        .I4(tmp_product__0_carry__1_0[6]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_6__7_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_7__5
       (.I0(tmp_product__0_carry__0_i_3__12_n_0),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__1_0[4]),
        .I3(tmp_product__0_carry__0_i_11__4_n_0),
        .I4(tmp_product__0_carry__1_0[5]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_7__5_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_8__5
       (.I0(tmp_product__0_carry__0_i_4__9_n_0),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__1_0[3]),
        .I3(tmp_product__0_carry__0_i_12__4_n_0),
        .I4(tmp_product__0_carry__1_0[4]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_9__5
       (.I0(tmp_product__0_carry__1_0[5]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_9__5_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__0_carry__1_i_1__3_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b0,tmp_product__0_carry__1_i_2__3_n_0,tmp_product__0_carry__1_i_3__3_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__1_i_1__3
       (.I0(Q[2]),
        .I1(tmp_product__0_carry__1_0[5]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[6]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[7]),
        .O(tmp_product__0_carry__1_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__0_carry__1_i_2__3
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__1_0[6]),
        .I2(tmp_product__0_carry__1_0[7]),
        .I3(Q[2]),
        .I4(tmp_product__0_carry__1_0[8]),
        .I5(Q[1]),
        .O(tmp_product__0_carry__1_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__1_i_3__3
       (.I0(tmp_product__0_carry__1_i_1__3_n_0),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__1_0[7]),
        .I3(tmp_product__0_carry__1_i_4__1_n_0),
        .I4(tmp_product__0_carry__1_0[8]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__1_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__1_i_4__1
       (.I0(tmp_product__0_carry__1_0[6]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__1_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__12
       (.I0(Q[1]),
        .I1(tmp_product__0_carry__1_0[2]),
        .I2(Q[2]),
        .I3(tmp_product__0_carry__1_0[1]),
        .I4(tmp_product__0_carry__1_0[3]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__6
       (.I0(Q[1]),
        .I1(tmp_product__0_carry__1_0[1]),
        .I2(Q[2]),
        .I3(tmp_product__0_carry__1_0[0]),
        .O(tmp_product__0_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__12
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__1_0[1]),
        .O(tmp_product__0_carry_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__0_carry_i_4__12
       (.I0(tmp_product__0_carry__1_0[2]),
        .I1(tmp_product__0_carry_i_8__10_n_0),
        .I2(tmp_product__0_carry__1_0[1]),
        .I3(Q[1]),
        .I4(tmp_product__0_carry__1_0[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__12
       (.I0(tmp_product__0_carry__1_0[0]),
        .I1(Q[2]),
        .I2(tmp_product__0_carry__1_0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_product__0_carry__1_0[2]),
        .O(tmp_product__0_carry_i_5__12_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__12
       (.I0(Q[0]),
        .I1(tmp_product__0_carry__1_0[1]),
        .I2(Q[1]),
        .I3(tmp_product__0_carry__1_0[0]),
        .O(tmp_product__0_carry_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__12
       (.I0(tmp_product__0_carry__1_0[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8__10
       (.I0(tmp_product__0_carry__1_0[3]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_8__10_n_0));
  CARRY4 tmp_product__27_carry
       (.CI(1'b0),
        .CO({tmp_product__27_carry_n_0,tmp_product__27_carry_n_1,tmp_product__27_carry_n_2,tmp_product__27_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__27_carry_i_1__0_n_0,tmp_product__27_carry_i_2__0_n_0,tmp_product__27_carry_i_3__0_n_0,1'b0}),
        .O(D[6:3]),
        .S({tmp_product__27_carry_i_4__0_n_0,tmp_product__27_carry_i_5__0_n_0,tmp_product__27_carry_i_6__0_n_0,tmp_product__27_carry_i_7__0_n_0}));
  CARRY4 tmp_product__27_carry__0
       (.CI(tmp_product__27_carry_n_0),
        .CO({NLW_tmp_product__27_carry__0_CO_UNCONNECTED[3:2],tmp_product__27_carry__0_n_2,tmp_product__27_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__27_carry__0_i_1__0_n_0,tmp_product__27_carry__0_i_2__0_n_0}),
        .O({NLW_tmp_product__27_carry__0_O_UNCONNECTED[3],D[9:7]}),
        .S({1'b0,tmp_product__27_carry__0_i_3__0_n_0,tmp_product__27_carry__0_i_4__0_n_0,tmp_product__27_carry__0_i_5__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp_product__27_carry__0_i_1__0
       (.I0(tmp_product__0_carry__1_n_7),
        .I1(tmp_product__0_carry__1_0[5]),
        .I2(Q[3]),
        .O(tmp_product__27_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry__0_i_2__0
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__1_0[3]),
        .O(tmp_product__27_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    tmp_product__27_carry__0_i_3__0
       (.I0(tmp_product__0_carry__1_n_7),
        .I1(tmp_product__0_carry__1_0[5]),
        .I2(tmp_product__0_carry__1_n_6),
        .I3(tmp_product__0_carry__1_0[6]),
        .I4(Q[3]),
        .O(tmp_product__27_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h695566AA)) 
    tmp_product__27_carry__0_i_4__0
       (.I0(tmp_product__0_carry__1_n_7),
        .I1(tmp_product__0_carry__1_0[5]),
        .I2(tmp_product__0_carry__1_0[4]),
        .I3(Q[3]),
        .I4(tmp_product__0_carry__0_n_4),
        .O(tmp_product__27_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    tmp_product__27_carry__0_i_5__0
       (.I0(tmp_product__0_carry__1_0[3]),
        .I1(tmp_product__0_carry__0_n_5),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__0_carry__1_0[4]),
        .I4(Q[3]),
        .O(tmp_product__27_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry_i_1__0
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__1_0[2]),
        .O(tmp_product__27_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    tmp_product__27_carry_i_2__0
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__1_0[1]),
        .O(tmp_product__27_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    tmp_product__27_carry_i_3__0
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__1_0[0]),
        .I2(tmp_product__0_carry_n_4),
        .O(tmp_product__27_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    tmp_product__27_carry_i_4__0
       (.I0(tmp_product__0_carry__1_0[2]),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(tmp_product__0_carry__1_0[3]),
        .I4(Q[3]),
        .O(tmp_product__27_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    tmp_product__27_carry_i_5__0
       (.I0(tmp_product__0_carry__1_0[1]),
        .I1(tmp_product__0_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_6),
        .I3(tmp_product__0_carry__1_0[2]),
        .I4(Q[3]),
        .O(tmp_product__27_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    tmp_product__27_carry_i_6__0
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__0_carry__1_0[0]),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__0_carry__1_0[1]),
        .I4(Q[3]),
        .O(tmp_product__27_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product__27_carry_i_7__0
       (.I0(Q[3]),
        .I1(tmp_product__0_carry__1_0[0]),
        .I2(tmp_product__0_carry_n_4),
        .O(tmp_product__27_carry_i_7__0_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
