
CANLoopback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d94  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fb0  08003fb0  0000507c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003fb0  08003fb0  00004fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fb8  08003fb8  0000507c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fb8  08003fb8  00004fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003fbc  08003fbc  00004fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08003fc0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  2000007c  0800403c  0000507c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  0800403c  000052fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000507c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eeeb  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021fb  00000000  00000000  00013f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00016198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009bd  00000000  00000000  00016e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eadd  00000000  00000000  00017825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e37a  00000000  00000000  00036302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be4ba  00000000  00000000  0004467c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102b36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ad0  00000000  00000000  00102b7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0010664c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000007c 	.word	0x2000007c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003f54 	.word	0x08003f54

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000080 	.word	0x20000080
 8000214:	08003f54 	.word	0x08003f54

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800054c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000550:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000554:	f003 0301 	and.w	r3, r3, #1
 8000558:	2b00      	cmp	r3, #0
 800055a:	d013      	beq.n	8000584 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800055c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000560:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000564:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00b      	beq.n	8000584 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800056c:	e000      	b.n	8000570 <ITM_SendChar+0x2c>
    {
      __NOP();
 800056e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000570:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d0f9      	beq.n	800056e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800057a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	b2d2      	uxtb	r2, r2
 8000582:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_FDCAN1_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8000592:	b580      	push	{r7, lr}
 8000594:	b086      	sub	sp, #24
 8000596:	af00      	add	r7, sp, #0
 8000598:	60f8      	str	r0, [r7, #12]
 800059a:	60b9      	str	r1, [r7, #8]
 800059c:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800059e:	2300      	movs	r3, #0
 80005a0:	617b      	str	r3, [r7, #20]
 80005a2:	e009      	b.n	80005b8 <_write+0x26>
		ITM_SendChar(*ptr++);
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	1c5a      	adds	r2, r3, #1
 80005a8:	60ba      	str	r2, [r7, #8]
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ffc9 	bl	8000544 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	3301      	adds	r3, #1
 80005b6:	617b      	str	r3, [r7, #20]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	429a      	cmp	r2, r3
 80005be:	dbf1      	blt.n	80005a4 <_write+0x12>
	}
	return len;
 80005c0:	687b      	ldr	r3, [r7, #4]
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3718      	adds	r7, #24
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f000 fc08 	bl	8000de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f832 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 f8c0 	bl	800075c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80005dc:	f000 f878 	bl	80006d0 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 fa87 	bl	8000af4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005e6:	2101      	movs	r1, #1
 80005e8:	2000      	movs	r0, #0
 80005ea:	f000 fab9 	bl	8000b60 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005ee:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <main+0x68>)
 80005f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005f4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <main+0x68>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <main+0x68>)
 80005fe:	2200      	movs	r2, #0
 8000600:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <main+0x68>)
 8000604:	2200      	movs	r2, #0
 8000606:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000608:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <main+0x68>)
 800060a:	2200      	movs	r2, #0
 800060c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800060e:	4909      	ldr	r1, [pc, #36]	@ (8000634 <main+0x68>)
 8000610:	2000      	movs	r0, #0
 8000612:	f000 fb31 	bl	8000c78 <BSP_COM_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <main+0x54>
  {
    Error_Handler();
 800061c:	f000 f8da 	bl	80007d4 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("main called!\n");
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <main+0x6c>)
 8000622:	f003 f903 	bl	800382c <puts>
	  HAL_Delay(1000);
 8000626:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800062a:	f000 fc4b 	bl	8000ec4 <HAL_Delay>
	  printf("main called!\n");
 800062e:	bf00      	nop
 8000630:	e7f6      	b.n	8000620 <main+0x54>
 8000632:	bf00      	nop
 8000634:	20000098 	.word	0x20000098
 8000638:	08003f6c 	.word	0x08003f6c

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	2238      	movs	r2, #56	@ 0x38
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f003 f8f6 	bl	800383c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800065e:	2000      	movs	r0, #0
 8000660:	f001 fab4 	bl	8001bcc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000668:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800066c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066e:	2302      	movs	r3, #2
 8000670:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000672:	2303      	movs	r3, #3
 8000674:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000676:	2302      	movs	r3, #2
 8000678:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800067a:	2355      	movs	r3, #85	@ 0x55
 800067c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800067e:	2302      	movs	r3, #2
 8000680:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000682:	2302      	movs	r3, #2
 8000684:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000686:	2302      	movs	r3, #2
 8000688:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068a:	f107 0318 	add.w	r3, r7, #24
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fb50 	bl	8001d34 <HAL_RCC_OscConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800069a:	f000 f89b 	bl	80007d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069e:	230f      	movs	r3, #15
 80006a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a2:	2303      	movs	r3, #3
 80006a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2104      	movs	r1, #4
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fe4e 	bl	8002358 <HAL_RCC_ClockConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006c2:	f000 f887 	bl	80007d4 <Error_Handler>
  }
}
 80006c6:	bf00      	nop
 80006c8:	3750      	adds	r7, #80	@ 0x50
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
	...

080006d0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80006d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006d6:	4a20      	ldr	r2, [pc, #128]	@ (8000758 <MX_FDCAN1_Init+0x88>)
 80006d8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80006da:	4b1e      	ldr	r3, [pc, #120]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006dc:	2200      	movs	r2, #0
 80006de:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80006e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80006ec:	4b19      	ldr	r3, [pc, #100]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006f2:	4b18      	ldr	r3, [pc, #96]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 17;
 80006fe:	4b15      	ldr	r3, [pc, #84]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000700:	2211      	movs	r2, #17
 8000702:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000704:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000706:	2201      	movs	r2, #1
 8000708:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 800070a:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 800070c:	220f      	movs	r2, #15
 800070e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8000710:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000712:	2204      	movs	r2, #4
 8000714:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000716:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000718:	2201      	movs	r2, #1
 800071a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 800071e:	2201      	movs	r2, #1
 8000720:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000722:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000724:	2201      	movs	r2, #1
 8000726:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 800072a:	2201      	movs	r2, #1
 800072c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000730:	2200      	movs	r2, #0
 8000732:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000734:	4b07      	ldr	r3, [pc, #28]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000736:	2200      	movs	r2, #0
 8000738:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000740:	4804      	ldr	r0, [pc, #16]	@ (8000754 <MX_FDCAN1_Init+0x84>)
 8000742:	f000 fd51 	bl	80011e8 <HAL_FDCAN_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800074c:	f000 f842 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	200000a8 	.word	0x200000a8
 8000758:	40006400 	.word	0x40006400

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000762:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	4a1a      	ldr	r2, [pc, #104]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000768:	f043 0304 	orr.w	r3, r3, #4
 800076c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800076e:	4b18      	ldr	r3, [pc, #96]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	f003 0304 	and.w	r3, r3, #4
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <MX_GPIO_Init+0x74>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	4a14      	ldr	r2, [pc, #80]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000780:	f043 0320 	orr.w	r3, r3, #32
 8000784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000786:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078a:	f003 0320 	and.w	r3, r3, #32
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000796:	4a0e      	ldr	r2, [pc, #56]	@ (80007d0 <MX_GPIO_Init+0x74>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800079e:	4b0c      	ldr	r3, [pc, #48]	@ (80007d0 <MX_GPIO_Init+0x74>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	4b09      	ldr	r3, [pc, #36]	@ (80007d0 <MX_GPIO_Init+0x74>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ae:	4a08      	ldr	r2, [pc, #32]	@ (80007d0 <MX_GPIO_Init+0x74>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007b6:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <MX_GPIO_Init+0x74>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <Error_Handler+0x8>

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <HAL_MspInit+0x44>)
 80007e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000824 <HAL_MspInit+0x44>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <HAL_MspInit+0x44>)
 80007f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <HAL_MspInit+0x44>)
 8000800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000802:	4a08      	ldr	r2, [pc, #32]	@ (8000824 <HAL_MspInit+0x44>)
 8000804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000808:	6593      	str	r3, [r2, #88]	@ 0x58
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <HAL_MspInit+0x44>)
 800080c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800080e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000816:	f001 fa7d 	bl	8001d14 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40021000 	.word	0x40021000

08000828 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b09a      	sub	sp, #104	@ 0x68
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000830:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	2244      	movs	r2, #68	@ 0x44
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f002 fff7 	bl	800383c <memset>
  if(hfdcan->Instance==FDCAN1)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a24      	ldr	r2, [pc, #144]	@ (80008e4 <HAL_FDCAN_MspInit+0xbc>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d141      	bne.n	80008dc <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800085c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800085e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000862:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000864:	f107 0310 	add.w	r3, r7, #16
 8000868:	4618      	mov	r0, r3
 800086a:	f001 ff91 	bl	8002790 <HAL_RCCEx_PeriphCLKConfig>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000874:	f7ff ffae 	bl	80007d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000878:	4b1b      	ldr	r3, [pc, #108]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 800087a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800087c:	4a1a      	ldr	r2, [pc, #104]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 800087e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000882:	6593      	str	r3, [r2, #88]	@ 0x58
 8000884:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 8000886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000890:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 8000892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000894:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <HAL_FDCAN_MspInit+0xc0>)
 800089e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a0:	f003 0301 	and.w	r3, r3, #1
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008a8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008ac:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008ba:	2309      	movs	r3, #9
 80008bc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008c2:	4619      	mov	r1, r3
 80008c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c8:	f000 ffe6 	bl	8001898 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2100      	movs	r1, #0
 80008d0:	2015      	movs	r0, #21
 80008d2:	f000 fbf4 	bl	80010be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008d6:	2015      	movs	r0, #21
 80008d8:	f000 fc0b 	bl	80010f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80008dc:	bf00      	nop
 80008de:	3768      	adds	r7, #104	@ 0x68
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40006400 	.word	0x40006400
 80008e8:	40021000 	.word	0x40021000

080008ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <NMI_Handler+0x4>

080008f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <HardFault_Handler+0x4>

080008fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <MemManage_Handler+0x4>

08000904 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <BusFault_Handler+0x4>

0800090c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <UsageFault_Handler+0x4>

08000914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000942:	f000 faa1 	bl	8000e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <FDCAN1_IT0_IRQHandler+0x10>)
 8000952:	f000 fda3 	bl	800149c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200000a8 	.word	0x200000a8

08000960 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000964:	2000      	movs	r0, #0
 8000966:	f000 f969 	bl	8000c3c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}

0800096e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b086      	sub	sp, #24
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	e00a      	b.n	8000996 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000980:	f3af 8000 	nop.w
 8000984:	4601      	mov	r1, r0
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	1c5a      	adds	r2, r3, #1
 800098a:	60ba      	str	r2, [r7, #8]
 800098c:	b2ca      	uxtb	r2, r1
 800098e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	3301      	adds	r3, #1
 8000994:	617b      	str	r3, [r7, #20]
 8000996:	697a      	ldr	r2, [r7, #20]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	429a      	cmp	r2, r3
 800099c:	dbf0      	blt.n	8000980 <_read+0x12>
  }

  return len;
 800099e:	687b      	ldr	r3, [r7, #4]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009d0:	605a      	str	r2, [r3, #4]
  return 0;
 80009d2:	2300      	movs	r3, #0
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr

080009e0 <_isatty>:

int _isatty(int file)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009e8:	2301      	movs	r3, #1
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b085      	sub	sp, #20
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	60f8      	str	r0, [r7, #12]
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a02:	2300      	movs	r3, #0
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f002 ff04 	bl	800384c <__errno>
 8000a44:	4603      	mov	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20008000 	.word	0x20008000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	2000010c 	.word	0x2000010c
 8000a78:	20000300 	.word	0x20000300

08000a7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <SystemInit+0x20>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a86:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <SystemInit+0x20>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aa0:	480d      	ldr	r0, [pc, #52]	@ (8000ad8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aa2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000aa4:	f7ff ffea 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa8:	480c      	ldr	r0, [pc, #48]	@ (8000adc <LoopForever+0x6>)
  ldr r1, =_edata
 8000aaa:	490d      	ldr	r1, [pc, #52]	@ (8000ae0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae4 <LoopForever+0xe>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ab0:	e002      	b.n	8000ab8 <LoopCopyDataInit>

08000ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab6:	3304      	adds	r3, #4

08000ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000abc:	d3f9      	bcc.n	8000ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000abe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8000aec <LoopForever+0x16>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac4:	e001      	b.n	8000aca <LoopFillZerobss>

08000ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac8:	3204      	adds	r2, #4

08000aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000acc:	d3fb      	bcc.n	8000ac6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000ace:	f002 fec3 	bl	8003858 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ad2:	f7ff fd7b 	bl	80005cc <main>

08000ad6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ad6:	e7fe      	b.n	8000ad6 <LoopForever>
  ldr   r0, =_estack
 8000ad8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000ae4:	08003fc0 	.word	0x08003fc0
  ldr r2, =_sbss
 8000ae8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000aec:	200002fc 	.word	0x200002fc

08000af0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC1_2_IRQHandler>
	...

08000af4 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b088      	sub	sp, #32
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000afe:	4b16      	ldr	r3, [pc, #88]	@ (8000b58 <BSP_LED_Init+0x64>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a15      	ldr	r2, [pc, #84]	@ (8000b58 <BSP_LED_Init+0x64>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <BSP_LED_Init+0x64>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000b16:	2320      	movs	r3, #32
 8000b18:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4a0c      	ldr	r2, [pc, #48]	@ (8000b5c <BSP_LED_Init+0x68>)
 8000b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b2e:	f107 020c 	add.w	r2, r7, #12
 8000b32:	4611      	mov	r1, r2
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 feaf 	bl	8001898 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	4a07      	ldr	r2, [pc, #28]	@ (8000b5c <BSP_LED_Init+0x68>)
 8000b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b42:	2120      	movs	r1, #32
 8000b44:	2200      	movs	r2, #0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f001 f828 	bl	8001b9c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3720      	adds	r7, #32
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	20000004 	.word	0x20000004

08000b60 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	460a      	mov	r2, r1
 8000b6a:	71fb      	strb	r3, [r7, #7]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000b70:	4b2c      	ldr	r3, [pc, #176]	@ (8000c24 <BSP_PB_Init+0xc4>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	4a2b      	ldr	r2, [pc, #172]	@ (8000c24 <BSP_PB_Init+0xc4>)
 8000b76:	f043 0304 	orr.w	r3, r3, #4
 8000b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7c:	4b29      	ldr	r3, [pc, #164]	@ (8000c24 <BSP_PB_Init+0xc4>)
 8000b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000b88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b8c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b92:	2302      	movs	r3, #2
 8000b94:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000b96:	79bb      	ldrb	r3, [r7, #6]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d10c      	bne.n	8000bb6 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a21      	ldr	r2, [pc, #132]	@ (8000c28 <BSP_PB_Init+0xc8>)
 8000ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba8:	f107 020c 	add.w	r2, r7, #12
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 fe72 	bl	8001898 <HAL_GPIO_Init>
 8000bb4:	e031      	b.n	8000c1a <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000bb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bba:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8000c28 <BSP_PB_Init+0xc8>)
 8000bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc4:	f107 020c 	add.w	r2, r7, #12
 8000bc8:	4611      	mov	r1, r2
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 fe64 	bl	8001898 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	00db      	lsls	r3, r3, #3
 8000bd4:	4a15      	ldr	r2, [pc, #84]	@ (8000c2c <BSP_PB_Init+0xcc>)
 8000bd6:	441a      	add	r2, r3
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	4915      	ldr	r1, [pc, #84]	@ (8000c30 <BSP_PB_Init+0xd0>)
 8000bdc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000be0:	4619      	mov	r1, r3
 8000be2:	4610      	mov	r0, r2
 8000be4:	f000 fabc 	bl	8001160 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	00db      	lsls	r3, r3, #3
 8000bec:	4a0f      	ldr	r2, [pc, #60]	@ (8000c2c <BSP_PB_Init+0xcc>)
 8000bee:	1898      	adds	r0, r3, r2
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <BSP_PB_Init+0xd4>)
 8000bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	f000 fa93 	bl	8001126 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000c00:	2028      	movs	r0, #40	@ 0x28
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4a0c      	ldr	r2, [pc, #48]	@ (8000c38 <BSP_PB_Init+0xd8>)
 8000c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f000 fa56 	bl	80010be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000c12:	2328      	movs	r3, #40	@ 0x28
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 fa6c 	bl	80010f2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3720      	adds	r7, #32
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40021000 	.word	0x40021000
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	20000110 	.word	0x20000110
 8000c30:	08003f94 	.word	0x08003f94
 8000c34:	20000010 	.word	0x20000010
 8000c38:	20000014 	.word	0x20000014

08000c3c <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	00db      	lsls	r3, r3, #3
 8000c4a:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <BSP_PB_IRQHandler+0x20>)
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 fa9a 	bl	8001188 <HAL_EXTI_IRQHandler>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000110 	.word	0x20000110

08000c60 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d903      	bls.n	8000c96 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c8e:	f06f 0301 	mvn.w	r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	e018      	b.n	8000cc8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	2294      	movs	r2, #148	@ 0x94
 8000c9a:	fb02 f303 	mul.w	r3, r2, r3
 8000c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f852 	bl	8000d4c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2294      	movs	r2, #148	@ 0x94
 8000cac:	fb02 f303 	mul.w	r3, r2, r3
 8000cb0:	4a08      	ldr	r2, [pc, #32]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000cb2:	4413      	add	r3, r2
 8000cb4:	6839      	ldr	r1, [r7, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f80e 	bl	8000cd8 <MX_LPUART1_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d002      	beq.n	8000cc8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000cc2:	f06f 0303 	mvn.w	r3, #3
 8000cc6:	e000      	b.n	8000cca <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000118 	.word	0x20000118

08000cd8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <MX_LPUART1_Init+0x60>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	220c      	movs	r2, #12
 8000cf6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	895b      	ldrh	r3, [r3, #10]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	891b      	ldrh	r3, [r3, #8]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	899b      	ldrh	r3, [r3, #12]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d24:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f001 ff22 	bl	8002b70 <HAL_UART_Init>
 8000d2c:	4603      	mov	r3, r0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	2000000c 	.word	0x2000000c

08000d3c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff ff8d 	bl	8000c60 <BSP_PB_Callback>
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08a      	sub	sp, #40	@ 0x28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000d54:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d58:	4a21      	ldr	r2, [pc, #132]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d60:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d64:	f003 0301 	and.w	r3, r3, #1
 8000d68:	613b      	str	r3, [r7, #16]
 8000d6a:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d70:	4a1b      	ldr	r2, [pc, #108]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7c:	f003 0301 	and.w	r3, r3, #1
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d88:	4a15      	ldr	r2, [pc, #84]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <COM1_MspInit+0x94>)
 8000d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000da4:	2302      	movs	r3, #2
 8000da6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000dac:	230c      	movs	r3, #12
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dba:	f000 fd6d 	bl	8001898 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000dbe:	2308      	movs	r3, #8
 8000dc0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000dc6:	230c      	movs	r3, #12
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd4:	f000 fd60 	bl	8001898 <HAL_GPIO_Init>
}
 8000dd8:	bf00      	nop
 8000dda:	3728      	adds	r7, #40	@ 0x28
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40021000 	.word	0x40021000

08000de4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dee:	2003      	movs	r0, #3
 8000df0:	f000 f95a 	bl	80010a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 f80d 	bl	8000e14 <HAL_InitTick>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e00:	2301      	movs	r3, #1
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	e001      	b.n	8000e0a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e06:	f7ff fceb 	bl	80007e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e0a:	79fb      	ldrb	r3, [r7, #7]

}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <HAL_InitTick+0x68>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d022      	beq.n	8000e6e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <HAL_InitTick+0x6c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <HAL_InitTick+0x68>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e34:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f966 	bl	800110e <HAL_SYSTICK_Config>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10f      	bne.n	8000e68 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b0f      	cmp	r3, #15
 8000e4c:	d809      	bhi.n	8000e62 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	6879      	ldr	r1, [r7, #4]
 8000e52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e56:	f000 f932 	bl	80010be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <HAL_InitTick+0x70>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	e007      	b.n	8000e72 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	73fb      	strb	r3, [r7, #15]
 8000e66:	e004      	b.n	8000e72 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
 8000e6c:	e001      	b.n	8000e72 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	2000001c 	.word	0x2000001c
 8000e80:	20000000 	.word	0x20000000
 8000e84:	20000018 	.word	0x20000018

08000e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <HAL_IncTick+0x1c>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b05      	ldr	r3, [pc, #20]	@ (8000ea8 <HAL_IncTick+0x20>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4413      	add	r3, r2
 8000e96:	4a03      	ldr	r2, [pc, #12]	@ (8000ea4 <HAL_IncTick+0x1c>)
 8000e98:	6013      	str	r3, [r2, #0]
}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	200001ac 	.word	0x200001ac
 8000ea8:	2000001c 	.word	0x2000001c

08000eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b03      	ldr	r3, [pc, #12]	@ (8000ec0 <HAL_GetTick+0x14>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	200001ac 	.word	0x200001ac

08000ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ecc:	f7ff ffee 	bl	8000eac <HAL_GetTick>
 8000ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000edc:	d004      	beq.n	8000ee8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ede:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <HAL_Delay+0x40>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ee8:	bf00      	nop
 8000eea:	f7ff ffdf 	bl	8000eac <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d8f7      	bhi.n	8000eea <HAL_Delay+0x26>
  {
  }
}
 8000efa:	bf00      	nop
 8000efc:	bf00      	nop
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2000001c 	.word	0x2000001c

08000f08 <__NVIC_SetPriorityGrouping>:
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <__NVIC_SetPriorityGrouping+0x44>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f24:	4013      	ands	r3, r2
 8000f26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3a:	4a04      	ldr	r2, [pc, #16]	@ (8000f4c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	60d3      	str	r3, [r2, #12]
}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <__NVIC_GetPriorityGrouping>:
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f54:	4b04      	ldr	r3, [pc, #16]	@ (8000f68 <__NVIC_GetPriorityGrouping+0x18>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	0a1b      	lsrs	r3, r3, #8
 8000f5a:	f003 0307 	and.w	r3, r3, #7
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <__NVIC_EnableIRQ>:
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	db0b      	blt.n	8000f96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	f003 021f 	and.w	r2, r3, #31
 8000f84:	4907      	ldr	r1, [pc, #28]	@ (8000fa4 <__NVIC_EnableIRQ+0x38>)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	095b      	lsrs	r3, r3, #5
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000e100 	.word	0xe000e100

08000fa8 <__NVIC_SetPriority>:
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	6039      	str	r1, [r7, #0]
 8000fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	db0a      	blt.n	8000fd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	490c      	ldr	r1, [pc, #48]	@ (8000ff4 <__NVIC_SetPriority+0x4c>)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	0112      	lsls	r2, r2, #4
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	440b      	add	r3, r1
 8000fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000fd0:	e00a      	b.n	8000fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	4908      	ldr	r1, [pc, #32]	@ (8000ff8 <__NVIC_SetPriority+0x50>)
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 030f 	and.w	r3, r3, #15
 8000fde:	3b04      	subs	r3, #4
 8000fe0:	0112      	lsls	r2, r2, #4
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	761a      	strb	r2, [r3, #24]
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000e100 	.word	0xe000e100
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <NVIC_EncodePriority>:
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	@ 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f1c3 0307 	rsb	r3, r3, #7
 8001016:	2b04      	cmp	r3, #4
 8001018:	bf28      	it	cs
 800101a:	2304      	movcs	r3, #4
 800101c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	3304      	adds	r3, #4
 8001022:	2b06      	cmp	r3, #6
 8001024:	d902      	bls.n	800102c <NVIC_EncodePriority+0x30>
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3b03      	subs	r3, #3
 800102a:	e000      	b.n	800102e <NVIC_EncodePriority+0x32>
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43da      	mvns	r2, r3
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	401a      	ands	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001044:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	fa01 f303 	lsl.w	r3, r1, r3
 800104e:	43d9      	mvns	r1, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001054:	4313      	orrs	r3, r2
}
 8001056:	4618      	mov	r0, r3
 8001058:	3724      	adds	r7, #36	@ 0x24
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <SysTick_Config>:
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001074:	d301      	bcc.n	800107a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001076:	2301      	movs	r3, #1
 8001078:	e00f      	b.n	800109a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107a:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <SysTick_Config+0x40>)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001082:	210f      	movs	r1, #15
 8001084:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001088:	f7ff ff8e 	bl	8000fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800108c:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <SysTick_Config+0x40>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001092:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <SysTick_Config+0x40>)
 8001094:	2207      	movs	r2, #7
 8001096:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	e000e010 	.word	0xe000e010

080010a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff29 	bl	8000f08 <__NVIC_SetPriorityGrouping>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b086      	sub	sp, #24
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	4603      	mov	r3, r0
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	607a      	str	r2, [r7, #4]
 80010ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff40 	bl	8000f50 <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ff90 	bl	8000ffc <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5f 	bl	8000fa8 <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff33 	bl	8000f6c <__NVIC_EnableIRQ>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff ffa4 	bl	8001064 <SysTick_Config>
 800111c:	4603      	mov	r3, r0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001126:	b480      	push	{r7}
 8001128:	b087      	sub	sp, #28
 800112a:	af00      	add	r7, sp, #0
 800112c:	60f8      	str	r0, [r7, #12]
 800112e:	460b      	mov	r3, r1
 8001130:	607a      	str	r2, [r7, #4]
 8001132:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001134:	2300      	movs	r3, #0
 8001136:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8001138:	7afb      	ldrb	r3, [r7, #11]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d103      	bne.n	8001146 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	605a      	str	r2, [r3, #4]
      break;
 8001144:	e005      	b.n	8001152 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	75fb      	strb	r3, [r7, #23]
      break;
 8001150:	bf00      	nop
  }

  return status;
 8001152:	7dfb      	ldrb	r3, [r7, #23]
}
 8001154:	4618      	mov	r0, r3
 8001156:	371c      	adds	r7, #28
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d101      	bne.n	8001174 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e003      	b.n	800117c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800117a:	2300      	movs	r3, #0
  }
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	0c1b      	lsrs	r3, r3, #16
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 031f 	and.w	r3, r3, #31
 80011a4:	2201      	movs	r2, #1
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	015a      	lsls	r2, r3, #5
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <HAL_EXTI_IRQHandler+0x5c>)
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d009      	beq.n	80011da <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	4798      	blx	r3
    }
  }
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40010414 	.word	0x40010414

080011e8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e147      	b.n	800148a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d106      	bne.n	8001214 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff fb0a 	bl	8000828 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	699a      	ldr	r2, [r3, #24]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 0210 	bic.w	r2, r2, #16
 8001222:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001224:	f7ff fe42 	bl	8000eac <HAL_GetTick>
 8001228:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800122a:	e012      	b.n	8001252 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800122c:	f7ff fe3e 	bl	8000eac <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b0a      	cmp	r3, #10
 8001238:	d90b      	bls.n	8001252 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123e:	f043 0201 	orr.w	r2, r3, #1
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2203      	movs	r2, #3
 800124a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e11b      	b.n	800148a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	f003 0308 	and.w	r3, r3, #8
 800125c:	2b08      	cmp	r3, #8
 800125e:	d0e5      	beq.n	800122c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	699a      	ldr	r2, [r3, #24]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001270:	f7ff fe1c 	bl	8000eac <HAL_GetTick>
 8001274:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001276:	e012      	b.n	800129e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001278:	f7ff fe18 	bl	8000eac <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b0a      	cmp	r3, #10
 8001284:	d90b      	bls.n	800129e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128a:	f043 0201 	orr.w	r2, r3, #1
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2203      	movs	r2, #3
 8001296:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e0f5      	b.n	800148a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0e5      	beq.n	8001278 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	699a      	ldr	r2, [r3, #24]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f042 0202 	orr.w	r2, r2, #2
 80012ba:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a74      	ldr	r2, [pc, #464]	@ (8001494 <HAL_FDCAN_Init+0x2ac>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d103      	bne.n	80012ce <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80012c6:	4a74      	ldr	r2, [pc, #464]	@ (8001498 <HAL_FDCAN_Init+0x2b0>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	7c1b      	ldrb	r3, [r3, #16]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d108      	bne.n	80012e8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	699a      	ldr	r2, [r3, #24]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80012e4:	619a      	str	r2, [r3, #24]
 80012e6:	e007      	b.n	80012f8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	699a      	ldr	r2, [r3, #24]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012f6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	7c5b      	ldrb	r3, [r3, #17]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d108      	bne.n	8001312 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	699a      	ldr	r2, [r3, #24]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800130e:	619a      	str	r2, [r3, #24]
 8001310:	e007      	b.n	8001322 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	699a      	ldr	r2, [r3, #24]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001320:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	7c9b      	ldrb	r3, [r3, #18]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d108      	bne.n	800133c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	699a      	ldr	r2, [r3, #24]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001338:	619a      	str	r2, [r3, #24]
 800133a:	e007      	b.n	800134c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	699a      	ldr	r2, [r3, #24]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800134a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	430a      	orrs	r2, r1
 8001360:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	699a      	ldr	r2, [r3, #24]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001370:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	691a      	ldr	r2, [r3, #16]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 0210 	bic.w	r2, r2, #16
 8001380:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d108      	bne.n	800139c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	699a      	ldr	r2, [r3, #24]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f042 0204 	orr.w	r2, r2, #4
 8001398:	619a      	str	r2, [r3, #24]
 800139a:	e02c      	b.n	80013f6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d028      	beq.n	80013f6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d01c      	beq.n	80013e6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	699a      	ldr	r2, [r3, #24]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80013ba:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	691a      	ldr	r2, [r3, #16]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f042 0210 	orr.w	r2, r2, #16
 80013ca:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	2b03      	cmp	r3, #3
 80013d2:	d110      	bne.n	80013f6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	699a      	ldr	r2, [r3, #24]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f042 0220 	orr.w	r2, r2, #32
 80013e2:	619a      	str	r2, [r3, #24]
 80013e4:	e007      	b.n	80013f6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	699a      	ldr	r2, [r3, #24]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f042 0220 	orr.w	r2, r2, #32
 80013f4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	3b01      	subs	r3, #1
 8001404:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001406:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800140e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	3b01      	subs	r3, #1
 8001418:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800141e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001420:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800142a:	d115      	bne.n	8001458 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001430:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001436:	3b01      	subs	r3, #1
 8001438:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800143a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	3b01      	subs	r3, #1
 8001442:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001444:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144c:	3b01      	subs	r3, #1
 800144e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001454:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001456:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	430a      	orrs	r2, r1
 800146a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 f9bc 	bl	80017ec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40006400 	.word	0x40006400
 8001498:	40006500 	.word	0x40006500

0800149c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08c      	sub	sp, #48	@ 0x30
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014aa:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014b8:	4013      	ands	r3, r2
 80014ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014d0:	4013      	ands	r3, r2
 80014d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014e8:	4013      	ands	r3, r2
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014f2:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80014f6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014fe:	6a3a      	ldr	r2, [r7, #32]
 8001500:	4013      	ands	r3, r2
 8001502:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800150a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800150e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001516:	69fa      	ldr	r2, [r7, #28]
 8001518:	4013      	ands	r3, r2
 800151a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001522:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800152a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	099b      	lsrs	r3, r3, #6
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d00c      	beq.n	8001552 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	099b      	lsrs	r3, r3, #6
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b00      	cmp	r3, #0
 8001542:	d006      	beq.n	8001552 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2240      	movs	r2, #64	@ 0x40
 800154a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 f92d 	bl	80017ac <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	d01a      	beq.n	8001594 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	0a1b      	lsrs	r3, r3, #8
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d014      	beq.n	8001594 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001572:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	4013      	ands	r3, r2
 8001580:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800158a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800158c:	6939      	ldr	r1, [r7, #16]
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f8ed 	bl	800176e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001596:	2b00      	cmp	r3, #0
 8001598:	d007      	beq.n	80015aa <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015a0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80015a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f8ac 	bl	8001702 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d007      	beq.n	80015c0 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015b6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80015b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 f8ac 	bl	8001718 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80015c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d007      	beq.n	80015d6 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015cc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80015ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f000 f8ac 	bl	800172e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	0a5b      	lsrs	r3, r3, #9
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00d      	beq.n	80015fe <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	0a5b      	lsrs	r3, r3, #9
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d007      	beq.n	80015fe <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 f8a3 	bl	8001744 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	09db      	lsrs	r3, r3, #7
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d019      	beq.n	800163e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	09db      	lsrs	r3, r3, #7
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d013      	beq.n	800163e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800161e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4013      	ands	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2280      	movs	r2, #128	@ 0x80
 8001634:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001636:	68f9      	ldr	r1, [r7, #12]
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f88d 	bl	8001758 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	0b5b      	lsrs	r3, r3, #13
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00d      	beq.n	8001666 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	0b5b      	lsrs	r3, r3, #13
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d007      	beq.n	8001666 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 f88f 	bl	8001784 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	0bdb      	lsrs	r3, r3, #15
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00d      	beq.n	800168e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	0bdb      	lsrs	r3, r3, #15
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b00      	cmp	r3, #0
 800167c:	d007      	beq.n	800168e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001686:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 f885 	bl	8001798 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	0b9b      	lsrs	r3, r3, #14
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b00      	cmp	r3, #0
 8001698:	d010      	beq.n	80016bc <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	0b9b      	lsrs	r3, r3, #14
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d00a      	beq.n	80016bc <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d007      	beq.n	80016d2 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	69fa      	ldr	r2, [r7, #28]
 80016c8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80016ca:	69f9      	ldr	r1, [r7, #28]
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f881 	bl	80017d4 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d009      	beq.n	80016ec <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6a3a      	ldr	r2, [r7, #32]
 80016de:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 f863 	bl	80017c0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80016fa:	bf00      	nop
 80016fc:	3730      	adds	r7, #48	@ 0x30
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
 8001736:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80017f4:	4b27      	ldr	r3, [pc, #156]	@ (8001894 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80017f6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001806:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800180e:	041a      	lsls	r2, r3, #16
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800182c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001834:	061a      	lsls	r2, r3, #24
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	430a      	orrs	r2, r1
 800183c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	e005      	b.n	800187a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	3304      	adds	r3, #4
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3f3      	bcc.n	800186e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001886:	bf00      	nop
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	4000a400 	.word	0x4000a400

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b087      	sub	sp, #28
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018a6:	e15a      	b.n	8001b5e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	4013      	ands	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 814c 	beq.w	8001b58 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d005      	beq.n	80018d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d130      	bne.n	800193a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	2203      	movs	r2, #3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	4313      	orrs	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800190e:	2201      	movs	r2, #1
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	f003 0201 	and.w	r2, r3, #1
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 0303 	and.w	r3, r3, #3
 8001942:	2b03      	cmp	r3, #3
 8001944:	d017      	beq.n	8001976 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	2203      	movs	r2, #3
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	689a      	ldr	r2, [r3, #8]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d123      	bne.n	80019ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	08da      	lsrs	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3208      	adds	r2, #8
 800198a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	220f      	movs	r2, #15
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	691a      	ldr	r2, [r3, #16]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	08da      	lsrs	r2, r3, #3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3208      	adds	r2, #8
 80019c4:	6939      	ldr	r1, [r7, #16]
 80019c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	2203      	movs	r2, #3
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0203 	and.w	r2, r3, #3
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 80a6 	beq.w	8001b58 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001b7c <HAL_GPIO_Init+0x2e4>)
 8001a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a10:	4a5a      	ldr	r2, [pc, #360]	@ (8001b7c <HAL_GPIO_Init+0x2e4>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a18:	4b58      	ldr	r3, [pc, #352]	@ (8001b7c <HAL_GPIO_Init+0x2e4>)
 8001a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
 8001a22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a24:	4a56      	ldr	r2, [pc, #344]	@ (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f003 0303 	and.w	r3, r3, #3
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	220f      	movs	r2, #15
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	43db      	mvns	r3, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4013      	ands	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a4e:	d01f      	beq.n	8001a90 <HAL_GPIO_Init+0x1f8>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a4c      	ldr	r2, [pc, #304]	@ (8001b84 <HAL_GPIO_Init+0x2ec>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d019      	beq.n	8001a8c <HAL_GPIO_Init+0x1f4>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a4b      	ldr	r2, [pc, #300]	@ (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d013      	beq.n	8001a88 <HAL_GPIO_Init+0x1f0>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a4a      	ldr	r2, [pc, #296]	@ (8001b8c <HAL_GPIO_Init+0x2f4>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d00d      	beq.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a49      	ldr	r2, [pc, #292]	@ (8001b90 <HAL_GPIO_Init+0x2f8>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d007      	beq.n	8001a80 <HAL_GPIO_Init+0x1e8>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a48      	ldr	r2, [pc, #288]	@ (8001b94 <HAL_GPIO_Init+0x2fc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d101      	bne.n	8001a7c <HAL_GPIO_Init+0x1e4>
 8001a78:	2305      	movs	r3, #5
 8001a7a:	e00a      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a7c:	2306      	movs	r3, #6
 8001a7e:	e008      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a80:	2304      	movs	r3, #4
 8001a82:	e006      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a84:	2303      	movs	r3, #3
 8001a86:	e004      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a88:	2302      	movs	r3, #2
 8001a8a:	e002      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e000      	b.n	8001a92 <HAL_GPIO_Init+0x1fa>
 8001a90:	2300      	movs	r3, #0
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	f002 0203 	and.w	r2, r2, #3
 8001a98:	0092      	lsls	r2, r2, #2
 8001a9a:	4093      	lsls	r3, r2
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aa2:	4937      	ldr	r1, [pc, #220]	@ (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	089b      	lsrs	r3, r3, #2
 8001aa8:	3302      	adds	r3, #2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ab0:	4b39      	ldr	r3, [pc, #228]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	4013      	ands	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ad4:	4a30      	ldr	r2, [pc, #192]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ada:	4b2f      	ldr	r3, [pc, #188]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001afe:	4a26      	ldr	r2, [pc, #152]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4013      	ands	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b28:	4a1b      	ldr	r2, [pc, #108]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b52:	4a11      	ldr	r2, [pc, #68]	@ (8001b98 <HAL_GPIO_Init+0x300>)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	fa22 f303 	lsr.w	r3, r2, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f47f ae9d 	bne.w	80018a8 <HAL_GPIO_Init+0x10>
  }
}
 8001b6e:	bf00      	nop
 8001b70:	bf00      	nop
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40010000 	.word	0x40010000
 8001b84:	48000400 	.word	0x48000400
 8001b88:	48000800 	.word	0x48000800
 8001b8c:	48000c00 	.word	0x48000c00
 8001b90:	48001000 	.word	0x48001000
 8001b94:	48001400 	.word	0x48001400
 8001b98:	40010400 	.word	0x40010400

08001b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	807b      	strh	r3, [r7, #2]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bac:	787b      	ldrb	r3, [r7, #1]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bb2:	887a      	ldrh	r2, [r7, #2]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d141      	bne.n	8001c5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bda:	4b4b      	ldr	r3, [pc, #300]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001be6:	d131      	bne.n	8001c4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001be8:	4b47      	ldr	r3, [pc, #284]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bee:	4a46      	ldr	r2, [pc, #280]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bf4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf8:	4b43      	ldr	r3, [pc, #268]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c00:	4a41      	ldr	r2, [pc, #260]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c08:	4b40      	ldr	r3, [pc, #256]	@ (8001d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2232      	movs	r2, #50	@ 0x32
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	4a3f      	ldr	r2, [pc, #252]	@ (8001d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c14:	fba2 2303 	umull	r2, r3, r2, r3
 8001c18:	0c9b      	lsrs	r3, r3, #18
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c1e:	e002      	b.n	8001c26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c26:	4b38      	ldr	r3, [pc, #224]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c32:	d102      	bne.n	8001c3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f2      	bne.n	8001c20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c3a:	4b33      	ldr	r3, [pc, #204]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c46:	d158      	bne.n	8001cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e057      	b.n	8001cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c4c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c52:	4a2d      	ldr	r2, [pc, #180]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c5c:	e04d      	b.n	8001cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c64:	d141      	bne.n	8001cea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c66:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c72:	d131      	bne.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c74:	4b24      	ldr	r3, [pc, #144]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7a:	4a23      	ldr	r2, [pc, #140]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c84:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c94:	4b1d      	ldr	r3, [pc, #116]	@ (8001d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2232      	movs	r2, #50	@ 0x32
 8001c9a:	fb02 f303 	mul.w	r3, r2, r3
 8001c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8001d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca4:	0c9b      	lsrs	r3, r3, #18
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001caa:	e002      	b.n	8001cb2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cbe:	d102      	bne.n	8001cc6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f2      	bne.n	8001cac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cc6:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd2:	d112      	bne.n	8001cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e011      	b.n	8001cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cde:	4a0a      	ldr	r2, [pc, #40]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ce8:	e007      	b.n	8001cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cf2:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cf8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	40007000 	.word	0x40007000
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	431bde83 	.word	0x431bde83

08001d14 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	4a04      	ldr	r2, [pc, #16]	@ (8001d30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d22:	6093      	str	r3, [r2, #8]
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40007000 	.word	0x40007000

08001d34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e2fe      	b.n	8002344 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d075      	beq.n	8001e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d52:	4b97      	ldr	r3, [pc, #604]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d5c:	4b94      	ldr	r3, [pc, #592]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	2b0c      	cmp	r3, #12
 8001d6a:	d102      	bne.n	8001d72 <HAL_RCC_OscConfig+0x3e>
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d002      	beq.n	8001d78 <HAL_RCC_OscConfig+0x44>
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	2b08      	cmp	r3, #8
 8001d76:	d10b      	bne.n	8001d90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	4b8d      	ldr	r3, [pc, #564]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d05b      	beq.n	8001e3c <HAL_RCC_OscConfig+0x108>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d157      	bne.n	8001e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e2d9      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d98:	d106      	bne.n	8001da8 <HAL_RCC_OscConfig+0x74>
 8001d9a:	4b85      	ldr	r3, [pc, #532]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a84      	ldr	r2, [pc, #528]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	e01d      	b.n	8001de4 <HAL_RCC_OscConfig+0xb0>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001db0:	d10c      	bne.n	8001dcc <HAL_RCC_OscConfig+0x98>
 8001db2:	4b7f      	ldr	r3, [pc, #508]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a7e      	ldr	r2, [pc, #504]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001db8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a7b      	ldr	r2, [pc, #492]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e00b      	b.n	8001de4 <HAL_RCC_OscConfig+0xb0>
 8001dcc:	4b78      	ldr	r3, [pc, #480]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a77      	ldr	r2, [pc, #476]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	4b75      	ldr	r3, [pc, #468]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a74      	ldr	r2, [pc, #464]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dec:	f7ff f85e 	bl	8000eac <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df4:	f7ff f85a 	bl	8000eac <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	@ 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e29e      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e06:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0xc0>
 8001e12:	e014      	b.n	8001e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e14:	f7ff f84a 	bl	8000eac <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff f846 	bl	8000eac <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	@ 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e28a      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e2e:	4b60      	ldr	r3, [pc, #384]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0xe8>
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d075      	beq.n	8001f36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e4a:	4b59      	ldr	r3, [pc, #356]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e54:	4b56      	ldr	r3, [pc, #344]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	f003 0303 	and.w	r3, r3, #3
 8001e5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	2b0c      	cmp	r3, #12
 8001e62:	d102      	bne.n	8001e6a <HAL_RCC_OscConfig+0x136>
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d002      	beq.n	8001e70 <HAL_RCC_OscConfig+0x13c>
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d11f      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e70:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_OscConfig+0x154>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e25d      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e88:	4b49      	ldr	r3, [pc, #292]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	061b      	lsls	r3, r3, #24
 8001e96:	4946      	ldr	r1, [pc, #280]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e9c:	4b45      	ldr	r3, [pc, #276]	@ (8001fb4 <HAL_RCC_OscConfig+0x280>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe ffb7 	bl	8000e14 <HAL_InitTick>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d043      	beq.n	8001f34 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e249      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d023      	beq.n	8001f00 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb8:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a3c      	ldr	r2, [pc, #240]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7fe fff2 	bl	8000eac <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ecc:	f7fe ffee 	bl	8000eac <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e232      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ede:	4b34      	ldr	r3, [pc, #208]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eea:	4b31      	ldr	r3, [pc, #196]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	061b      	lsls	r3, r3, #24
 8001ef8:	492d      	ldr	r1, [pc, #180]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	604b      	str	r3, [r1, #4]
 8001efe:	e01a      	b.n	8001f36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f00:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a2a      	ldr	r2, [pc, #168]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7fe ffce 	bl	8000eac <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f14:	f7fe ffca 	bl	8000eac <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e20e      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f26:	4b22      	ldr	r3, [pc, #136]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1e0>
 8001f32:	e000      	b.n	8001f36 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d041      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d01c      	beq.n	8001f84 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f4a:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f50:	4a17      	ldr	r2, [pc, #92]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f5a:	f7fe ffa7 	bl	8000eac <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f62:	f7fe ffa3 	bl	8000eac <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e1e7      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f74:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d0ef      	beq.n	8001f62 <HAL_RCC_OscConfig+0x22e>
 8001f82:	e020      	b.n	8001fc6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f84:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f8a:	4a09      	ldr	r2, [pc, #36]	@ (8001fb0 <HAL_RCC_OscConfig+0x27c>)
 8001f8c:	f023 0301 	bic.w	r3, r3, #1
 8001f90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f94:	f7fe ff8a 	bl	8000eac <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f9a:	e00d      	b.n	8001fb8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f9c:	f7fe ff86 	bl	8000eac <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d906      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e1ca      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
 8001fae:	bf00      	nop
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fb8:	4b8c      	ldr	r3, [pc, #560]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8001fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1ea      	bne.n	8001f9c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0304 	and.w	r3, r3, #4
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 80a6 	beq.w	8002120 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001fd8:	4b84      	ldr	r3, [pc, #528]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8001fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x2b4>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <HAL_RCC_OscConfig+0x2b6>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00d      	beq.n	800200a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fee:	4b7f      	ldr	r3, [pc, #508]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8001ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ffa:	4b7c      	ldr	r3, [pc, #496]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002006:	2301      	movs	r3, #1
 8002008:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800200a:	4b79      	ldr	r3, [pc, #484]	@ (80021f0 <HAL_RCC_OscConfig+0x4bc>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d118      	bne.n	8002048 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002016:	4b76      	ldr	r3, [pc, #472]	@ (80021f0 <HAL_RCC_OscConfig+0x4bc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a75      	ldr	r2, [pc, #468]	@ (80021f0 <HAL_RCC_OscConfig+0x4bc>)
 800201c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002022:	f7fe ff43 	bl	8000eac <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202a:	f7fe ff3f 	bl	8000eac <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e183      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800203c:	4b6c      	ldr	r3, [pc, #432]	@ (80021f0 <HAL_RCC_OscConfig+0x4bc>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0f0      	beq.n	800202a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d108      	bne.n	8002062 <HAL_RCC_OscConfig+0x32e>
 8002050:	4b66      	ldr	r3, [pc, #408]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002056:	4a65      	ldr	r2, [pc, #404]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002060:	e024      	b.n	80020ac <HAL_RCC_OscConfig+0x378>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b05      	cmp	r3, #5
 8002068:	d110      	bne.n	800208c <HAL_RCC_OscConfig+0x358>
 800206a:	4b60      	ldr	r3, [pc, #384]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800206c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002070:	4a5e      	ldr	r2, [pc, #376]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002072:	f043 0304 	orr.w	r3, r3, #4
 8002076:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800207a:	4b5c      	ldr	r3, [pc, #368]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800207c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002080:	4a5a      	ldr	r2, [pc, #360]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800208a:	e00f      	b.n	80020ac <HAL_RCC_OscConfig+0x378>
 800208c:	4b57      	ldr	r3, [pc, #348]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800208e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002092:	4a56      	ldr	r2, [pc, #344]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002094:	f023 0301 	bic.w	r3, r3, #1
 8002098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800209c:	4b53      	ldr	r3, [pc, #332]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800209e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a2:	4a52      	ldr	r2, [pc, #328]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 80020a4:	f023 0304 	bic.w	r3, r3, #4
 80020a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d016      	beq.n	80020e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b4:	f7fe fefa 	bl	8000eac <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020bc:	f7fe fef6 	bl	8000eac <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e138      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020d2:	4b46      	ldr	r3, [pc, #280]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 80020d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0ed      	beq.n	80020bc <HAL_RCC_OscConfig+0x388>
 80020e0:	e015      	b.n	800210e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e2:	f7fe fee3 	bl	8000eac <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020e8:	e00a      	b.n	8002100 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ea:	f7fe fedf 	bl	8000eac <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e121      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002100:	4b3a      	ldr	r3, [pc, #232]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1ed      	bne.n	80020ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800210e:	7ffb      	ldrb	r3, [r7, #31]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d105      	bne.n	8002120 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002114:	4b35      	ldr	r3, [pc, #212]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	4a34      	ldr	r2, [pc, #208]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800211a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0320 	and.w	r3, r3, #32
 8002128:	2b00      	cmp	r3, #0
 800212a:	d03c      	beq.n	80021a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01c      	beq.n	800216e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002134:	4b2d      	ldr	r3, [pc, #180]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002136:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800213a:	4a2c      	ldr	r2, [pc, #176]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002144:	f7fe feb2 	bl	8000eac <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800214c:	f7fe feae 	bl	8000eac <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e0f2      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002160:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0ef      	beq.n	800214c <HAL_RCC_OscConfig+0x418>
 800216c:	e01b      	b.n	80021a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800216e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002170:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002174:	4a1d      	ldr	r2, [pc, #116]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 8002176:	f023 0301 	bic.w	r3, r3, #1
 800217a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800217e:	f7fe fe95 	bl	8000eac <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002186:	f7fe fe91 	bl	8000eac <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e0d5      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 800219a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1ef      	bne.n	8002186 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 80c9 	beq.w	8002342 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021b0:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b0c      	cmp	r3, #12
 80021ba:	f000 8083 	beq.w	80022c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d15e      	bne.n	8002284 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c6:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a08      	ldr	r2, [pc, #32]	@ (80021ec <HAL_RCC_OscConfig+0x4b8>)
 80021cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d2:	f7fe fe6b 	bl	8000eac <HAL_GetTick>
 80021d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021d8:	e00c      	b.n	80021f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021da:	f7fe fe67 	bl	8000eac <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d905      	bls.n	80021f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e0ab      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021f4:	4b55      	ldr	r3, [pc, #340]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1ec      	bne.n	80021da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002200:	4b52      	ldr	r3, [pc, #328]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	4b52      	ldr	r3, [pc, #328]	@ (8002350 <HAL_RCC_OscConfig+0x61c>)
 8002206:	4013      	ands	r3, r2
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	6a11      	ldr	r1, [r2, #32]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002210:	3a01      	subs	r2, #1
 8002212:	0112      	lsls	r2, r2, #4
 8002214:	4311      	orrs	r1, r2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800221a:	0212      	lsls	r2, r2, #8
 800221c:	4311      	orrs	r1, r2
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002222:	0852      	lsrs	r2, r2, #1
 8002224:	3a01      	subs	r2, #1
 8002226:	0552      	lsls	r2, r2, #21
 8002228:	4311      	orrs	r1, r2
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800222e:	0852      	lsrs	r2, r2, #1
 8002230:	3a01      	subs	r2, #1
 8002232:	0652      	lsls	r2, r2, #25
 8002234:	4311      	orrs	r1, r2
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800223a:	06d2      	lsls	r2, r2, #27
 800223c:	430a      	orrs	r2, r1
 800223e:	4943      	ldr	r1, [pc, #268]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002240:	4313      	orrs	r3, r2
 8002242:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002244:	4b41      	ldr	r3, [pc, #260]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a40      	ldr	r2, [pc, #256]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 800224a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800224e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002250:	4b3e      	ldr	r3, [pc, #248]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	4a3d      	ldr	r2, [pc, #244]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800225a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7fe fe26 	bl	8000eac <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002264:	f7fe fe22 	bl	8000eac <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e066      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002276:	4b35      	ldr	r3, [pc, #212]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x530>
 8002282:	e05e      	b.n	8002342 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002284:	4b31      	ldr	r3, [pc, #196]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a30      	ldr	r2, [pc, #192]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 800228a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800228e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7fe fe0c 	bl	8000eac <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7fe fe08 	bl	8000eac <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e04c      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022aa:	4b28      	ldr	r3, [pc, #160]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80022b6:	4b25      	ldr	r3, [pc, #148]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	4924      	ldr	r1, [pc, #144]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 80022bc:	4b25      	ldr	r3, [pc, #148]	@ (8002354 <HAL_RCC_OscConfig+0x620>)
 80022be:	4013      	ands	r3, r2
 80022c0:	60cb      	str	r3, [r1, #12]
 80022c2:	e03e      	b.n	8002342 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69db      	ldr	r3, [r3, #28]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e039      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80022d0:	4b1e      	ldr	r3, [pc, #120]	@ (800234c <HAL_RCC_OscConfig+0x618>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f003 0203 	and.w	r2, r3, #3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d12c      	bne.n	800233e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ee:	3b01      	subs	r3, #1
 80022f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d123      	bne.n	800233e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002300:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d11b      	bne.n	800233e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002310:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d113      	bne.n	800233e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	3b01      	subs	r3, #1
 8002324:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d109      	bne.n	800233e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002334:	085b      	lsrs	r3, r3, #1
 8002336:	3b01      	subs	r3, #1
 8002338:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800233a:	429a      	cmp	r2, r3
 800233c:	d001      	beq.n	8002342 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40021000 	.word	0x40021000
 8002350:	019f800c 	.word	0x019f800c
 8002354:	feeefffc 	.word	0xfeeefffc

08002358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e11e      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002370:	4b91      	ldr	r3, [pc, #580]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 030f 	and.w	r3, r3, #15
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d910      	bls.n	80023a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237e:	4b8e      	ldr	r3, [pc, #568]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 020f 	bic.w	r2, r3, #15
 8002386:	498c      	ldr	r1, [pc, #560]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b8a      	ldr	r3, [pc, #552]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e106      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d073      	beq.n	8002494 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	d129      	bne.n	8002408 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023b4:	4b81      	ldr	r3, [pc, #516]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e0f4      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80023c4:	f000 f99e 	bl	8002704 <RCC_GetSysClockFreqFromPLLSource>
 80023c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4a7c      	ldr	r2, [pc, #496]	@ (80025c0 <HAL_RCC_ClockConfig+0x268>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d93f      	bls.n	8002452 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80023d2:	4b7a      	ldr	r3, [pc, #488]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d033      	beq.n	8002452 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d12f      	bne.n	8002452 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023f2:	4b72      	ldr	r3, [pc, #456]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023fa:	4a70      	ldr	r2, [pc, #448]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80023fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002400:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	e024      	b.n	8002452 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d107      	bne.n	8002420 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002410:	4b6a      	ldr	r3, [pc, #424]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d109      	bne.n	8002430 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e0c6      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002420:	4b66      	ldr	r3, [pc, #408]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0be      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002430:	f000 f8ce 	bl	80025d0 <HAL_RCC_GetSysClockFreq>
 8002434:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4a61      	ldr	r2, [pc, #388]	@ (80025c0 <HAL_RCC_ClockConfig+0x268>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d909      	bls.n	8002452 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800243e:	4b5f      	ldr	r3, [pc, #380]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002446:	4a5d      	ldr	r2, [pc, #372]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800244c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002452:	4b5a      	ldr	r3, [pc, #360]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f023 0203 	bic.w	r2, r3, #3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4957      	ldr	r1, [pc, #348]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002460:	4313      	orrs	r3, r2
 8002462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002464:	f7fe fd22 	bl	8000eac <HAL_GetTick>
 8002468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	e00a      	b.n	8002482 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800246c:	f7fe fd1e 	bl	8000eac <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e095      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	4b4e      	ldr	r3, [pc, #312]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 020c 	and.w	r2, r3, #12
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	429a      	cmp	r2, r3
 8002492:	d1eb      	bne.n	800246c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d023      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024ac:	4b43      	ldr	r3, [pc, #268]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	4a42      	ldr	r2, [pc, #264]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80024c4:	4b3d      	ldr	r3, [pc, #244]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80024cc:	4a3b      	ldr	r2, [pc, #236]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024d4:	4b39      	ldr	r3, [pc, #228]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	4936      	ldr	r1, [pc, #216]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	608b      	str	r3, [r1, #8]
 80024e6:	e008      	b.n	80024fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	2b80      	cmp	r3, #128	@ 0x80
 80024ec:	d105      	bne.n	80024fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80024ee:	4b33      	ldr	r3, [pc, #204]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	4a32      	ldr	r2, [pc, #200]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 80024f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024fa:	4b2f      	ldr	r3, [pc, #188]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d21d      	bcs.n	8002544 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002508:	4b2b      	ldr	r3, [pc, #172]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 020f 	bic.w	r2, r3, #15
 8002510:	4929      	ldr	r1, [pc, #164]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002518:	f7fe fcc8 	bl	8000eac <HAL_GetTick>
 800251c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	e00a      	b.n	8002536 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002520:	f7fe fcc4 	bl	8000eac <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800252e:	4293      	cmp	r3, r2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e03b      	b.n	80025ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002536:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <HAL_RCC_ClockConfig+0x260>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d1ed      	bne.n	8002520 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002550:	4b1a      	ldr	r3, [pc, #104]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4917      	ldr	r1, [pc, #92]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800256e:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	490f      	ldr	r1, [pc, #60]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002582:	f000 f825 	bl	80025d0 <HAL_RCC_GetSysClockFreq>
 8002586:	4602      	mov	r2, r0
 8002588:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <HAL_RCC_ClockConfig+0x264>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	490c      	ldr	r1, [pc, #48]	@ (80025c4 <HAL_RCC_ClockConfig+0x26c>)
 8002594:	5ccb      	ldrb	r3, [r1, r3]
 8002596:	f003 031f 	and.w	r3, r3, #31
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	4a0a      	ldr	r2, [pc, #40]	@ (80025c8 <HAL_RCC_ClockConfig+0x270>)
 80025a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025a2:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <HAL_RCC_ClockConfig+0x274>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fe fc34 	bl	8000e14 <HAL_InitTick>
 80025ac:	4603      	mov	r3, r0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40022000 	.word	0x40022000
 80025bc:	40021000 	.word	0x40021000
 80025c0:	04c4b400 	.word	0x04c4b400
 80025c4:	08003f7c 	.word	0x08003f7c
 80025c8:	20000000 	.word	0x20000000
 80025cc:	20000018 	.word	0x20000018

080025d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80025d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d102      	bne.n	80025e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025e2:	4b2a      	ldr	r3, [pc, #168]	@ (800268c <HAL_RCC_GetSysClockFreq+0xbc>)
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	e047      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80025e8:	4b27      	ldr	r3, [pc, #156]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f003 030c 	and.w	r3, r3, #12
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d102      	bne.n	80025fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025f4:	4b26      	ldr	r3, [pc, #152]	@ (8002690 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	e03e      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80025fa:	4b23      	ldr	r3, [pc, #140]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d136      	bne.n	8002674 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002606:	4b20      	ldr	r3, [pc, #128]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002610:	4b1d      	ldr	r3, [pc, #116]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3301      	adds	r3, #1
 800261c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b03      	cmp	r3, #3
 8002622:	d10c      	bne.n	800263e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002624:	4a1a      	ldr	r2, [pc, #104]	@ (8002690 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	fbb2 f3f3 	udiv	r3, r2, r3
 800262c:	4a16      	ldr	r2, [pc, #88]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 800262e:	68d2      	ldr	r2, [r2, #12]
 8002630:	0a12      	lsrs	r2, r2, #8
 8002632:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	617b      	str	r3, [r7, #20]
      break;
 800263c:	e00c      	b.n	8002658 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800263e:	4a13      	ldr	r2, [pc, #76]	@ (800268c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	fbb2 f3f3 	udiv	r3, r2, r3
 8002646:	4a10      	ldr	r2, [pc, #64]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002648:	68d2      	ldr	r2, [r2, #12]
 800264a:	0a12      	lsrs	r2, r2, #8
 800264c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002650:	fb02 f303 	mul.w	r3, r2, r3
 8002654:	617b      	str	r3, [r7, #20]
      break;
 8002656:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002658:	4b0b      	ldr	r3, [pc, #44]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xb8>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	0e5b      	lsrs	r3, r3, #25
 800265e:	f003 0303 	and.w	r3, r3, #3
 8002662:	3301      	adds	r3, #1
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	e001      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002678:	693b      	ldr	r3, [r7, #16]
}
 800267a:	4618      	mov	r0, r3
 800267c:	371c      	adds	r7, #28
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40021000 	.word	0x40021000
 800268c:	00f42400 	.word	0x00f42400
 8002690:	007a1200 	.word	0x007a1200

08002694 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002698:	4b03      	ldr	r3, [pc, #12]	@ (80026a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800269a:	681b      	ldr	r3, [r3, #0]
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	20000000 	.word	0x20000000

080026ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026b0:	f7ff fff0 	bl	8002694 <HAL_RCC_GetHCLKFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	0a1b      	lsrs	r3, r3, #8
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	4904      	ldr	r1, [pc, #16]	@ (80026d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	08003f8c 	.word	0x08003f8c

080026d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026dc:	f7ff ffda 	bl	8002694 <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	0adb      	lsrs	r3, r3, #11
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4904      	ldr	r1, [pc, #16]	@ (8002700 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000
 8002700:	08003f8c 	.word	0x08003f8c

08002704 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002704:	b480      	push	{r7}
 8002706:	b087      	sub	sp, #28
 8002708:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800270a:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002714:	4b1b      	ldr	r3, [pc, #108]	@ (8002784 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	3301      	adds	r3, #1
 8002720:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d10c      	bne.n	8002742 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002728:	4a17      	ldr	r2, [pc, #92]	@ (8002788 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	4a14      	ldr	r2, [pc, #80]	@ (8002784 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002732:	68d2      	ldr	r2, [r2, #12]
 8002734:	0a12      	lsrs	r2, r2, #8
 8002736:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	617b      	str	r3, [r7, #20]
    break;
 8002740:	e00c      	b.n	800275c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002742:	4a12      	ldr	r2, [pc, #72]	@ (800278c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4a0e      	ldr	r2, [pc, #56]	@ (8002784 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800274c:	68d2      	ldr	r2, [r2, #12]
 800274e:	0a12      	lsrs	r2, r2, #8
 8002750:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002754:	fb02 f303 	mul.w	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
    break;
 800275a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800275c:	4b09      	ldr	r3, [pc, #36]	@ (8002784 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	0e5b      	lsrs	r3, r3, #25
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	3301      	adds	r3, #1
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800276c:	697a      	ldr	r2, [r7, #20]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002776:	687b      	ldr	r3, [r7, #4]
}
 8002778:	4618      	mov	r0, r3
 800277a:	371c      	adds	r7, #28
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40021000 	.word	0x40021000
 8002788:	007a1200 	.word	0x007a1200
 800278c:	00f42400 	.word	0x00f42400

08002790 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002798:	2300      	movs	r3, #0
 800279a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800279c:	2300      	movs	r3, #0
 800279e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8098 	beq.w	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ae:	2300      	movs	r3, #0
 80027b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b2:	4b43      	ldr	r3, [pc, #268]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10d      	bne.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b40      	ldr	r3, [pc, #256]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c2:	4a3f      	ldr	r2, [pc, #252]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ca:	4b3d      	ldr	r3, [pc, #244]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027d6:	2301      	movs	r3, #1
 80027d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027da:	4b3a      	ldr	r3, [pc, #232]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a39      	ldr	r2, [pc, #228]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027e6:	f7fe fb61 	bl	8000eac <HAL_GetTick>
 80027ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027ec:	e009      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ee:	f7fe fb5d 	bl	8000eac <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d902      	bls.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	74fb      	strb	r3, [r7, #19]
        break;
 8002800:	e005      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002802:	4b30      	ldr	r3, [pc, #192]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0ef      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800280e:	7cfb      	ldrb	r3, [r7, #19]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d159      	bne.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002814:	4b2a      	ldr	r3, [pc, #168]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800281e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d01e      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	429a      	cmp	r2, r3
 800282e:	d019      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002830:	4b23      	ldr	r3, [pc, #140]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002836:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800283a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800283c:	4b20      	ldr	r3, [pc, #128]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	4a1f      	ldr	r2, [pc, #124]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800284c:	4b1c      	ldr	r3, [pc, #112]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800284e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002852:	4a1b      	ldr	r2, [pc, #108]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800285c:	4a18      	ldr	r2, [pc, #96]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d016      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286e:	f7fe fb1d 	bl	8000eac <HAL_GetTick>
 8002872:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002874:	e00b      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002876:	f7fe fb19 	bl	8000eac <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002884:	4293      	cmp	r3, r2
 8002886:	d902      	bls.n	800288e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	74fb      	strb	r3, [r7, #19]
            break;
 800288c:	e006      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800288e:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0ec      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800289c:	7cfb      	ldrb	r3, [r7, #19]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10b      	bne.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028a2:	4b07      	ldr	r3, [pc, #28]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b0:	4903      	ldr	r1, [pc, #12]	@ (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028b8:	e008      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028ba:	7cfb      	ldrb	r3, [r7, #19]
 80028bc:	74bb      	strb	r3, [r7, #18]
 80028be:	e005      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028c8:	7cfb      	ldrb	r3, [r7, #19]
 80028ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028cc:	7c7b      	ldrb	r3, [r7, #17]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d105      	bne.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d2:	4ba6      	ldr	r3, [pc, #664]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	4aa5      	ldr	r2, [pc, #660]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00a      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028ea:	4ba0      	ldr	r3, [pc, #640]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f0:	f023 0203 	bic.w	r2, r3, #3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	499c      	ldr	r1, [pc, #624]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00a      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800290c:	4b97      	ldr	r3, [pc, #604]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002912:	f023 020c 	bic.w	r2, r3, #12
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	4994      	ldr	r1, [pc, #592]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800291c:	4313      	orrs	r3, r2
 800291e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00a      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800292e:	4b8f      	ldr	r3, [pc, #572]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002934:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	498b      	ldr	r1, [pc, #556]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800293e:	4313      	orrs	r3, r2
 8002940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00a      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002950:	4b86      	ldr	r3, [pc, #536]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002956:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	4983      	ldr	r1, [pc, #524]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002960:	4313      	orrs	r3, r2
 8002962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002972:	4b7e      	ldr	r3, [pc, #504]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002978:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	497a      	ldr	r1, [pc, #488]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002994:	4b75      	ldr	r3, [pc, #468]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	4972      	ldr	r1, [pc, #456]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029b6:	4b6d      	ldr	r3, [pc, #436]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	4969      	ldr	r1, [pc, #420]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029d8:	4b64      	ldr	r3, [pc, #400]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	4961      	ldr	r1, [pc, #388]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00a      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029fa:	4b5c      	ldr	r3, [pc, #368]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a08:	4958      	ldr	r1, [pc, #352]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d015      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a1c:	4b53      	ldr	r3, [pc, #332]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2a:	4950      	ldr	r1, [pc, #320]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a3a:	d105      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	4a4a      	ldr	r2, [pc, #296]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a46:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d015      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a54:	4b45      	ldr	r3, [pc, #276]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a62:	4942      	ldr	r1, [pc, #264]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a72:	d105      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a74:	4b3d      	ldr	r3, [pc, #244]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	4a3c      	ldr	r2, [pc, #240]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a7e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d015      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002a8c:	4b37      	ldr	r3, [pc, #220]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a92:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	4934      	ldr	r1, [pc, #208]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002aaa:	d105      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aac:	4b2f      	ldr	r3, [pc, #188]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ab6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d015      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ac4:	4b29      	ldr	r3, [pc, #164]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad2:	4926      	ldr	r1, [pc, #152]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ae2:	d105      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ae4:	4b21      	ldr	r3, [pc, #132]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	4a20      	ldr	r2, [pc, #128]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d015      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002afc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0a:	4918      	ldr	r1, [pc, #96]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b1a:	d105      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b1c:	4b13      	ldr	r3, [pc, #76]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4a12      	ldr	r2, [pc, #72]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d015      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002b34:	4b0d      	ldr	r3, [pc, #52]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b3a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b42:	490a      	ldr	r1, [pc, #40]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b52:	d105      	bne.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b54:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b5e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b60:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40021000 	.word	0x40021000

08002b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e042      	b.n	8002c08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d106      	bne.n	8002b9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f83b 	bl	8002c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2224      	movs	r2, #36	@ 0x24
 8002b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0201 	bic.w	r2, r2, #1
 8002bb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fafe 	bl	80031bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f82f 	bl	8002c24 <UART_SetConfig>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d101      	bne.n	8002bd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e01b      	b.n	8002c08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 fb7d 	bl	8003300 <UART_CheckIdleState>
 8002c06:	4603      	mov	r3, r0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c28:	b08c      	sub	sp, #48	@ 0x30
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	431a      	orrs	r2, r3
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	69db      	ldr	r3, [r3, #28]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4bab      	ldr	r3, [pc, #684]	@ (8002f00 <UART_SetConfig+0x2dc>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c5c:	430b      	orrs	r3, r1
 8002c5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4aa0      	ldr	r2, [pc, #640]	@ (8002f04 <UART_SetConfig+0x2e0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d004      	beq.n	8002c90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002c9a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	6812      	ldr	r2, [r2, #0]
 8002ca2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ca4:	430b      	orrs	r3, r1
 8002ca6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cae:	f023 010f 	bic.w	r1, r3, #15
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a91      	ldr	r2, [pc, #580]	@ (8002f08 <UART_SetConfig+0x2e4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d125      	bne.n	8002d14 <UART_SetConfig+0xf0>
 8002cc8:	4b90      	ldr	r3, [pc, #576]	@ (8002f0c <UART_SetConfig+0x2e8>)
 8002cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b03      	cmp	r3, #3
 8002cd4:	d81a      	bhi.n	8002d0c <UART_SetConfig+0xe8>
 8002cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002cdc <UART_SetConfig+0xb8>)
 8002cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cdc:	08002ced 	.word	0x08002ced
 8002ce0:	08002cfd 	.word	0x08002cfd
 8002ce4:	08002cf5 	.word	0x08002cf5
 8002ce8:	08002d05 	.word	0x08002d05
 8002cec:	2301      	movs	r3, #1
 8002cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cf2:	e0d6      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cfa:	e0d2      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d02:	e0ce      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d04:	2308      	movs	r3, #8
 8002d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d0a:	e0ca      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d0c:	2310      	movs	r3, #16
 8002d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d12:	e0c6      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a7d      	ldr	r2, [pc, #500]	@ (8002f10 <UART_SetConfig+0x2ec>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d138      	bne.n	8002d90 <UART_SetConfig+0x16c>
 8002d1e:	4b7b      	ldr	r3, [pc, #492]	@ (8002f0c <UART_SetConfig+0x2e8>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d24:	f003 030c 	and.w	r3, r3, #12
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d82d      	bhi.n	8002d88 <UART_SetConfig+0x164>
 8002d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d34 <UART_SetConfig+0x110>)
 8002d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d32:	bf00      	nop
 8002d34:	08002d69 	.word	0x08002d69
 8002d38:	08002d89 	.word	0x08002d89
 8002d3c:	08002d89 	.word	0x08002d89
 8002d40:	08002d89 	.word	0x08002d89
 8002d44:	08002d79 	.word	0x08002d79
 8002d48:	08002d89 	.word	0x08002d89
 8002d4c:	08002d89 	.word	0x08002d89
 8002d50:	08002d89 	.word	0x08002d89
 8002d54:	08002d71 	.word	0x08002d71
 8002d58:	08002d89 	.word	0x08002d89
 8002d5c:	08002d89 	.word	0x08002d89
 8002d60:	08002d89 	.word	0x08002d89
 8002d64:	08002d81 	.word	0x08002d81
 8002d68:	2300      	movs	r3, #0
 8002d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d6e:	e098      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d70:	2302      	movs	r3, #2
 8002d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d76:	e094      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d78:	2304      	movs	r3, #4
 8002d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d7e:	e090      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d80:	2308      	movs	r3, #8
 8002d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d86:	e08c      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d88:	2310      	movs	r3, #16
 8002d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d8e:	e088      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a5f      	ldr	r2, [pc, #380]	@ (8002f14 <UART_SetConfig+0x2f0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d125      	bne.n	8002de6 <UART_SetConfig+0x1c2>
 8002d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8002f0c <UART_SetConfig+0x2e8>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002da4:	2b30      	cmp	r3, #48	@ 0x30
 8002da6:	d016      	beq.n	8002dd6 <UART_SetConfig+0x1b2>
 8002da8:	2b30      	cmp	r3, #48	@ 0x30
 8002daa:	d818      	bhi.n	8002dde <UART_SetConfig+0x1ba>
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d00a      	beq.n	8002dc6 <UART_SetConfig+0x1a2>
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d814      	bhi.n	8002dde <UART_SetConfig+0x1ba>
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <UART_SetConfig+0x19a>
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d008      	beq.n	8002dce <UART_SetConfig+0x1aa>
 8002dbc:	e00f      	b.n	8002dde <UART_SetConfig+0x1ba>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dc4:	e06d      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dcc:	e069      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002dce:	2304      	movs	r3, #4
 8002dd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dd4:	e065      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002dd6:	2308      	movs	r3, #8
 8002dd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ddc:	e061      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002dde:	2310      	movs	r3, #16
 8002de0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002de4:	e05d      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a4b      	ldr	r2, [pc, #300]	@ (8002f18 <UART_SetConfig+0x2f4>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d125      	bne.n	8002e3c <UART_SetConfig+0x218>
 8002df0:	4b46      	ldr	r3, [pc, #280]	@ (8002f0c <UART_SetConfig+0x2e8>)
 8002df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002dfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dfc:	d016      	beq.n	8002e2c <UART_SetConfig+0x208>
 8002dfe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e00:	d818      	bhi.n	8002e34 <UART_SetConfig+0x210>
 8002e02:	2b80      	cmp	r3, #128	@ 0x80
 8002e04:	d00a      	beq.n	8002e1c <UART_SetConfig+0x1f8>
 8002e06:	2b80      	cmp	r3, #128	@ 0x80
 8002e08:	d814      	bhi.n	8002e34 <UART_SetConfig+0x210>
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <UART_SetConfig+0x1f0>
 8002e0e:	2b40      	cmp	r3, #64	@ 0x40
 8002e10:	d008      	beq.n	8002e24 <UART_SetConfig+0x200>
 8002e12:	e00f      	b.n	8002e34 <UART_SetConfig+0x210>
 8002e14:	2300      	movs	r3, #0
 8002e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e1a:	e042      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e22:	e03e      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e24:	2304      	movs	r3, #4
 8002e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e2a:	e03a      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e2c:	2308      	movs	r3, #8
 8002e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e32:	e036      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e34:	2310      	movs	r3, #16
 8002e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e3a:	e032      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a30      	ldr	r2, [pc, #192]	@ (8002f04 <UART_SetConfig+0x2e0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d12a      	bne.n	8002e9c <UART_SetConfig+0x278>
 8002e46:	4b31      	ldr	r3, [pc, #196]	@ (8002f0c <UART_SetConfig+0x2e8>)
 8002e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e54:	d01a      	beq.n	8002e8c <UART_SetConfig+0x268>
 8002e56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e5a:	d81b      	bhi.n	8002e94 <UART_SetConfig+0x270>
 8002e5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e60:	d00c      	beq.n	8002e7c <UART_SetConfig+0x258>
 8002e62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e66:	d815      	bhi.n	8002e94 <UART_SetConfig+0x270>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <UART_SetConfig+0x250>
 8002e6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e70:	d008      	beq.n	8002e84 <UART_SetConfig+0x260>
 8002e72:	e00f      	b.n	8002e94 <UART_SetConfig+0x270>
 8002e74:	2300      	movs	r3, #0
 8002e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e7a:	e012      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e82:	e00e      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e84:	2304      	movs	r3, #4
 8002e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e8a:	e00a      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e8c:	2308      	movs	r3, #8
 8002e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e92:	e006      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e94:	2310      	movs	r3, #16
 8002e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e9a:	e002      	b.n	8002ea2 <UART_SetConfig+0x27e>
 8002e9c:	2310      	movs	r3, #16
 8002e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a17      	ldr	r2, [pc, #92]	@ (8002f04 <UART_SetConfig+0x2e0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	f040 80a8 	bne.w	8002ffe <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002eae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002eb2:	2b08      	cmp	r3, #8
 8002eb4:	d834      	bhi.n	8002f20 <UART_SetConfig+0x2fc>
 8002eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ebc <UART_SetConfig+0x298>)
 8002eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebc:	08002ee1 	.word	0x08002ee1
 8002ec0:	08002f21 	.word	0x08002f21
 8002ec4:	08002ee9 	.word	0x08002ee9
 8002ec8:	08002f21 	.word	0x08002f21
 8002ecc:	08002eef 	.word	0x08002eef
 8002ed0:	08002f21 	.word	0x08002f21
 8002ed4:	08002f21 	.word	0x08002f21
 8002ed8:	08002f21 	.word	0x08002f21
 8002edc:	08002ef7 	.word	0x08002ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ee0:	f7ff fbe4 	bl	80026ac <HAL_RCC_GetPCLK1Freq>
 8002ee4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ee6:	e021      	b.n	8002f2c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f1c <UART_SetConfig+0x2f8>)
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002eec:	e01e      	b.n	8002f2c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eee:	f7ff fb6f 	bl	80025d0 <HAL_RCC_GetSysClockFreq>
 8002ef2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ef4:	e01a      	b.n	8002f2c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002efa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002efc:	e016      	b.n	8002f2c <UART_SetConfig+0x308>
 8002efe:	bf00      	nop
 8002f00:	cfff69f3 	.word	0xcfff69f3
 8002f04:	40008000 	.word	0x40008000
 8002f08:	40013800 	.word	0x40013800
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40004400 	.word	0x40004400
 8002f14:	40004800 	.word	0x40004800
 8002f18:	40004c00 	.word	0x40004c00
 8002f1c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f2a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 812a 	beq.w	8003188 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f38:	4a9e      	ldr	r2, [pc, #632]	@ (80031b4 <UART_SetConfig+0x590>)
 8002f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d305      	bcc.n	8002f64 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d903      	bls.n	8002f6c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f6a:	e10d      	b.n	8003188 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6e:	2200      	movs	r2, #0
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	60fa      	str	r2, [r7, #12]
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	4a8e      	ldr	r2, [pc, #568]	@ (80031b4 <UART_SetConfig+0x590>)
 8002f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2200      	movs	r2, #0
 8002f82:	603b      	str	r3, [r7, #0]
 8002f84:	607a      	str	r2, [r7, #4]
 8002f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f8e:	f7fd f943 	bl	8000218 <__aeabi_uldivmod>
 8002f92:	4602      	mov	r2, r0
 8002f94:	460b      	mov	r3, r1
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	020b      	lsls	r3, r1, #8
 8002fa4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002fa8:	0202      	lsls	r2, r0, #8
 8002faa:	6979      	ldr	r1, [r7, #20]
 8002fac:	6849      	ldr	r1, [r1, #4]
 8002fae:	0849      	lsrs	r1, r1, #1
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	460c      	mov	r4, r1
 8002fb4:	4605      	mov	r5, r0
 8002fb6:	eb12 0804 	adds.w	r8, r2, r4
 8002fba:	eb43 0905 	adc.w	r9, r3, r5
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	469a      	mov	sl, r3
 8002fc6:	4693      	mov	fp, r2
 8002fc8:	4652      	mov	r2, sl
 8002fca:	465b      	mov	r3, fp
 8002fcc:	4640      	mov	r0, r8
 8002fce:	4649      	mov	r1, r9
 8002fd0:	f7fd f922 	bl	8000218 <__aeabi_uldivmod>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4613      	mov	r3, r2
 8002fda:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe2:	d308      	bcc.n	8002ff6 <UART_SetConfig+0x3d2>
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
 8002fe6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fea:	d204      	bcs.n	8002ff6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6a3a      	ldr	r2, [r7, #32]
 8002ff2:	60da      	str	r2, [r3, #12]
 8002ff4:	e0c8      	b.n	8003188 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ffc:	e0c4      	b.n	8003188 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003006:	d167      	bne.n	80030d8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003008:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800300c:	2b08      	cmp	r3, #8
 800300e:	d828      	bhi.n	8003062 <UART_SetConfig+0x43e>
 8003010:	a201      	add	r2, pc, #4	@ (adr r2, 8003018 <UART_SetConfig+0x3f4>)
 8003012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003016:	bf00      	nop
 8003018:	0800303d 	.word	0x0800303d
 800301c:	08003045 	.word	0x08003045
 8003020:	0800304d 	.word	0x0800304d
 8003024:	08003063 	.word	0x08003063
 8003028:	08003053 	.word	0x08003053
 800302c:	08003063 	.word	0x08003063
 8003030:	08003063 	.word	0x08003063
 8003034:	08003063 	.word	0x08003063
 8003038:	0800305b 	.word	0x0800305b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800303c:	f7ff fb36 	bl	80026ac <HAL_RCC_GetPCLK1Freq>
 8003040:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003042:	e014      	b.n	800306e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003044:	f7ff fb48 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 8003048:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800304a:	e010      	b.n	800306e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800304c:	4b5a      	ldr	r3, [pc, #360]	@ (80031b8 <UART_SetConfig+0x594>)
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003050:	e00d      	b.n	800306e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003052:	f7ff fabd 	bl	80025d0 <HAL_RCC_GetSysClockFreq>
 8003056:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003058:	e009      	b.n	800306e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800305a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800305e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003060:	e005      	b.n	800306e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003062:	2300      	movs	r3, #0
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800306c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800306e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 8089 	beq.w	8003188 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307a:	4a4e      	ldr	r2, [pc, #312]	@ (80031b4 <UART_SetConfig+0x590>)
 800307c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003080:	461a      	mov	r2, r3
 8003082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003084:	fbb3 f3f2 	udiv	r3, r3, r2
 8003088:	005a      	lsls	r2, r3, #1
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	085b      	lsrs	r3, r3, #1
 8003090:	441a      	add	r2, r3
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	fbb2 f3f3 	udiv	r3, r2, r3
 800309a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	2b0f      	cmp	r3, #15
 80030a0:	d916      	bls.n	80030d0 <UART_SetConfig+0x4ac>
 80030a2:	6a3b      	ldr	r3, [r7, #32]
 80030a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a8:	d212      	bcs.n	80030d0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	f023 030f 	bic.w	r3, r3, #15
 80030b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	085b      	lsrs	r3, r3, #1
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	b29a      	uxth	r2, r3
 80030c0:	8bfb      	ldrh	r3, [r7, #30]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	8bfa      	ldrh	r2, [r7, #30]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	e05b      	b.n	8003188 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80030d6:	e057      	b.n	8003188 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d828      	bhi.n	8003132 <UART_SetConfig+0x50e>
 80030e0:	a201      	add	r2, pc, #4	@ (adr r2, 80030e8 <UART_SetConfig+0x4c4>)
 80030e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e6:	bf00      	nop
 80030e8:	0800310d 	.word	0x0800310d
 80030ec:	08003115 	.word	0x08003115
 80030f0:	0800311d 	.word	0x0800311d
 80030f4:	08003133 	.word	0x08003133
 80030f8:	08003123 	.word	0x08003123
 80030fc:	08003133 	.word	0x08003133
 8003100:	08003133 	.word	0x08003133
 8003104:	08003133 	.word	0x08003133
 8003108:	0800312b 	.word	0x0800312b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800310c:	f7ff face 	bl	80026ac <HAL_RCC_GetPCLK1Freq>
 8003110:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003112:	e014      	b.n	800313e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003114:	f7ff fae0 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 8003118:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800311a:	e010      	b.n	800313e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800311c:	4b26      	ldr	r3, [pc, #152]	@ (80031b8 <UART_SetConfig+0x594>)
 800311e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003120:	e00d      	b.n	800313e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003122:	f7ff fa55 	bl	80025d0 <HAL_RCC_GetSysClockFreq>
 8003126:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003128:	e009      	b.n	800313e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800312a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003130:	e005      	b.n	800313e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800313c:	bf00      	nop
    }

    if (pclk != 0U)
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d021      	beq.n	8003188 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003148:	4a1a      	ldr	r2, [pc, #104]	@ (80031b4 <UART_SetConfig+0x590>)
 800314a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800314e:	461a      	mov	r2, r3
 8003150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003152:	fbb3 f2f2 	udiv	r2, r3, r2
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	085b      	lsrs	r3, r3, #1
 800315c:	441a      	add	r2, r3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	fbb2 f3f3 	udiv	r3, r2, r3
 8003166:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	2b0f      	cmp	r3, #15
 800316c:	d909      	bls.n	8003182 <UART_SetConfig+0x55e>
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003174:	d205      	bcs.n	8003182 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	b29a      	uxth	r2, r3
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	60da      	str	r2, [r3, #12]
 8003180:	e002      	b.n	8003188 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	2201      	movs	r2, #1
 800318c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2201      	movs	r2, #1
 8003194:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	2200      	movs	r2, #0
 800319c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2200      	movs	r2, #0
 80031a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80031a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3730      	adds	r7, #48	@ 0x30
 80031ac:	46bd      	mov	sp, r7
 80031ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031b2:	bf00      	nop
 80031b4:	08003f98 	.word	0x08003f98
 80031b8:	00f42400 	.word	0x00f42400

080031bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00a      	beq.n	80031e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00a      	beq.n	8003208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00a      	beq.n	800322a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322e:	f003 0304 	and.w	r3, r3, #4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00a      	beq.n	800324c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00a      	beq.n	800326e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003298:	2b00      	cmp	r3, #0
 800329a:	d01a      	beq.n	80032d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ba:	d10a      	bne.n	80032d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	605a      	str	r2, [r3, #4]
  }
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b098      	sub	sp, #96	@ 0x60
 8003304:	af02      	add	r7, sp, #8
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003310:	f7fd fdcc 	bl	8000eac <HAL_GetTick>
 8003314:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b08      	cmp	r3, #8
 8003322:	d12f      	bne.n	8003384 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003324:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800332c:	2200      	movs	r2, #0
 800332e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f88e 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d022      	beq.n	8003384 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003346:	e853 3f00 	ldrex	r3, [r3]
 800334a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800334c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800334e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003352:	653b      	str	r3, [r7, #80]	@ 0x50
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	461a      	mov	r2, r3
 800335a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800335c:	647b      	str	r3, [r7, #68]	@ 0x44
 800335e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003360:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003362:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003364:	e841 2300 	strex	r3, r2, [r1]
 8003368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800336a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1e6      	bne.n	800333e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2220      	movs	r2, #32
 8003374:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e063      	b.n	800344c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0304 	and.w	r3, r3, #4
 800338e:	2b04      	cmp	r3, #4
 8003390:	d149      	bne.n	8003426 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003392:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800339a:	2200      	movs	r2, #0
 800339c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f857 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d03c      	beq.n	8003426 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	e853 3f00 	ldrex	r3, [r3]
 80033b8:	623b      	str	r3, [r7, #32]
   return(result);
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80033cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033d2:	e841 2300 	strex	r3, r2, [r1]
 80033d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1e6      	bne.n	80033ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	3308      	adds	r3, #8
 80033e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f023 0301 	bic.w	r3, r3, #1
 80033f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3308      	adds	r3, #8
 80033fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033fe:	61fa      	str	r2, [r7, #28]
 8003400:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	69b9      	ldr	r1, [r7, #24]
 8003404:	69fa      	ldr	r2, [r7, #28]
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	617b      	str	r3, [r7, #20]
   return(result);
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e012      	b.n	800344c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3758      	adds	r7, #88	@ 0x58
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	4613      	mov	r3, r2
 8003462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003464:	e04f      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800346c:	d04b      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346e:	f7fd fd1d 	bl	8000eac <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	429a      	cmp	r2, r3
 800347c:	d302      	bcc.n	8003484 <UART_WaitOnFlagUntilTimeout+0x30>
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d101      	bne.n	8003488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e04e      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d037      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b80      	cmp	r3, #128	@ 0x80
 800349a:	d034      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b40      	cmp	r3, #64	@ 0x40
 80034a0:	d031      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d110      	bne.n	80034d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2208      	movs	r2, #8
 80034b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 f838 	bl	800352e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2208      	movs	r2, #8
 80034c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e029      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034e0:	d111      	bne.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f81e 	bl	800352e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e00f      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	69da      	ldr	r2, [r3, #28]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4013      	ands	r3, r2
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	bf0c      	ite	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	2300      	movne	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	429a      	cmp	r2, r3
 8003522:	d0a0      	beq.n	8003466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800352e:	b480      	push	{r7}
 8003530:	b095      	sub	sp, #84	@ 0x54
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353e:	e853 3f00 	ldrex	r3, [r3]
 8003542:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800354a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	461a      	mov	r2, r3
 8003552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003554:	643b      	str	r3, [r7, #64]	@ 0x40
 8003556:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003558:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800355a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800355c:	e841 2300 	strex	r3, r2, [r1]
 8003560:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e6      	bne.n	8003536 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3308      	adds	r3, #8
 800356e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	e853 3f00 	ldrex	r3, [r3]
 8003576:	61fb      	str	r3, [r7, #28]
   return(result);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800357e:	f023 0301 	bic.w	r3, r3, #1
 8003582:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	3308      	adds	r3, #8
 800358a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800358c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800358e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003594:	e841 2300 	strex	r3, r2, [r1]
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1e3      	bne.n	8003568 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d118      	bne.n	80035da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	e853 3f00 	ldrex	r3, [r3]
 80035b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	f023 0310 	bic.w	r3, r3, #16
 80035bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	461a      	mov	r2, r3
 80035c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ca:	6979      	ldr	r1, [r7, #20]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	e841 2300 	strex	r3, r2, [r1]
 80035d2:	613b      	str	r3, [r7, #16]
   return(result);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1e6      	bne.n	80035a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80035ee:	bf00      	nop
 80035f0:	3754      	adds	r7, #84	@ 0x54
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <std>:
 80035fc:	2300      	movs	r3, #0
 80035fe:	b510      	push	{r4, lr}
 8003600:	4604      	mov	r4, r0
 8003602:	e9c0 3300 	strd	r3, r3, [r0]
 8003606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800360a:	6083      	str	r3, [r0, #8]
 800360c:	8181      	strh	r1, [r0, #12]
 800360e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003610:	81c2      	strh	r2, [r0, #14]
 8003612:	6183      	str	r3, [r0, #24]
 8003614:	4619      	mov	r1, r3
 8003616:	2208      	movs	r2, #8
 8003618:	305c      	adds	r0, #92	@ 0x5c
 800361a:	f000 f90f 	bl	800383c <memset>
 800361e:	4b0d      	ldr	r3, [pc, #52]	@ (8003654 <std+0x58>)
 8003620:	6263      	str	r3, [r4, #36]	@ 0x24
 8003622:	4b0d      	ldr	r3, [pc, #52]	@ (8003658 <std+0x5c>)
 8003624:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <std+0x60>)
 8003628:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800362a:	4b0d      	ldr	r3, [pc, #52]	@ (8003660 <std+0x64>)
 800362c:	6323      	str	r3, [r4, #48]	@ 0x30
 800362e:	4b0d      	ldr	r3, [pc, #52]	@ (8003664 <std+0x68>)
 8003630:	6224      	str	r4, [r4, #32]
 8003632:	429c      	cmp	r4, r3
 8003634:	d006      	beq.n	8003644 <std+0x48>
 8003636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800363a:	4294      	cmp	r4, r2
 800363c:	d002      	beq.n	8003644 <std+0x48>
 800363e:	33d0      	adds	r3, #208	@ 0xd0
 8003640:	429c      	cmp	r4, r3
 8003642:	d105      	bne.n	8003650 <std+0x54>
 8003644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800364c:	f000 b928 	b.w	80038a0 <__retarget_lock_init_recursive>
 8003650:	bd10      	pop	{r4, pc}
 8003652:	bf00      	nop
 8003654:	08003b5d 	.word	0x08003b5d
 8003658:	08003b7f 	.word	0x08003b7f
 800365c:	08003bb7 	.word	0x08003bb7
 8003660:	08003bdb 	.word	0x08003bdb
 8003664:	200001b0 	.word	0x200001b0

08003668 <stdio_exit_handler>:
 8003668:	4a02      	ldr	r2, [pc, #8]	@ (8003674 <stdio_exit_handler+0xc>)
 800366a:	4903      	ldr	r1, [pc, #12]	@ (8003678 <stdio_exit_handler+0x10>)
 800366c:	4803      	ldr	r0, [pc, #12]	@ (800367c <stdio_exit_handler+0x14>)
 800366e:	f000 b869 	b.w	8003744 <_fwalk_sglue>
 8003672:	bf00      	nop
 8003674:	20000020 	.word	0x20000020
 8003678:	08003af5 	.word	0x08003af5
 800367c:	20000030 	.word	0x20000030

08003680 <cleanup_stdio>:
 8003680:	6841      	ldr	r1, [r0, #4]
 8003682:	4b0c      	ldr	r3, [pc, #48]	@ (80036b4 <cleanup_stdio+0x34>)
 8003684:	4299      	cmp	r1, r3
 8003686:	b510      	push	{r4, lr}
 8003688:	4604      	mov	r4, r0
 800368a:	d001      	beq.n	8003690 <cleanup_stdio+0x10>
 800368c:	f000 fa32 	bl	8003af4 <_fflush_r>
 8003690:	68a1      	ldr	r1, [r4, #8]
 8003692:	4b09      	ldr	r3, [pc, #36]	@ (80036b8 <cleanup_stdio+0x38>)
 8003694:	4299      	cmp	r1, r3
 8003696:	d002      	beq.n	800369e <cleanup_stdio+0x1e>
 8003698:	4620      	mov	r0, r4
 800369a:	f000 fa2b 	bl	8003af4 <_fflush_r>
 800369e:	68e1      	ldr	r1, [r4, #12]
 80036a0:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <cleanup_stdio+0x3c>)
 80036a2:	4299      	cmp	r1, r3
 80036a4:	d004      	beq.n	80036b0 <cleanup_stdio+0x30>
 80036a6:	4620      	mov	r0, r4
 80036a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ac:	f000 ba22 	b.w	8003af4 <_fflush_r>
 80036b0:	bd10      	pop	{r4, pc}
 80036b2:	bf00      	nop
 80036b4:	200001b0 	.word	0x200001b0
 80036b8:	20000218 	.word	0x20000218
 80036bc:	20000280 	.word	0x20000280

080036c0 <global_stdio_init.part.0>:
 80036c0:	b510      	push	{r4, lr}
 80036c2:	4b0b      	ldr	r3, [pc, #44]	@ (80036f0 <global_stdio_init.part.0+0x30>)
 80036c4:	4c0b      	ldr	r4, [pc, #44]	@ (80036f4 <global_stdio_init.part.0+0x34>)
 80036c6:	4a0c      	ldr	r2, [pc, #48]	@ (80036f8 <global_stdio_init.part.0+0x38>)
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	4620      	mov	r0, r4
 80036cc:	2200      	movs	r2, #0
 80036ce:	2104      	movs	r1, #4
 80036d0:	f7ff ff94 	bl	80035fc <std>
 80036d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80036d8:	2201      	movs	r2, #1
 80036da:	2109      	movs	r1, #9
 80036dc:	f7ff ff8e 	bl	80035fc <std>
 80036e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036e4:	2202      	movs	r2, #2
 80036e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ea:	2112      	movs	r1, #18
 80036ec:	f7ff bf86 	b.w	80035fc <std>
 80036f0:	200002e8 	.word	0x200002e8
 80036f4:	200001b0 	.word	0x200001b0
 80036f8:	08003669 	.word	0x08003669

080036fc <__sfp_lock_acquire>:
 80036fc:	4801      	ldr	r0, [pc, #4]	@ (8003704 <__sfp_lock_acquire+0x8>)
 80036fe:	f000 b8d0 	b.w	80038a2 <__retarget_lock_acquire_recursive>
 8003702:	bf00      	nop
 8003704:	200002ed 	.word	0x200002ed

08003708 <__sfp_lock_release>:
 8003708:	4801      	ldr	r0, [pc, #4]	@ (8003710 <__sfp_lock_release+0x8>)
 800370a:	f000 b8cb 	b.w	80038a4 <__retarget_lock_release_recursive>
 800370e:	bf00      	nop
 8003710:	200002ed 	.word	0x200002ed

08003714 <__sinit>:
 8003714:	b510      	push	{r4, lr}
 8003716:	4604      	mov	r4, r0
 8003718:	f7ff fff0 	bl	80036fc <__sfp_lock_acquire>
 800371c:	6a23      	ldr	r3, [r4, #32]
 800371e:	b11b      	cbz	r3, 8003728 <__sinit+0x14>
 8003720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003724:	f7ff bff0 	b.w	8003708 <__sfp_lock_release>
 8003728:	4b04      	ldr	r3, [pc, #16]	@ (800373c <__sinit+0x28>)
 800372a:	6223      	str	r3, [r4, #32]
 800372c:	4b04      	ldr	r3, [pc, #16]	@ (8003740 <__sinit+0x2c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1f5      	bne.n	8003720 <__sinit+0xc>
 8003734:	f7ff ffc4 	bl	80036c0 <global_stdio_init.part.0>
 8003738:	e7f2      	b.n	8003720 <__sinit+0xc>
 800373a:	bf00      	nop
 800373c:	08003681 	.word	0x08003681
 8003740:	200002e8 	.word	0x200002e8

08003744 <_fwalk_sglue>:
 8003744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003748:	4607      	mov	r7, r0
 800374a:	4688      	mov	r8, r1
 800374c:	4614      	mov	r4, r2
 800374e:	2600      	movs	r6, #0
 8003750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003754:	f1b9 0901 	subs.w	r9, r9, #1
 8003758:	d505      	bpl.n	8003766 <_fwalk_sglue+0x22>
 800375a:	6824      	ldr	r4, [r4, #0]
 800375c:	2c00      	cmp	r4, #0
 800375e:	d1f7      	bne.n	8003750 <_fwalk_sglue+0xc>
 8003760:	4630      	mov	r0, r6
 8003762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003766:	89ab      	ldrh	r3, [r5, #12]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d907      	bls.n	800377c <_fwalk_sglue+0x38>
 800376c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003770:	3301      	adds	r3, #1
 8003772:	d003      	beq.n	800377c <_fwalk_sglue+0x38>
 8003774:	4629      	mov	r1, r5
 8003776:	4638      	mov	r0, r7
 8003778:	47c0      	blx	r8
 800377a:	4306      	orrs	r6, r0
 800377c:	3568      	adds	r5, #104	@ 0x68
 800377e:	e7e9      	b.n	8003754 <_fwalk_sglue+0x10>

08003780 <_puts_r>:
 8003780:	6a03      	ldr	r3, [r0, #32]
 8003782:	b570      	push	{r4, r5, r6, lr}
 8003784:	6884      	ldr	r4, [r0, #8]
 8003786:	4605      	mov	r5, r0
 8003788:	460e      	mov	r6, r1
 800378a:	b90b      	cbnz	r3, 8003790 <_puts_r+0x10>
 800378c:	f7ff ffc2 	bl	8003714 <__sinit>
 8003790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003792:	07db      	lsls	r3, r3, #31
 8003794:	d405      	bmi.n	80037a2 <_puts_r+0x22>
 8003796:	89a3      	ldrh	r3, [r4, #12]
 8003798:	0598      	lsls	r0, r3, #22
 800379a:	d402      	bmi.n	80037a2 <_puts_r+0x22>
 800379c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800379e:	f000 f880 	bl	80038a2 <__retarget_lock_acquire_recursive>
 80037a2:	89a3      	ldrh	r3, [r4, #12]
 80037a4:	0719      	lsls	r1, r3, #28
 80037a6:	d502      	bpl.n	80037ae <_puts_r+0x2e>
 80037a8:	6923      	ldr	r3, [r4, #16]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d135      	bne.n	800381a <_puts_r+0x9a>
 80037ae:	4621      	mov	r1, r4
 80037b0:	4628      	mov	r0, r5
 80037b2:	f000 fa55 	bl	8003c60 <__swsetup_r>
 80037b6:	b380      	cbz	r0, 800381a <_puts_r+0x9a>
 80037b8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80037bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037be:	07da      	lsls	r2, r3, #31
 80037c0:	d405      	bmi.n	80037ce <_puts_r+0x4e>
 80037c2:	89a3      	ldrh	r3, [r4, #12]
 80037c4:	059b      	lsls	r3, r3, #22
 80037c6:	d402      	bmi.n	80037ce <_puts_r+0x4e>
 80037c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037ca:	f000 f86b 	bl	80038a4 <__retarget_lock_release_recursive>
 80037ce:	4628      	mov	r0, r5
 80037d0:	bd70      	pop	{r4, r5, r6, pc}
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	da04      	bge.n	80037e0 <_puts_r+0x60>
 80037d6:	69a2      	ldr	r2, [r4, #24]
 80037d8:	429a      	cmp	r2, r3
 80037da:	dc17      	bgt.n	800380c <_puts_r+0x8c>
 80037dc:	290a      	cmp	r1, #10
 80037de:	d015      	beq.n	800380c <_puts_r+0x8c>
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	6022      	str	r2, [r4, #0]
 80037e6:	7019      	strb	r1, [r3, #0]
 80037e8:	68a3      	ldr	r3, [r4, #8]
 80037ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80037ee:	3b01      	subs	r3, #1
 80037f0:	60a3      	str	r3, [r4, #8]
 80037f2:	2900      	cmp	r1, #0
 80037f4:	d1ed      	bne.n	80037d2 <_puts_r+0x52>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	da11      	bge.n	800381e <_puts_r+0x9e>
 80037fa:	4622      	mov	r2, r4
 80037fc:	210a      	movs	r1, #10
 80037fe:	4628      	mov	r0, r5
 8003800:	f000 f9ef 	bl	8003be2 <__swbuf_r>
 8003804:	3001      	adds	r0, #1
 8003806:	d0d7      	beq.n	80037b8 <_puts_r+0x38>
 8003808:	250a      	movs	r5, #10
 800380a:	e7d7      	b.n	80037bc <_puts_r+0x3c>
 800380c:	4622      	mov	r2, r4
 800380e:	4628      	mov	r0, r5
 8003810:	f000 f9e7 	bl	8003be2 <__swbuf_r>
 8003814:	3001      	adds	r0, #1
 8003816:	d1e7      	bne.n	80037e8 <_puts_r+0x68>
 8003818:	e7ce      	b.n	80037b8 <_puts_r+0x38>
 800381a:	3e01      	subs	r6, #1
 800381c:	e7e4      	b.n	80037e8 <_puts_r+0x68>
 800381e:	6823      	ldr	r3, [r4, #0]
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	6022      	str	r2, [r4, #0]
 8003824:	220a      	movs	r2, #10
 8003826:	701a      	strb	r2, [r3, #0]
 8003828:	e7ee      	b.n	8003808 <_puts_r+0x88>
	...

0800382c <puts>:
 800382c:	4b02      	ldr	r3, [pc, #8]	@ (8003838 <puts+0xc>)
 800382e:	4601      	mov	r1, r0
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	f7ff bfa5 	b.w	8003780 <_puts_r>
 8003836:	bf00      	nop
 8003838:	2000002c 	.word	0x2000002c

0800383c <memset>:
 800383c:	4402      	add	r2, r0
 800383e:	4603      	mov	r3, r0
 8003840:	4293      	cmp	r3, r2
 8003842:	d100      	bne.n	8003846 <memset+0xa>
 8003844:	4770      	bx	lr
 8003846:	f803 1b01 	strb.w	r1, [r3], #1
 800384a:	e7f9      	b.n	8003840 <memset+0x4>

0800384c <__errno>:
 800384c:	4b01      	ldr	r3, [pc, #4]	@ (8003854 <__errno+0x8>)
 800384e:	6818      	ldr	r0, [r3, #0]
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	2000002c 	.word	0x2000002c

08003858 <__libc_init_array>:
 8003858:	b570      	push	{r4, r5, r6, lr}
 800385a:	4d0d      	ldr	r5, [pc, #52]	@ (8003890 <__libc_init_array+0x38>)
 800385c:	4c0d      	ldr	r4, [pc, #52]	@ (8003894 <__libc_init_array+0x3c>)
 800385e:	1b64      	subs	r4, r4, r5
 8003860:	10a4      	asrs	r4, r4, #2
 8003862:	2600      	movs	r6, #0
 8003864:	42a6      	cmp	r6, r4
 8003866:	d109      	bne.n	800387c <__libc_init_array+0x24>
 8003868:	4d0b      	ldr	r5, [pc, #44]	@ (8003898 <__libc_init_array+0x40>)
 800386a:	4c0c      	ldr	r4, [pc, #48]	@ (800389c <__libc_init_array+0x44>)
 800386c:	f000 fb72 	bl	8003f54 <_init>
 8003870:	1b64      	subs	r4, r4, r5
 8003872:	10a4      	asrs	r4, r4, #2
 8003874:	2600      	movs	r6, #0
 8003876:	42a6      	cmp	r6, r4
 8003878:	d105      	bne.n	8003886 <__libc_init_array+0x2e>
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003880:	4798      	blx	r3
 8003882:	3601      	adds	r6, #1
 8003884:	e7ee      	b.n	8003864 <__libc_init_array+0xc>
 8003886:	f855 3b04 	ldr.w	r3, [r5], #4
 800388a:	4798      	blx	r3
 800388c:	3601      	adds	r6, #1
 800388e:	e7f2      	b.n	8003876 <__libc_init_array+0x1e>
 8003890:	08003fb8 	.word	0x08003fb8
 8003894:	08003fb8 	.word	0x08003fb8
 8003898:	08003fb8 	.word	0x08003fb8
 800389c:	08003fbc 	.word	0x08003fbc

080038a0 <__retarget_lock_init_recursive>:
 80038a0:	4770      	bx	lr

080038a2 <__retarget_lock_acquire_recursive>:
 80038a2:	4770      	bx	lr

080038a4 <__retarget_lock_release_recursive>:
 80038a4:	4770      	bx	lr
	...

080038a8 <sbrk_aligned>:
 80038a8:	b570      	push	{r4, r5, r6, lr}
 80038aa:	4e0f      	ldr	r6, [pc, #60]	@ (80038e8 <sbrk_aligned+0x40>)
 80038ac:	460c      	mov	r4, r1
 80038ae:	6831      	ldr	r1, [r6, #0]
 80038b0:	4605      	mov	r5, r0
 80038b2:	b911      	cbnz	r1, 80038ba <sbrk_aligned+0x12>
 80038b4:	f000 fac0 	bl	8003e38 <_sbrk_r>
 80038b8:	6030      	str	r0, [r6, #0]
 80038ba:	4621      	mov	r1, r4
 80038bc:	4628      	mov	r0, r5
 80038be:	f000 fabb 	bl	8003e38 <_sbrk_r>
 80038c2:	1c43      	adds	r3, r0, #1
 80038c4:	d103      	bne.n	80038ce <sbrk_aligned+0x26>
 80038c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80038ca:	4620      	mov	r0, r4
 80038cc:	bd70      	pop	{r4, r5, r6, pc}
 80038ce:	1cc4      	adds	r4, r0, #3
 80038d0:	f024 0403 	bic.w	r4, r4, #3
 80038d4:	42a0      	cmp	r0, r4
 80038d6:	d0f8      	beq.n	80038ca <sbrk_aligned+0x22>
 80038d8:	1a21      	subs	r1, r4, r0
 80038da:	4628      	mov	r0, r5
 80038dc:	f000 faac 	bl	8003e38 <_sbrk_r>
 80038e0:	3001      	adds	r0, #1
 80038e2:	d1f2      	bne.n	80038ca <sbrk_aligned+0x22>
 80038e4:	e7ef      	b.n	80038c6 <sbrk_aligned+0x1e>
 80038e6:	bf00      	nop
 80038e8:	200002f0 	.word	0x200002f0

080038ec <_malloc_r>:
 80038ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038f0:	1ccd      	adds	r5, r1, #3
 80038f2:	f025 0503 	bic.w	r5, r5, #3
 80038f6:	3508      	adds	r5, #8
 80038f8:	2d0c      	cmp	r5, #12
 80038fa:	bf38      	it	cc
 80038fc:	250c      	movcc	r5, #12
 80038fe:	2d00      	cmp	r5, #0
 8003900:	4606      	mov	r6, r0
 8003902:	db01      	blt.n	8003908 <_malloc_r+0x1c>
 8003904:	42a9      	cmp	r1, r5
 8003906:	d904      	bls.n	8003912 <_malloc_r+0x26>
 8003908:	230c      	movs	r3, #12
 800390a:	6033      	str	r3, [r6, #0]
 800390c:	2000      	movs	r0, #0
 800390e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003912:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039e8 <_malloc_r+0xfc>
 8003916:	f000 f915 	bl	8003b44 <__malloc_lock>
 800391a:	f8d8 3000 	ldr.w	r3, [r8]
 800391e:	461c      	mov	r4, r3
 8003920:	bb44      	cbnz	r4, 8003974 <_malloc_r+0x88>
 8003922:	4629      	mov	r1, r5
 8003924:	4630      	mov	r0, r6
 8003926:	f7ff ffbf 	bl	80038a8 <sbrk_aligned>
 800392a:	1c43      	adds	r3, r0, #1
 800392c:	4604      	mov	r4, r0
 800392e:	d158      	bne.n	80039e2 <_malloc_r+0xf6>
 8003930:	f8d8 4000 	ldr.w	r4, [r8]
 8003934:	4627      	mov	r7, r4
 8003936:	2f00      	cmp	r7, #0
 8003938:	d143      	bne.n	80039c2 <_malloc_r+0xd6>
 800393a:	2c00      	cmp	r4, #0
 800393c:	d04b      	beq.n	80039d6 <_malloc_r+0xea>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	4639      	mov	r1, r7
 8003942:	4630      	mov	r0, r6
 8003944:	eb04 0903 	add.w	r9, r4, r3
 8003948:	f000 fa76 	bl	8003e38 <_sbrk_r>
 800394c:	4581      	cmp	r9, r0
 800394e:	d142      	bne.n	80039d6 <_malloc_r+0xea>
 8003950:	6821      	ldr	r1, [r4, #0]
 8003952:	1a6d      	subs	r5, r5, r1
 8003954:	4629      	mov	r1, r5
 8003956:	4630      	mov	r0, r6
 8003958:	f7ff ffa6 	bl	80038a8 <sbrk_aligned>
 800395c:	3001      	adds	r0, #1
 800395e:	d03a      	beq.n	80039d6 <_malloc_r+0xea>
 8003960:	6823      	ldr	r3, [r4, #0]
 8003962:	442b      	add	r3, r5
 8003964:	6023      	str	r3, [r4, #0]
 8003966:	f8d8 3000 	ldr.w	r3, [r8]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	bb62      	cbnz	r2, 80039c8 <_malloc_r+0xdc>
 800396e:	f8c8 7000 	str.w	r7, [r8]
 8003972:	e00f      	b.n	8003994 <_malloc_r+0xa8>
 8003974:	6822      	ldr	r2, [r4, #0]
 8003976:	1b52      	subs	r2, r2, r5
 8003978:	d420      	bmi.n	80039bc <_malloc_r+0xd0>
 800397a:	2a0b      	cmp	r2, #11
 800397c:	d917      	bls.n	80039ae <_malloc_r+0xc2>
 800397e:	1961      	adds	r1, r4, r5
 8003980:	42a3      	cmp	r3, r4
 8003982:	6025      	str	r5, [r4, #0]
 8003984:	bf18      	it	ne
 8003986:	6059      	strne	r1, [r3, #4]
 8003988:	6863      	ldr	r3, [r4, #4]
 800398a:	bf08      	it	eq
 800398c:	f8c8 1000 	streq.w	r1, [r8]
 8003990:	5162      	str	r2, [r4, r5]
 8003992:	604b      	str	r3, [r1, #4]
 8003994:	4630      	mov	r0, r6
 8003996:	f000 f8db 	bl	8003b50 <__malloc_unlock>
 800399a:	f104 000b 	add.w	r0, r4, #11
 800399e:	1d23      	adds	r3, r4, #4
 80039a0:	f020 0007 	bic.w	r0, r0, #7
 80039a4:	1ac2      	subs	r2, r0, r3
 80039a6:	bf1c      	itt	ne
 80039a8:	1a1b      	subne	r3, r3, r0
 80039aa:	50a3      	strne	r3, [r4, r2]
 80039ac:	e7af      	b.n	800390e <_malloc_r+0x22>
 80039ae:	6862      	ldr	r2, [r4, #4]
 80039b0:	42a3      	cmp	r3, r4
 80039b2:	bf0c      	ite	eq
 80039b4:	f8c8 2000 	streq.w	r2, [r8]
 80039b8:	605a      	strne	r2, [r3, #4]
 80039ba:	e7eb      	b.n	8003994 <_malloc_r+0xa8>
 80039bc:	4623      	mov	r3, r4
 80039be:	6864      	ldr	r4, [r4, #4]
 80039c0:	e7ae      	b.n	8003920 <_malloc_r+0x34>
 80039c2:	463c      	mov	r4, r7
 80039c4:	687f      	ldr	r7, [r7, #4]
 80039c6:	e7b6      	b.n	8003936 <_malloc_r+0x4a>
 80039c8:	461a      	mov	r2, r3
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	42a3      	cmp	r3, r4
 80039ce:	d1fb      	bne.n	80039c8 <_malloc_r+0xdc>
 80039d0:	2300      	movs	r3, #0
 80039d2:	6053      	str	r3, [r2, #4]
 80039d4:	e7de      	b.n	8003994 <_malloc_r+0xa8>
 80039d6:	230c      	movs	r3, #12
 80039d8:	6033      	str	r3, [r6, #0]
 80039da:	4630      	mov	r0, r6
 80039dc:	f000 f8b8 	bl	8003b50 <__malloc_unlock>
 80039e0:	e794      	b.n	800390c <_malloc_r+0x20>
 80039e2:	6005      	str	r5, [r0, #0]
 80039e4:	e7d6      	b.n	8003994 <_malloc_r+0xa8>
 80039e6:	bf00      	nop
 80039e8:	200002f4 	.word	0x200002f4

080039ec <__sflush_r>:
 80039ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f4:	0716      	lsls	r6, r2, #28
 80039f6:	4605      	mov	r5, r0
 80039f8:	460c      	mov	r4, r1
 80039fa:	d454      	bmi.n	8003aa6 <__sflush_r+0xba>
 80039fc:	684b      	ldr	r3, [r1, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	dc02      	bgt.n	8003a08 <__sflush_r+0x1c>
 8003a02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	dd48      	ble.n	8003a9a <__sflush_r+0xae>
 8003a08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003a0a:	2e00      	cmp	r6, #0
 8003a0c:	d045      	beq.n	8003a9a <__sflush_r+0xae>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003a14:	682f      	ldr	r7, [r5, #0]
 8003a16:	6a21      	ldr	r1, [r4, #32]
 8003a18:	602b      	str	r3, [r5, #0]
 8003a1a:	d030      	beq.n	8003a7e <__sflush_r+0x92>
 8003a1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003a1e:	89a3      	ldrh	r3, [r4, #12]
 8003a20:	0759      	lsls	r1, r3, #29
 8003a22:	d505      	bpl.n	8003a30 <__sflush_r+0x44>
 8003a24:	6863      	ldr	r3, [r4, #4]
 8003a26:	1ad2      	subs	r2, r2, r3
 8003a28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003a2a:	b10b      	cbz	r3, 8003a30 <__sflush_r+0x44>
 8003a2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003a2e:	1ad2      	subs	r2, r2, r3
 8003a30:	2300      	movs	r3, #0
 8003a32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003a34:	6a21      	ldr	r1, [r4, #32]
 8003a36:	4628      	mov	r0, r5
 8003a38:	47b0      	blx	r6
 8003a3a:	1c43      	adds	r3, r0, #1
 8003a3c:	89a3      	ldrh	r3, [r4, #12]
 8003a3e:	d106      	bne.n	8003a4e <__sflush_r+0x62>
 8003a40:	6829      	ldr	r1, [r5, #0]
 8003a42:	291d      	cmp	r1, #29
 8003a44:	d82b      	bhi.n	8003a9e <__sflush_r+0xb2>
 8003a46:	4a2a      	ldr	r2, [pc, #168]	@ (8003af0 <__sflush_r+0x104>)
 8003a48:	40ca      	lsrs	r2, r1
 8003a4a:	07d6      	lsls	r6, r2, #31
 8003a4c:	d527      	bpl.n	8003a9e <__sflush_r+0xb2>
 8003a4e:	2200      	movs	r2, #0
 8003a50:	6062      	str	r2, [r4, #4]
 8003a52:	04d9      	lsls	r1, r3, #19
 8003a54:	6922      	ldr	r2, [r4, #16]
 8003a56:	6022      	str	r2, [r4, #0]
 8003a58:	d504      	bpl.n	8003a64 <__sflush_r+0x78>
 8003a5a:	1c42      	adds	r2, r0, #1
 8003a5c:	d101      	bne.n	8003a62 <__sflush_r+0x76>
 8003a5e:	682b      	ldr	r3, [r5, #0]
 8003a60:	b903      	cbnz	r3, 8003a64 <__sflush_r+0x78>
 8003a62:	6560      	str	r0, [r4, #84]	@ 0x54
 8003a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a66:	602f      	str	r7, [r5, #0]
 8003a68:	b1b9      	cbz	r1, 8003a9a <__sflush_r+0xae>
 8003a6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a6e:	4299      	cmp	r1, r3
 8003a70:	d002      	beq.n	8003a78 <__sflush_r+0x8c>
 8003a72:	4628      	mov	r0, r5
 8003a74:	f000 fa24 	bl	8003ec0 <_free_r>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a7c:	e00d      	b.n	8003a9a <__sflush_r+0xae>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	4628      	mov	r0, r5
 8003a82:	47b0      	blx	r6
 8003a84:	4602      	mov	r2, r0
 8003a86:	1c50      	adds	r0, r2, #1
 8003a88:	d1c9      	bne.n	8003a1e <__sflush_r+0x32>
 8003a8a:	682b      	ldr	r3, [r5, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d0c6      	beq.n	8003a1e <__sflush_r+0x32>
 8003a90:	2b1d      	cmp	r3, #29
 8003a92:	d001      	beq.n	8003a98 <__sflush_r+0xac>
 8003a94:	2b16      	cmp	r3, #22
 8003a96:	d11e      	bne.n	8003ad6 <__sflush_r+0xea>
 8003a98:	602f      	str	r7, [r5, #0]
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	e022      	b.n	8003ae4 <__sflush_r+0xf8>
 8003a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003aa2:	b21b      	sxth	r3, r3
 8003aa4:	e01b      	b.n	8003ade <__sflush_r+0xf2>
 8003aa6:	690f      	ldr	r7, [r1, #16]
 8003aa8:	2f00      	cmp	r7, #0
 8003aaa:	d0f6      	beq.n	8003a9a <__sflush_r+0xae>
 8003aac:	0793      	lsls	r3, r2, #30
 8003aae:	680e      	ldr	r6, [r1, #0]
 8003ab0:	bf08      	it	eq
 8003ab2:	694b      	ldreq	r3, [r1, #20]
 8003ab4:	600f      	str	r7, [r1, #0]
 8003ab6:	bf18      	it	ne
 8003ab8:	2300      	movne	r3, #0
 8003aba:	eba6 0807 	sub.w	r8, r6, r7
 8003abe:	608b      	str	r3, [r1, #8]
 8003ac0:	f1b8 0f00 	cmp.w	r8, #0
 8003ac4:	dde9      	ble.n	8003a9a <__sflush_r+0xae>
 8003ac6:	6a21      	ldr	r1, [r4, #32]
 8003ac8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003aca:	4643      	mov	r3, r8
 8003acc:	463a      	mov	r2, r7
 8003ace:	4628      	mov	r0, r5
 8003ad0:	47b0      	blx	r6
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	dc08      	bgt.n	8003ae8 <__sflush_r+0xfc>
 8003ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ade:	81a3      	strh	r3, [r4, #12]
 8003ae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ae8:	4407      	add	r7, r0
 8003aea:	eba8 0800 	sub.w	r8, r8, r0
 8003aee:	e7e7      	b.n	8003ac0 <__sflush_r+0xd4>
 8003af0:	20400001 	.word	0x20400001

08003af4 <_fflush_r>:
 8003af4:	b538      	push	{r3, r4, r5, lr}
 8003af6:	690b      	ldr	r3, [r1, #16]
 8003af8:	4605      	mov	r5, r0
 8003afa:	460c      	mov	r4, r1
 8003afc:	b913      	cbnz	r3, 8003b04 <_fflush_r+0x10>
 8003afe:	2500      	movs	r5, #0
 8003b00:	4628      	mov	r0, r5
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
 8003b04:	b118      	cbz	r0, 8003b0e <_fflush_r+0x1a>
 8003b06:	6a03      	ldr	r3, [r0, #32]
 8003b08:	b90b      	cbnz	r3, 8003b0e <_fflush_r+0x1a>
 8003b0a:	f7ff fe03 	bl	8003714 <__sinit>
 8003b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f3      	beq.n	8003afe <_fflush_r+0xa>
 8003b16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003b18:	07d0      	lsls	r0, r2, #31
 8003b1a:	d404      	bmi.n	8003b26 <_fflush_r+0x32>
 8003b1c:	0599      	lsls	r1, r3, #22
 8003b1e:	d402      	bmi.n	8003b26 <_fflush_r+0x32>
 8003b20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b22:	f7ff febe 	bl	80038a2 <__retarget_lock_acquire_recursive>
 8003b26:	4628      	mov	r0, r5
 8003b28:	4621      	mov	r1, r4
 8003b2a:	f7ff ff5f 	bl	80039ec <__sflush_r>
 8003b2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b30:	07da      	lsls	r2, r3, #31
 8003b32:	4605      	mov	r5, r0
 8003b34:	d4e4      	bmi.n	8003b00 <_fflush_r+0xc>
 8003b36:	89a3      	ldrh	r3, [r4, #12]
 8003b38:	059b      	lsls	r3, r3, #22
 8003b3a:	d4e1      	bmi.n	8003b00 <_fflush_r+0xc>
 8003b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b3e:	f7ff feb1 	bl	80038a4 <__retarget_lock_release_recursive>
 8003b42:	e7dd      	b.n	8003b00 <_fflush_r+0xc>

08003b44 <__malloc_lock>:
 8003b44:	4801      	ldr	r0, [pc, #4]	@ (8003b4c <__malloc_lock+0x8>)
 8003b46:	f7ff beac 	b.w	80038a2 <__retarget_lock_acquire_recursive>
 8003b4a:	bf00      	nop
 8003b4c:	200002ec 	.word	0x200002ec

08003b50 <__malloc_unlock>:
 8003b50:	4801      	ldr	r0, [pc, #4]	@ (8003b58 <__malloc_unlock+0x8>)
 8003b52:	f7ff bea7 	b.w	80038a4 <__retarget_lock_release_recursive>
 8003b56:	bf00      	nop
 8003b58:	200002ec 	.word	0x200002ec

08003b5c <__sread>:
 8003b5c:	b510      	push	{r4, lr}
 8003b5e:	460c      	mov	r4, r1
 8003b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b64:	f000 f956 	bl	8003e14 <_read_r>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	bfab      	itete	ge
 8003b6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b6e:	89a3      	ldrhlt	r3, [r4, #12]
 8003b70:	181b      	addge	r3, r3, r0
 8003b72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b76:	bfac      	ite	ge
 8003b78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b7a:	81a3      	strhlt	r3, [r4, #12]
 8003b7c:	bd10      	pop	{r4, pc}

08003b7e <__swrite>:
 8003b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b82:	461f      	mov	r7, r3
 8003b84:	898b      	ldrh	r3, [r1, #12]
 8003b86:	05db      	lsls	r3, r3, #23
 8003b88:	4605      	mov	r5, r0
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	4616      	mov	r6, r2
 8003b8e:	d505      	bpl.n	8003b9c <__swrite+0x1e>
 8003b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b94:	2302      	movs	r3, #2
 8003b96:	2200      	movs	r2, #0
 8003b98:	f000 f92a 	bl	8003df0 <_lseek_r>
 8003b9c:	89a3      	ldrh	r3, [r4, #12]
 8003b9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ba2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ba6:	81a3      	strh	r3, [r4, #12]
 8003ba8:	4632      	mov	r2, r6
 8003baa:	463b      	mov	r3, r7
 8003bac:	4628      	mov	r0, r5
 8003bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bb2:	f000 b951 	b.w	8003e58 <_write_r>

08003bb6 <__sseek>:
 8003bb6:	b510      	push	{r4, lr}
 8003bb8:	460c      	mov	r4, r1
 8003bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bbe:	f000 f917 	bl	8003df0 <_lseek_r>
 8003bc2:	1c43      	adds	r3, r0, #1
 8003bc4:	89a3      	ldrh	r3, [r4, #12]
 8003bc6:	bf15      	itete	ne
 8003bc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003bca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003bce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003bd2:	81a3      	strheq	r3, [r4, #12]
 8003bd4:	bf18      	it	ne
 8003bd6:	81a3      	strhne	r3, [r4, #12]
 8003bd8:	bd10      	pop	{r4, pc}

08003bda <__sclose>:
 8003bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bde:	f000 b94d 	b.w	8003e7c <_close_r>

08003be2 <__swbuf_r>:
 8003be2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be4:	460e      	mov	r6, r1
 8003be6:	4614      	mov	r4, r2
 8003be8:	4605      	mov	r5, r0
 8003bea:	b118      	cbz	r0, 8003bf4 <__swbuf_r+0x12>
 8003bec:	6a03      	ldr	r3, [r0, #32]
 8003bee:	b90b      	cbnz	r3, 8003bf4 <__swbuf_r+0x12>
 8003bf0:	f7ff fd90 	bl	8003714 <__sinit>
 8003bf4:	69a3      	ldr	r3, [r4, #24]
 8003bf6:	60a3      	str	r3, [r4, #8]
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	071a      	lsls	r2, r3, #28
 8003bfc:	d501      	bpl.n	8003c02 <__swbuf_r+0x20>
 8003bfe:	6923      	ldr	r3, [r4, #16]
 8003c00:	b943      	cbnz	r3, 8003c14 <__swbuf_r+0x32>
 8003c02:	4621      	mov	r1, r4
 8003c04:	4628      	mov	r0, r5
 8003c06:	f000 f82b 	bl	8003c60 <__swsetup_r>
 8003c0a:	b118      	cbz	r0, 8003c14 <__swbuf_r+0x32>
 8003c0c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003c10:	4638      	mov	r0, r7
 8003c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	6922      	ldr	r2, [r4, #16]
 8003c18:	1a98      	subs	r0, r3, r2
 8003c1a:	6963      	ldr	r3, [r4, #20]
 8003c1c:	b2f6      	uxtb	r6, r6
 8003c1e:	4283      	cmp	r3, r0
 8003c20:	4637      	mov	r7, r6
 8003c22:	dc05      	bgt.n	8003c30 <__swbuf_r+0x4e>
 8003c24:	4621      	mov	r1, r4
 8003c26:	4628      	mov	r0, r5
 8003c28:	f7ff ff64 	bl	8003af4 <_fflush_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d1ed      	bne.n	8003c0c <__swbuf_r+0x2a>
 8003c30:	68a3      	ldr	r3, [r4, #8]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	60a3      	str	r3, [r4, #8]
 8003c36:	6823      	ldr	r3, [r4, #0]
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	6022      	str	r2, [r4, #0]
 8003c3c:	701e      	strb	r6, [r3, #0]
 8003c3e:	6962      	ldr	r2, [r4, #20]
 8003c40:	1c43      	adds	r3, r0, #1
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d004      	beq.n	8003c50 <__swbuf_r+0x6e>
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	07db      	lsls	r3, r3, #31
 8003c4a:	d5e1      	bpl.n	8003c10 <__swbuf_r+0x2e>
 8003c4c:	2e0a      	cmp	r6, #10
 8003c4e:	d1df      	bne.n	8003c10 <__swbuf_r+0x2e>
 8003c50:	4621      	mov	r1, r4
 8003c52:	4628      	mov	r0, r5
 8003c54:	f7ff ff4e 	bl	8003af4 <_fflush_r>
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	d0d9      	beq.n	8003c10 <__swbuf_r+0x2e>
 8003c5c:	e7d6      	b.n	8003c0c <__swbuf_r+0x2a>
	...

08003c60 <__swsetup_r>:
 8003c60:	b538      	push	{r3, r4, r5, lr}
 8003c62:	4b29      	ldr	r3, [pc, #164]	@ (8003d08 <__swsetup_r+0xa8>)
 8003c64:	4605      	mov	r5, r0
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	460c      	mov	r4, r1
 8003c6a:	b118      	cbz	r0, 8003c74 <__swsetup_r+0x14>
 8003c6c:	6a03      	ldr	r3, [r0, #32]
 8003c6e:	b90b      	cbnz	r3, 8003c74 <__swsetup_r+0x14>
 8003c70:	f7ff fd50 	bl	8003714 <__sinit>
 8003c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c78:	0719      	lsls	r1, r3, #28
 8003c7a:	d422      	bmi.n	8003cc2 <__swsetup_r+0x62>
 8003c7c:	06da      	lsls	r2, r3, #27
 8003c7e:	d407      	bmi.n	8003c90 <__swsetup_r+0x30>
 8003c80:	2209      	movs	r2, #9
 8003c82:	602a      	str	r2, [r5, #0]
 8003c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c88:	81a3      	strh	r3, [r4, #12]
 8003c8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c8e:	e033      	b.n	8003cf8 <__swsetup_r+0x98>
 8003c90:	0758      	lsls	r0, r3, #29
 8003c92:	d512      	bpl.n	8003cba <__swsetup_r+0x5a>
 8003c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c96:	b141      	cbz	r1, 8003caa <__swsetup_r+0x4a>
 8003c98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c9c:	4299      	cmp	r1, r3
 8003c9e:	d002      	beq.n	8003ca6 <__swsetup_r+0x46>
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f000 f90d 	bl	8003ec0 <_free_r>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	6363      	str	r3, [r4, #52]	@ 0x34
 8003caa:	89a3      	ldrh	r3, [r4, #12]
 8003cac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003cb0:	81a3      	strh	r3, [r4, #12]
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	6063      	str	r3, [r4, #4]
 8003cb6:	6923      	ldr	r3, [r4, #16]
 8003cb8:	6023      	str	r3, [r4, #0]
 8003cba:	89a3      	ldrh	r3, [r4, #12]
 8003cbc:	f043 0308 	orr.w	r3, r3, #8
 8003cc0:	81a3      	strh	r3, [r4, #12]
 8003cc2:	6923      	ldr	r3, [r4, #16]
 8003cc4:	b94b      	cbnz	r3, 8003cda <__swsetup_r+0x7a>
 8003cc6:	89a3      	ldrh	r3, [r4, #12]
 8003cc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd0:	d003      	beq.n	8003cda <__swsetup_r+0x7a>
 8003cd2:	4621      	mov	r1, r4
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	f000 f83f 	bl	8003d58 <__smakebuf_r>
 8003cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cde:	f013 0201 	ands.w	r2, r3, #1
 8003ce2:	d00a      	beq.n	8003cfa <__swsetup_r+0x9a>
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	60a2      	str	r2, [r4, #8]
 8003ce8:	6962      	ldr	r2, [r4, #20]
 8003cea:	4252      	negs	r2, r2
 8003cec:	61a2      	str	r2, [r4, #24]
 8003cee:	6922      	ldr	r2, [r4, #16]
 8003cf0:	b942      	cbnz	r2, 8003d04 <__swsetup_r+0xa4>
 8003cf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003cf6:	d1c5      	bne.n	8003c84 <__swsetup_r+0x24>
 8003cf8:	bd38      	pop	{r3, r4, r5, pc}
 8003cfa:	0799      	lsls	r1, r3, #30
 8003cfc:	bf58      	it	pl
 8003cfe:	6962      	ldrpl	r2, [r4, #20]
 8003d00:	60a2      	str	r2, [r4, #8]
 8003d02:	e7f4      	b.n	8003cee <__swsetup_r+0x8e>
 8003d04:	2000      	movs	r0, #0
 8003d06:	e7f7      	b.n	8003cf8 <__swsetup_r+0x98>
 8003d08:	2000002c 	.word	0x2000002c

08003d0c <__swhatbuf_r>:
 8003d0c:	b570      	push	{r4, r5, r6, lr}
 8003d0e:	460c      	mov	r4, r1
 8003d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d14:	2900      	cmp	r1, #0
 8003d16:	b096      	sub	sp, #88	@ 0x58
 8003d18:	4615      	mov	r5, r2
 8003d1a:	461e      	mov	r6, r3
 8003d1c:	da0d      	bge.n	8003d3a <__swhatbuf_r+0x2e>
 8003d1e:	89a3      	ldrh	r3, [r4, #12]
 8003d20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d24:	f04f 0100 	mov.w	r1, #0
 8003d28:	bf14      	ite	ne
 8003d2a:	2340      	movne	r3, #64	@ 0x40
 8003d2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003d30:	2000      	movs	r0, #0
 8003d32:	6031      	str	r1, [r6, #0]
 8003d34:	602b      	str	r3, [r5, #0]
 8003d36:	b016      	add	sp, #88	@ 0x58
 8003d38:	bd70      	pop	{r4, r5, r6, pc}
 8003d3a:	466a      	mov	r2, sp
 8003d3c:	f000 f8ae 	bl	8003e9c <_fstat_r>
 8003d40:	2800      	cmp	r0, #0
 8003d42:	dbec      	blt.n	8003d1e <__swhatbuf_r+0x12>
 8003d44:	9901      	ldr	r1, [sp, #4]
 8003d46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003d4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003d4e:	4259      	negs	r1, r3
 8003d50:	4159      	adcs	r1, r3
 8003d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d56:	e7eb      	b.n	8003d30 <__swhatbuf_r+0x24>

08003d58 <__smakebuf_r>:
 8003d58:	898b      	ldrh	r3, [r1, #12]
 8003d5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d5c:	079d      	lsls	r5, r3, #30
 8003d5e:	4606      	mov	r6, r0
 8003d60:	460c      	mov	r4, r1
 8003d62:	d507      	bpl.n	8003d74 <__smakebuf_r+0x1c>
 8003d64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	6123      	str	r3, [r4, #16]
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	6163      	str	r3, [r4, #20]
 8003d70:	b003      	add	sp, #12
 8003d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d74:	ab01      	add	r3, sp, #4
 8003d76:	466a      	mov	r2, sp
 8003d78:	f7ff ffc8 	bl	8003d0c <__swhatbuf_r>
 8003d7c:	9f00      	ldr	r7, [sp, #0]
 8003d7e:	4605      	mov	r5, r0
 8003d80:	4639      	mov	r1, r7
 8003d82:	4630      	mov	r0, r6
 8003d84:	f7ff fdb2 	bl	80038ec <_malloc_r>
 8003d88:	b948      	cbnz	r0, 8003d9e <__smakebuf_r+0x46>
 8003d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d8e:	059a      	lsls	r2, r3, #22
 8003d90:	d4ee      	bmi.n	8003d70 <__smakebuf_r+0x18>
 8003d92:	f023 0303 	bic.w	r3, r3, #3
 8003d96:	f043 0302 	orr.w	r3, r3, #2
 8003d9a:	81a3      	strh	r3, [r4, #12]
 8003d9c:	e7e2      	b.n	8003d64 <__smakebuf_r+0xc>
 8003d9e:	89a3      	ldrh	r3, [r4, #12]
 8003da0:	6020      	str	r0, [r4, #0]
 8003da2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003da6:	81a3      	strh	r3, [r4, #12]
 8003da8:	9b01      	ldr	r3, [sp, #4]
 8003daa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003dae:	b15b      	cbz	r3, 8003dc8 <__smakebuf_r+0x70>
 8003db0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003db4:	4630      	mov	r0, r6
 8003db6:	f000 f80b 	bl	8003dd0 <_isatty_r>
 8003dba:	b128      	cbz	r0, 8003dc8 <__smakebuf_r+0x70>
 8003dbc:	89a3      	ldrh	r3, [r4, #12]
 8003dbe:	f023 0303 	bic.w	r3, r3, #3
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	81a3      	strh	r3, [r4, #12]
 8003dc8:	89a3      	ldrh	r3, [r4, #12]
 8003dca:	431d      	orrs	r5, r3
 8003dcc:	81a5      	strh	r5, [r4, #12]
 8003dce:	e7cf      	b.n	8003d70 <__smakebuf_r+0x18>

08003dd0 <_isatty_r>:
 8003dd0:	b538      	push	{r3, r4, r5, lr}
 8003dd2:	4d06      	ldr	r5, [pc, #24]	@ (8003dec <_isatty_r+0x1c>)
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	4608      	mov	r0, r1
 8003dda:	602b      	str	r3, [r5, #0]
 8003ddc:	f7fc fe00 	bl	80009e0 <_isatty>
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d102      	bne.n	8003dea <_isatty_r+0x1a>
 8003de4:	682b      	ldr	r3, [r5, #0]
 8003de6:	b103      	cbz	r3, 8003dea <_isatty_r+0x1a>
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
 8003dec:	200002f8 	.word	0x200002f8

08003df0 <_lseek_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4d07      	ldr	r5, [pc, #28]	@ (8003e10 <_lseek_r+0x20>)
 8003df4:	4604      	mov	r4, r0
 8003df6:	4608      	mov	r0, r1
 8003df8:	4611      	mov	r1, r2
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	602a      	str	r2, [r5, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7fc fdf9 	bl	80009f6 <_lseek>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_lseek_r+0x1e>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_lseek_r+0x1e>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	200002f8 	.word	0x200002f8

08003e14 <_read_r>:
 8003e14:	b538      	push	{r3, r4, r5, lr}
 8003e16:	4d07      	ldr	r5, [pc, #28]	@ (8003e34 <_read_r+0x20>)
 8003e18:	4604      	mov	r4, r0
 8003e1a:	4608      	mov	r0, r1
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	2200      	movs	r2, #0
 8003e20:	602a      	str	r2, [r5, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	f7fc fda3 	bl	800096e <_read>
 8003e28:	1c43      	adds	r3, r0, #1
 8003e2a:	d102      	bne.n	8003e32 <_read_r+0x1e>
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	b103      	cbz	r3, 8003e32 <_read_r+0x1e>
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	bd38      	pop	{r3, r4, r5, pc}
 8003e34:	200002f8 	.word	0x200002f8

08003e38 <_sbrk_r>:
 8003e38:	b538      	push	{r3, r4, r5, lr}
 8003e3a:	4d06      	ldr	r5, [pc, #24]	@ (8003e54 <_sbrk_r+0x1c>)
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	4604      	mov	r4, r0
 8003e40:	4608      	mov	r0, r1
 8003e42:	602b      	str	r3, [r5, #0]
 8003e44:	f7fc fde4 	bl	8000a10 <_sbrk>
 8003e48:	1c43      	adds	r3, r0, #1
 8003e4a:	d102      	bne.n	8003e52 <_sbrk_r+0x1a>
 8003e4c:	682b      	ldr	r3, [r5, #0]
 8003e4e:	b103      	cbz	r3, 8003e52 <_sbrk_r+0x1a>
 8003e50:	6023      	str	r3, [r4, #0]
 8003e52:	bd38      	pop	{r3, r4, r5, pc}
 8003e54:	200002f8 	.word	0x200002f8

08003e58 <_write_r>:
 8003e58:	b538      	push	{r3, r4, r5, lr}
 8003e5a:	4d07      	ldr	r5, [pc, #28]	@ (8003e78 <_write_r+0x20>)
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	4608      	mov	r0, r1
 8003e60:	4611      	mov	r1, r2
 8003e62:	2200      	movs	r2, #0
 8003e64:	602a      	str	r2, [r5, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	f7fc fb93 	bl	8000592 <_write>
 8003e6c:	1c43      	adds	r3, r0, #1
 8003e6e:	d102      	bne.n	8003e76 <_write_r+0x1e>
 8003e70:	682b      	ldr	r3, [r5, #0]
 8003e72:	b103      	cbz	r3, 8003e76 <_write_r+0x1e>
 8003e74:	6023      	str	r3, [r4, #0]
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	200002f8 	.word	0x200002f8

08003e7c <_close_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	4d06      	ldr	r5, [pc, #24]	@ (8003e98 <_close_r+0x1c>)
 8003e80:	2300      	movs	r3, #0
 8003e82:	4604      	mov	r4, r0
 8003e84:	4608      	mov	r0, r1
 8003e86:	602b      	str	r3, [r5, #0]
 8003e88:	f7fc fd8e 	bl	80009a8 <_close>
 8003e8c:	1c43      	adds	r3, r0, #1
 8003e8e:	d102      	bne.n	8003e96 <_close_r+0x1a>
 8003e90:	682b      	ldr	r3, [r5, #0]
 8003e92:	b103      	cbz	r3, 8003e96 <_close_r+0x1a>
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	200002f8 	.word	0x200002f8

08003e9c <_fstat_r>:
 8003e9c:	b538      	push	{r3, r4, r5, lr}
 8003e9e:	4d07      	ldr	r5, [pc, #28]	@ (8003ebc <_fstat_r+0x20>)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	4608      	mov	r0, r1
 8003ea6:	4611      	mov	r1, r2
 8003ea8:	602b      	str	r3, [r5, #0]
 8003eaa:	f7fc fd89 	bl	80009c0 <_fstat>
 8003eae:	1c43      	adds	r3, r0, #1
 8003eb0:	d102      	bne.n	8003eb8 <_fstat_r+0x1c>
 8003eb2:	682b      	ldr	r3, [r5, #0]
 8003eb4:	b103      	cbz	r3, 8003eb8 <_fstat_r+0x1c>
 8003eb6:	6023      	str	r3, [r4, #0]
 8003eb8:	bd38      	pop	{r3, r4, r5, pc}
 8003eba:	bf00      	nop
 8003ebc:	200002f8 	.word	0x200002f8

08003ec0 <_free_r>:
 8003ec0:	b538      	push	{r3, r4, r5, lr}
 8003ec2:	4605      	mov	r5, r0
 8003ec4:	2900      	cmp	r1, #0
 8003ec6:	d041      	beq.n	8003f4c <_free_r+0x8c>
 8003ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ecc:	1f0c      	subs	r4, r1, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	bfb8      	it	lt
 8003ed2:	18e4      	addlt	r4, r4, r3
 8003ed4:	f7ff fe36 	bl	8003b44 <__malloc_lock>
 8003ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f50 <_free_r+0x90>)
 8003eda:	6813      	ldr	r3, [r2, #0]
 8003edc:	b933      	cbnz	r3, 8003eec <_free_r+0x2c>
 8003ede:	6063      	str	r3, [r4, #4]
 8003ee0:	6014      	str	r4, [r2, #0]
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ee8:	f7ff be32 	b.w	8003b50 <__malloc_unlock>
 8003eec:	42a3      	cmp	r3, r4
 8003eee:	d908      	bls.n	8003f02 <_free_r+0x42>
 8003ef0:	6820      	ldr	r0, [r4, #0]
 8003ef2:	1821      	adds	r1, r4, r0
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	bf01      	itttt	eq
 8003ef8:	6819      	ldreq	r1, [r3, #0]
 8003efa:	685b      	ldreq	r3, [r3, #4]
 8003efc:	1809      	addeq	r1, r1, r0
 8003efe:	6021      	streq	r1, [r4, #0]
 8003f00:	e7ed      	b.n	8003ede <_free_r+0x1e>
 8003f02:	461a      	mov	r2, r3
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	b10b      	cbz	r3, 8003f0c <_free_r+0x4c>
 8003f08:	42a3      	cmp	r3, r4
 8003f0a:	d9fa      	bls.n	8003f02 <_free_r+0x42>
 8003f0c:	6811      	ldr	r1, [r2, #0]
 8003f0e:	1850      	adds	r0, r2, r1
 8003f10:	42a0      	cmp	r0, r4
 8003f12:	d10b      	bne.n	8003f2c <_free_r+0x6c>
 8003f14:	6820      	ldr	r0, [r4, #0]
 8003f16:	4401      	add	r1, r0
 8003f18:	1850      	adds	r0, r2, r1
 8003f1a:	4283      	cmp	r3, r0
 8003f1c:	6011      	str	r1, [r2, #0]
 8003f1e:	d1e0      	bne.n	8003ee2 <_free_r+0x22>
 8003f20:	6818      	ldr	r0, [r3, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	6053      	str	r3, [r2, #4]
 8003f26:	4408      	add	r0, r1
 8003f28:	6010      	str	r0, [r2, #0]
 8003f2a:	e7da      	b.n	8003ee2 <_free_r+0x22>
 8003f2c:	d902      	bls.n	8003f34 <_free_r+0x74>
 8003f2e:	230c      	movs	r3, #12
 8003f30:	602b      	str	r3, [r5, #0]
 8003f32:	e7d6      	b.n	8003ee2 <_free_r+0x22>
 8003f34:	6820      	ldr	r0, [r4, #0]
 8003f36:	1821      	adds	r1, r4, r0
 8003f38:	428b      	cmp	r3, r1
 8003f3a:	bf04      	itt	eq
 8003f3c:	6819      	ldreq	r1, [r3, #0]
 8003f3e:	685b      	ldreq	r3, [r3, #4]
 8003f40:	6063      	str	r3, [r4, #4]
 8003f42:	bf04      	itt	eq
 8003f44:	1809      	addeq	r1, r1, r0
 8003f46:	6021      	streq	r1, [r4, #0]
 8003f48:	6054      	str	r4, [r2, #4]
 8003f4a:	e7ca      	b.n	8003ee2 <_free_r+0x22>
 8003f4c:	bd38      	pop	{r3, r4, r5, pc}
 8003f4e:	bf00      	nop
 8003f50:	200002f4 	.word	0x200002f4

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	bf00      	nop
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	bf00      	nop
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
