#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 24 14:12:11 2024
# Process ID: 74358
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1300.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :20710 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.xpr
generate_target Simulation [get_files /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/stream_test_design/stream_test_design.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/stream_test_design/stream_test_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/stream_test_design/stream_test_design.bd] -directory /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/stream_test_design/stream_test_design.bd}
startgroup
set_property -dict [list \
  CONFIG.Input_Data_Width {64} \
  CONFIG.Input_Depth {256} \
] [get_bd_cells fifo_generator_0]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets monitor0_0_1] [get_bd_nets m00_axis_aresetn_0_1] [get_bd_nets monitor1_0_1] [get_bd_intf_nets S00_AXIS_0_1] [get_bd_intf_nets noip_lvds_stream_0_M00_AXIS] [get_bd_intf_nets noip_lvds_stream_0_noip_lvds] [get_bd_nets noip_lvds_stream_0_trigger0] [get_bd_nets s00_axis_aresetn_0_1] [get_bd_nets m00_axis_aclk_0_1] [get_bd_cells noip_lvds_stream_0]
startgroup
delete_bd_objs [get_bd_nets s00_axis_aclk_0_1]
delete_bd_objs [get_bd_ports monitor0_0] [get_bd_ports monitor1_0] [get_bd_ports s00_axis_aclk_0] [get_bd_ports s00_axis_aresetn_0] [get_bd_ports m00_axis_aclk_0] [get_bd_ports m00_axis_aresetn_0]
delete_bd_objs [get_bd_intf_ports S00_AXIS_0]
endgroup
startgroup
delete_bd_objs [get_bd_ports trigger0_0]
delete_bd_objs [get_bd_intf_ports noip_lvds_0] [get_bd_intf_ports M00_AXIS_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_protocol_checker:2.0 axis_protocol_checker_0
endgroup
set_property location {1.5 12 -50} [get_bd_cells axis_protocol_checker_0]
delete_bd_objs [get_bd_cells axis_protocol_checker_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_lvds_stream:1.0 noip_lvds_stream_0
endgroup
set_property location {1.5 -25 -54} [get_bd_cells noip_lvds_stream_0]
save_bd_design
delete_bd_objs [get_bd_cells noip_lvds_stream_0]
save_bd_design
ipx::open_ipxact_file /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
