/// Auto-generated bit field definitions for SERCOM0
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::sercom0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// SERCOM0 Bit Field Definitions
// ============================================================================

/// CTRLA - I2CM Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 3
    using MODE = BitField<2, 3>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t USART_EXT_CLK = 0;
        constexpr uint32_t USART_INT_CLK = 1;
        constexpr uint32_t SPI_SLAVE = 2;
        constexpr uint32_t SPI_MASTER = 3;
        constexpr uint32_t I2C_SLAVE = 4;
        constexpr uint32_t I2C_MASTER = 5;
    }

    /// Run in Standby
    /// Position: 7, Width: 1
    using RUNSTDBY = BitField<7, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 7;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Pin Usage
    /// Position: 16, Width: 1
    using PINOUT = BitField<16, 1>;
    constexpr uint32_t PINOUT_Pos = 16;
    constexpr uint32_t PINOUT_Msk = PINOUT::mask;

    /// SDA Hold Time
    /// Position: 20, Width: 2
    using SDAHOLD = BitField<20, 2>;
    constexpr uint32_t SDAHOLD_Pos = 20;
    constexpr uint32_t SDAHOLD_Msk = SDAHOLD::mask;

    /// Master SCL Low Extend Timeout
    /// Position: 22, Width: 1
    using MEXTTOEN = BitField<22, 1>;
    constexpr uint32_t MEXTTOEN_Pos = 22;
    constexpr uint32_t MEXTTOEN_Msk = MEXTTOEN::mask;

    /// Slave SCL Low Extend Timeout
    /// Position: 23, Width: 1
    using SEXTTOEN = BitField<23, 1>;
    constexpr uint32_t SEXTTOEN_Pos = 23;
    constexpr uint32_t SEXTTOEN_Msk = SEXTTOEN::mask;

    /// Transfer Speed
    /// Position: 24, Width: 2
    using SPEED = BitField<24, 2>;
    constexpr uint32_t SPEED_Pos = 24;
    constexpr uint32_t SPEED_Msk = SPEED::mask;

    /// SCL Clock Stretch Mode
    /// Position: 27, Width: 1
    using SCLSM = BitField<27, 1>;
    constexpr uint32_t SCLSM_Pos = 27;
    constexpr uint32_t SCLSM_Msk = SCLSM::mask;

    /// Inactive Time-Out
    /// Position: 28, Width: 2
    using INACTOUT = BitField<28, 2>;
    constexpr uint32_t INACTOUT_Pos = 28;
    constexpr uint32_t INACTOUT_Msk = INACTOUT::mask;

    /// SCL Low Timeout Enable
    /// Position: 30, Width: 1
    using LOWTOUTEN = BitField<30, 1>;
    constexpr uint32_t LOWTOUTEN_Pos = 30;
    constexpr uint32_t LOWTOUTEN_Msk = LOWTOUTEN::mask;

}  // namespace ctrla

/// CTRLA - I2CS Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 3
    using MODE = BitField<2, 3>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t USART_EXT_CLK = 0;
        constexpr uint32_t USART_INT_CLK = 1;
        constexpr uint32_t SPI_SLAVE = 2;
        constexpr uint32_t SPI_MASTER = 3;
        constexpr uint32_t I2C_SLAVE = 4;
        constexpr uint32_t I2C_MASTER = 5;
    }

    /// Run during Standby
    /// Position: 7, Width: 1
    using RUNSTDBY = BitField<7, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 7;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Pin Usage
    /// Position: 16, Width: 1
    using PINOUT = BitField<16, 1>;
    constexpr uint32_t PINOUT_Pos = 16;
    constexpr uint32_t PINOUT_Msk = PINOUT::mask;

    /// SDA Hold Time
    /// Position: 20, Width: 2
    using SDAHOLD = BitField<20, 2>;
    constexpr uint32_t SDAHOLD_Pos = 20;
    constexpr uint32_t SDAHOLD_Msk = SDAHOLD::mask;

    /// Slave SCL Low Extend Timeout
    /// Position: 23, Width: 1
    using SEXTTOEN = BitField<23, 1>;
    constexpr uint32_t SEXTTOEN_Pos = 23;
    constexpr uint32_t SEXTTOEN_Msk = SEXTTOEN::mask;

    /// Transfer Speed
    /// Position: 24, Width: 2
    using SPEED = BitField<24, 2>;
    constexpr uint32_t SPEED_Pos = 24;
    constexpr uint32_t SPEED_Msk = SPEED::mask;

    /// SCL Clock Stretch Mode
    /// Position: 27, Width: 1
    using SCLSM = BitField<27, 1>;
    constexpr uint32_t SCLSM_Pos = 27;
    constexpr uint32_t SCLSM_Msk = SCLSM::mask;

    /// SCL Low Timeout Enable
    /// Position: 30, Width: 1
    using LOWTOUTEN = BitField<30, 1>;
    constexpr uint32_t LOWTOUTEN_Pos = 30;
    constexpr uint32_t LOWTOUTEN_Msk = LOWTOUTEN::mask;

}  // namespace ctrla

/// CTRLA - SPI Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 3
    using MODE = BitField<2, 3>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t USART_EXT_CLK = 0;
        constexpr uint32_t USART_INT_CLK = 1;
        constexpr uint32_t SPI_SLAVE = 2;
        constexpr uint32_t SPI_MASTER = 3;
        constexpr uint32_t I2C_SLAVE = 4;
        constexpr uint32_t I2C_MASTER = 5;
    }

    /// Run during Standby
    /// Position: 7, Width: 1
    using RUNSTDBY = BitField<7, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 7;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Immediate Buffer Overflow Notification
    /// Position: 8, Width: 1
    using IBON = BitField<8, 1>;
    constexpr uint32_t IBON_Pos = 8;
    constexpr uint32_t IBON_Msk = IBON::mask;

    /// Data Out Pinout
    /// Position: 16, Width: 2
    using DOPO = BitField<16, 2>;
    constexpr uint32_t DOPO_Pos = 16;
    constexpr uint32_t DOPO_Msk = DOPO::mask;

    /// Data In Pinout
    /// Position: 20, Width: 2
    using DIPO = BitField<20, 2>;
    constexpr uint32_t DIPO_Pos = 20;
    constexpr uint32_t DIPO_Msk = DIPO::mask;

    /// Frame Format
    /// Position: 24, Width: 4
    using FORM = BitField<24, 4>;
    constexpr uint32_t FORM_Pos = 24;
    constexpr uint32_t FORM_Msk = FORM::mask;

    /// Clock Phase
    /// Position: 28, Width: 1
    using CPHA = BitField<28, 1>;
    constexpr uint32_t CPHA_Pos = 28;
    constexpr uint32_t CPHA_Msk = CPHA::mask;

    /// Clock Polarity
    /// Position: 29, Width: 1
    using CPOL = BitField<29, 1>;
    constexpr uint32_t CPOL_Pos = 29;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Data Order
    /// Position: 30, Width: 1
    using DORD = BitField<30, 1>;
    constexpr uint32_t DORD_Pos = 30;
    constexpr uint32_t DORD_Msk = DORD::mask;

}  // namespace ctrla

/// CTRLA - USART Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 3
    using MODE = BitField<2, 3>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t USART_EXT_CLK = 0;
        constexpr uint32_t USART_INT_CLK = 1;
        constexpr uint32_t SPI_SLAVE = 2;
        constexpr uint32_t SPI_MASTER = 3;
        constexpr uint32_t I2C_SLAVE = 4;
        constexpr uint32_t I2C_MASTER = 5;
    }

    /// Run during Standby
    /// Position: 7, Width: 1
    using RUNSTDBY = BitField<7, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 7;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Immediate Buffer Overflow Notification
    /// Position: 8, Width: 1
    using IBON = BitField<8, 1>;
    constexpr uint32_t IBON_Pos = 8;
    constexpr uint32_t IBON_Msk = IBON::mask;

    /// Sample
    /// Position: 13, Width: 3
    using SAMPR = BitField<13, 3>;
    constexpr uint32_t SAMPR_Pos = 13;
    constexpr uint32_t SAMPR_Msk = SAMPR::mask;

    /// Transmit Data Pinout
    /// Position: 16, Width: 2
    using TXPO = BitField<16, 2>;
    constexpr uint32_t TXPO_Pos = 16;
    constexpr uint32_t TXPO_Msk = TXPO::mask;

    /// Receive Data Pinout
    /// Position: 20, Width: 2
    using RXPO = BitField<20, 2>;
    constexpr uint32_t RXPO_Pos = 20;
    constexpr uint32_t RXPO_Msk = RXPO::mask;

    /// Sample Adjustment
    /// Position: 22, Width: 2
    using SAMPA = BitField<22, 2>;
    constexpr uint32_t SAMPA_Pos = 22;
    constexpr uint32_t SAMPA_Msk = SAMPA::mask;

    /// Frame Format
    /// Position: 24, Width: 4
    using FORM = BitField<24, 4>;
    constexpr uint32_t FORM_Pos = 24;
    constexpr uint32_t FORM_Msk = FORM::mask;

    /// Communication Mode
    /// Position: 28, Width: 1
    using CMODE = BitField<28, 1>;
    constexpr uint32_t CMODE_Pos = 28;
    constexpr uint32_t CMODE_Msk = CMODE::mask;

    /// Clock Polarity
    /// Position: 29, Width: 1
    using CPOL = BitField<29, 1>;
    constexpr uint32_t CPOL_Pos = 29;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Data Order
    /// Position: 30, Width: 1
    using DORD = BitField<30, 1>;
    constexpr uint32_t DORD_Pos = 30;
    constexpr uint32_t DORD_Msk = DORD::mask;

}  // namespace ctrla

/// CTRLB - I2CM Control B
namespace ctrlb {
    /// Smart Mode Enable
    /// Position: 8, Width: 1
    using SMEN = BitField<8, 1>;
    constexpr uint32_t SMEN_Pos = 8;
    constexpr uint32_t SMEN_Msk = SMEN::mask;

    /// Quick Command Enable
    /// Position: 9, Width: 1
    using QCEN = BitField<9, 1>;
    constexpr uint32_t QCEN_Pos = 9;
    constexpr uint32_t QCEN_Msk = QCEN::mask;

    /// Command
    /// Position: 16, Width: 2
    /// Access: write-only
    using CMD = BitField<16, 2>;
    constexpr uint32_t CMD_Pos = 16;
    constexpr uint32_t CMD_Msk = CMD::mask;

    /// Acknowledge Action
    /// Position: 18, Width: 1
    using ACKACT = BitField<18, 1>;
    constexpr uint32_t ACKACT_Pos = 18;
    constexpr uint32_t ACKACT_Msk = ACKACT::mask;

}  // namespace ctrlb

/// CTRLB - I2CS Control B
namespace ctrlb {
    /// Smart Mode Enable
    /// Position: 8, Width: 1
    using SMEN = BitField<8, 1>;
    constexpr uint32_t SMEN_Pos = 8;
    constexpr uint32_t SMEN_Msk = SMEN::mask;

    /// PMBus Group Command
    /// Position: 9, Width: 1
    using GCMD = BitField<9, 1>;
    constexpr uint32_t GCMD_Pos = 9;
    constexpr uint32_t GCMD_Msk = GCMD::mask;

    /// Automatic Address Acknowledge
    /// Position: 10, Width: 1
    using AACKEN = BitField<10, 1>;
    constexpr uint32_t AACKEN_Pos = 10;
    constexpr uint32_t AACKEN_Msk = AACKEN::mask;

    /// Address Mode
    /// Position: 14, Width: 2
    using AMODE = BitField<14, 2>;
    constexpr uint32_t AMODE_Pos = 14;
    constexpr uint32_t AMODE_Msk = AMODE::mask;

    /// Command
    /// Position: 16, Width: 2
    /// Access: write-only
    using CMD = BitField<16, 2>;
    constexpr uint32_t CMD_Pos = 16;
    constexpr uint32_t CMD_Msk = CMD::mask;

    /// Acknowledge Action
    /// Position: 18, Width: 1
    using ACKACT = BitField<18, 1>;
    constexpr uint32_t ACKACT_Pos = 18;
    constexpr uint32_t ACKACT_Msk = ACKACT::mask;

}  // namespace ctrlb

/// CTRLB - SPI Control B
namespace ctrlb {
    /// Character Size
    /// Position: 0, Width: 3
    using CHSIZE = BitField<0, 3>;
    constexpr uint32_t CHSIZE_Pos = 0;
    constexpr uint32_t CHSIZE_Msk = CHSIZE::mask;

    /// Data Preload Enable
    /// Position: 6, Width: 1
    using PLOADEN = BitField<6, 1>;
    constexpr uint32_t PLOADEN_Pos = 6;
    constexpr uint32_t PLOADEN_Msk = PLOADEN::mask;

    /// Slave Select Low Detect Enable
    /// Position: 9, Width: 1
    using SSDE = BitField<9, 1>;
    constexpr uint32_t SSDE_Pos = 9;
    constexpr uint32_t SSDE_Msk = SSDE::mask;

    /// Master Slave Select Enable
    /// Position: 13, Width: 1
    using MSSEN = BitField<13, 1>;
    constexpr uint32_t MSSEN_Pos = 13;
    constexpr uint32_t MSSEN_Msk = MSSEN::mask;

    /// Address Mode
    /// Position: 14, Width: 2
    using AMODE = BitField<14, 2>;
    constexpr uint32_t AMODE_Pos = 14;
    constexpr uint32_t AMODE_Msk = AMODE::mask;

    /// Receiver Enable
    /// Position: 17, Width: 1
    using RXEN = BitField<17, 1>;
    constexpr uint32_t RXEN_Pos = 17;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

}  // namespace ctrlb

/// CTRLB - USART Control B
namespace ctrlb {
    /// Character Size
    /// Position: 0, Width: 3
    using CHSIZE = BitField<0, 3>;
    constexpr uint32_t CHSIZE_Pos = 0;
    constexpr uint32_t CHSIZE_Msk = CHSIZE::mask;

    /// Stop Bit Mode
    /// Position: 6, Width: 1
    using SBMODE = BitField<6, 1>;
    constexpr uint32_t SBMODE_Pos = 6;
    constexpr uint32_t SBMODE_Msk = SBMODE::mask;

    /// Collision Detection Enable
    /// Position: 8, Width: 1
    using COLDEN = BitField<8, 1>;
    constexpr uint32_t COLDEN_Pos = 8;
    constexpr uint32_t COLDEN_Msk = COLDEN::mask;

    /// Start of Frame Detection Enable
    /// Position: 9, Width: 1
    using SFDE = BitField<9, 1>;
    constexpr uint32_t SFDE_Pos = 9;
    constexpr uint32_t SFDE_Msk = SFDE::mask;

    /// Encoding Format
    /// Position: 10, Width: 1
    using ENC = BitField<10, 1>;
    constexpr uint32_t ENC_Pos = 10;
    constexpr uint32_t ENC_Msk = ENC::mask;

    /// Parity Mode
    /// Position: 13, Width: 1
    using PMODE = BitField<13, 1>;
    constexpr uint32_t PMODE_Pos = 13;
    constexpr uint32_t PMODE_Msk = PMODE::mask;

    /// Transmitter Enable
    /// Position: 16, Width: 1
    using TXEN = BitField<16, 1>;
    constexpr uint32_t TXEN_Pos = 16;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Receiver Enable
    /// Position: 17, Width: 1
    using RXEN = BitField<17, 1>;
    constexpr uint32_t RXEN_Pos = 17;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

}  // namespace ctrlb

/// BAUD - I2CM Baud Rate
namespace baud {
    /// Baud Rate Value
    /// Position: 0, Width: 8
    using BAUD = BitField<0, 8>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

    /// Baud Rate Value Low
    /// Position: 8, Width: 8
    using BAUDLOW = BitField<8, 8>;
    constexpr uint32_t BAUDLOW_Pos = 8;
    constexpr uint32_t BAUDLOW_Msk = BAUDLOW::mask;

    /// High Speed Baud Rate Value
    /// Position: 16, Width: 8
    using HSBAUD = BitField<16, 8>;
    constexpr uint32_t HSBAUD_Pos = 16;
    constexpr uint32_t HSBAUD_Msk = HSBAUD::mask;

    /// High Speed Baud Rate Value Low
    /// Position: 24, Width: 8
    using HSBAUDLOW = BitField<24, 8>;
    constexpr uint32_t HSBAUDLOW_Pos = 24;
    constexpr uint32_t HSBAUDLOW_Msk = HSBAUDLOW::mask;

}  // namespace baud

/// BAUD - SPI Baud Rate
namespace baud {
    /// Baud Rate Value
    /// Position: 0, Width: 8
    using BAUD = BitField<0, 8>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

}  // namespace baud

/// BAUD - USART Baud Rate
namespace baud {
    /// Baud Rate Value
    /// Position: 0, Width: 16
    using BAUD = BitField<0, 16>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

}  // namespace baud

/// BAUD_FRAC_MODE - USART Baud Rate
namespace baud_frac_mode {
    /// Baud Rate Value
    /// Position: 0, Width: 13
    using BAUD = BitField<0, 13>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

    /// Fractional Part
    /// Position: 13, Width: 3
    using FP = BitField<13, 3>;
    constexpr uint32_t FP_Pos = 13;
    constexpr uint32_t FP_Msk = FP::mask;

}  // namespace baud_frac_mode

/// BAUD_FRACFP_MODE - USART Baud Rate
namespace baud_fracfp_mode {
    /// Baud Rate Value
    /// Position: 0, Width: 13
    using BAUD = BitField<0, 13>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

    /// Fractional Part
    /// Position: 13, Width: 3
    using FP = BitField<13, 3>;
    constexpr uint32_t FP_Pos = 13;
    constexpr uint32_t FP_Msk = FP::mask;

}  // namespace baud_fracfp_mode

/// BAUD_USARTFP_MODE - USART Baud Rate
namespace baud_usartfp_mode {
    /// Baud Rate Value
    /// Position: 0, Width: 16
    using BAUD = BitField<0, 16>;
    constexpr uint32_t BAUD_Pos = 0;
    constexpr uint32_t BAUD_Msk = BAUD::mask;

}  // namespace baud_usartfp_mode

/// RXPL - USART Receive Pulse Length
namespace rxpl {
    /// Receive Pulse Length
    /// Position: 0, Width: 8
    using RXPL = BitField<0, 8>;
    constexpr uint32_t RXPL_Pos = 0;
    constexpr uint32_t RXPL_Msk = RXPL::mask;

}  // namespace rxpl

/// INTENCLR - I2CM Interrupt Enable Clear
namespace intenclr {
    /// Master On Bus Interrupt Disable
    /// Position: 0, Width: 1
    using MB = BitField<0, 1>;
    constexpr uint32_t MB_Pos = 0;
    constexpr uint32_t MB_Msk = MB::mask;

    /// Slave On Bus Interrupt Disable
    /// Position: 1, Width: 1
    using SB = BitField<1, 1>;
    constexpr uint32_t SB_Pos = 1;
    constexpr uint32_t SB_Msk = SB::mask;

    /// Combined Error Interrupt Disable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenclr

/// INTENCLR - I2CS Interrupt Enable Clear
namespace intenclr {
    /// Stop Received Interrupt Disable
    /// Position: 0, Width: 1
    using PREC = BitField<0, 1>;
    constexpr uint32_t PREC_Pos = 0;
    constexpr uint32_t PREC_Msk = PREC::mask;

    /// Address Match Interrupt Disable
    /// Position: 1, Width: 1
    using AMATCH = BitField<1, 1>;
    constexpr uint32_t AMATCH_Pos = 1;
    constexpr uint32_t AMATCH_Msk = AMATCH::mask;

    /// Data Interrupt Disable
    /// Position: 2, Width: 1
    using DRDY = BitField<2, 1>;
    constexpr uint32_t DRDY_Pos = 2;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Combined Error Interrupt Disable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenclr

/// INTENCLR - SPI Interrupt Enable Clear
namespace intenclr {
    /// Data Register Empty Interrupt Disable
    /// Position: 0, Width: 1
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt Disable
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt Disable
    /// Position: 2, Width: 1
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Slave Select Low Interrupt Disable
    /// Position: 3, Width: 1
    using SSL = BitField<3, 1>;
    constexpr uint32_t SSL_Pos = 3;
    constexpr uint32_t SSL_Msk = SSL::mask;

    /// Combined Error Interrupt Disable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenclr

/// INTENCLR - USART Interrupt Enable Clear
namespace intenclr {
    /// Data Register Empty Interrupt Disable
    /// Position: 0, Width: 1
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt Disable
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt Disable
    /// Position: 2, Width: 1
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Receive Start Interrupt Disable
    /// Position: 3, Width: 1
    using RXS = BitField<3, 1>;
    constexpr uint32_t RXS_Pos = 3;
    constexpr uint32_t RXS_Msk = RXS::mask;

    /// Clear To Send Input Change Interrupt Disable
    /// Position: 4, Width: 1
    using CTSIC = BitField<4, 1>;
    constexpr uint32_t CTSIC_Pos = 4;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Break Received Interrupt Disable
    /// Position: 5, Width: 1
    using RXBRK = BitField<5, 1>;
    constexpr uint32_t RXBRK_Pos = 5;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Combined Error Interrupt Disable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenclr

/// INTENSET - I2CM Interrupt Enable Set
namespace intenset {
    /// Master On Bus Interrupt Enable
    /// Position: 0, Width: 1
    using MB = BitField<0, 1>;
    constexpr uint32_t MB_Pos = 0;
    constexpr uint32_t MB_Msk = MB::mask;

    /// Slave On Bus Interrupt Enable
    /// Position: 1, Width: 1
    using SB = BitField<1, 1>;
    constexpr uint32_t SB_Pos = 1;
    constexpr uint32_t SB_Msk = SB::mask;

    /// Combined Error Interrupt Enable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenset

/// INTENSET - I2CS Interrupt Enable Set
namespace intenset {
    /// Stop Received Interrupt Enable
    /// Position: 0, Width: 1
    using PREC = BitField<0, 1>;
    constexpr uint32_t PREC_Pos = 0;
    constexpr uint32_t PREC_Msk = PREC::mask;

    /// Address Match Interrupt Enable
    /// Position: 1, Width: 1
    using AMATCH = BitField<1, 1>;
    constexpr uint32_t AMATCH_Pos = 1;
    constexpr uint32_t AMATCH_Msk = AMATCH::mask;

    /// Data Interrupt Enable
    /// Position: 2, Width: 1
    using DRDY = BitField<2, 1>;
    constexpr uint32_t DRDY_Pos = 2;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Combined Error Interrupt Enable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenset

/// INTENSET - SPI Interrupt Enable Set
namespace intenset {
    /// Data Register Empty Interrupt Enable
    /// Position: 0, Width: 1
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt Enable
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt Enable
    /// Position: 2, Width: 1
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Slave Select Low Interrupt Enable
    /// Position: 3, Width: 1
    using SSL = BitField<3, 1>;
    constexpr uint32_t SSL_Pos = 3;
    constexpr uint32_t SSL_Msk = SSL::mask;

    /// Combined Error Interrupt Enable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenset

/// INTENSET - USART Interrupt Enable Set
namespace intenset {
    /// Data Register Empty Interrupt Enable
    /// Position: 0, Width: 1
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt Enable
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt Enable
    /// Position: 2, Width: 1
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Receive Start Interrupt Enable
    /// Position: 3, Width: 1
    using RXS = BitField<3, 1>;
    constexpr uint32_t RXS_Pos = 3;
    constexpr uint32_t RXS_Msk = RXS::mask;

    /// Clear To Send Input Change Interrupt Enable
    /// Position: 4, Width: 1
    using CTSIC = BitField<4, 1>;
    constexpr uint32_t CTSIC_Pos = 4;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Break Received Interrupt Enable
    /// Position: 5, Width: 1
    using RXBRK = BitField<5, 1>;
    constexpr uint32_t RXBRK_Pos = 5;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Combined Error Interrupt Enable
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenset

/// INTFLAG - I2CM Interrupt Flag Status and Clear
namespace intflag {
    /// Master On Bus Interrupt
    /// Position: 0, Width: 1
    using MB = BitField<0, 1>;
    constexpr uint32_t MB_Pos = 0;
    constexpr uint32_t MB_Msk = MB::mask;

    /// Slave On Bus Interrupt
    /// Position: 1, Width: 1
    using SB = BitField<1, 1>;
    constexpr uint32_t SB_Pos = 1;
    constexpr uint32_t SB_Msk = SB::mask;

    /// Combined Error Interrupt
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intflag

/// INTFLAG - I2CS Interrupt Flag Status and Clear
namespace intflag {
    /// Stop Received Interrupt
    /// Position: 0, Width: 1
    using PREC = BitField<0, 1>;
    constexpr uint32_t PREC_Pos = 0;
    constexpr uint32_t PREC_Msk = PREC::mask;

    /// Address Match Interrupt
    /// Position: 1, Width: 1
    using AMATCH = BitField<1, 1>;
    constexpr uint32_t AMATCH_Pos = 1;
    constexpr uint32_t AMATCH_Msk = AMATCH::mask;

    /// Data Interrupt
    /// Position: 2, Width: 1
    using DRDY = BitField<2, 1>;
    constexpr uint32_t DRDY_Pos = 2;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Combined Error Interrupt
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intflag

/// INTFLAG - SPI Interrupt Flag Status and Clear
namespace intflag {
    /// Data Register Empty Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Slave Select Low Interrupt Flag
    /// Position: 3, Width: 1
    using SSL = BitField<3, 1>;
    constexpr uint32_t SSL_Pos = 3;
    constexpr uint32_t SSL_Msk = SSL::mask;

    /// Combined Error Interrupt
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intflag

/// INTFLAG - USART Interrupt Flag Status and Clear
namespace intflag {
    /// Data Register Empty Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using DRE = BitField<0, 1>;
    constexpr uint32_t DRE_Pos = 0;
    constexpr uint32_t DRE_Msk = DRE::mask;

    /// Transmit Complete Interrupt
    /// Position: 1, Width: 1
    using TXC = BitField<1, 1>;
    constexpr uint32_t TXC_Pos = 1;
    constexpr uint32_t TXC_Msk = TXC::mask;

    /// Receive Complete Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXC = BitField<2, 1>;
    constexpr uint32_t RXC_Pos = 2;
    constexpr uint32_t RXC_Msk = RXC::mask;

    /// Receive Start Interrupt
    /// Position: 3, Width: 1
    /// Access: write-only
    using RXS = BitField<3, 1>;
    constexpr uint32_t RXS_Pos = 3;
    constexpr uint32_t RXS_Msk = RXS::mask;

    /// Clear To Send Input Change Interrupt
    /// Position: 4, Width: 1
    using CTSIC = BitField<4, 1>;
    constexpr uint32_t CTSIC_Pos = 4;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Break Received Interrupt
    /// Position: 5, Width: 1
    using RXBRK = BitField<5, 1>;
    constexpr uint32_t RXBRK_Pos = 5;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Combined Error Interrupt
    /// Position: 7, Width: 1
    using ERROR = BitField<7, 1>;
    constexpr uint32_t ERROR_Pos = 7;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intflag

/// STATUS - I2CM Status
namespace status {
    /// Bus Error
    /// Position: 0, Width: 1
    using BUSERR = BitField<0, 1>;
    constexpr uint32_t BUSERR_Pos = 0;
    constexpr uint32_t BUSERR_Msk = BUSERR::mask;

    /// Arbitration Lost
    /// Position: 1, Width: 1
    using ARBLOST = BitField<1, 1>;
    constexpr uint32_t ARBLOST_Pos = 1;
    constexpr uint32_t ARBLOST_Msk = ARBLOST::mask;

    /// Received Not Acknowledge
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXNACK = BitField<2, 1>;
    constexpr uint32_t RXNACK_Pos = 2;
    constexpr uint32_t RXNACK_Msk = RXNACK::mask;

    /// Bus State
    /// Position: 4, Width: 2
    using BUSSTATE = BitField<4, 2>;
    constexpr uint32_t BUSSTATE_Pos = 4;
    constexpr uint32_t BUSSTATE_Msk = BUSSTATE::mask;

    /// SCL Low Timeout
    /// Position: 6, Width: 1
    using LOWTOUT = BitField<6, 1>;
    constexpr uint32_t LOWTOUT_Pos = 6;
    constexpr uint32_t LOWTOUT_Msk = LOWTOUT::mask;

    /// Clock Hold
    /// Position: 7, Width: 1
    /// Access: read-only
    using CLKHOLD = BitField<7, 1>;
    constexpr uint32_t CLKHOLD_Pos = 7;
    constexpr uint32_t CLKHOLD_Msk = CLKHOLD::mask;

    /// Master SCL Low Extend Timeout
    /// Position: 8, Width: 1
    using MEXTTOUT = BitField<8, 1>;
    constexpr uint32_t MEXTTOUT_Pos = 8;
    constexpr uint32_t MEXTTOUT_Msk = MEXTTOUT::mask;

    /// Slave SCL Low Extend Timeout
    /// Position: 9, Width: 1
    using SEXTTOUT = BitField<9, 1>;
    constexpr uint32_t SEXTTOUT_Pos = 9;
    constexpr uint32_t SEXTTOUT_Msk = SEXTTOUT::mask;

    /// Length Error
    /// Position: 10, Width: 1
    using LENERR = BitField<10, 1>;
    constexpr uint32_t LENERR_Pos = 10;
    constexpr uint32_t LENERR_Msk = LENERR::mask;

}  // namespace status

/// STATUS - I2CS Status
namespace status {
    /// Bus Error
    /// Position: 0, Width: 1
    using BUSERR = BitField<0, 1>;
    constexpr uint32_t BUSERR_Pos = 0;
    constexpr uint32_t BUSERR_Msk = BUSERR::mask;

    /// Transmit Collision
    /// Position: 1, Width: 1
    using COLL = BitField<1, 1>;
    constexpr uint32_t COLL_Pos = 1;
    constexpr uint32_t COLL_Msk = COLL::mask;

    /// Received Not Acknowledge
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXNACK = BitField<2, 1>;
    constexpr uint32_t RXNACK_Pos = 2;
    constexpr uint32_t RXNACK_Msk = RXNACK::mask;

    /// Read/Write Direction
    /// Position: 3, Width: 1
    /// Access: read-only
    using DIR = BitField<3, 1>;
    constexpr uint32_t DIR_Pos = 3;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Repeated Start
    /// Position: 4, Width: 1
    /// Access: read-only
    using SR = BitField<4, 1>;
    constexpr uint32_t SR_Pos = 4;
    constexpr uint32_t SR_Msk = SR::mask;

    /// SCL Low Timeout
    /// Position: 6, Width: 1
    using LOWTOUT = BitField<6, 1>;
    constexpr uint32_t LOWTOUT_Pos = 6;
    constexpr uint32_t LOWTOUT_Msk = LOWTOUT::mask;

    /// Clock Hold
    /// Position: 7, Width: 1
    /// Access: read-only
    using CLKHOLD = BitField<7, 1>;
    constexpr uint32_t CLKHOLD_Pos = 7;
    constexpr uint32_t CLKHOLD_Msk = CLKHOLD::mask;

    /// Slave SCL Low Extend Timeout
    /// Position: 9, Width: 1
    using SEXTTOUT = BitField<9, 1>;
    constexpr uint32_t SEXTTOUT_Pos = 9;
    constexpr uint32_t SEXTTOUT_Msk = SEXTTOUT::mask;

    /// High Speed
    /// Position: 10, Width: 1
    using HS = BitField<10, 1>;
    constexpr uint32_t HS_Pos = 10;
    constexpr uint32_t HS_Msk = HS::mask;

}  // namespace status

/// STATUS - SPI Status
namespace status {
    /// Buffer Overflow
    /// Position: 2, Width: 1
    using BUFOVF = BitField<2, 1>;
    constexpr uint32_t BUFOVF_Pos = 2;
    constexpr uint32_t BUFOVF_Msk = BUFOVF::mask;

}  // namespace status

/// STATUS - USART Status
namespace status {
    /// Parity Error
    /// Position: 0, Width: 1
    using PERR = BitField<0, 1>;
    constexpr uint32_t PERR_Pos = 0;
    constexpr uint32_t PERR_Msk = PERR::mask;

    /// Frame Error
    /// Position: 1, Width: 1
    using FERR = BitField<1, 1>;
    constexpr uint32_t FERR_Pos = 1;
    constexpr uint32_t FERR_Msk = FERR::mask;

    /// Buffer Overflow
    /// Position: 2, Width: 1
    using BUFOVF = BitField<2, 1>;
    constexpr uint32_t BUFOVF_Pos = 2;
    constexpr uint32_t BUFOVF_Msk = BUFOVF::mask;

    /// Clear To Send
    /// Position: 3, Width: 1
    /// Access: read-only
    using CTS = BitField<3, 1>;
    constexpr uint32_t CTS_Pos = 3;
    constexpr uint32_t CTS_Msk = CTS::mask;

    /// Inconsistent Sync Field
    /// Position: 4, Width: 1
    using ISF = BitField<4, 1>;
    constexpr uint32_t ISF_Pos = 4;
    constexpr uint32_t ISF_Msk = ISF::mask;

    /// Collision Detected
    /// Position: 5, Width: 1
    using COLL = BitField<5, 1>;
    constexpr uint32_t COLL_Pos = 5;
    constexpr uint32_t COLL_Msk = COLL::mask;

}  // namespace status

/// SYNCBUSY - I2CM Syncbusy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// SERCOM Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// System Operation Synchronization Busy
    /// Position: 2, Width: 1
    /// Access: read-only
    using SYSOP = BitField<2, 1>;
    constexpr uint32_t SYSOP_Pos = 2;
    constexpr uint32_t SYSOP_Msk = SYSOP::mask;

}  // namespace syncbusy

/// SYNCBUSY - I2CS Syncbusy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// SERCOM Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

}  // namespace syncbusy

/// SYNCBUSY - SPI Syncbusy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// SERCOM Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// CTRLB Synchronization Busy
    /// Position: 2, Width: 1
    /// Access: read-only
    using CTRLB = BitField<2, 1>;
    constexpr uint32_t CTRLB_Pos = 2;
    constexpr uint32_t CTRLB_Msk = CTRLB::mask;

}  // namespace syncbusy

/// SYNCBUSY - USART Syncbusy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// SERCOM Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// CTRLB Synchronization Busy
    /// Position: 2, Width: 1
    /// Access: read-only
    using CTRLB = BitField<2, 1>;
    constexpr uint32_t CTRLB_Pos = 2;
    constexpr uint32_t CTRLB_Msk = CTRLB::mask;

}  // namespace syncbusy

/// ADDR - I2CM Address
namespace addr {
    /// Address Value
    /// Position: 0, Width: 11
    using ADDR = BitField<0, 11>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Length Enable
    /// Position: 13, Width: 1
    using LENEN = BitField<13, 1>;
    constexpr uint32_t LENEN_Pos = 13;
    constexpr uint32_t LENEN_Msk = LENEN::mask;

    /// High Speed Mode
    /// Position: 14, Width: 1
    using HS = BitField<14, 1>;
    constexpr uint32_t HS_Pos = 14;
    constexpr uint32_t HS_Msk = HS::mask;

    /// Ten Bit Addressing Enable
    /// Position: 15, Width: 1
    using TENBITEN = BitField<15, 1>;
    constexpr uint32_t TENBITEN_Pos = 15;
    constexpr uint32_t TENBITEN_Msk = TENBITEN::mask;

    /// Length
    /// Position: 16, Width: 8
    using LEN = BitField<16, 8>;
    constexpr uint32_t LEN_Pos = 16;
    constexpr uint32_t LEN_Msk = LEN::mask;

}  // namespace addr

/// ADDR - I2CS Address
namespace addr {
    /// General Call Address Enable
    /// Position: 0, Width: 1
    using GENCEN = BitField<0, 1>;
    constexpr uint32_t GENCEN_Pos = 0;
    constexpr uint32_t GENCEN_Msk = GENCEN::mask;

    /// Address Value
    /// Position: 1, Width: 10
    using ADDR = BitField<1, 10>;
    constexpr uint32_t ADDR_Pos = 1;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Ten Bit Addressing Enable
    /// Position: 15, Width: 1
    using TENBITEN = BitField<15, 1>;
    constexpr uint32_t TENBITEN_Pos = 15;
    constexpr uint32_t TENBITEN_Msk = TENBITEN::mask;

    /// Address Mask
    /// Position: 17, Width: 10
    using ADDRMASK = BitField<17, 10>;
    constexpr uint32_t ADDRMASK_Pos = 17;
    constexpr uint32_t ADDRMASK_Msk = ADDRMASK::mask;

}  // namespace addr

/// ADDR - SPI Address
namespace addr {
    /// Address Value
    /// Position: 0, Width: 8
    using ADDR = BitField<0, 8>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Address Mask
    /// Position: 16, Width: 8
    using ADDRMASK = BitField<16, 8>;
    constexpr uint32_t ADDRMASK_Pos = 16;
    constexpr uint32_t ADDRMASK_Msk = ADDRMASK::mask;

}  // namespace addr

/// DATA - I2CM Data
namespace data {
    /// Data Value
    /// Position: 0, Width: 8
    using DATA = BitField<0, 8>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data

/// DATA - I2CS Data
namespace data {
    /// Data Value
    /// Position: 0, Width: 8
    using DATA = BitField<0, 8>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data

/// DATA - SPI Data
namespace data {
    /// Data Value
    /// Position: 0, Width: 9
    using DATA = BitField<0, 9>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data

/// DATA - USART Data
namespace data {
    /// Data Value
    /// Position: 0, Width: 9
    using DATA = BitField<0, 9>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data

/// DBGCTRL - I2CM Debug Control
namespace dbgctrl {
    /// Debug Mode
    /// Position: 0, Width: 1
    using DBGSTOP = BitField<0, 1>;
    constexpr uint32_t DBGSTOP_Pos = 0;
    constexpr uint32_t DBGSTOP_Msk = DBGSTOP::mask;

}  // namespace dbgctrl

/// DBGCTRL - SPI Debug Control
namespace dbgctrl {
    /// Debug Mode
    /// Position: 0, Width: 1
    using DBGSTOP = BitField<0, 1>;
    constexpr uint32_t DBGSTOP_Pos = 0;
    constexpr uint32_t DBGSTOP_Msk = DBGSTOP::mask;

}  // namespace dbgctrl

/// DBGCTRL - USART Debug Control
namespace dbgctrl {
    /// Debug Mode
    /// Position: 0, Width: 1
    using DBGSTOP = BitField<0, 1>;
    constexpr uint32_t DBGSTOP_Pos = 0;
    constexpr uint32_t DBGSTOP_Msk = DBGSTOP::mask;

}  // namespace dbgctrl

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::sercom0
