#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000010fc5f0 .scope module, "nibbler_testbench" "nibbler_testbench" 2 22;
 .timescale 0 0;
v0000000002887f30_0 .var "clk", 0 0;
v0000000002887c10_0 .net "direccion", 11 0, L_0000000001117980;  1 drivers
v0000000002887490_0 .net "fase", 0 0, L_00000000011171a0;  1 drivers
v0000000002886bd0_0 .net "notCarry", 0 0, L_0000000001117210;  1 drivers
v0000000002886c70_0 .net "notZero", 0 0, L_00000000010fbbc0;  1 drivers
v0000000002886d10_0 .net "prog", 7 0, L_0000000001116fe0;  1 drivers
v0000000002886db0_0 .net "reloj", 0 0, L_00000000011172f0;  1 drivers
v0000000002887670_0 .var "reset", 0 0;
v0000000002887710_0 .net "salida_acumulador", 3 0, L_0000000001117910;  1 drivers
S_0000000001137c50 .scope module, "dut" "NIBBLER" 2 29, 3 18 0, S_00000000010fc5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "salida_acumulador"
    .port_info 3 /OUTPUT 1 "reloj"
    .port_info 4 /OUTPUT 1 "fase"
    .port_info 5 /OUTPUT 8 "prog"
    .port_info 6 /OUTPUT 12 "direccion"
    .port_info 7 /OUTPUT 1 "notCarry"
    .port_info 8 /OUTPUT 1 "notZero"
L_0000000001117910 .functor BUFZ 4, v000000000114b480_0, C4<0000>, C4<0000>, C4<0000>;
L_00000000011172f0 .functor BUFZ 1, v0000000002887f30_0, C4<0>, C4<0>, C4<0>;
L_00000000011171a0 .functor BUFZ 1, v0000000002881c90_0, C4<0>, C4<0>, C4<0>;
L_0000000001117980 .functor BUFZ 12, v0000000002881650_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0000000001116fe0 .functor BUFZ 8, L_00000000028877b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001117210 .functor BUFZ 1, v000000000114b160_0, C4<0>, C4<0>, C4<0>;
L_00000000010fbbc0 .functor BUFZ 1, v000000000114aa80_0, C4<0>, C4<0>, C4<0>;
v0000000002881790_0 .net "ALU_Result", 3 0, v000000000114b480_0;  1 drivers
v00000000028801b0_0 .net "A_Result", 3 0, v000000000114b020_0;  1 drivers
v0000000002880430_0 .net "S", 2 0, v0000000002881ab0_0;  1 drivers
v00000000028811f0_0 .net "address", 11 0, v0000000002881650_0;  1 drivers
v0000000002881290_0 .net "clk", 0 0, v0000000002887f30_0;  1 drivers
v0000000002881510_0 .net "direccion", 11 0, L_0000000001117980;  alias, 1 drivers
v0000000002881970_0 .net "fase", 0 0, L_00000000011171a0;  alias, 1 drivers
v0000000002881a10_0 .net "flagsOut", 1 0, v00000000028804d0_0;  1 drivers
v0000000002881b50_0 .net "incPC", 0 0, v0000000002880250_0;  1 drivers
v00000000028873f0_0 .net "instruction", 3 0, v000000000114b2a0_0;  1 drivers
L_00000000028880f8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028870d0_0 .net "loadAddress", 11 0, L_00000000028880f8;  1 drivers
v0000000002886270_0 .net "notC", 0 0, v000000000114b160_0;  1 drivers
v0000000002887cb0_0 .net "notCarry", 0 0, L_0000000001117210;  alias, 1 drivers
v0000000002887530_0 .net "notCarryIn", 0 0, v0000000002881fb0_0;  1 drivers
v0000000002886590_0 .net "notCsRAM", 0 0, v0000000002881bf0_0;  1 drivers
v00000000028864f0_0 .net "notLoadA", 0 0, v0000000002880110_0;  1 drivers
v0000000002886770_0 .net "notLoadFlags", 0 0, v0000000002880c50_0;  1 drivers
v00000000028869f0_0 .net "notLoadOut", 0 0, v0000000002880610_0;  1 drivers
v0000000002886630_0 .net "notLoadPC", 0 0, v0000000002880750_0;  1 drivers
v0000000002886810_0 .net "notOeALU", 0 0, v00000000028807f0_0;  1 drivers
v0000000002886e50_0 .net "notOeIN", 0 0, v0000000002880890_0;  1 drivers
v0000000002886a90_0 .net "notOeOprnd", 0 0, v0000000002880b10_0;  1 drivers
v00000000028866d0_0 .net "notWeRAM", 0 0, v0000000002881470_0;  1 drivers
v0000000002887a30_0 .net "notZ", 0 0, v000000000114aa80_0;  1 drivers
v0000000002887d50_0 .net "notZero", 0 0, L_00000000010fbbc0;  alias, 1 drivers
v00000000028868b0_0 .net "operand", 3 0, v000000000114b340_0;  1 drivers
v0000000002886b30_0 .net "phaseOut", 0 0, v0000000002881c90_0;  1 drivers
v0000000002886950_0 .net "prog", 7 0, L_0000000001116fe0;  alias, 1 drivers
v0000000002887ad0_0 .net "programByte", 7 0, L_00000000028877b0;  1 drivers
v0000000002887df0_0 .net "reloj", 0 0, L_00000000011172f0;  alias, 1 drivers
v00000000028875d0_0 .net "reset", 0 0, v0000000002887670_0;  1 drivers
v0000000002886310_0 .net "salida_acumulador", 3 0, L_0000000001117910;  alias, 1 drivers
S_0000000001137dd0 .scope module, "acumulador" "A" 3 57, 4 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "ALU_Result"
    .port_info 3 /OUTPUT 4 "A_Result"
v000000000114aee0_0 .net "ALU_Result", 3 0, v000000000114b480_0;  alias, 1 drivers
v000000000114b020_0 .var "A_Result", 3 0;
v000000000114a760_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v000000000114b3e0_0 .net "reset", 0 0, v0000000002887670_0;  alias, 1 drivers
E_0000000001156cb0 .event posedge, v000000000114b3e0_0, v000000000114a760_0;
S_00000000010fb520 .scope module, "alu" "ALU" 3 55, 5 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notCarryIn"
    .port_info 1 /INPUT 3 "S"
    .port_info 2 /INPUT 4 "A_Result"
    .port_info 3 /INPUT 4 "operand"
    .port_info 4 /INPUT 1 "notOeALU"
    .port_info 5 /OUTPUT 1 "notC"
    .port_info 6 /OUTPUT 1 "notZ"
    .port_info 7 /OUTPUT 4 "ALU_Result"
P_00000000011569f0 .param/l "N" 0 5 9, +C4<00000000000000000000000000000100>;
v000000000114b480_0 .var "ALU_Result", 3 0;
v000000000114a800_0 .net "A_Result", 3 0, v000000000114b020_0;  alias, 1 drivers
v000000000114a8a0_0 .net "S", 2 0, v0000000002881ab0_0;  alias, 1 drivers
v000000000114b0c0_0 .net "modeSelect", 3 0, L_0000000002886f90;  1 drivers
v000000000114b160_0 .var "notC", 0 0;
v000000000114a940_0 .net "notCarryIn", 0 0, v0000000002881fb0_0;  alias, 1 drivers
v000000000114a9e0_0 .net "notOeALU", 0 0, v00000000028807f0_0;  alias, 1 drivers
v000000000114aa80_0 .var "notZ", 0 0;
v000000000114a620_0 .net "operand", 3 0, v000000000114b340_0;  alias, 1 drivers
E_00000000011572b0 .event edge, v000000000114b0c0_0;
L_0000000002886f90 .concat [ 3 1 0 0], v0000000002881ab0_0, v0000000002881fb0_0;
S_00000000010fb6a0 .scope module, "fetch" "FETCH" 3 45, 6 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "programByte"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 4 "instruction"
    .port_info 5 /OUTPUT 4 "operand"
v000000000114b200_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v000000000114b2a0_0 .var "instruction", 3 0;
v000000000114b340_0 .var "operand", 3 0;
v0000000002881f10_0 .net "phaseOut", 0 0, v0000000002881c90_0;  alias, 1 drivers
v0000000002881d30_0 .net "programByte", 7 0, L_00000000028877b0;  alias, 1 drivers
v00000000028806b0_0 .net "reset", 0 0, v0000000002887670_0;  alias, 1 drivers
S_0000000001256850 .scope module, "flags" "FLAGS" 3 47, 7 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notC"
    .port_info 1 /INPUT 1 "notZ"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "notLoadFlags"
    .port_info 5 /OUTPUT 2 "flagsOut"
v0000000002881dd0_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v00000000028804d0_0 .var "flagsOut", 1 0;
v00000000028809d0_0 .net "notC", 0 0, v000000000114b160_0;  alias, 1 drivers
v0000000002880bb0_0 .net "notLoadFlags", 0 0, v0000000002880c50_0;  alias, 1 drivers
v0000000002881330_0 .net "notZ", 0 0, v000000000114aa80_0;  alias, 1 drivers
v0000000002880a70_0 .net "reset", 0 0, v0000000002887670_0;  alias, 1 drivers
S_00000000012569d0 .scope module, "micro_rom" "uROM" 3 51, 8 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "instruction"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 2 "flagsOut"
    .port_info 4 /OUTPUT 1 "incPC"
    .port_info 5 /OUTPUT 1 "notLoadPC"
    .port_info 6 /OUTPUT 1 "notLoadA"
    .port_info 7 /OUTPUT 1 "notLoadFlags"
    .port_info 8 /OUTPUT 1 "notCarryIn"
    .port_info 9 /OUTPUT 3 "S"
    .port_info 10 /OUTPUT 1 "notCsRAM"
    .port_info 11 /OUTPUT 1 "notWeRAM"
    .port_info 12 /OUTPUT 1 "notOeALU"
    .port_info 13 /OUTPUT 1 "notOeIN"
    .port_info 14 /OUTPUT 1 "notOeOprnd"
    .port_info 15 /OUTPUT 1 "notLoadOut"
v0000000002881ab0_0 .var "S", 2 0;
v0000000002881830_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v00000000028802f0_0 .net "flagsOut", 1 0, v00000000028804d0_0;  alias, 1 drivers
v0000000002880250_0 .var "incPC", 0 0;
v00000000028813d0_0 .net "instr", 6 0, L_0000000002887850;  1 drivers
v0000000002880390_0 .net "instruction", 3 0, v000000000114b2a0_0;  alias, 1 drivers
v0000000002881fb0_0 .var "notCarryIn", 0 0;
v0000000002881bf0_0 .var "notCsRAM", 0 0;
v0000000002880110_0 .var "notLoadA", 0 0;
v0000000002880c50_0 .var "notLoadFlags", 0 0;
v0000000002880610_0 .var "notLoadOut", 0 0;
v0000000002880750_0 .var "notLoadPC", 0 0;
v00000000028807f0_0 .var "notOeALU", 0 0;
v0000000002880890_0 .var "notOeIN", 0 0;
v0000000002880b10_0 .var "notOeOprnd", 0 0;
v0000000002881470_0 .var "notWeRAM", 0 0;
v0000000002880e30_0 .net "phaseOut", 0 0, v0000000002881c90_0;  alias, 1 drivers
E_0000000001156d70 .event edge, v00000000028813d0_0;
L_0000000002887850 .concat [ 1 2 4 0], v0000000002881c90_0, v00000000028804d0_0, v000000000114b2a0_0;
S_00000000010f7ae0 .scope module, "pc" "PC" 3 41, 9 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "notLoadPC"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 12 "loadAddress"
    .port_info 5 /OUTPUT 12 "address"
P_0000000001157330 .param/l "N" 0 9 9, +C4<00000000000000000000000000001100>;
v0000000002881650_0 .var "address", 11 0;
v0000000002880930_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v0000000002880cf0_0 .net "incPC", 0 0, v0000000002880250_0;  alias, 1 drivers
v0000000002880d90_0 .net "loadAddress", 11 0, L_00000000028880f8;  alias, 1 drivers
v0000000002880ed0_0 .net "notLoadPC", 0 0, v0000000002880750_0;  alias, 1 drivers
v0000000002880f70_0 .net "reset", 0 0, v0000000002887670_0;  alias, 1 drivers
E_0000000001157530 .event posedge, v000000000114b3e0_0;
E_00000000011573b0 .event posedge, v000000000114a760_0;
S_000000000125d650 .scope module, "phase1" "PHASE" 3 49, 10 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "phaseOut"
v00000000028815b0_0 .net "clk", 0 0, v0000000002887f30_0;  alias, 1 drivers
v0000000002881c90_0 .var "phaseOut", 0 0;
v0000000002881010_0 .net "reset", 0 0, v0000000002887670_0;  alias, 1 drivers
S_000000000125d7d0 .scope module, "prog_rom" "PROG_ROM" 3 43, 11 9 0, S_0000000001137c50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "programByte"
v0000000002881e70_0 .net *"_s0", 11 0, L_0000000002886ef0;  1 drivers
v00000000028810b0_0 .net *"_s2", 13 0, L_0000000002887170;  1 drivers
L_0000000002888140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028818d0_0 .net *"_s5", 1 0, L_0000000002888140;  1 drivers
v0000000002880570_0 .net "address", 11 0, v0000000002881650_0;  alias, 1 drivers
v0000000002881150 .array "mem", 4095 0, 11 0;
v00000000028816f0_0 .net "programByte", 7 0, L_00000000028877b0;  alias, 1 drivers
L_0000000002886ef0 .array/port v0000000002881150, L_0000000002887170;
L_0000000002887170 .concat [ 12 2 0 0], v0000000002881650_0, L_0000000002888140;
L_00000000028877b0 .part L_0000000002886ef0, 0, 8;
    .scope S_00000000010f7ae0;
T_0 ;
    %wait E_00000000011573b0;
    %load/vec4 v0000000002880ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002880d90_0;
    %assign/vec4 v0000000002881650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002880cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002881650_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000002881650_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000002881650_0;
    %assign/vec4 v0000000002881650_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010f7ae0;
T_1 ;
    %wait E_0000000001157530;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000002881650_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000125d7d0;
T_2 ;
    %vpi_call/w 11 20 "$readmemb", "PROG_ROM_INSTRUCTIONS.txt", v0000000002881150 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000010fb6a0;
T_3 ;
    %wait E_0000000001156cb0;
    %load/vec4 v00000000028806b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v000000000114b340_0, 0;
    %assign/vec4 v000000000114b2a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002881f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000002881d30_0;
    %split/vec4 4;
    %assign/vec4 v000000000114b340_0, 0;
    %assign/vec4 v000000000114b2a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000000000114b2a0_0;
    %load/vec4 v000000000114b340_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v000000000114b340_0, 0;
    %assign/vec4 v000000000114b2a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001256850;
T_4 ;
    %wait E_0000000001156cb0;
    %load/vec4 v0000000002880a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028804d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002880bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000028809d0_0;
    %load/vec4 v0000000002881330_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028804d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028804d0_0;
    %assign/vec4 v00000000028804d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000125d650;
T_5 ;
    %wait E_0000000001156cb0;
    %load/vec4 v0000000002881010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002881c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002881c90_0;
    %inv;
    %assign/vec4 v0000000002881c90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000012569d0;
T_6 ;
    %wait E_0000000001156d70;
    %load/vec4 v00000000028813d0_0;
    %dup/vec4;
    %pushi/vec4 0, 126, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 2, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 9, 2, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 25, 6, 7;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 33, 6, 7;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 41, 6, 7;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 49, 6, 7;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 57, 6, 7;
    %cmp/z;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 65, 4, 7;
    %cmp/z;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 67, 4, 7;
    %cmp/z;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 73, 4, 7;
    %cmp/z;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 75, 4, 7;
    %cmp/z;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 81, 6, 7;
    %cmp/z;
    %jmp/1 T_6.16, 4;
    %dup/vec4;
    %pushi/vec4 89, 6, 7;
    %cmp/z;
    %jmp/1 T_6.17, 4;
    %dup/vec4;
    %pushi/vec4 97, 6, 7;
    %cmp/z;
    %jmp/1 T_6.18, 4;
    %dup/vec4;
    %pushi/vec4 105, 6, 7;
    %cmp/z;
    %jmp/1 T_6.19, 4;
    %dup/vec4;
    %pushi/vec4 113, 6, 7;
    %cmp/z;
    %jmp/1 T_6.20, 4;
    %dup/vec4;
    %pushi/vec4 121, 6, 7;
    %cmp/z;
    %jmp/1 T_6.21, 4;
    %jmp T_6.22;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002880c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881fb0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002881ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028807f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002880610_0, 0, 1;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000010fb520;
T_7 ;
    %wait E_00000000011572b0;
    %load/vec4 v000000000114b0c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 8, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000000000114a800_0;
    %store/vec4 v000000000114b480_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000000000114a800_0;
    %store/vec4 v000000000114b480_0, 0, 4;
    %load/vec4 v000000000114a800_0;
    %pad/u 32;
    %load/vec4 v000000000114a620_0;
    %pad/u 32;
    %sub;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
T_7.7 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000000000114a620_0;
    %store/vec4 v000000000114b480_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000000000114a800_0;
    %load/vec4 v000000000114a620_0;
    %add;
    %store/vec4 v000000000114b480_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v000000000114a800_0;
    %pad/u 32;
    %load/vec4 v000000000114a620_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114b160_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000000000114b480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
T_7.11 ;
T_7.9 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000000000114a800_0;
    %load/vec4 v000000000114a620_0;
    %or;
    %inv;
    %store/vec4 v000000000114b480_0, 0, 4;
    %load/vec4 v000000000114b480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114aa80_0, 0, 1;
T_7.13 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001137dd0;
T_8 ;
    %wait E_0000000001156cb0;
    %load/vec4 v000000000114b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000114b020_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000114aee0_0;
    %assign/vec4 v000000000114b020_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010fc5f0;
T_9 ;
    %vpi_call/w 2 34 "$display", "Tiempo\011\011\011salida_acumulador \011reloj \011\011fase \011notCarry \011notZero \011\011direccion \011\011prog" {0 0 0};
    %vpi_call/w 2 35 "$monitor", "%d \011%b \011\011\011%b \011\011%b \011%b \011\011%b \011\011%b \011\011%b", $time, v0000000002887710_0, v0000000002886db0_0, v0000000002887490_0, v0000000002886bd0_0, v0000000002886c70_0, v0000000002887c10_0, v0000000002886d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002887670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002887f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002887670_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002887670_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000010fc5f0;
T_10 ;
    %delay 20, 0;
    %vpi_call/w 2 49 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000000010fc5f0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0000000002887f30_0;
    %inv;
    %store/vec4 v0000000002887f30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "NIBBLER_Testbench.sv";
    "./NIBBLER.sv";
    "./A.sv";
    "./ALU.sv";
    "./FETCH.sv";
    "./FLAGS.sv";
    "./uROM.sv";
    "./PC.sv";
    "./PHASE.sv";
    "./PROG_ROM.sv";
