[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: No timescale set for "dut1".

[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: No timescale set for "dut2".

[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: No timescale set for "prim_generic_ram_1".

[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: Compile module "work@dut1".

[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: Compile module "work@dut2".

[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: Compile module "work@prim_generic_ram_1".

[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/StructVar/dut.sv:59:33: Compile generate block "work@test.u3.g_pmp_csrs[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/StructVar/dut.sv:59:33: Compile generate block "work@test.u3.g_pmp_csrs[1]".

[NTE:EL0503] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_net                                              2
array_typespec                                         7
array_var                                              7
assign_stmt                                            1
bit_select                                             6
bit_typespec                                           5
constant                                              83
cont_assign                                            3
design                                                 1
enum_const                                             1
enum_typespec                                          1
gen_for                                                1
gen_scope                                              4
gen_scope_array                                        4
hier_path                                              6
initial                                                1
int_typespec                                           4
int_var                                                2
logic_net                                             14
logic_typespec                                        11
logic_var                                              3
module_inst                                           14
named_begin                                            1
operation                                             29
parameter                                              2
range                                                 22
ref_module                                             3
ref_obj                                               64
ref_var                                                1
struct_net                                             3
struct_typespec                                        4
struct_var                                             6
sys_func_call                                          1
typespec_member                                       10
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_net                                              2
array_typespec                                         7
array_var                                              7
assign_stmt                                            1
bit_select                                            10
bit_typespec                                           5
constant                                              83
cont_assign                                            5
design                                                 1
enum_const                                             1
enum_typespec                                          1
gen_for                                                1
gen_scope                                              6
gen_scope_array                                        6
hier_path                                             10
initial                                                3
int_typespec                                           4
int_var                                                2
logic_net                                             14
logic_typespec                                        11
logic_var                                              3
module_inst                                           14
named_begin                                            1
operation                                             37
parameter                                              2
range                                                 22
ref_module                                             3
ref_obj                                               80
ref_var                                                1
struct_net                                             3
struct_typespec                                        4
struct_var                                             6
sys_func_call                                          3
typespec_member                                       10
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@dut1
  |vpiTypedef:
  \_struct_typespec: (intf), line:13:11, endln:22:23
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:intf
    |vpiInstance:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespecMember:
    \_typespec_member: (addr), line:14:22, endln:14:26
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:22:23
      |vpiName:addr
      |vpiTypespec:
      \_ref_obj: (work@dut1.intf.addr)
        |vpiParent:
        \_typespec_member: (addr), line:14:22, endln:14:26
        |vpiFullName:work@dut1.intf.addr
        |vpiActual:
        \_logic_typespec: , line:14:6, endln:14:19
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:14
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:14
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (data), line:15:22, endln:15:26
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:22:23
      |vpiName:data
      |vpiTypespec:
      \_ref_obj: (work@dut1.intf.data)
        |vpiParent:
        \_typespec_member: (data), line:15:22, endln:15:26
        |vpiFullName:work@dut1.intf.data
        |vpiActual:
        \_logic_typespec: , line:15:6, endln:15:19
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:15
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:15
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (wr), line:16:22, endln:16:24
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:22:23
      |vpiName:wr
      |vpiTypespec:
      \_ref_obj: (work@dut1.intf.wr)
        |vpiParent:
        \_typespec_member: (wr), line:16:22, endln:16:24
        |vpiFullName:work@dut1.intf.wr
        |vpiActual:
        \_logic_typespec: , line:16:6, endln:16:11
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:16
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:16
      |vpiRefEndColumnNo:11
  |vpiTypedef:
  \_struct_typespec: (mem_s), line:3:11, endln:11:17
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:mem_s
    |vpiInstance:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:4:20, endln:4:24
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:11:17
      |vpiName:addr
      |vpiTypespec:
      \_ref_obj: (work@dut1.mem_s.addr)
        |vpiParent:
        \_typespec_member: (addr), line:4:20, endln:4:24
        |vpiFullName:work@dut1.mem_s.addr
        |vpiActual:
        \_bit_typespec: , line:4:6, endln:4:17
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:20, endln:5:24
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:11:17
      |vpiName:data
      |vpiTypespec:
      \_ref_obj: (work@dut1.mem_s.data)
        |vpiParent:
        \_typespec_member: (data), line:5:20, endln:5:24
        |vpiFullName:work@dut1.mem_s.data
        |vpiActual:
        \_bit_typespec: , line:5:6, endln:5:17
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (wr), line:6:20, endln:6:22
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:11:17
      |vpiName:wr
      |vpiTypespec:
      \_ref_obj: (work@dut1.mem_s.wr)
        |vpiParent:
        \_typespec_member: (wr), line:6:20, endln:6:22
        |vpiFullName:work@dut1.mem_s.wr
        |vpiActual:
        \_bit_typespec: , line:6:6, endln:6:9
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:9
  |vpiDefName:work@dut1
  |vpiNet:
  \_logic_net: (work@dut1.mem1), line:9:9, endln:9:13
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.mem1)
      |vpiParent:
      \_logic_net: (work@dut1.mem1), line:9:9, endln:9:13
      |vpiFullName:work@dut1.mem1
      |vpiActual:
      \_struct_typespec: (mem_s), line:3:11, endln:11:17
    |vpiName:mem1
    |vpiFullName:work@dut1.mem1
  |vpiNet:
  \_logic_net: (work@dut1.mem2), line:11:9, endln:11:13
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.mem2)
      |vpiParent:
      \_logic_net: (work@dut1.mem2), line:11:9, endln:11:13
      |vpiFullName:work@dut1.mem2
      |vpiActual:
      \_struct_typespec: (mem_s), line:3:11, endln:11:17
    |vpiName:mem2
    |vpiFullName:work@dut1.mem2
  |vpiNet:
  \_logic_net: (work@dut1.intf1), line:19:13, endln:19:18
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.intf1)
      |vpiParent:
      \_logic_net: (work@dut1.intf1), line:19:13, endln:19:18
      |vpiFullName:work@dut1.intf1
      |vpiActual:
      \_struct_typespec: (intf), line:13:11, endln:22:23
    |vpiName:intf1
    |vpiFullName:work@dut1.intf1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut1.intf2), line:21:13, endln:21:18
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.intf2)
      |vpiParent:
      \_logic_net: (work@dut1.intf2), line:21:13, endln:21:18
      |vpiFullName:work@dut1.intf2
      |vpiActual:
      \_struct_typespec: (intf), line:13:11, endln:22:23
    |vpiName:intf2
    |vpiFullName:work@dut1.intf2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut1.intf3), line:22:13, endln:22:18
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.intf3)
      |vpiParent:
      \_logic_net: (work@dut1.intf3), line:22:13, endln:22:18
      |vpiFullName:work@dut1.intf3
      |vpiActual:
      \_struct_typespec: (intf), line:13:11, endln:22:23
    |vpiName:intf3
    |vpiFullName:work@dut1.intf3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.csr_pmp_addr)
      |vpiParent:
      \_logic_net: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
      |vpiFullName:work@dut1.csr_pmp_addr
      |vpiActual:
      \_logic_typespec: , line:26:3, endln:26:32
    |vpiName:csr_pmp_addr
    |vpiFullName:work@dut1.csr_pmp_addr
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut1.pmp_req_err), line:27:16, endln:27:27
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.pmp_req_err)
      |vpiParent:
      \_logic_net: (work@dut1.pmp_req_err), line:27:16, endln:27:27
      |vpiFullName:work@dut1.pmp_req_err
      |vpiActual:
      \_logic_typespec: , line:27:3, endln:27:32
    |vpiName:pmp_req_err
    |vpiFullName:work@dut1.pmp_req_err
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_ref_obj: (work@dut1.pmp_req_err1)
      |vpiParent:
      \_logic_net: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
      |vpiFullName:work@dut1.pmp_req_err1
      |vpiActual:
      \_logic_typespec: , line:28:3, endln:28:33
    |vpiName:pmp_req_err1
    |vpiFullName:work@dut1.pmp_req_err1
    |vpiNetType:36
|uhdmallModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@dut2
  |vpiTypedef:
  \_struct_typespec: (mem_s), line:36:11, endln:39:4
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:mem_s
    |vpiInstance:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:37:20, endln:37:24
      |vpiParent:
      \_struct_typespec: (mem_s), line:36:11, endln:39:4
      |vpiName:addr
      |vpiTypespec:
      \_ref_obj: (work@dut2.mem_s.addr)
        |vpiParent:
        \_typespec_member: (addr), line:37:20, endln:37:24
        |vpiFullName:work@dut2.mem_s.addr
        |vpiActual:
        \_bit_typespec: , line:37:6, endln:37:17
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:37
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:37
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (data), line:38:20, endln:38:24
      |vpiParent:
      \_struct_typespec: (mem_s), line:36:11, endln:39:4
      |vpiName:data
      |vpiTypespec:
      \_ref_obj: (work@dut2.mem_s.data)
        |vpiParent:
        \_typespec_member: (data), line:38:20, endln:38:24
        |vpiFullName:work@dut2.mem_s.data
        |vpiActual:
        \_bit_typespec: , line:38:6, endln:38:17
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:38
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:38
      |vpiRefEndColumnNo:17
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.mem), line:41:9, endln:41:12
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:mem
    |vpiFullName:work@dut2.mem
  |vpiNet:
  \_logic_net: (work@dut2.memArr), line:42:9, endln:42:15
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:memArr
    |vpiFullName:work@dut2.memArr
  |vpiNet:
  \_logic_net: (work@dut2.memMulti), line:43:9, endln:43:17
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:memMulti
    |vpiFullName:work@dut2.memMulti
|uhdmallModules:
\_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@prim_generic_ram_1
  |vpiTypedef:
  \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20
    |vpiParent:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:pmp_cfg_mode_e
    |vpiInstance:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiBaseTypespec:
    \_ref_obj: (work@prim_generic_ram_1.pmp_cfg_mode_e)
      |vpiParent:
      \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_mode_e
      |vpiActual:
      \_logic_typespec: , line:49:16, endln:49:27
    |vpiEnumConst:
    \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
      |vpiParent:
      \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20
      |vpiName:PMP_MODE_TOR
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
  |vpiTypedef:
  \_struct_typespec: (pmp_cfg_t), line:52:11, endln:55:4
    |vpiParent:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:pmp_cfg_t
    |vpiInstance:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (lock), line:53:20, endln:53:24
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:52:11, endln:55:4
      |vpiName:lock
      |vpiTypespec:
      \_ref_obj: (work@prim_generic_ram_1.pmp_cfg_t.lock)
        |vpiParent:
        \_typespec_member: (lock), line:53:20, endln:53:24
        |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t.lock
        |vpiActual:
        \_logic_typespec: , line:53:5, endln:53:10
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:53
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:53
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (mode), line:54:20, endln:54:24
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:52:11, endln:55:4
      |vpiName:mode
      |vpiTypespec:
      \_ref_obj: (work@prim_generic_ram_1.pmp_cfg_t.mode)
        |vpiParent:
        \_typespec_member: (mode), line:54:20, endln:54:24
        |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t.mode
        |vpiActual:
        \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20
      |vpiRefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
      |vpiRefLineNo:54
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:54
      |vpiRefEndColumnNo:19
  |vpiDefName:work@prim_generic_ram_1
  |vpiNet:
  \_logic_net: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
    |vpiParent:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:pmp_cfg
    |vpiFullName:work@prim_generic_ram_1.pmp_cfg
  |vpiNet:
  \_logic_net: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
    |vpiParent:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:i
    |vpiFullName:work@prim_generic_ram_1.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiForInitStmt:
    \_assign_stmt: , line:59:7, endln:59:19
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:59:18, endln:59:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
        |vpiParent:
        \_assign_stmt: , line:59:7, endln:59:19
        |vpiTypespec:
        \_ref_obj: (work@prim_generic_ram_1.i)
          |vpiParent:
          \_int_var: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
          |vpiFullName:work@prim_generic_ram_1.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
    |vpiCondition:
    \_operation: , line:59:21, endln:59:26
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
        |vpiParent:
        \_operation: , line:59:21, endln:59:26
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_logic_net: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
      |vpiOperand:
      \_constant: , line:59:25, endln:59:26
        |vpiParent:
        \_operation: , line:59:21, endln:59:26
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:59:28, endln:59:29
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@prim_generic_ram_1.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_logic_net: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
    |vpiStmt:
    \_named_begin: (work@prim_generic_ram_1.g_pmp_csrs)
      |vpiParent:
      \_gen_for: 
      |vpiName:g_pmp_csrs
      |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs
      |vpiStmt:
      \_cont_assign: , line:61:10, endln:62:38
        |vpiParent:
        \_named_begin: (work@prim_generic_ram_1.g_pmp_csrs)
        |vpiRhs:
        \_operation: , line:61:24, endln:62:38
          |vpiParent:
          \_cont_assign: , line:61:10, endln:62:38
          |vpiOpType:28
          |vpiOperand:
          \_operation: , line:61:24, endln:61:40
            |vpiParent:
            \_operation: , line:61:24, endln:62:38
            |vpiOpType:4
            |vpiOperand:
            \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
              |vpiParent:
              \_operation: , line:61:24, endln:61:40
              |vpiName:pmp_cfg[i].lock
              |vpiActual:
              \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
                |vpiParent:
                \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i]
                |vpiIndex:
                \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:i
                  |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.i
              |vpiActual:
              \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.lock), line:61:36, endln:61:40
                |vpiParent:
                \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:lock
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.lock
          |vpiOperand:
          \_operation: , line:62:4, endln:62:37
            |vpiParent:
            \_operation: , line:61:24, endln:62:38
            |vpiOpType:15
            |vpiOperand:
            \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
              |vpiParent:
              \_operation: , line:62:4, endln:62:37
              |vpiName:pmp_cfg[i + 1].mode
              |vpiActual:
              \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                |vpiParent:
                \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i + 1]
                |vpiIndex:
                \_operation: , line:62:12, endln:62:15
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.i), line:62:12, endln:62:13
                    |vpiParent:
                    \_operation: , line:62:12, endln:62:15
                    |vpiName:i
                    |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.i
                  |vpiOperand:
                  \_constant: , line:62:14, endln:62:15
                    |vpiParent:
                    \_operation: , line:62:12, endln:62:15
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiActual:
              \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.mode), line:62:17, endln:62:21
                |vpiParent:
                \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:mode
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.mode
            |vpiOperand:
            \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR), line:62:25, endln:62:37
              |vpiParent:
              \_operation: , line:62:4, endln:62:37
              |vpiName:PMP_MODE_TOR
              |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR
        |vpiLhs:
        \_ref_obj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
          |vpiParent:
          \_cont_assign: , line:61:10, endln:62:38
          |vpiName:pmp_addr_we
          |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.test), line:75:19, endln:75:23
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:test
    |vpiFullName:work@test.test
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:74:1, endln:75:25
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_initial: , line:74:1, endln:75:25
      |vpiArgument:
      \_ref_obj: (work@test.test), line:75:19, endln:75:23
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_logic_net: (work@test.test), line:75:19, endln:75:23
      |vpiName:$vpi_decompiler
  |vpiRefModule:
  \_ref_module: work@dut1 (u1), line:70:8, endln:70:10
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u1
    |vpiDefName:work@dut1
    |vpiActual:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiRefModule:
  \_ref_module: work@dut2 (u2), line:71:8, endln:71:10
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u2
    |vpiDefName:work@dut2
    |vpiActual:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiRefModule:
  \_ref_module: work@prim_generic_ram_1 (u3), line:72:22, endln:72:24
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u3
    |vpiDefName:work@prim_generic_ram_1
    |vpiActual:
    \_module_inst: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:74:1, endln:75:25
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_initial: , line:74:1, endln:75:25
      |vpiArgument:
      \_ref_obj: (work@test.test), line:75:19, endln:75:23
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
      |vpiName:$vpi_decompiler
  |vpiModule:
  \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u1
    |vpiFullName:work@test.u1
    |vpiVariables:
    \_struct_var: (work@test.u1.mem1), line:9:9, endln:9:13
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiTypespec:
      \_ref_obj: (work@test.u1.mem1)
        |vpiParent:
        \_struct_var: (work@test.u1.mem1), line:9:9, endln:9:13
        |vpiFullName:work@test.u1.mem1
        |vpiActual:
        \_struct_typespec: (mem_s), line:3:11, endln:11:17
      |vpiName:mem1
      |vpiFullName:work@test.u1.mem1
      |vpiVisibility:1
    |vpiVariables:
    \_array_var: (work@test.u1.mem2), line:11:9, endln:11:13
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:2
      |vpiTypespec:
      \_ref_obj: (work@test.u1.mem2)
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:13
        |vpiFullName:work@test.u1.mem2
        |vpiActual:
        \_array_typespec: 
      |vpiName:mem2
      |vpiFullName:work@test.u1.mem2
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:11:15, endln:11:16
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:13
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:11:15, endln:11:16
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:11:15, endln:11:16
            |vpiParent:
            \_operation: , line:11:15, endln:11:16
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u1.mem2), line:11:9, endln:11:13
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:13
        |vpiTypespec:
        \_ref_obj: (work@test.u1.mem2)
          |vpiParent:
          \_struct_var: (work@test.u1.mem2), line:11:9, endln:11:13
          |vpiFullName:work@test.u1.mem2
          |vpiActual:
          \_struct_typespec: (mem_s), line:3:11, endln:11:17
        |vpiFullName:work@test.u1.mem2
    |vpiVariables:
    \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:2
      |vpiTypespec:
      \_ref_obj: (work@test.u1.csr_pmp_addr)
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
        |vpiFullName:work@test.u1.csr_pmp_addr
        |vpiActual:
        \_array_typespec: 
      |vpiName:csr_pmp_addr
      |vpiFullName:work@test.u1.csr_pmp_addr
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:26:30, endln:26:31
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:26:30, endln:26:31
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:26:30, endln:26:31
            |vpiParent:
            \_operation: , line:26:30, endln:26:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
        |vpiTypespec:
        \_ref_obj: (work@test.u1.csr_pmp_addr)
          |vpiParent:
          \_logic_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
          |vpiFullName:work@test.u1.csr_pmp_addr
          |vpiActual:
          \_logic_typespec: , line:26:3, endln:26:15
        |vpiFullName:work@test.u1.csr_pmp_addr
    |vpiVariables:
    \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:2
      |vpiTypespec:
      \_ref_obj: (work@test.u1.pmp_req_err)
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
        |vpiFullName:work@test.u1.pmp_req_err
        |vpiActual:
        \_array_typespec: 
      |vpiName:pmp_req_err
      |vpiFullName:work@test.u1.pmp_req_err
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:27:30, endln:27:31
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:27:30, endln:27:31
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:27:30, endln:27:31
            |vpiParent:
            \_operation: , line:27:30, endln:27:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
        |vpiTypespec:
        \_ref_obj: (work@test.u1.pmp_req_err)
          |vpiParent:
          \_logic_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
          |vpiFullName:work@test.u1.pmp_req_err
          |vpiActual:
          \_logic_typespec: , line:27:3, endln:27:8
        |vpiFullName:work@test.u1.pmp_req_err
    |vpiVariables:
    \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:6
      |vpiTypespec:
      \_ref_obj: (work@test.u1.pmp_req_err1)
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
        |vpiFullName:work@test.u1.pmp_req_err1
        |vpiActual:
        \_array_typespec: 
      |vpiName:pmp_req_err1
      |vpiFullName:work@test.u1.pmp_req_err1
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:28:31, endln:28:32
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:28:31, endln:28:32
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:28:31, endln:28:32
            |vpiParent:
            \_operation: , line:28:31, endln:28:32
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:28:34, endln:28:35
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:28:34, endln:28:35
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:28:34, endln:28:35
            |vpiParent:
            \_operation: , line:28:34, endln:28:35
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
        |vpiTypespec:
        \_ref_obj: (work@test.u1.pmp_req_err1)
          |vpiParent:
          \_logic_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
          |vpiFullName:work@test.u1.pmp_req_err1
          |vpiActual:
          \_logic_typespec: , line:28:3, endln:28:8
        |vpiFullName:work@test.u1.pmp_req_err1
    |vpiTypedef:
    \_struct_typespec: (intf), line:13:11, endln:22:23
    |vpiTypedef:
    \_struct_typespec: (mem_s), line:3:11, endln:11:17
    |vpiDefName:work@dut1
    |vpiDefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_struct_net: (work@test.u1.intf1), line:19:13, endln:19:18
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiTypespec:
      \_ref_obj: (work@test.u1.intf1)
        |vpiParent:
        \_struct_net: (work@test.u1.intf1), line:19:13, endln:19:18
        |vpiFullName:work@test.u1.intf1
        |vpiActual:
        \_struct_typespec: (intf), line:13:11, endln:22:23
      |vpiName:intf1
      |vpiFullName:work@test.u1.intf1
      |vpiNetType:1
    |vpiArrayNet:
    \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:2
      |vpiName:intf2
      |vpiFullName:work@test.u1.intf2
      |vpiRange:
      \_range: , line:21:21, endln:21:22
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:21:21, endln:21:22
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:21:21, endln:21:22
            |vpiParent:
            \_operation: , line:21:21, endln:21:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_struct_net: (work@test.u1.intf2.intf2), line:21:13, endln:21:23
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18
        |vpiTypespec:
        \_ref_obj: (work@test.u1.intf2.intf2)
          |vpiParent:
          \_struct_net: (work@test.u1.intf2.intf2), line:21:13, endln:21:23
          |vpiFullName:work@test.u1.intf2.intf2
          |vpiActual:
          \_struct_typespec: (intf), line:13:11, endln:22:23
        |vpiName:intf2
        |vpiFullName:work@test.u1.intf2.intf2
        |vpiNetType:1
    |vpiArrayNet:
    \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18
      |vpiParent:
      \_module_inst: work@dut1 (work@test.u1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:70:3, endln:70:13
      |vpiSize:6
      |vpiName:intf3
      |vpiFullName:work@test.u1.intf3
      |vpiRange:
      \_range: , line:22:21, endln:22:22
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:22:21, endln:22:22
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:22:21, endln:22:22
            |vpiParent:
            \_operation: , line:22:21, endln:22:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:22:24, endln:22:25
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:22:24, endln:22:25
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:22:24, endln:22:25
            |vpiParent:
            \_operation: , line:22:24, endln:22:25
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_struct_net: (work@test.u1.intf3.intf3), line:22:13, endln:22:23
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18
        |vpiTypespec:
        \_ref_obj: (work@test.u1.intf3.intf3)
          |vpiParent:
          \_struct_net: (work@test.u1.intf3.intf3), line:22:13, endln:22:23
          |vpiFullName:work@test.u1.intf3.intf3
          |vpiActual:
          \_struct_typespec: (intf), line:13:11, endln:22:23
        |vpiName:intf3
        |vpiFullName:work@test.u1.intf3.intf3
        |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiModule:
  \_module_inst: work@dut2 (work@test.u2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:71:3, endln:71:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u2
    |vpiFullName:work@test.u2
    |vpiVariables:
    \_struct_var: (work@test.u2.mem), line:41:9, endln:41:12
      |vpiParent:
      \_module_inst: work@dut2 (work@test.u2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:71:3, endln:71:13
      |vpiTypespec:
      \_ref_obj: (work@test.u2.mem)
        |vpiParent:
        \_struct_var: (work@test.u2.mem), line:41:9, endln:41:12
        |vpiFullName:work@test.u2.mem
        |vpiActual:
        \_struct_typespec: (mem_s), line:36:11, endln:39:4
      |vpiName:mem
      |vpiFullName:work@test.u2.mem
      |vpiVisibility:1
    |vpiVariables:
    \_array_var: (work@test.u2.memArr), line:42:9, endln:42:15
      |vpiParent:
      \_module_inst: work@dut2 (work@test.u2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:71:3, endln:71:13
      |vpiSize:20
      |vpiTypespec:
      \_ref_obj: (work@test.u2.memArr)
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:15
        |vpiFullName:work@test.u2.memArr
        |vpiActual:
        \_array_typespec: 
      |vpiName:memArr
      |vpiFullName:work@test.u2.memArr
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:42:17, endln:42:19
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:15
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:42:17, endln:42:19
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:42:17, endln:42:19
            |vpiParent:
            \_operation: , line:42:17, endln:42:19
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u2.memArr), line:42:9, endln:42:15
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:15
        |vpiTypespec:
        \_ref_obj: (work@test.u2.memArr)
          |vpiParent:
          \_struct_var: (work@test.u2.memArr), line:42:9, endln:42:15
          |vpiFullName:work@test.u2.memArr
          |vpiActual:
          \_struct_typespec: (mem_s), line:36:11, endln:39:4
        |vpiFullName:work@test.u2.memArr
    |vpiVariables:
    \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:17
      |vpiParent:
      \_module_inst: work@dut2 (work@test.u2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:71:3, endln:71:13
      |vpiSize:600
      |vpiTypespec:
      \_ref_obj: (work@test.u2.memMulti)
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:17
        |vpiFullName:work@test.u2.memMulti
        |vpiActual:
        \_array_typespec: 
      |vpiName:memMulti
      |vpiFullName:work@test.u2.memMulti
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:43:19, endln:43:21
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:17
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:43:19, endln:43:21
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:43:19, endln:43:21
            |vpiParent:
            \_operation: , line:43:19, endln:43:21
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:43:23, endln:43:25
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:17
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:43:23, endln:43:25
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:43:23, endln:43:25
            |vpiParent:
            \_operation: , line:43:23, endln:43:25
            |vpiDecompile:30
            |vpiSize:64
            |UINT:30
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u2.memMulti), line:43:9, endln:43:17
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:17
        |vpiTypespec:
        \_ref_obj: (work@test.u2.memMulti)
          |vpiParent:
          \_struct_var: (work@test.u2.memMulti), line:43:9, endln:43:17
          |vpiFullName:work@test.u2.memMulti
          |vpiActual:
          \_struct_typespec: (mem_s), line:36:11, endln:39:4
        |vpiFullName:work@test.u2.memMulti
    |vpiTypedef:
    \_struct_typespec: (mem_s), line:36:11, endln:39:4
    |vpiDefName:work@dut2
    |vpiDefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
    |vpiDefLineNo:34
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiModule:
  \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u3
    |vpiFullName:work@test.u3
    |vpiVariables:
    \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
      |vpiParent:
      \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
      |vpiSize:2
      |vpiTypespec:
      \_ref_obj: (work@test.u3.pmp_cfg)
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
        |vpiFullName:work@test.u3.pmp_cfg
        |vpiActual:
        \_array_typespec: 
      |vpiName:pmp_cfg
      |vpiFullName:work@test.u3.pmp_cfg
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:57:27, endln:57:28
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:57:27, endln:57:28
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:57:27, endln:57:28
            |vpiParent:
            \_operation: , line:57:27, endln:57:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
        |vpiTypespec:
        \_ref_obj: (work@test.u3.pmp_cfg)
          |vpiParent:
          \_struct_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
          |vpiFullName:work@test.u3.pmp_cfg
          |vpiActual:
          \_struct_typespec: (pmp_cfg_t), line:52:11, endln:55:4
        |vpiFullName:work@test.u3.pmp_cfg
    |vpiTypedef:
    \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20
    |vpiTypedef:
    \_struct_typespec: (pmp_cfg_t), line:52:11, endln:55:4
    |vpiDefName:work@prim_generic_ram_1
    |vpiDefFile:${SURELOG_DIR}/tests/StructVar/dut.sv
    |vpiDefLineNo:47
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
      |vpiParent:
      \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
      |vpiName:g_pmp_csrs[0]
      |vpiFullName:work@test.u3.g_pmp_csrs[0]
      |vpiGenScope:
      \_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
        |vpiFullName:work@test.u3.g_pmp_csrs[0]
        |vpiParameter:
        \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59:0
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
          |UINT:0
          |vpiTypespec:
          \_ref_obj: (work@test.u3.g_pmp_csrs[0].i)
            |vpiParent:
            \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59:0
            |vpiFullName:work@test.u3.g_pmp_csrs[0].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[0].i
        |vpiContAssign:
        \_cont_assign: , line:61:10, endln:62:38
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
          |vpiRhs:
          \_operation: , line:61:24, endln:62:38
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:61:24, endln:61:40
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:4
              |vpiOperand:
              \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiName:pmp_cfg[i].lock
                |vpiActual:
                \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:pmp_cfg
                  |vpiFullName:pmp_cfg[i]
                  |vpiActual:
                  \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
                  |vpiIndex:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock.i), line:61:33, endln:61:34
                    |vpiParent:
                    \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
                    |vpiName:i
                    |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock.i
                    |vpiActual:
                    \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59:0
                |vpiActual:
                \_ref_obj: (work@test.u3.g_pmp_csrs[0].lock), line:61:36, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:lock
                  |vpiFullName:work@test.u3.g_pmp_csrs[0].lock
                  |vpiActual:
                  \_typespec_member: (lock), line:53:20, endln:53:24
            |vpiOperand:
            \_operation: , line:62:4, endln:62:37
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:15
              |vpiOperand:
              \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:pmp_cfg[i + 1].mode
                |vpiActual:
                \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                  |vpiName:pmp_cfg
                  |vpiFullName:pmp_cfg[i + 1]
                  |vpiActual:
                  \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
                  |vpiIndex:
                  \_operation: , line:62:12, endln:62:15
                    |vpiParent:
                    \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i + 1].mode.pmp_cfg.i), line:62:12, endln:62:13
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiName:i
                      |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_cfg[i + 1].mode.pmp_cfg.i
                      |vpiActual:
                      \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59:0
                    |vpiOperand:
                    \_constant: , line:62:14, endln:62:15
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                |vpiActual:
                \_ref_obj: (work@test.u3.g_pmp_csrs[0].mode), line:62:17, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                  |vpiName:mode
                  |vpiFullName:work@test.u3.g_pmp_csrs[0].mode
                  |vpiActual:
                  \_typespec_member: (mode), line:54:20, endln:54:24
              |vpiOperand:
              \_ref_obj: (work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR), line:62:25, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:PMP_MODE_TOR
                |vpiFullName:work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR
                |vpiActual:
                \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
          |vpiLhs:
          \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_addr_we), line:61:10, endln:61:21
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38
            |vpiName:pmp_addr_we
            |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_addr_we
    |vpiGenScopeArray:
    \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
      |vpiParent:
      \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
      |vpiName:g_pmp_csrs[1]
      |vpiFullName:work@test.u3.g_pmp_csrs[1]
      |vpiGenScope:
      \_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
        |vpiFullName:work@test.u3.g_pmp_csrs[1]
        |vpiParameter:
        \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59:0
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
          |UINT:1
          |vpiTypespec:
          \_ref_obj: (work@test.u3.g_pmp_csrs[1].i)
            |vpiParent:
            \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59:0
            |vpiFullName:work@test.u3.g_pmp_csrs[1].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[1].i
        |vpiContAssign:
        \_cont_assign: , line:61:10, endln:62:38
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
          |vpiRhs:
          \_operation: , line:61:24, endln:62:38
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:61:24, endln:61:40
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:4
              |vpiOperand:
              \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiName:pmp_cfg[i].lock
                |vpiActual:
                \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:pmp_cfg
                  |vpiFullName:pmp_cfg[i]
                  |vpiActual:
                  \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
                  |vpiIndex:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock.i), line:61:33, endln:61:34
                    |vpiParent:
                    \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
                    |vpiName:i
                    |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock.i
                    |vpiActual:
                    \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59:0
                |vpiActual:
                \_ref_obj: (work@test.u3.g_pmp_csrs[1].lock), line:61:36, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:lock
                  |vpiFullName:work@test.u3.g_pmp_csrs[1].lock
                  |vpiActual:
                  \_typespec_member: (lock), line:53:20, endln:53:24
            |vpiOperand:
            \_operation: , line:62:4, endln:62:37
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:15
              |vpiOperand:
              \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:pmp_cfg[i + 1].mode
                |vpiActual:
                \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                  |vpiName:pmp_cfg
                  |vpiFullName:pmp_cfg[i + 1]
                  |vpiActual:
                  \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24
                  |vpiIndex:
                  \_operation: , line:62:12, endln:62:15
                    |vpiParent:
                    \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i + 1].mode.pmp_cfg.i), line:62:12, endln:62:13
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiName:i
                      |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_cfg[i + 1].mode.pmp_cfg.i
                      |vpiActual:
                      \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59:0
                    |vpiOperand:
                    \_constant: , line:62:14, endln:62:15
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                |vpiActual:
                \_ref_obj: (work@test.u3.g_pmp_csrs[1].mode), line:62:17, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                  |vpiName:mode
                  |vpiFullName:work@test.u3.g_pmp_csrs[1].mode
                  |vpiActual:
                  \_typespec_member: (mode), line:54:20, endln:54:24
              |vpiOperand:
              \_ref_obj: (work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR), line:62:25, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:PMP_MODE_TOR
                |vpiFullName:work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR
                |vpiActual:
                \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
          |vpiLhs:
          \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_addr_we), line:61:10, endln:61:21
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38
            |vpiName:pmp_addr_we
            |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_addr_we
\_weaklyReferenced:
\_bit_typespec: , line:4:6, endln:4:17
  |vpiParent:
  \_typespec_member: (addr), line:4:20, endln:4:24
  |vpiRange:
  \_range: , line:4:12, endln:4:17
    |vpiParent:
    \_bit_typespec: , line:4:6, endln:4:17
    |vpiLeftRange:
    \_constant: , line:4:13, endln:4:14
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:15, endln:4:16
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:5:6, endln:5:17
  |vpiParent:
  \_typespec_member: (data), line:5:20, endln:5:24
  |vpiRange:
  \_range: , line:5:12, endln:5:17
    |vpiParent:
    \_bit_typespec: , line:5:6, endln:5:17
    |vpiLeftRange:
    \_constant: , line:5:13, endln:5:14
      |vpiParent:
      \_range: , line:5:12, endln:5:17
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:15, endln:5:16
      |vpiParent:
      \_range: , line:5:12, endln:5:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:6:6, endln:6:9
  |vpiParent:
  \_typespec_member: (wr), line:6:20, endln:6:22
\_logic_typespec: , line:14:6, endln:14:19
  |vpiParent:
  \_typespec_member: (addr), line:14:22, endln:14:26
  |vpiRange:
  \_range: , line:14:14, endln:14:19
    |vpiParent:
    \_logic_typespec: , line:14:6, endln:14:19
    |vpiLeftRange:
    \_constant: , line:14:15, endln:14:16
      |vpiParent:
      \_range: , line:14:14, endln:14:19
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:17, endln:14:18
      |vpiParent:
      \_range: , line:14:14, endln:14:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:6, endln:15:19
  |vpiParent:
  \_typespec_member: (data), line:15:22, endln:15:26
  |vpiRange:
  \_range: , line:15:14, endln:15:19
    |vpiParent:
    \_logic_typespec: , line:15:6, endln:15:19
    |vpiLeftRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:14, endln:15:19
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:17, endln:15:18
      |vpiParent:
      \_range: , line:15:14, endln:15:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:6, endln:16:11
  |vpiParent:
  \_typespec_member: (wr), line:16:22, endln:16:24
\_bit_typespec: , line:37:6, endln:37:17
  |vpiParent:
  \_typespec_member: (addr), line:37:20, endln:37:24
  |vpiRange:
  \_range: , line:37:12, endln:37:17
    |vpiParent:
    \_bit_typespec: , line:37:6, endln:37:17
    |vpiLeftRange:
    \_constant: , line:37:13, endln:37:14
      |vpiParent:
      \_range: , line:37:12, endln:37:17
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:15, endln:37:16
      |vpiParent:
      \_range: , line:37:12, endln:37:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:38:6, endln:38:17
  |vpiParent:
  \_typespec_member: (data), line:38:20, endln:38:24
  |vpiRange:
  \_range: , line:38:12, endln:38:17
    |vpiParent:
    \_bit_typespec: , line:38:6, endln:38:17
    |vpiLeftRange:
    \_constant: , line:38:13, endln:38:14
      |vpiParent:
      \_range: , line:38:12, endln:38:17
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:15, endln:38:16
      |vpiParent:
      \_range: , line:38:12, endln:38:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:16, endln:49:27
  |vpiRange:
  \_range: , line:49:22, endln:49:27
    |vpiParent:
    \_logic_typespec: , line:49:16, endln:49:27
    |vpiLeftRange:
    \_constant: , line:49:23, endln:49:24
      |vpiParent:
      \_range: , line:49:22, endln:49:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:25, endln:49:26
      |vpiParent:
      \_range: , line:49:22, endln:49:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:5, endln:53:10
  |vpiParent:
  \_typespec_member: (lock), line:53:20, endln:53:24
\_array_typespec: 
\_logic_typespec: , line:26:3, endln:26:15
  |vpiParent:
  \_logic_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28
  |vpiRange:
  \_range: , line:26:9, endln:26:15
    |vpiParent:
    \_logic_typespec: , line:26:3, endln:26:15
    |vpiLeftRange:
    \_constant: , line:26:10, endln:26:12
      |vpiParent:
      \_range: , line:26:9, endln:26:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:13, endln:26:14
      |vpiParent:
      \_range: , line:26:9, endln:26:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:27:3, endln:27:8
  |vpiParent:
  \_logic_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27
\_array_typespec: 
\_logic_typespec: , line:28:3, endln:28:8
  |vpiParent:
  \_logic_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28
\_array_typespec: 
\_array_typespec: 
\_array_typespec: 
\_array_typespec: 
\_operation: , line:62:12, endln:62:15
  |vpiParent:
  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiOpType:24
  |vpiOperand:
  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i + 1].mode.i), line:62:12, endln:62:13
    |vpiParent:
    \_operation: , line:62:12, endln:62:15
    |vpiName:i
    |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_cfg[i + 1].mode.i
  |vpiOperand:
  \_constant: , line:62:14, endln:62:15
\_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiParent:
  \_operation: , line:62:4, endln:62:37
  |vpiName:pmp_cfg[i + 1].mode
  |vpiActual:
  \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
    |vpiParent:
    \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
    |vpiName:pmp_cfg
    |vpiFullName:pmp_cfg[i + 1]
    |vpiIndex:
    \_operation: , line:62:12, endln:62:15
  |vpiActual:
  \_ref_obj: (work@test.u3.g_pmp_csrs[0].mode), line:62:17, endln:62:21
    |vpiParent:
    \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
    |vpiName:mode
    |vpiFullName:work@test.u3.g_pmp_csrs[0].mode
\_operation: , line:62:4, endln:62:37
  |vpiParent:
  \_operation: , line:61:24, endln:62:38
  |vpiOpType:15
  |vpiOperand:
  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiOperand:
  \_ref_obj: (work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR), line:62:25, endln:62:37
    |vpiParent:
    \_operation: , line:62:4, endln:62:37
    |vpiName:PMP_MODE_TOR
    |vpiFullName:work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR
\_operation: , line:61:24, endln:62:38
  |vpiParent:
  \_cont_assign: , line:61:10, endln:62:38
  |vpiOpType:28
  |vpiOperand:
  \_operation: , line:61:24, endln:61:40
    |vpiParent:
    \_operation: , line:61:24, endln:62:38
    |vpiOpType:4
    |vpiOperand:
    \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
      |vpiParent:
      \_operation: , line:61:24, endln:61:40
      |vpiName:pmp_cfg[i].lock
      |vpiActual:
      \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
        |vpiParent:
        \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
        |vpiName:pmp_cfg
        |vpiFullName:pmp_cfg[i]
        |vpiIndex:
        \_ref_obj: (work@test.u3.g_pmp_csrs[0].i), line:61:33, endln:61:34
          |vpiParent:
          \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[0].i
      |vpiActual:
      \_ref_obj: (work@test.u3.g_pmp_csrs[0].lock), line:61:36, endln:61:40
        |vpiParent:
        \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
        |vpiName:lock
        |vpiFullName:work@test.u3.g_pmp_csrs[0].lock
  |vpiOperand:
  \_operation: , line:62:4, endln:62:37
\_cont_assign: , line:61:10, endln:62:38
  |vpiParent:
  \_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
  |vpiRhs:
  \_operation: , line:61:24, endln:62:38
  |vpiLhs:
  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_addr_we), line:61:10, endln:61:21
    |vpiParent:
    \_cont_assign: , line:61:10, endln:62:38
    |vpiName:pmp_addr_we
    |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_addr_we
\_operation: , line:62:12, endln:62:15
  |vpiParent:
  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiOpType:24
  |vpiOperand:
  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i + 1].mode.i), line:62:12, endln:62:13
    |vpiParent:
    \_operation: , line:62:12, endln:62:15
    |vpiName:i
    |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_cfg[i + 1].mode.i
  |vpiOperand:
  \_constant: , line:62:14, endln:62:15
\_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiParent:
  \_operation: , line:62:4, endln:62:37
  |vpiName:pmp_cfg[i + 1].mode
  |vpiActual:
  \_bit_select: (pmp_cfg[i + 1]), line:62:4, endln:62:11
    |vpiParent:
    \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
    |vpiName:pmp_cfg
    |vpiFullName:pmp_cfg[i + 1]
    |vpiIndex:
    \_operation: , line:62:12, endln:62:15
  |vpiActual:
  \_ref_obj: (work@test.u3.g_pmp_csrs[1].mode), line:62:17, endln:62:21
    |vpiParent:
    \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
    |vpiName:mode
    |vpiFullName:work@test.u3.g_pmp_csrs[1].mode
\_operation: , line:62:4, endln:62:37
  |vpiParent:
  \_operation: , line:61:24, endln:62:38
  |vpiOpType:15
  |vpiOperand:
  \_hier_path: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
  |vpiOperand:
  \_ref_obj: (work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR), line:62:25, endln:62:37
    |vpiParent:
    \_operation: , line:62:4, endln:62:37
    |vpiName:PMP_MODE_TOR
    |vpiFullName:work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR
\_operation: , line:61:24, endln:62:38
  |vpiParent:
  \_cont_assign: , line:61:10, endln:62:38
  |vpiOpType:28
  |vpiOperand:
  \_operation: , line:61:24, endln:61:40
    |vpiParent:
    \_operation: , line:61:24, endln:62:38
    |vpiOpType:4
    |vpiOperand:
    \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
      |vpiParent:
      \_operation: , line:61:24, endln:61:40
      |vpiName:pmp_cfg[i].lock
      |vpiActual:
      \_bit_select: (pmp_cfg[i]), line:61:25, endln:61:32
        |vpiParent:
        \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
        |vpiName:pmp_cfg
        |vpiFullName:pmp_cfg[i]
        |vpiIndex:
        \_ref_obj: (work@test.u3.g_pmp_csrs[1].i), line:61:33, endln:61:34
          |vpiParent:
          \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[1].i
      |vpiActual:
      \_ref_obj: (work@test.u3.g_pmp_csrs[1].lock), line:61:36, endln:61:40
        |vpiParent:
        \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
        |vpiName:lock
        |vpiFullName:work@test.u3.g_pmp_csrs[1].lock
  |vpiOperand:
  \_operation: , line:62:4, endln:62:37
\_cont_assign: , line:61:10, endln:62:38
  |vpiParent:
  \_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
  |vpiRhs:
  \_operation: , line:61:24, endln:62:38
  |vpiLhs:
  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_addr_we), line:61:10, endln:61:21
    |vpiParent:
    \_cont_assign: , line:61:10, endln:62:38
    |vpiName:pmp_addr_we
    |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_addr_we
\_logic_typespec: , line:26:3, endln:26:32
  |vpiRange:
  \_range: , line:26:9, endln:26:15
    |vpiParent:
    \_logic_typespec: , line:26:3, endln:26:32
    |vpiLeftRange:
    \_constant: , line:26:10, endln:26:12
      |vpiParent:
      \_range: , line:26:9, endln:26:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:13, endln:26:14
      |vpiParent:
      \_range: , line:26:9, endln:26:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:3, endln:27:32
\_logic_typespec: , line:28:3, endln:28:33
\_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
  |vpiParent:
  \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
  |vpiFullName:work@test.u3.g_pmp_csrs[0]
  |vpiParameter:
  \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59:0
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:62:38
\_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
  |vpiParent:
  \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
  |vpiName:g_pmp_csrs[0]
  |vpiFullName:work@test.u3.g_pmp_csrs[0]
  |vpiGenScope:
  \_gen_scope: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5
\_int_typespec: 
\_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
  |vpiParent:
  \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
  |vpiFullName:work@test.u3.g_pmp_csrs[1]
  |vpiParameter:
  \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59:0
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:62:38
\_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
  |vpiParent:
  \_module_inst: work@prim_generic_ram_1 (work@test.u3), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:72:3, endln:72:27
  |vpiName:g_pmp_csrs[1]
  |vpiFullName:work@test.u3.g_pmp_csrs[1]
  |vpiGenScope:
  \_gen_scope: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5
\_int_typespec: 
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StructVar/dut.sv | ${SURELOG_DIR}/build/regression/StructVar/roundtrip/dut_000.sv | 19 | 76 |