/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module i_ddr_primitive_inst(data_input, reset, enable, clock, output_data);
  input clock;
  input data_input;
  input enable;
  output [1:0] output_data;
  input reset;
  (* unused_bits = "0" *)
  wire \$auto$hierarchy.cc:1408:execute$2 ;
  wire \$auto$rs_design_edit.cc:568:execute$421 ;
  wire \$auto$rs_design_edit.cc:568:execute$422 ;
  wire \$auto$rs_design_edit.cc:568:execute$423 ;
  wire \$auto$rs_design_edit.cc:568:execute$424 ;
  wire \$auto$rs_design_edit.cc:568:execute$425 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:5.9-5.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$427.clock ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:2.9-2.19" *)
  wire \$auto$rs_design_edit.cc:820:execute$427.data_input ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:4.9-4.15" *)
  wire \$auto$rs_design_edit.cc:820:execute$427.enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:9.8-9.11" *)
  wire \$auto$rs_design_edit.cc:820:execute$427.out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:6.20-6.31" *)
  wire [1:0] \$auto$rs_design_edit.cc:820:execute$427.output_data ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:3.9-3.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$427.reset ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$hierarchy.cc:1408:execute$2 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$421 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$422 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$423 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$424 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$425 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$clock ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$data_input ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$enable ;
  wire [1:0] \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$output_data ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$reset ;
  wire \$iopadmap$clock ;
  wire \$iopadmap$data_input ;
  wire \$iopadmap$enable ;
  wire [1:0] \$iopadmap$output_data ;
  wire \$iopadmap$reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:5.9-5.14" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:5.9-5.14" *)
  wire clock;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:2.9-2.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:2.9-2.19" *)
  wire data_input;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:4.9-4.15" *)
  wire enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:9.8-9.11" *)
  wire out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:6.20-6.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:6.20-6.31" *)
  wire [1:0] output_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:3.9-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:3.9-3.14" *)
  wire reset;
  fabric_i_ddr_primitive_inst \$auto$rs_design_edit.cc:818:execute$426  (
    .\$iopadmap$output_data[1] (\$iopadmap$output_data [1]),
    .\$iopadmap$output_data[0] (\$iopadmap$output_data [0]),
    .\$auto$rs_design_edit.cc:568:execute$421 (\$auto$rs_design_edit.cc:568:execute$421 ),
    .\$auto$rs_design_edit.cc:568:execute$422 (\$auto$rs_design_edit.cc:568:execute$422 ),
    .\$auto$rs_design_edit.cc:568:execute$423 (\$auto$rs_design_edit.cc:568:execute$423 ),
    .\$auto$rs_design_edit.cc:568:execute$424 (\$auto$rs_design_edit.cc:568:execute$424 ),
    .\$auto$rs_design_edit.cc:568:execute$425 (\$auto$rs_design_edit.cc:568:execute$425 ),
    .\$iopadmap$enable (\$iopadmap$enable ),
    .\$auto$hierarchy.cc:1408:execute$2 (\$auto$hierarchy.cc:1408:execute$2 ),
    .out(out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:11.9-17.4" *)
  I_DDR \$auto$rs_design_edit.cc:820:execute$427.i_ddr_inst  (
    .C(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$clock ),
    .D(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$data_input ),
    .E(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$enable ),
    .Q({ \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$hierarchy.cc:1408:execute$2 , \$auto$rs_design_edit.cc:820:execute$427.out  }),
    .R(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.clock  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$421 ),
    .I(\$auto$rs_design_edit.cc:820:execute$427.clock ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$clock )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.data_input  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$422 ),
    .I(\$auto$rs_design_edit.cc:820:execute$427.data_input ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$data_input )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.enable  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$423 ),
    .I(\$auto$rs_design_edit.cc:820:execute$427.enable ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$enable )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.output_data  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$output_data [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$427.output_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.output_data_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$424 ),
    .O(\$auto$rs_design_edit.cc:820:execute$427.output_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$i_ddr_primitive_inst.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$425 ),
    .I(\$auto$rs_design_edit.cc:820:execute$427.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$reset )
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$425  = \$auto$rs_design_edit.cc:568:execute$425 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$424  = \$auto$rs_design_edit.cc:568:execute$424 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$423  = \$auto$rs_design_edit.cc:568:execute$423 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$422  = \$auto$rs_design_edit.cc:568:execute$422 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$rs_design_edit.cc:568:execute$421  = \$auto$rs_design_edit.cc:568:execute$421 ;
  assign \$auto$hierarchy.cc:1408:execute$2  = \$flatten$auto$rs_design_edit.cc:820:execute$427.$auto$hierarchy.cc:1408:execute$2 ;
  assign \$iopadmap$enable  = \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$enable ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$427.$iopadmap$output_data  = \$iopadmap$output_data ;
  assign \$auto$rs_design_edit.cc:820:execute$427.clock  = clock;
  assign \$auto$rs_design_edit.cc:820:execute$427.data_input  = data_input;
  assign \$auto$rs_design_edit.cc:820:execute$427.enable  = enable;
  assign out = \$auto$rs_design_edit.cc:820:execute$427.out ;
  assign output_data = \$auto$rs_design_edit.cc:820:execute$427.output_data ;
  assign \$auto$rs_design_edit.cc:820:execute$427.reset  = reset;
endmodule
