INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/Instrution_Memory/sim/Instrution_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instrution_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2458] undeclared symbol O_TOMEM_WB_EX_isindelayslot, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Register_File.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CPU
INFO: [VRFC 10-2458] undeclared symbol MEMWB_OUT_1, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:432]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_OUT_2, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:433]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_OUT_3, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:434]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_hi_data, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:440]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_lo_data, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:442]
INFO: [VRFC 10-2458] undeclared symbol CL_OUT_1, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:460]
INFO: [VRFC 10-2458] undeclared symbol CL_OUT_2, assumed default net type wire [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:461]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
