#define HDMIRX_INNER_MISC_0_BASE 0x173800
#define REG_0000_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x00)//0x1738_00h
    #define REG_0000_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_SW_RST Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x02)//0x1738_01h
    #define REG_0004_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_CLK_DET_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x08)//0x1738_04h
    #define REG_0010_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_0_STABLE_DET_PERIOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_0_STABLE_DET_TIMES Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0014_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x0a)//0x1738_05h
    #define REG_0014_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_0_STABLE_DET_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0014_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_0_STABLE_DET_OVF_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_0_CLK_STABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x10)//0x1738_08h
    #define REG_0020_HDMIRX_INNER_MISC_0_REG_INNER_MISC_IRQ_MASK Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x14)//0x1738_0ah
    #define REG_0028_HDMIRX_INNER_MISC_0_REG_INNER_MISC_IRQ_FORCE Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0030_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x18)//0x1738_0ch
    #define REG_0030_HDMIRX_INNER_MISC_0_REG_INNER_MISC_IRQ_STATUS Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0038_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x1c)//0x1738_0eh
    #define REG_0038_HDMIRX_INNER_MISC_0_REG_HDMIRX_PAR_WRAP_TESTBUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x1e)//0x1738_0fh
    #define REG_003C_HDMIRX_INNER_MISC_0_REG_HDMIRX_PAR_WRAP_TESTBUS_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0040_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x20)//0x1738_10h
    #define REG_0040_HDMIRX_INNER_MISC_0_REG_CLK_128FS_S0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0044_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x22)//0x1738_11h
    #define REG_0044_HDMIRX_INNER_MISC_0_REG_CLK_128FS_S1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0048_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x24)//0x1738_12h
    #define REG_0048_HDMIRX_INNER_MISC_0_REG_CLK_CTS_SYNTH_S0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_004C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x26)//0x1738_13h
    #define REG_004C_HDMIRX_INNER_MISC_0_REG_CLK_CTS_SYNTH_S1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0050_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x28)//0x1738_14h
    #define REG_0050_HDMIRX_INNER_MISC_0_REG_CLK_TMDS_AUDIO_S0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0054_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x2a)//0x1738_15h
    #define REG_0054_HDMIRX_INNER_MISC_0_REG_CLK_TMDS_AUDIO_S1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0058_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x2c)//0x1738_16h
    #define REG_0058_HDMIRX_INNER_MISC_0_REG_CLK_PIX_XC_S0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_005C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x2e)//0x1738_17h
    #define REG_005C_HDMIRX_INNER_MISC_0_REG_CLK_PIX_XC_S1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0060_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x30)//0x1738_18h
    #define REG_0060_HDMIRX_INNER_MISC_0_REG_CLK_DSCD_ENGINE_PH0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0068_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x34)//0x1738_1ah
    #define REG_0068_HDMIRX_INNER_MISC_0_REG_CLK_TIMING_DET_DTOP_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0070_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x38)//0x1738_1ch
    #define REG_0070_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0074_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x3a)//0x1738_1dh
    #define REG_0074_HDMIRX_INNER_MISC_0_REG_CLK_INNER_MISC_1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0080_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x40)//0x1738_20h
    #define REG_0080_HDMIRX_INNER_MISC_0_REG_XTAL_FREQ Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0080_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_TESTBUS_SEL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0084_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x42)//0x1738_21h
    #define REG_0084_HDMIRX_INNER_MISC_0_REG_WDT_TESTMD Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_HDMIRX_INNER_MISC_0_REG_WDT_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0084_HDMIRX_INNER_MISC_0_REG_WDT_WIDTH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_008C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x46)//0x1738_23h
    #define REG_008C_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_008C_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL_UPDATE_UNIT Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_008C_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL_VS_POL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_008C_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL_UPDATE_REF Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_008C_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL_REF_DG_SEL Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0090_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x48)//0x1738_24h
    #define REG_0090_HDMIRX_INNER_MISC_0_REG_HDMIRX_DSCD_PORT_SEL_UPDATE_DELAY Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0094_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x4a)//0x1738_25h
    #define REG_0094_HDMIRX_INNER_MISC_0_REG_HDMIRX_XC2HD_PORT_SEL_DG_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0094_HDMIRX_INNER_MISC_0_REG_HDMIRX_XC2HD_PORT_SEL_DG_EN_POL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0094_HDMIRX_INNER_MISC_0_REG_HDMIRX_XC2HD_PORT_SEL_DG_EN_DIS Fld(1,2,AC_MSKB0)//[2:2]
#define REG_00C0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x60)//0x1738_30h
    #define REG_00C0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_0_S0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00C0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_1_S0 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00C4_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x62)//0x1738_31h
    #define REG_00C4_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_2_S0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00C4_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_3_S0 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00CC_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x66)//0x1738_33h
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_WRPTR_STS_S0 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_RDPTR_STS_S0 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OV_S0 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OVE_S0 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EMP_SEL_S0 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00CC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_RD_OFFSET_S0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00D0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x68)//0x1738_34h
    #define REG_00D0_HDMIRX_INNER_MISC_0_REG_EMP2MIU_REP_MODE_EN_S0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00D0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_PT_RST_S0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00D0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_DIS_CLK_STABLE_RST_S0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00D0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EN_S0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00D0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_MODE_S0 Fld(2,4,AC_MSKB0)//[5:4]
#define REG_00E0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x70)//0x1738_38h
    #define REG_00E0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_0_S1 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00E0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_1_S1 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00E4_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x72)//0x1738_39h
    #define REG_00E4_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_2_S1 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00E4_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_3_S1 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00EC_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x76)//0x1738_3bh
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_WRPTR_STS_S1 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_RDPTR_STS_S1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OV_S1 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OVE_S1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EMP_SEL_S1 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00EC_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_RD_OFFSET_S1 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00F0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x78)//0x1738_3ch
    #define REG_00F0_HDMIRX_INNER_MISC_0_REG_EMP2MIU_REP_MODE_EN_S1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00F0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_PT_RST_S1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00F0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_DIS_CLK_STABLE_RST_S1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00F0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EN_S1 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00F0_HDMIRX_INNER_MISC_0_REG_DVI2MIU_MODE_S1 Fld(2,4,AC_MSKB0)//[5:4]
#define REG_0100_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x80)//0x1738_40h
    #define REG_0100_HDMIRX_INNER_MISC_0_REG_INNER_MISC_R2_IRQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x84)//0x1738_42h
    #define REG_0108_HDMIRX_INNER_MISC_0_REG_INNER_MISC_R2_IRQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x88)//0x1738_44h
    #define REG_0110_HDMIRX_INNER_MISC_0_REG_INNER_MISC_R2_IRQ_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x90)//0x1738_48h
    #define REG_0120_HDMIRX_INNER_MISC_0_REG_INNER_MISC_ARM_IRQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x94)//0x1738_4ah
    #define REG_0128_HDMIRX_INNER_MISC_0_REG_INNER_MISC_ARM_IRQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0x98)//0x1738_4ch
    #define REG_0130_HDMIRX_INNER_MISC_0_REG_INNER_MISC_ARM_IRQ_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0140_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xa0)//0x1738_50h
    #define REG_0140_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_0_S2 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0140_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_1_S2 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0144_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xa2)//0x1738_51h
    #define REG_0144_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_2_S2 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0144_HDMIRX_INNER_MISC_0_REG_DVI2MIU_TST_3_S2 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_014C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xa6)//0x1738_53h
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_WRPTR_STS_S2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_RDPTR_STS_S2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OV_S2 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_PORT_SEL_OVE_S2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EMP_SEL_S2 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_014C_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_RD_OFFSET_S2 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0150_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xa8)//0x1738_54h
    #define REG_0150_HDMIRX_INNER_MISC_0_REG_EMP2MIU_REP_MODE_EN_S2 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0150_HDMIRX_INNER_MISC_0_REG_DVI2MIU_FIFO_PT_RST_S2 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0150_HDMIRX_INNER_MISC_0_REG_DVI2MIU_DIS_CLK_STABLE_RST_S2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0150_HDMIRX_INNER_MISC_0_REG_DVI2MIU_EN_S2 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0150_HDMIRX_INNER_MISC_0_REG_DVI2MIU_MODE_S2 Fld(2,4,AC_MSKB0)//[5:4]
#define REG_0180_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xc0)//0x1738_60h
    #define REG_0180_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xc2)//0x1738_61h
    #define REG_0184_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xc4)//0x1738_62h
    #define REG_0188_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xc6)//0x1738_63h
    #define REG_018C_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xd0)//0x1738_68h
    #define REG_01A0_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xd2)//0x1738_69h
    #define REG_01A4_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xd4)//0x1738_6ah
    #define REG_01A8_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_RD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xd6)//0x1738_6bh
    #define REG_01AC_HDMIRX_INNER_MISC_0_REG_HDMIRX_INNER_MISC_RSV_RD_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01BC_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xde)//0x1738_6fh
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_SRAM_SD_EN_GROUP_PORT0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_SRAM_SD_EN_GROUP_PORT1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_SRAM_SD_EN_GROUP_PORT2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_SRAM_SD_EN_GROUP_PORT3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_BLOCK_SRAM_PD Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_HDRX_PWDN_OK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_HDRX_WAKE_OK Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01BC_HDMIRX_INNER_MISC_0_REG_SRAM_SD_EN_GROUP_TOP Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01C0_HDMIRX_INNER_MISC_0 (HDMIRX_INNER_MISC_0_BASE + 0xe0)//0x1738_70h for latch timing
    #define REG_01C0_HDMIRX_INNER_MISC_0_PORT0_LATCH Fld(1,3,AC_MSKB1)//[3]
    #define REG_01C0_HDMIRX_INNER_MISC_0_PORT1_LATCH Fld(1,4,AC_MSKB1)//[4]
    #define REG_01C0_HDMIRX_INNER_MISC_0_PORT2_LATCH Fld(1,5,AC_MSKB1)//[5]

