<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN">
<html>

<head>
<meta http-equiv="Content-Type"
content="text/html; charset=iso-8859-1">
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
<title>Hardware Simulation</title>
</head>

<body bgcolor="#FFFFFF">

<p><a name="_Toc342996017"><font size="5"><b>Hardware Simulation</b></font></a></p>

<p><font size="3">Every logical circuit can be described with a
Visual Prolog predicate, where the predicate indicates the
relationship between the signals on the input and output
terminals of the circuit. The fundamental circuits are described
by giving a table of corresponding truth values (see the <b><i>and_</i></b>,
<b><i>or_</i></b>, and <b><i>not_</i></b> predicates in Program
4).</font></p>

<p><font size="3">Fundamental circuits can be described by
indicating the relationships between the internal connections, as
well as the terminals. To see how this works, construct an
exclusive OR circuit from AND, OR, and NOT circuits, and then
check its operation with a Visual Prolog program. The circuit is
shown in:</font></p>

<p align="center"><font size="2"><img src="hardware.gif"
width="434" height="151"></font></p>

<p align="center">&nbsp;</p>

<p><font size="3">In HARDWARE.PRO, this network is described by
the <b><i>xor</i></b> predicate.</font></p>

<p><a href="hardware.prj">HARDWARE.PRJ</a></p>
</body>
</html>
