{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 04:50:09 2016 " "Info: Processing started: Fri Apr 08 04:50:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Part2:inst\|inst32 register Part2:inst\|inst31 44.25 MHz 22.6 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 44.25 MHz between source register \"Part2:inst\|inst32\" and destination register \"Part2:inst\|inst31\" (period= 22.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.100 ns + Longest register register " "Info: + Longest register to register delay is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Part2:inst\|inst32 1 REG LC16 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC16; Fanout = 25; REG Node = 'Part2:inst\|inst32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Part2:inst|inst32 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.900 ns) 6.300 ns Part2:inst\|MUX_41a:inst27\|Y~9 2 COMB SEXP64 2 " "Info: 2: + IC(2.400 ns) + CELL(3.900 ns) = 6.300 ns; Loc. = SEXP64; Fanout = 2; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Part2:inst|inst32 Part2:inst|MUX_41a:inst27|Y~9 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 7.500 ns Part2:inst\|MUX_41a:inst27\|Y~27 3 COMB LC55 1 " "Info: 3: + IC(0.000 ns) + CELL(1.200 ns) = 7.500 ns; Loc. = LC55; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Part2:inst|MUX_41a:inst27|Y~9 Part2:inst|MUX_41a:inst27|Y~27 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 8.400 ns Part2:inst\|MUX_41a:inst27\|Y~33 4 COMB LC56 1 " "Info: 4: + IC(0.000 ns) + CELL(0.900 ns) = 8.400 ns; Loc. = LC56; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Part2:inst|MUX_41a:inst27|Y~27 Part2:inst|MUX_41a:inst27|Y~33 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 12.600 ns Part2:inst\|MUX_41a:inst27\|Y~16 5 COMB LC57 1 " "Info: 5: + IC(0.000 ns) + CELL(4.200 ns) = 12.600 ns; Loc. = LC57; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 18.100 ns Part2:inst\|inst31 6 REG LC14 24 " "Info: 6: + IC(2.300 ns) + CELL(3.200 ns) = 18.100 ns; Loc. = LC14; Fanout = 24; REG Node = 'Part2:inst\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 74.03 % ) " "Info: Total cell delay = 13.400 ns ( 74.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 25.97 % ) " "Info: Total interconnect delay = 4.700 ns ( 25.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { Part2:inst|inst32 Part2:inst|MUX_41a:inst27|Y~9 Part2:inst|MUX_41a:inst27|Y~27 Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { Part2:inst|inst32 {} Part2:inst|MUX_41a:inst27|Y~9 {} Part2:inst|MUX_41a:inst27|Y~27 {} Part2:inst|MUX_41a:inst27|Y~33 {} Part2:inst|MUX_41a:inst27|Y~16 {} Part2:inst|inst31 {} } { 0.000ns 2.400ns 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 3.900ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst31 2 REG LC14 24 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC14; Fanout = 24; REG Node = 'Part2:inst\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst32 2 REG LC16 25 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC16; Fanout = 25; REG Node = 'Part2:inst\|inst32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst32 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst32 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst32 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst32 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst32 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { Part2:inst|inst32 Part2:inst|MUX_41a:inst27|Y~9 Part2:inst|MUX_41a:inst27|Y~27 Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { Part2:inst|inst32 {} Part2:inst|MUX_41a:inst27|Y~9 {} Part2:inst|MUX_41a:inst27|Y~27 {} Part2:inst|MUX_41a:inst27|Y~33 {} Part2:inst|MUX_41a:inst27|Y~16 {} Part2:inst|inst31 {} } { 0.000ns 2.400ns 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 3.900ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst32 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst32 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Part2:inst\|inst31 CIN CLK 17.900 ns register " "Info: tsu for register \"Part2:inst\|inst31\" (data pin = \"CIN\", clock pin = \"CLK\") is 17.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.600 ns + Longest pin register " "Info: + Longest pin to register delay is 18.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CIN 1 PIN PIN_31 16 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_31; Fanout = 16; PIN Node = 'CIN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIN } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 16 176 344 32 "CIN" "" } { 464 752 789 480 "CIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.900 ns) 7.700 ns Part2:inst\|MUX_41a:inst27\|Y~7 2 COMB SEXP53 4 " "Info: 2: + IC(2.400 ns) + CELL(3.900 ns) = 7.700 ns; Loc. = SEXP53; Fanout = 4; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CIN Part2:inst|MUX_41a:inst27|Y~7 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 8.900 ns Part2:inst\|MUX_41a:inst27\|Y~33 3 COMB LC56 1 " "Info: 3: + IC(0.000 ns) + CELL(1.200 ns) = 8.900 ns; Loc. = LC56; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Part2:inst|MUX_41a:inst27|Y~7 Part2:inst|MUX_41a:inst27|Y~33 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 13.100 ns Part2:inst\|MUX_41a:inst27\|Y~16 4 COMB LC57 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 13.100 ns; Loc. = LC57; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst27\|Y~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 18.600 ns Part2:inst\|inst31 5 REG LC14 24 " "Info: 5: + IC(2.300 ns) + CELL(3.200 ns) = 18.600 ns; Loc. = LC14; Fanout = 24; REG Node = 'Part2:inst\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.900 ns ( 74.73 % ) " "Info: Total cell delay = 13.900 ns ( 74.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 25.27 % ) " "Info: Total interconnect delay = 4.700 ns ( 25.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { CIN Part2:inst|MUX_41a:inst27|Y~7 Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { CIN {} CIN~out {} Part2:inst|MUX_41a:inst27|Y~7 {} Part2:inst|MUX_41a:inst27|Y~33 {} Part2:inst|MUX_41a:inst27|Y~16 {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 1.200ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst31 2 REG LC14 24 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC14; Fanout = 24; REG Node = 'Part2:inst\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { CIN Part2:inst|MUX_41a:inst27|Y~7 Part2:inst|MUX_41a:inst27|Y~33 Part2:inst|MUX_41a:inst27|Y~16 Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { CIN {} CIN~out {} Part2:inst|MUX_41a:inst27|Y~7 {} Part2:inst|MUX_41a:inst27|Y~33 {} Part2:inst|MUX_41a:inst27|Y~16 {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 1.200ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst31 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MSB0 inst5 14.100 ns register " "Info: tco from clock \"CLK\" to destination pin \"MSB0\" through register \"inst5\" is 14.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns inst5 2 REG LC3 57 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC3; Fanout = 57; REG Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK inst5 } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { -52 680 744 28 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} inst5 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { -52 680 744 28 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.900 ns + Longest register pin " "Info: + Longest register to pin delay is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LC3 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 57; REG Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { -52 680 744 28 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.500 ns) 7.100 ns controller:inst26\|inst16~5 2 COMB LC21 1 " "Info: 2: + IC(2.600 ns) + CELL(4.500 ns) = 7.100 ns; Loc. = LC21; Fanout = 1; COMB Node = 'controller:inst26\|inst16~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst5 controller:inst26|inst16~5 } "NODE_NAME" } } { "controller.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/controller.bdf" { { 168 408 472 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.900 ns MSB0 3 PIN PIN_18 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.900 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'MSB0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { controller:inst26|inst16~5 MSB0 } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 312 0 176 328 "MSB0" "" } { 160 952 1007 176 "MSB0" "" } { 432 752 799 448 "MSB0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 70.79 % ) " "Info: Total cell delay = 6.300 ns ( 70.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 29.21 % ) " "Info: Total interconnect delay = 2.600 ns ( 29.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { inst5 controller:inst26|inst16~5 MSB0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { inst5 {} controller:inst26|inst16~5 {} MSB0 {} } { 0.000ns 2.600ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} inst5 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { inst5 controller:inst26|inst16~5 MSB0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { inst5 {} controller:inst26|inst16~5 {} MSB0 {} } { 0.000ns 2.600ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Part2:inst\|inst30 I3 CLK -2.000 ns register " "Info: th for register \"Part2:inst\|inst30\" (data pin = \"I3\", clock pin = \"CLK\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 32 176 344 48 "CLK" "" } { 112 592 624 128 "CLK" "" } { 256 592 624 272 "CLK" "" } { 496 752 788 512 "CLK" "" } { -28 648 680 -12 "CLK" "" } { 160 800 840 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst30 2 REG LC11 5 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC11; Fanout = 5; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns I3 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'I3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "part1.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/part1.bdf" { { 16 0 168 32 "I3" "" } { 320 752 784 336 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns Part2:inst\|inst30 2 REG LC11 5 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC11; Fanout = 5; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { I3 Part2:inst|inst30 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 8/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { I3 Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { I3 {} I3~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { I3 Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { I3 {} I3~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 04:50:09 2016 " "Info: Processing ended: Fri Apr 08 04:50:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
