*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  2 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203424 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712249 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 0 min 55 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963682 (Simulation time: 0 hr 1 min 9 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 44208726 heartbeat IPC: 0.259764 cumulative IPC: 0.134246 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 120438601 heartbeat IPC: 0.131182 cumulative IPC: 0.132188 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 196640289 heartbeat IPC: 0.131231 cumulative IPC: 0.131803 (Simulation time: 0 hr 4 min 5 sec) 
Finished CPU 0 instructions: 25000001 cycles: 189676607 cumulative IPC: 0.131803 (Simulation time: 0 hr 4 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.131803 instructions: 25000001 cycles: 189676607
cpu0_DTLB TOTAL     ACCESS:    5782567  HIT:    5048785  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555031  HIT:    4077049  MISS:     477982
cpu0_DTLB RFO       ACCESS:    1227536  HIT:     971736  MISS:     255800
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8748 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477982  HIT:     310195  MISS:     167787
cpu0_STLB RFO       ACCESS:     255800  HIT:      86929  MISS:     168871
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4401 cycles
cpu0_L1D TOTAL     ACCESS:    6849516  HIT:    4762815  MISS:    2086701
cpu0_L1D LOAD      ACCESS:    5223213  HIT:    3148938  MISS:    2074275
cpu0_L1D RFO       ACCESS:    1299218  HIT:    1288186  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327085  HIT:     325691  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 172.557 cycles
cpu0_L2C TOTAL     ACCESS:    3686797  HIT:    1579563  MISS:    2107234
cpu0_L2C LOAD      ACCESS:    2074275  HIT:     202902  MISS:    1871373
cpu0_L2C RFO       ACCESS:      11032  HIT:        111  MISS:      10921
cpu0_L2C PREFETCH  ACCESS:     951274  HIT:     726394  MISS:     224880
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648808  MISS:         14
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1348  MISS:         46
cpu0_L2C PREFETCH  REQUESTED:    1192104  ISSUED:     975961  USEFUL:     143135  USELESS:      81768
cpu0_L2C AVERAGE MISS LATENCY: 173.333 cycles
LLC TOTAL     ACCESS:    2743228  HIT:    1391573  MISS:    1351655
LLC LOAD      ACCESS:    1871373  HIT:     609396  MISS:    1261977
LLC RFO       ACCESS:      10921  HIT:        485  MISS:      10436
LLC PREFETCH  ACCESS:     224933  HIT:     145791  MISS:      79142
LLC WRITEBACK ACCESS:     635955  HIT:     635890  MISS:         65
LLC TRANSLATION ACCESS:         46  HIT:         11  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 237.526 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      58844  ROW_BUFFER_MISS:    1292116
 DBUS AVG_CONGESTED_CYCLE:    3.95729
 WQ ROW_BUFFER_HIT:       1040  ROW_BUFFER_MISS:     546859  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.0492
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
