#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144604900 .scope module, "circuit1_tb" "circuit1_tb" 2 1;
 .timescale 0 0;
v0x600002eb03f0_0 .var "A", 0 0;
v0x600002eb0480_0 .var "B", 0 0;
v0x600002eb0510_0 .var "C", 0 0;
v0x600002eb05a0_0 .net "D", 0 0, L_0x6000037b4ee0;  1 drivers
S_0x144604a70 .scope module, "UUT" "circuit1" 2 5, 3 1 0, S_0x144604900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "D";
L_0x6000037b4e70 .functor AND 1, v0x600002eb0510_0, L_0x6000037b4ee0, C4<1>, C4<1>;
L_0x6000037b4ee0 .functor OR 1, L_0x6000037b4e70, v0x600002eb03f0_0, C4<0>, C4<0>;
v0x600002eb0120_0 .net "A", 0 0, v0x600002eb03f0_0;  1 drivers
v0x600002eb01b0_0 .net "B", 0 0, v0x600002eb0480_0;  1 drivers
v0x600002eb0240_0 .net "C", 0 0, v0x600002eb0510_0;  1 drivers
v0x600002eb02d0_0 .net "D", 0 0, L_0x6000037b4ee0;  alias, 1 drivers
v0x600002eb0360_0 .net "bottom_wire", 0 0, L_0x6000037b4e70;  1 drivers
    .scope S_0x144604900;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb03f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eb0510_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x144604900;
T_1 ;
    %vpi_call 2 19 "$monitor", "Time: %d, A = %b, B = %b, C = %b, D = %b", $time, v0x600002eb03f0_0, v0x600002eb0480_0, v0x600002eb0510_0, v0x600002eb05a0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x144604900;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "circuit1.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144604900 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "circuit1_tb.v";
    "circuit1.v";
