set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {lab06.vho lab06_vhd.sdo}}
	{{"Fast Model"} {lab06_fast.vho lab06_vhd_fast.sdo}}
}
