=====
SETUP
23.961
20.374
44.335
uvga/ucharbufinit/initState_1_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
6.289
7.424
uvga/charBufferRdRow_4_s2
9.435
10.571
uvga/charBufferRdRow_0_s0
11.486
12.390
uvga/ucharBuffer/sp_inst_1
20.374
=====
SETUP
25.020
19.314
44.335
uvga/ucharbufinit/initState_1_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
6.289
7.424
uvga/charBufferRdRow_4_s2
9.435
10.571
uvga/charBufferRdRow_0_s0
11.486
12.390
uvga/ucharBuffer/sp_inst_0
19.314
=====
SETUP
25.274
19.061
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.126
7.262
uvga/charBufferRdRow_1_s1
9.438
10.342
uvga/charBufferRdRow_1_s0
11.227
12.131
uvga/ucharBuffer/sp_inst_1
19.061
=====
SETUP
26.503
17.832
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.126
7.262
uvga/charBufferRdRow_1_s1
9.438
10.342
uvga/charBufferRdRow_1_s0
11.227
12.131
uvga/ucharBuffer/sp_inst_0
17.832
=====
SETUP
27.185
17.149
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.731
uvga/nextRowDMARdCol_4_s13
8.743
9.647
uvga/nextRowDMARdCol_3_s9
11.088
12.297
uvga/n803_s1
12.309
12.998
uvga/n803_s0
13.882
15.018
uvga/ucharBuffer/sp_inst_1
17.149
=====
SETUP
27.655
16.679
44.335
uvga/currentCursorCol_1_s1
2.716
3.220
uvga/n682_s
7.353
7.958
uvga/n681_s
7.958
8.539
uvga/n804_s5
9.011
10.220
uvga/n804_s3
10.226
11.361
uvga/n804_s1
12.258
13.387
uvga/n804_s0
13.848
15.056
uvga/ucharBuffer/sp_inst_1
16.679
=====
SETUP
28.023
16.311
44.335
uvga/currentCursorCol_1_s1
2.716
3.220
uvga/n682_s
7.353
7.958
uvga/n681_s
7.958
8.539
uvga/n804_s5
9.011
10.220
uvga/n804_s3
10.226
11.361
uvga/n804_s1
12.258
13.387
uvga/n804_s0
13.848
15.056
uvga/ucharBuffer/sp_inst_0
16.311
=====
SETUP
28.068
16.266
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.731
uvga/nextRowDMARdCol_4_s13
8.743
9.647
uvga/nextRowDMARdCol_3_s9
11.088
12.297
uvga/n803_s1
12.309
12.998
uvga/n803_s0
13.882
15.018
uvga/ucharBuffer/sp_inst_0
16.266
=====
SETUP
28.401
15.933
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.237
uvga/n678_s
8.237
8.856
uvga/n801_s4
9.934
11.143
uvga/n801_s1
11.149
12.053
uvga/n801_s0
12.938
14.147
uvga/ucharBuffer/sp_inst_1
15.933
=====
SETUP
28.481
15.853
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.755
uvga/nextRowDMARdCol_4_s8
9.218
10.122
uvga/n802_s5
11.200
12.409
uvga/n802_s0
13.294
14.429
uvga/ucharBuffer/sp_inst_1
15.853
=====
SETUP
28.763
15.571
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.237
uvga/n678_s
8.237
8.856
uvga/n801_s4
9.934
11.143
uvga/n801_s1
11.149
12.053
uvga/n801_s0
12.938
14.147
uvga/ucharBuffer/sp_inst_0
15.571
=====
SETUP
29.008
15.326
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.755
uvga/nextRowDMARdCol_4_s8
9.218
10.122
uvga/n802_s5
11.200
12.409
uvga/n802_s0
13.294
14.429
uvga/ucharBuffer/sp_inst_0
15.326
=====
SETUP
29.171
15.163
44.335
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.237
uvga/n678_s
8.237
8.300
uvga/n677_s
8.300
8.880
uvga/n800_s6
9.341
10.476
uvga/n800_s1
10.482
11.387
uvga/n800_s0
12.284
13.188
uvga/ucharBuffer/sp_inst_1
15.163
=====
SETUP
29.203
14.739
43.942
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.237
uvga/n678_s
8.237
8.856
uvga/n801_s4
9.934
11.143
uvga/n801_s1
11.149
12.053
uvga/nextRowDMARdCol_5_s6
13.835
14.739
uvga/rowDMARdCol_5_s1
14.739
=====
SETUP
29.303
15.031
44.335
uvga/currentCursorCol_1_s1
2.716
3.220
uvga/n682_s
7.353
8.124
uvga/n805_s4
8.585
9.489
uvga/n805_s3
9.495
10.631
uvga/n805_s1
11.194
12.098
uvga/n805_s0
12.104
13.239
uvga/ucharBuffer/sp_inst_1
15.031
=====
SETUP
29.303
15.031
44.335
uvga/currentCursorCol_1_s1
2.716
3.220
uvga/n682_s
7.353
8.124
uvga/n805_s4
8.585
9.489
uvga/n805_s3
9.495
10.631
uvga/n805_s1
11.194
12.098
uvga/n805_s0
12.104
13.239
uvga/ucharBuffer/sp_inst_0
15.031
=====
SETUP
29.306
15.029
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/n502_s10
8.073
8.977
uvga/currentCursorCol_6_s9
10.432
11.567
uvga/currentCursorCol_6_s7
12.644
13.811
uvga/currentCursorCol_3_s1
15.029
=====
SETUP
29.323
14.619
43.942
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/nextRowDMARdCol_0_s9
10.635
11.802
uvga/nextRowDMARdCol_1_s8
12.269
13.404
uvga/nextRowDMARdCol_1_s6
13.410
14.619
uvga/rowDMARdCol_1_s1
14.619
=====
SETUP
29.532
14.410
43.942
uvga/ucharROM/prom_inst_0
2.716
6.522
uvga/n1012_s20
7.405
8.540
uvga/n1012_s16
8.540
8.704
uvga/n1012_s13
8.704
8.883
uvga/n1017_s22
10.493
11.181
uvga/n1017_s20
11.187
12.091
uvga/pixel_s0
14.410
=====
SETUP
29.609
14.333
43.942
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/nextRowDMARdCol_0_s9
10.635
11.844
uvga/nextRowDMARdCol_2_s10
11.856
12.544
uvga/nextRowDMARdCol_2_s6
13.429
14.333
uvga/rowDMARdCol_2_s1
14.333
=====
SETUP
29.619
14.323
43.942
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.731
uvga/nextRowDMARdCol_4_s13
8.743
9.647
uvga/nextRowDMARdCol_3_s9
11.088
12.297
uvga/nextRowDMARdCol_3_s6
13.188
14.323
uvga/rowDMARdCol_3_s1
14.323
=====
SETUP
29.665
14.277
43.942
uvga/currentCursorCol_2_s1
2.716
3.220
uvga/n681_s
7.507
8.112
uvga/n680_s
8.112
8.174
uvga/n679_s
8.174
8.794
uvga/nextRowDMARdCol_5_s11
8.806
9.934
uvga/nextRowDMARdCol_6_s18
10.397
11.606
uvga/nextRowDMARdCol_6_s10
12.678
13.582
uvga/nextRowDMARdCol_6_s8
13.588
14.277
uvga/rowDMARdCol_6_s1
14.277
=====
SETUP
29.739
14.596
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/n502_s10
8.073
8.977
uvga/currentCursorCol_6_s9
10.432
11.567
uvga/currentCursorCol_6_s7
12.644
13.811
uvga/currentCursorCol_4_s1
14.596
=====
SETUP
29.739
14.596
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/n502_s10
8.073
8.977
uvga/currentCursorCol_6_s9
10.432
11.567
uvga/currentCursorCol_6_s7
12.644
13.811
uvga/currentCursorCol_5_s1
14.596
=====
SETUP
29.739
14.596
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n28_s2
5.921
6.610
uvga/n502_s10
8.073
8.977
uvga/currentCursorCol_6_s9
10.432
11.567
uvga/currentCursorCol_6_s7
12.644
13.811
uvga/currentCursorCol_6_s1
14.596
=====
HOLD
0.614
3.278
2.664
ukbd/kbdfifo/fifo_wptr_1_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.278
=====
HOLD
0.622
3.286
2.664
uvga/uheartbeat/heartbeatCounter_1_s1
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.286
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_6_s1
2.650
3.017
uvga/ucharbufinit/n171_s2
3.019
3.429
uvga/ucharbufinit/initData_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initCursorRow_0_s1
2.650
3.017
uvga/ucharbufinit/n163_s1
3.019
3.429
uvga/ucharbufinit/initCursorRow_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initCursorRow_3_s1
2.650
3.017
uvga/ucharbufinit/n160_s0
3.019
3.429
uvga/ucharbufinit/initCursorRow_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.019
3.429
uvga/uheartbeat/heartbeatCounter_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n256_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/ArbFifo/cnt_3_s1
2.650
3.017
uarb/ArbFifo/cnt_c_3_s13
3.019
3.429
uarb/ArbFifo/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_3_s1
2.650
3.017
uuart0/n227_s2
3.019
3.429
uuart0/rxClockDividerReg_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_6_s1
2.650
3.017
uuart0/n224_s2
3.019
3.429
uuart0/rxClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_11_s1
2.650
3.017
uuart0/n219_s2
3.019
3.429
uuart0/rxClockDividerReg_11_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_12_s1
2.650
3.017
uuart0/n218_s2
3.019
3.429
uuart0/rxClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_4_s1
2.650
3.017
uuart0/n480_s1
3.019
3.429
uuart0/txClockDividerReg_4_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_5_s1
2.650
3.017
uuart0/n479_s2
3.019
3.429
uuart0/txClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_10_s1
2.650
3.017
uuart0/n474_s2
3.019
3.429
uuart0/txClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_13_s1
2.650
3.017
uuart0/n471_s1
3.019
3.429
uuart0/txClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_3_s1
2.650
3.017
ukbd/ps2kbd/n49_s1
3.019
3.429
ukbd/ps2kbd/data_count_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/cnt_3_s1
2.650
3.017
ukbd/kbdfifo/cnt_c_3_s13
3.019
3.429
ukbd/kbdfifo/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/shiftState_s2
2.650
3.017
ukbd/nextShiftState_s3
3.019
3.429
ukbd/shiftState_s2
3.429
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_0_s1
2.650
3.017
uvga/ucharbufinit/n177_s4
3.021
3.430
uvga/ucharbufinit/initData_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_5_s1
2.650
3.017
uvga/ucharbufinit/n172_s2
3.021
3.430
uvga/ucharbufinit/initData_5_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charWidthCounter_0_s1
2.650
3.017
uvga/nextCharWidthCounter_0_s3
3.021
3.430
uvga/charWidthCounter_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/currentScanCharRow_1_s0
2.650
3.017
uvga/nextCurrentScanCharRow_1_s0
3.021
3.430
uvga/currentScanCharRow_1_s0
3.430
