static inline T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 0" : "=r"(val));\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_2 ( T_1 V_1 )\r\n{\r\nV_1 &= V_2 ;\r\nF_3 () ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 0" : : "r"(val));\r\n}\r\nstatic inline int F_4 ( T_1 V_3 )\r\n{\r\nreturn V_3 & V_4 ;\r\n}\r\nstatic inline int F_5 ( struct V_5 * V_6 , int V_7 )\r\n{\r\nreturn V_7 >= V_8 &&\r\nV_7 <= F_6 ( V_6 ) ;\r\n}\r\nstatic inline int F_7 ( T_1 V_3 , int V_7 )\r\n{\r\nreturn V_3 & F_8 ( F_9 ( V_7 ) ) ;\r\n}\r\nstatic inline void F_10 ( int V_7 )\r\n{\r\nT_1 V_9 = F_9 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 5" : : "r" (counter));\r\nF_3 () ;\r\n}\r\nstatic inline T_1 F_11 ( struct V_10 * V_11 )\r\n{\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nT_1 V_16 = 0 ;\r\nif ( ! F_5 ( V_6 , V_7 ) ) {\r\nF_13 ( L_1 ,\r\nF_14 () , V_7 ) ;\r\n} else if ( V_7 == V_8 ) {\r\nasm volatile("mrc p15, 0, %0, c9, c13, 0" : "=r" (value));\r\n} else {\r\nF_10 ( V_7 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c13, 2" : "=r" (value));\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic inline void F_15 ( struct V_10 * V_11 , T_1 V_16 )\r\n{\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nif ( ! F_5 ( V_6 , V_7 ) ) {\r\nF_13 ( L_2 ,\r\nF_14 () , V_7 ) ;\r\n} else if ( V_7 == V_8 ) {\r\nasm volatile("mcr p15, 0, %0, c9, c13, 0" : : "r" (value));\r\n} else {\r\nF_10 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c13, 2" : : "r" (value));\r\n}\r\n}\r\nstatic inline void F_16 ( int V_7 , T_1 V_1 )\r\n{\r\nF_10 ( V_7 ) ;\r\nV_1 &= V_17 ;\r\nasm volatile("mcr p15, 0, %0, c9, c13, 1" : : "r" (val));\r\n}\r\nstatic inline void F_17 ( int V_7 )\r\n{\r\nT_1 V_9 = F_9 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 1" : : "r" (BIT(counter)));\r\n}\r\nstatic inline void F_18 ( int V_7 )\r\n{\r\nT_1 V_9 = F_9 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 2" : : "r" (BIT(counter)));\r\n}\r\nstatic inline void F_19 ( int V_7 )\r\n{\r\nT_1 V_9 = F_9 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c14, 1" : : "r" (BIT(counter)));\r\n}\r\nstatic inline void F_20 ( int V_7 )\r\n{\r\nT_1 V_9 = F_9 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c14, 2" : : "r" (BIT(counter)));\r\nF_3 () ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 3" : : "r" (BIT(counter)));\r\nF_3 () ;\r\n}\r\nstatic inline T_1 F_21 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 3" : "=r" (val));\r\nV_1 &= V_18 ;\r\nasm volatile("mcr p15, 0, %0, c9, c12, 3" : : "r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic void F_22 ( struct V_5 * V_6 )\r\n{\r\nT_1 V_1 ;\r\nunsigned int V_19 ;\r\nF_23 ( L_3 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 0" : "=r" (val));\r\nF_23 ( L_4 , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 1" : "=r" (val));\r\nF_23 ( L_5 , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c14, 1" : "=r" (val));\r\nF_23 ( L_6 , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 3" : "=r" (val));\r\nF_23 ( L_7 , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c12, 5" : "=r" (val));\r\nF_23 ( L_8 , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c13, 0" : "=r" (val));\r\nF_23 ( L_9 , V_1 ) ;\r\nfor ( V_19 = V_20 ;\r\nV_19 <= F_6 ( V_6 ) ; V_19 ++ ) {\r\nF_10 ( V_19 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c13, 2" : "=r" (val));\r\nF_23 ( L_10 ,\r\nF_9 ( V_19 ) , V_1 ) ;\r\nasm volatile("mrc p15, 0, %0, c9, c13, 1" : "=r" (val));\r\nF_23 ( L_11 ,\r\nF_9 ( V_19 ) , V_1 ) ;\r\n}\r\n}\r\nstatic void F_24 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nint V_7 = V_14 -> V_7 ;\r\nif ( ! F_5 ( V_6 , V_7 ) ) {\r\nF_13 ( L_12 ,\r\nF_14 () , V_7 ) ;\r\nreturn;\r\n}\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nif ( V_6 -> V_26 || V_7 != V_8 )\r\nF_16 ( V_7 , V_14 -> V_27 ) ;\r\nF_19 ( V_7 ) ;\r\nF_17 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_28 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nint V_7 = V_14 -> V_7 ;\r\nif ( ! F_5 ( V_6 , V_7 ) ) {\r\nF_13 ( L_13 ,\r\nF_14 () , V_7 ) ;\r\nreturn;\r\n}\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nF_20 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic T_2 F_29 ( int V_28 , void * V_29 )\r\n{\r\nT_1 V_3 ;\r\nstruct V_30 V_31 ;\r\nstruct V_5 * V_6 = (struct V_5 * ) V_29 ;\r\nstruct V_22 * V_32 = F_25 ( V_6 -> V_24 ) ;\r\nstruct V_33 * V_34 ;\r\nint V_7 ;\r\nV_3 = F_21 () ;\r\nif ( ! F_4 ( V_3 ) )\r\nreturn V_35 ;\r\nV_34 = F_30 () ;\r\nfor ( V_7 = 0 ; V_7 < V_6 -> V_36 ; ++ V_7 ) {\r\nstruct V_10 * V_11 = V_32 -> V_23 [ V_7 ] ;\r\nstruct V_13 * V_14 ;\r\nif ( ! V_11 )\r\ncontinue;\r\nif ( ! F_7 ( V_3 , V_7 ) )\r\ncontinue;\r\nV_14 = & V_11 -> V_15 ;\r\nF_31 ( V_11 ) ;\r\nF_32 ( & V_31 , 0 , V_14 -> V_37 ) ;\r\nif ( ! F_33 ( V_11 ) )\r\ncontinue;\r\nif ( F_34 ( V_11 , & V_31 , V_34 ) )\r\nV_6 -> V_38 ( V_11 ) ;\r\n}\r\nF_35 () ;\r\nreturn V_39 ;\r\n}\r\nstatic void F_36 ( struct V_5 * V_6 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_2 ( F_1 () | V_40 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_37 ( struct V_5 * V_6 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_2 ( F_1 () & ~ V_40 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic int F_38 ( struct V_22 * V_32 ,\r\nstruct V_10 * V_11 )\r\n{\r\nint V_7 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nunsigned long V_41 = V_14 -> V_27 & V_42 ;\r\nif ( V_41 == V_43 ) {\r\nif ( F_39 ( V_8 , V_32 -> V_44 ) )\r\nreturn - V_45 ;\r\nreturn V_8 ;\r\n}\r\nfor ( V_7 = V_20 ; V_7 < V_6 -> V_36 ; ++ V_7 ) {\r\nif ( ! F_39 ( V_7 , V_32 -> V_44 ) )\r\nreturn V_7 ;\r\n}\r\nreturn - V_45 ;\r\n}\r\nstatic int F_40 ( struct V_13 * V_11 ,\r\nstruct V_46 * V_47 )\r\n{\r\nunsigned long V_27 = 0 ;\r\nif ( V_47 -> V_48 )\r\nreturn - V_49 ;\r\nif ( V_47 -> V_50 )\r\nV_27 |= V_51 ;\r\nif ( V_47 -> V_52 )\r\nV_27 |= V_53 ;\r\nif ( ! V_47 -> V_54 )\r\nV_27 |= V_55 ;\r\nV_11 -> V_27 = V_27 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_41 ( void * V_56 )\r\n{\r\nstruct V_5 * V_6 = (struct V_5 * ) V_56 ;\r\nT_1 V_7 , V_57 = V_6 -> V_36 , V_1 ;\r\nif ( V_6 -> V_58 ) {\r\nasm volatile("mrc p15, 0, %0, c1, c1, 1" : "=r" (val));\r\nV_1 |= V_59 ;\r\nasm volatile("mcr p15, 0, %0, c1, c1, 1" : : "r" (val));\r\n}\r\nfor ( V_7 = V_8 ; V_7 < V_57 ; ++ V_7 ) {\r\nF_18 ( V_7 ) ;\r\nF_20 ( V_7 ) ;\r\n}\r\nF_2 ( V_60 | V_61 ) ;\r\n}\r\nstatic int F_42 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_62 ,\r\n& V_63 , 0xFF ) ;\r\n}\r\nstatic int F_44 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_64 ,\r\n& V_65 , 0xFF ) ;\r\n}\r\nstatic int F_45 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_66 ,\r\n& V_67 , 0xFF ) ;\r\n}\r\nstatic int F_46 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_68 ,\r\n& V_69 , 0xFF ) ;\r\n}\r\nstatic int F_47 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_70 ,\r\n& V_71 , 0xFF ) ;\r\n}\r\nstatic int F_48 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_72 ,\r\n& V_73 , 0xFF ) ;\r\n}\r\nstatic int F_49 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_74 ,\r\n& V_75 , 0xFFFFF ) ;\r\n}\r\nstatic int F_50 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_76 ,\r\n& V_75 , 0xFFFFF ) ;\r\n}\r\nstatic int F_51 ( struct V_10 * V_11 )\r\n{\r\nreturn F_43 ( V_11 , & V_77 ,\r\n& V_78 , 0xFFFFF ) ;\r\n}\r\nstatic void F_52 ( struct V_5 * V_6 )\r\n{\r\nV_6 -> V_79 = F_29 ;\r\nV_6 -> V_80 = F_24 ;\r\nV_6 -> V_38 = F_28 ;\r\nV_6 -> V_81 = F_11 ;\r\nV_6 -> V_82 = F_15 ;\r\nV_6 -> V_83 = F_38 ;\r\nV_6 -> V_84 = F_36 ;\r\nV_6 -> V_85 = F_37 ;\r\nV_6 -> V_86 = F_41 ;\r\nV_6 -> V_87 = ( 1LLU << 32 ) - 1 ;\r\n}\r\nstatic void F_53 ( void * V_56 )\r\n{\r\nint * V_57 = V_56 ;\r\n* V_57 = ( F_1 () >> V_88 ) & V_89 ;\r\n* V_57 += 1 ;\r\n}\r\nstatic int F_54 ( struct V_5 * V_5 )\r\n{\r\nreturn F_55 ( & V_5 -> V_90 ,\r\nF_53 ,\r\n& V_5 -> V_36 , 1 ) ;\r\n}\r\nstatic int F_56 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_14 ;\r\nV_6 -> V_92 = F_42 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_95 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_57 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_15 ;\r\nV_6 -> V_92 = F_44 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_95 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_58 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_16 ;\r\nV_6 -> V_92 = F_45 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_95 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_59 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_17 ;\r\nV_6 -> V_92 = F_46 ;\r\nV_6 -> V_26 = F_40 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_98 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_60 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_18 ;\r\nV_6 -> V_92 = F_47 ;\r\nV_6 -> V_26 = F_40 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_98 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_61 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_19 ;\r\nV_6 -> V_92 = F_48 ;\r\nV_6 -> V_26 = F_40 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_98 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_62 ( struct V_5 * V_6 )\r\n{\r\nint V_99 = F_61 ( V_6 ) ;\r\nV_6 -> V_91 = L_20 ;\r\nV_6 -> V_93 [ V_94 ] =\r\n& V_98 ;\r\nV_6 -> V_93 [ V_96 ] =\r\n& V_97 ;\r\nreturn V_99 ;\r\n}\r\nstatic T_1 F_63 ( int V_100 )\r\n{\r\nT_1 V_1 ;\r\nswitch ( V_100 ) {\r\ncase 0 :\r\nasm volatile("mrc p15, 1, %0, c9, c15, 0" : "=r" (val));\r\nbreak;\r\ncase 1 :\r\nasm volatile("mrc p15, 1, %0, c9, c15, 1" : "=r" (val));\r\nbreak;\r\ncase 2 :\r\nasm volatile("mrc p15, 1, %0, c9, c15, 2" : "=r" (val));\r\nbreak;\r\ndefault:\r\nF_64 () ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic void F_65 ( int V_100 , T_1 V_1 )\r\n{\r\nswitch ( V_100 ) {\r\ncase 0 :\r\nasm volatile("mcr p15, 1, %0, c9, c15, 0" : : "r" (val));\r\nbreak;\r\ncase 1 :\r\nasm volatile("mcr p15, 1, %0, c9, c15, 1" : : "r" (val));\r\nbreak;\r\ncase 2 :\r\nasm volatile("mcr p15, 1, %0, c9, c15, 2" : : "r" (val));\r\nbreak;\r\ndefault:\r\nF_64 () ;\r\n}\r\n}\r\nstatic T_1 F_66 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p10, 7, %0, c11, c0, 0" : "=r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic void F_67 ( T_1 V_1 )\r\n{\r\nasm volatile("mcr p10, 7, %0, c11, c0, 0" : : "r" (val));\r\n}\r\nstatic void F_68 ( T_1 * V_101 , T_1 * V_102 )\r\n{\r\nT_1 V_103 ;\r\nT_1 V_104 ;\r\nF_69 ( F_70 () ) ;\r\n* V_101 = F_71 () ;\r\nV_103 = * V_101 | F_72 ( 10 ) | F_72 ( 11 ) ;\r\nF_73 ( V_103 ) ;\r\n* V_102 = F_74 ( V_105 ) ;\r\nV_104 = * V_102 | V_106 ;\r\nF_75 ( V_105 , V_104 ) ;\r\n}\r\nstatic void F_76 ( T_1 V_101 , T_1 V_102 )\r\n{\r\nF_69 ( F_70 () ) ;\r\nF_75 ( V_105 , V_102 ) ;\r\nF_3 () ;\r\nF_73 ( V_101 ) ;\r\n}\r\nstatic T_1 F_77 ( unsigned int V_107 )\r\n{\r\nstatic const T_1 V_108 [] = { V_109 ,\r\nV_110 ,\r\nV_111 } ;\r\nreturn V_108 [ V_107 ] ;\r\n}\r\nstatic void F_78 ( int V_7 , T_1 V_27 )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_112 ;\r\nT_1 V_113 , V_114 ;\r\nunsigned int V_107 = F_79 ( V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_27 ) ;\r\nunsigned int V_116 = F_81 ( V_27 ) ;\r\nunsigned int V_117 ;\r\nbool V_118 = F_82 ( V_27 ) ;\r\nV_117 = V_115 * 8 ;\r\nV_112 = 0xff << V_117 ;\r\nif ( V_118 )\r\nV_1 = V_119 ;\r\nelse\r\nV_1 = F_77 ( V_107 ) ;\r\nV_1 += V_115 ;\r\nV_1 |= V_27 & ( V_51 | V_53 ) ;\r\nF_16 ( V_7 , V_1 ) ;\r\nif ( V_118 ) {\r\nF_68 ( & V_113 , & V_114 ) ;\r\nV_1 = F_66 () ;\r\nV_1 &= ~ V_112 ;\r\nV_1 |= V_116 << V_117 ;\r\nV_1 |= V_120 ;\r\nF_67 ( V_1 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\n} else {\r\nV_1 = F_63 ( V_107 ) ;\r\nV_1 &= ~ V_112 ;\r\nV_1 |= V_116 << V_117 ;\r\nV_1 |= V_120 ;\r\nF_65 ( V_107 , V_1 ) ;\r\n}\r\n}\r\nstatic T_1 F_83 ( T_1 V_1 , int V_115 )\r\n{\r\nT_1 V_112 ;\r\nint V_117 ;\r\nV_117 = V_115 * 8 ;\r\nV_112 = 0xff << V_117 ;\r\nV_1 &= ~ V_112 ;\r\nif ( V_1 & ~ V_120 )\r\nreturn V_1 |= V_120 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_84 ( T_1 V_27 )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_113 , V_114 ;\r\nunsigned int V_107 = F_79 ( V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_27 ) ;\r\nbool V_118 = F_82 ( V_27 ) ;\r\nif ( V_118 ) {\r\nF_68 ( & V_113 , & V_114 ) ;\r\nV_1 = F_66 () ;\r\nV_1 = F_83 ( V_1 , V_115 ) ;\r\nF_67 ( V_1 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\n} else {\r\nV_1 = F_63 ( V_107 ) ;\r\nV_1 = F_83 ( V_1 , V_115 ) ;\r\nF_65 ( V_107 , V_1 ) ;\r\n}\r\n}\r\nstatic void F_85 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nif ( V_14 -> V_27 & V_121 )\r\nF_84 ( V_14 -> V_27 ) ;\r\nF_20 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_86 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nif ( V_14 -> V_27 & V_121 )\r\nF_78 ( V_7 , V_14 -> V_27 ) ;\r\nelse\r\nF_16 ( V_7 , V_14 -> V_27 ) ;\r\nF_19 ( V_7 ) ;\r\nF_17 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_87 ( void * V_56 )\r\n{\r\nT_1 V_113 , V_114 ;\r\nstruct V_5 * V_6 = V_56 ;\r\nT_1 V_7 , V_57 = V_6 -> V_36 ;\r\nF_41 ( V_56 ) ;\r\nF_65 ( 0 , 0 ) ;\r\nF_65 ( 1 , 0 ) ;\r\nF_65 ( 2 , 0 ) ;\r\nF_68 ( & V_113 , & V_114 ) ;\r\nF_67 ( 0 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\nfor ( V_7 = V_8 ; V_7 < V_57 ; ++ V_7 ) {\r\nF_10 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c15, 0" : : "r" (0));\r\n}\r\n}\r\nstatic int F_88 ( struct V_10 * V_11 , unsigned int V_107 ,\r\nunsigned int V_115 )\r\n{\r\nint V_122 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nif ( V_14 -> V_27 & V_123 )\r\nV_122 = V_119 ;\r\nelse\r\nV_122 = F_77 ( V_107 ) ;\r\nV_122 -= F_77 ( 0 ) ;\r\nV_122 += V_115 ;\r\nV_122 += F_6 ( V_6 ) + 1 ;\r\nreturn V_122 ;\r\n}\r\nstatic int F_89 ( struct V_22 * V_32 ,\r\nstruct V_10 * V_11 )\r\n{\r\nint V_7 ;\r\nint V_122 = - 1 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nunsigned int V_107 = F_79 ( V_14 -> V_27 ) ;\r\nunsigned int V_116 = F_81 ( V_14 -> V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_14 -> V_27 ) ;\r\nbool V_118 = F_82 ( V_14 -> V_27 ) ;\r\nbool V_124 = F_90 ( V_14 -> V_27 ) ;\r\nif ( V_118 || V_124 ) {\r\nif ( V_115 > 3 || V_107 > 2 )\r\nreturn - V_125 ;\r\nif ( V_118 && ( V_116 & 0xe0 ) )\r\nreturn - V_125 ;\r\nV_122 = F_88 ( V_11 , V_107 , V_115 ) ;\r\nif ( F_39 ( V_122 , V_32 -> V_44 ) )\r\nreturn - V_45 ;\r\n}\r\nV_7 = F_38 ( V_32 , V_11 ) ;\r\nif ( V_7 < 0 && V_122 >= 0 )\r\nF_91 ( V_122 , V_32 -> V_44 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_92 ( struct V_22 * V_32 ,\r\nstruct V_10 * V_11 )\r\n{\r\nint V_122 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nunsigned int V_107 = F_79 ( V_14 -> V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_14 -> V_27 ) ;\r\nbool V_118 = F_82 ( V_14 -> V_27 ) ;\r\nbool V_124 = F_90 ( V_14 -> V_27 ) ;\r\nif ( V_118 || V_124 ) {\r\nV_122 = F_88 ( V_11 , V_107 , V_115 ) ;\r\nF_91 ( V_122 , V_32 -> V_44 ) ;\r\n}\r\n}\r\nstatic int F_93 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_21 ;\r\nif ( F_94 ( V_6 -> V_126 -> V_29 . V_127 ,\r\nL_22 ) )\r\nV_6 -> V_92 = F_50 ;\r\nelse\r\nV_6 -> V_92 = F_49 ;\r\nV_6 -> V_26 = F_40 ;\r\nV_6 -> V_86 = F_87 ;\r\nV_6 -> V_80 = F_86 ;\r\nV_6 -> V_38 = F_85 ;\r\nV_6 -> V_83 = F_89 ;\r\nV_6 -> V_128 = F_92 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic T_1 F_95 ( int V_100 )\r\n{\r\nT_1 V_1 ;\r\nswitch ( V_100 ) {\r\ncase 0 :\r\nasm volatile("mrc p15, 0, %0, c15, c0, 0" : "=r" (val));\r\nbreak;\r\ncase 1 :\r\nasm volatile("mrc p15, 1, %0, c15, c0, 0" : "=r" (val));\r\nbreak;\r\ncase 2 :\r\nasm volatile("mrc p15, 2, %0, c15, c0, 0" : "=r" (val));\r\nbreak;\r\ncase 3 :\r\nasm volatile("mrc p15, 3, %0, c15, c2, 0" : "=r" (val));\r\nbreak;\r\ndefault:\r\nF_64 () ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic void F_96 ( int V_100 , T_1 V_1 )\r\n{\r\nswitch ( V_100 ) {\r\ncase 0 :\r\nasm volatile("mcr p15, 0, %0, c15, c0, 0" : : "r" (val));\r\nbreak;\r\ncase 1 :\r\nasm volatile("mcr p15, 1, %0, c15, c0, 0" : : "r" (val));\r\nbreak;\r\ncase 2 :\r\nasm volatile("mcr p15, 2, %0, c15, c0, 0" : : "r" (val));\r\nbreak;\r\ncase 3 :\r\nasm volatile("mcr p15, 3, %0, c15, c2, 0" : : "r" (val));\r\nbreak;\r\ndefault:\r\nF_64 () ;\r\n}\r\n}\r\nstatic T_1 F_97 ( unsigned int V_107 )\r\n{\r\nstatic const T_1 V_108 [] = { V_129 ,\r\nV_130 ,\r\nV_131 ,\r\nV_132 } ;\r\nreturn V_108 [ V_107 ] ;\r\n}\r\nstatic void F_98 ( int V_7 , T_1 V_27 )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_112 ;\r\nT_1 V_113 , V_114 ;\r\nunsigned int V_107 = F_79 ( V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_27 ) ;\r\nunsigned int V_116 = F_81 ( V_27 ) ;\r\nunsigned int V_117 ;\r\nbool V_118 = F_82 ( V_27 ) ;\r\nV_117 = V_115 * 8 ;\r\nV_112 = 0xff << V_117 ;\r\nif ( V_118 )\r\nV_1 = V_133 ;\r\nelse\r\nV_1 = F_97 ( V_107 ) ;\r\nV_1 += V_115 ;\r\nV_1 |= V_27 & ( V_51 | V_53 ) ;\r\nF_16 ( V_7 , V_1 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c15, 0" : : "r" (0));\r\nif ( V_118 ) {\r\nF_68 ( & V_113 , & V_114 ) ;\r\nV_1 = F_66 () ;\r\nV_1 &= ~ V_112 ;\r\nV_1 |= V_116 << V_117 ;\r\nV_1 |= V_120 ;\r\nF_67 ( V_1 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\n} else {\r\nV_1 = F_95 ( V_107 ) ;\r\nV_1 &= ~ V_112 ;\r\nV_1 |= V_116 << V_117 ;\r\nV_1 |= V_120 ;\r\nF_96 ( V_107 , V_1 ) ;\r\n}\r\n}\r\nstatic void F_99 ( T_1 V_27 )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_113 , V_114 ;\r\nunsigned int V_107 = F_79 ( V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_27 ) ;\r\nbool V_118 = F_82 ( V_27 ) ;\r\nif ( V_118 ) {\r\nF_68 ( & V_113 , & V_114 ) ;\r\nV_1 = F_66 () ;\r\nV_1 = F_83 ( V_1 , V_115 ) ;\r\nF_67 ( V_1 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\n} else {\r\nV_1 = F_95 ( V_107 ) ;\r\nV_1 = F_83 ( V_1 , V_115 ) ;\r\nF_96 ( V_107 , V_1 ) ;\r\n}\r\n}\r\nstatic void F_100 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nif ( V_14 -> V_27 & V_121 )\r\nF_99 ( V_14 -> V_27 ) ;\r\nF_20 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_101 ( struct V_10 * V_11 )\r\n{\r\nunsigned long V_21 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nint V_7 = V_14 -> V_7 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nstruct V_22 * V_23 = F_25 ( V_6 -> V_24 ) ;\r\nF_26 ( & V_23 -> V_25 , V_21 ) ;\r\nF_18 ( V_7 ) ;\r\nif ( V_14 -> V_27 & V_121 )\r\nF_98 ( V_7 , V_14 -> V_27 ) ;\r\nelse if ( V_7 != V_8 )\r\nF_16 ( V_7 , V_14 -> V_27 ) ;\r\nF_19 ( V_7 ) ;\r\nF_17 ( V_7 ) ;\r\nF_27 ( & V_23 -> V_25 , V_21 ) ;\r\n}\r\nstatic void F_102 ( void * V_56 )\r\n{\r\nT_1 V_113 , V_114 ;\r\nstruct V_5 * V_6 = V_56 ;\r\nT_1 V_7 , V_57 = V_6 -> V_36 ;\r\nF_41 ( V_56 ) ;\r\nF_96 ( 0 , 0 ) ;\r\nF_96 ( 1 , 0 ) ;\r\nF_96 ( 2 , 0 ) ;\r\nF_96 ( 3 , 0 ) ;\r\nF_68 ( & V_113 , & V_114 ) ;\r\nF_67 ( 0 ) ;\r\nF_76 ( V_113 , V_114 ) ;\r\nfor ( V_7 = V_8 ; V_7 < V_57 ; ++ V_7 ) {\r\nF_10 ( V_7 ) ;\r\nasm volatile("mcr p15, 0, %0, c9, c15, 0" : : "r" (0));\r\n}\r\n}\r\nstatic int F_103 ( struct V_10 * V_11 , unsigned int V_107 ,\r\nunsigned int V_115 )\r\n{\r\nint V_122 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nstruct V_5 * V_6 = F_12 ( V_11 -> V_12 ) ;\r\nif ( V_14 -> V_27 & V_123 )\r\nV_122 = V_133 ;\r\nelse\r\nV_122 = F_97 ( V_107 ) ;\r\nV_122 -= F_97 ( 0 ) ;\r\nV_122 += V_115 ;\r\nV_122 += F_6 ( V_6 ) + 1 ;\r\nreturn V_122 ;\r\n}\r\nstatic int F_104 ( struct V_22 * V_32 ,\r\nstruct V_10 * V_11 )\r\n{\r\nint V_7 ;\r\nint V_122 = - 1 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nunsigned int V_107 = F_79 ( V_14 -> V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_14 -> V_27 ) ;\r\nbool V_118 = F_82 ( V_14 -> V_27 ) ;\r\nbool V_134 = F_90 ( V_14 -> V_27 ) ;\r\nif ( V_118 || V_134 ) {\r\nif ( V_115 > 3 || V_107 > 3 )\r\nreturn - V_125 ;\r\nV_122 = F_103 ( V_11 , V_107 , V_115 ) ;\r\nif ( F_39 ( V_122 , V_32 -> V_44 ) )\r\nreturn - V_45 ;\r\n}\r\nV_7 = F_38 ( V_32 , V_11 ) ;\r\nif ( V_7 < 0 && V_122 >= 0 )\r\nF_91 ( V_122 , V_32 -> V_44 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_105 ( struct V_22 * V_32 ,\r\nstruct V_10 * V_11 )\r\n{\r\nint V_122 ;\r\nstruct V_13 * V_14 = & V_11 -> V_15 ;\r\nunsigned int V_107 = F_79 ( V_14 -> V_27 ) ;\r\nunsigned int V_115 = F_80 ( V_14 -> V_27 ) ;\r\nbool V_118 = F_82 ( V_14 -> V_27 ) ;\r\nbool V_134 = F_90 ( V_14 -> V_27 ) ;\r\nif ( V_118 || V_134 ) {\r\nV_122 = F_103 ( V_11 , V_107 , V_115 ) ;\r\nF_91 ( V_122 , V_32 -> V_44 ) ;\r\n}\r\n}\r\nstatic int F_106 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_23 ;\r\nV_6 -> V_92 = F_51 ;\r\nV_6 -> V_86 = F_102 ;\r\nV_6 -> V_80 = F_101 ;\r\nV_6 -> V_38 = F_100 ;\r\nV_6 -> V_83 = F_104 ;\r\nV_6 -> V_128 = F_105 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_107 ( struct V_5 * V_6 )\r\n{\r\nF_52 ( V_6 ) ;\r\nV_6 -> V_91 = L_24 ;\r\nV_6 -> V_92 = F_51 ;\r\nV_6 -> V_86 = F_102 ;\r\nV_6 -> V_80 = F_101 ;\r\nV_6 -> V_38 = F_100 ;\r\nV_6 -> V_83 = F_104 ;\r\nV_6 -> V_128 = F_105 ;\r\nreturn F_54 ( V_6 ) ;\r\n}\r\nstatic int F_108 ( struct V_135 * V_136 )\r\n{\r\nreturn F_109 ( V_136 , V_137 ,\r\nV_138 ) ;\r\n}
