
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003566                       # Number of seconds simulated
sim_ticks                                  3566287416                       # Number of ticks simulated
final_tick                               533137631670                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75645                       # Simulator instruction rate (inst/s)
host_op_rate                                    95734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 133125                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888500                       # Number of bytes of host memory used
host_seconds                                 26789.06                       # Real time elapsed on the host
sim_insts                                  2026461715                       # Number of instructions simulated
sim_ops                                    2564628103                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       268544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               379776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       131584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            131584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2098                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2967                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1543342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75300717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1507450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28139067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106490576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1543342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1507450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3050792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36896634                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36896634                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36896634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1543342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75300717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1507450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28139067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143387209                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8552249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084463                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531440                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206574                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1279383                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193804                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300151                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8847                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792800                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084463                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493955                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3592756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036805                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        698483                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633348                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8437045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.440565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4844289     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354018      4.20%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334565      3.97%     65.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315757      3.74%     69.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258485      3.06%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189125      2.24%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137024      1.62%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211224      2.50%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792558     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8437045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360661                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.963554                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476004                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       664129                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3432575                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41143                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823191                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496289                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19942896                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10422                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823191                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657690                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         308375                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74102                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3285161                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19349744                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155446                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26842759                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90136912                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90136912                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10047581                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3595                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1900                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703325                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1890874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23944                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414706                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18033712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23117                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5703757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17401476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          255                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8437045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957465     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713174     20.31%     55.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351158     16.01%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818216      9.70%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835519      9.90%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378831      4.49%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245336      2.91%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67015      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70331      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8437045                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63685     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20819     19.09%     77.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24579     22.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013465     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200569      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546196     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848314      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610138                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.708339                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109083                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007466                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37789519                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23741203                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719221                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45691                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       658511                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235030                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823191                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         221707                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13474                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18037220                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1890874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016999                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1886                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1423                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238250                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367343                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468078                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242793                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2302368                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018761                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834290                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679949                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246664                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235789                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198922                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24875271                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664567                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369802                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5798765                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205741                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7613854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3022360     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050659     26.93%     66.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851724     11.19%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430587      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448874      5.90%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227090      2.98%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154363      2.03%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89377      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338820      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7613854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338820                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25312834                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36899677                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 115204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855225                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855225                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169283                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169283                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64946991                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481553                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18730766                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8552249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3176971                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2587026                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215341                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1330266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1243196                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          336190                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9552                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3334613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17332695                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3176971                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1579386                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3846277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1104268                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        451928                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1633748                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8519798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4673521     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398125      4.67%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          398220      4.67%     64.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          496782      5.83%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153283      1.80%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          194322      2.28%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162319      1.91%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149723      1.76%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1893503     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8519798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026683                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3496241                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424748                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3677637                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34499                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        886666                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539029                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20669754                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        886666                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3654213                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49633                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       192740                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3551976                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       184563                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19961144                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        114791                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28023694                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93013492                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93013492                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17428201                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10595353                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3748                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2014                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           502925                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1847526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8833                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       292470                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18764589                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15124736                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31718                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6236542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18839105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          227                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8519798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3006854     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1779923     20.89%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1183977     13.90%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826496      9.70%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       822455      9.65%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394270      4.63%     94.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375002      4.40%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60379      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70442      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8519798                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95900     76.05%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15470     12.27%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14730     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12639732     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189111      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1728      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1498774      9.91%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795391      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15124736                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768510                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126100                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008337                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38927087                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25005024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14702575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15250836                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18286                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       709885                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235103                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        886666                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26851                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4477                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18768359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41715                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1847526                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2001                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252202                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14863699                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1398165                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261036                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166898                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123479                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768733                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737987                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14719709                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14702575                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9543615                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26932856                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719147                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354348                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10137743                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12496864                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6271479                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3539                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216931                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7633132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2986224     39.12%     39.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2093124     27.42%     66.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851961     11.16%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462897      6.06%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406214      5.32%     89.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165707      2.17%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184562      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109180      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373263      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7633132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10137743                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12496864                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859854                       # Number of memory references committed
system.switch_cpus1.commit.loads              1137641                       # Number of loads committed
system.switch_cpus1.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1813580                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11249612                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258291                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373263                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26028030                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38424226                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  32451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10137743                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12496864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10137743                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843605                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843605                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185389                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185389                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66721197                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20431908                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19090321                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3534                       # number of misc regfile writes
system.l2.replacements                           2965                       # number of replacements
system.l2.tagsinuse                       8189.694947                       # Cycle average of tags in use
system.l2.total_refs                           820130                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11154                       # Sample count of references to valid blocks.
system.l2.avg_refs                          73.527882                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            82.133032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.415403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1046.861785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.852916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    406.866874                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4568.261542                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2008.303396                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010026                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004689                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.127791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004743                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.049666                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.557649                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.245154                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999719                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8237                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11403                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2757                       # number of Writeback hits
system.l2.Writeback_hits::total                  2757                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    89                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3205                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11492                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8285                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3205                       # number of overall hits
system.l2.overall_hits::total                   11492                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2098                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          784                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2967                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          784                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2967                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2098                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          784                       # number of overall misses
system.l2.overall_misses::total                  2967                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1887475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    102207818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1792608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     35415671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       141303572                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1887475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    102207818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1792608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     35415671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        141303572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1887475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    102207818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1792608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     35415671                       # number of overall miss cycles
system.l2.overall_miss_latency::total       141303572                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14370                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2757                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2757                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14459                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14459                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.203000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.198582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.206472                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.202061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.196540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205201                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.202061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.196540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43894.767442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48716.786463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42681.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45173.049745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47625.066397                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43894.767442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48716.786463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42681.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45173.049745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47625.066397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43894.767442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48716.786463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42681.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45173.049745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47625.066397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1028                       # number of writebacks
system.l2.writebacks::total                      1028                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2967                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2967                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1641600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90204038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1552609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30875081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    124273328                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1641600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90204038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1552609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30875081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124273328                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1641600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90204038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1552609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30875081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    124273328                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.203000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.206472                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.202061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.196540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.202061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.196540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.205201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38176.744186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42995.251668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36966.880952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39381.480867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41885.179643                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38176.744186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42995.251668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36966.880952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39381.480867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41885.179643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38176.744186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42995.251668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36966.880952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39381.480867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41885.179643                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.443924                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641988                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712208.526496                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.702289                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.741635                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063625                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926993                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633294                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3020229                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3020229                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3020229                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3020229                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3020229                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3020229                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633348                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633348                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633348                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633348                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55930.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55930.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55930.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55930.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55930.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55930.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2500839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2500839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2500839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2500839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2500839                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2500839                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56837.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56837.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56837.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56837.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56837.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56837.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377278                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16390.382367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.207172                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.792828                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899247                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100753                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1132507                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1132507                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910993                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910993                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36277                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36436                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36436                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36436                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36436                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1091530003                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1091530003                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4309125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4309125                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1095839128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1095839128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1095839128                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1095839128                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947429                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031038                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031038                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018710                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018710                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018710                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018710                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30088.761557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30088.761557                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27101.415094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27101.415094                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30075.725327                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30075.725327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30075.725327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30075.725327                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1783                       # number of writebacks
system.cpu0.dcache.writebacks::total             1783                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25942                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26053                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26053                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10335                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    181968013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    181968013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       863422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       863422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    182831435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    182831435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    182831435                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    182831435                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008843                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008843                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005332                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005332                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005332                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005332                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17606.967876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17606.967876                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17987.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17987.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17608.729173                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17608.729173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17608.729173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17608.729173                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.928754                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007966444                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1972537.072407                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.928754                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065591                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.815591                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1633696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1633696                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1633696                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1633696                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1633696                       # number of overall hits
system.cpu1.icache.overall_hits::total        1633696                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2638881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2638881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2638881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2638881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2638881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2638881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1633748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1633748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1633748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1633748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1633748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1633748                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50747.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50747.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50747.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50747.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50747.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50747.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2148580                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2148580                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2148580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2148580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2148580                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2148580                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49966.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49966.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49966.976744                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49966.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49966.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49966.976744                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3989                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148891992                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4245                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35074.674205                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.471900                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.528100                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872937                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127063                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1096153                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096153                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718395                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1938                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1938                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1767                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1767                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1814548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1814548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1814548                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1814548                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7729                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7729                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7898                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7898                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    214596541                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    214596541                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5826736                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5826736                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    220423277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    220423277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    220423277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    220423277                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1103882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1103882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1822446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1822446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1822446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1822446                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007002                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004334                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004334                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004334                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004334                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27765.110752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27765.110752                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34477.727811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34477.727811                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27908.746138                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27908.746138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27908.746138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27908.746138                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          974                       # number of writebacks
system.cpu1.dcache.writebacks::total              974                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3781                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3909                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3909                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3948                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3989                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     68347281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     68347281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1013853                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1013853                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     69361134                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     69361134                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     69361134                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     69361134                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002189                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002189                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002189                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002189                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17311.874620                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17311.874620                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24728.121951                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24728.121951                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17388.100777                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17388.100777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17388.100777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17388.100777                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
