$date
	Sun Oct 23 07:21:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#347998
b1100 &
b1100 %
1$
b1100 !
1"
#347999
0"
#348002
b110 &
b110 %
#348006
b11 &
b11 %
#348010
b1010 &
b1010 %
#348014
b101 &
b101 %
#348018
b10000 &
b10000 %
#348022
b1000 &
b1000 %
#348026
b100 &
b100 %
#348030
b10 &
b10 %
#348034
b1 &
b1 %
1#
#348038
b0 &
0#
b0 %
0$
#1281089
b1111 !
1"
#1281090
b1111 &
b1111 %
1$
#1281091
0"
#1281094
b101110 &
b101110 %
#1281098
b10111 &
b10111 %
#1281102
b1000110 &
b1000110 %
#1281106
b100011 &
b100011 %
#1281110
b1101010 &
b1101010 %
#1281114
b110101 &
b110101 %
#1281118
b10100000 &
b10100000 %
#1281122
b1010000 &
b1010000 %
#1281126
b101000 &
b101000 %
#1281130
b10100 &
b10100 %
#1281134
b1010 &
b1010 %
#1281138
b101 &
b101 %
#1281142
b10000 &
b10000 %
#1281146
b1000 &
b1000 %
#1281150
b100 &
b100 %
#1281154
b10 &
b10 %
#1281158
b1 &
1#
b1 %
#1281162
b0 &
b0 %
0#
0$
#2324726
b10 &
b10 %
1$
b10 !
1"
#2324727
0"
#2324730
b1 &
b1 %
1#
#2324734
b0 &
0#
b0 %
0$
#4500012
