=====
SETUP
3.575
10.596
14.171
u_sdram/ff_sdr_read_data_30_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_6_s7
8.754
9.207
u_v9958/u_vram_interface/w_rdata8_6_s5
9.207
9.310
u_v9958/u_vram_interface/ff_g123m_vram_rdata_6_s0
10.596
=====
SETUP
3.737
10.434
14.171
u_sdram/ff_sdr_read_data_31_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_7_s7
9.024
9.541
u_v9958/u_vram_interface/w_rdata8_7_s5
9.541
9.644
u_v9958/u_vram_interface/ff_t12_vram_rdata_7_s0
10.434
=====
SETUP
3.980
10.192
14.171
u_sdram/ff_sdr_read_data_31_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_7_s7
9.024
9.541
u_v9958/u_vram_interface/w_rdata8_7_s5
9.541
9.644
u_v9958/u_vram_interface/ff_g123m_vram_rdata_7_s0
10.192
=====
SETUP
4.050
10.121
14.171
u_sdram/ff_sdr_read_data_18_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_2_s7
8.217
8.734
u_v9958/u_vram_interface/w_rdata8_2_s5
8.734
8.837
u_v9958/u_vram_interface/ff_g123m_vram_rdata_2_s0
10.121
=====
SETUP
4.061
10.110
14.171
u_sdram/ff_sdr_read_data_30_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_6_s7
8.754
9.207
u_v9958/u_vram_interface/w_rdata8_6_s5
9.207
9.310
u_v9958/u_vram_interface/ff_t12_vram_rdata_6_s0
10.110
=====
SETUP
4.293
9.878
14.171
u_sdram/ff_sdr_read_data_18_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_2_s7
8.217
8.734
u_v9958/u_vram_interface/w_rdata8_2_s5
8.734
8.837
u_v9958/u_vram_interface/ff_t12_vram_rdata_2_s0
9.878
=====
SETUP
4.413
9.758
14.171
u_sdram/ff_sdr_read_data_11_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_3_s6
8.112
8.629
u_v9958/u_vram_interface/w_rdata8_3_s5
8.629
8.732
u_v9958/u_vram_interface/ff_t12_vram_rdata_3_s0
9.758
=====
SETUP
4.496
9.675
14.171
u_sdram/ff_sdr_read_data_20_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_4_s7
8.028
8.545
u_v9958/u_vram_interface/w_rdata8_4_s5
8.545
8.648
u_v9958/u_vram_interface/ff_g123m_vram_rdata_4_s0
9.675
=====
SETUP
4.532
9.639
14.171
u_sdram/ff_sdr_read_data_13_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_5_s6
8.385
8.902
u_v9958/u_vram_interface/w_rdata8_5_s5
8.902
9.005
u_v9958/u_vram_interface/ff_g123m_vram_rdata_5_s0
9.639
=====
SETUP
4.532
9.639
14.171
u_sdram/ff_sdr_read_data_13_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_5_s6
8.385
8.902
u_v9958/u_vram_interface/w_rdata8_5_s5
8.902
9.005
u_v9958/u_vram_interface/ff_t12_vram_rdata_5_s0
9.639
=====
SETUP
4.739
9.432
14.171
u_sdram/ff_sdr_read_data_20_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_4_s7
8.028
8.545
u_v9958/u_vram_interface/w_rdata8_4_s5
8.545
8.648
u_v9958/u_vram_interface/ff_t12_vram_rdata_4_s0
9.432
=====
SETUP
4.769
9.402
14.171
u_sdram/ff_sdr_read_data_9_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_1_s6
8.212
8.665
u_v9958/u_vram_interface/w_rdata8_1_s5
8.665
8.768
u_v9958/u_vram_interface/ff_g123m_vram_rdata_1_s0
9.402
=====
SETUP
4.769
9.402
14.171
u_sdram/ff_sdr_read_data_9_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_1_s6
8.212
8.665
u_v9958/u_vram_interface/w_rdata8_1_s5
8.665
8.768
u_v9958/u_vram_interface/ff_t12_vram_rdata_1_s0
9.402
=====
SETUP
4.769
9.402
14.171
u_sdram/ff_sdr_read_data_16_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_0_s7
8.212
8.665
u_v9958/u_vram_interface/w_rdata8_0_s5
8.665
8.768
u_v9958/u_vram_interface/ff_g123m_vram_rdata_0_s0
9.402
=====
SETUP
4.769
9.402
14.171
u_sdram/ff_sdr_read_data_16_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_0_s7
8.212
8.665
u_v9958/u_vram_interface/w_rdata8_0_s5
8.665
8.768
u_v9958/u_vram_interface/ff_t12_vram_rdata_0_s0
9.402
=====
SETUP
4.776
9.395
14.171
u_sdram/ff_sdr_read_data_31_s0
6.103
6.335
u_v9958/u_vram_interface/ff_sprite_vram_rdata_31_s0
9.395
=====
SETUP
4.805
9.366
14.171
u_sdram/ff_sdr_read_data_11_s0
6.103
6.335
u_v9958/u_vram_interface/w_rdata8_3_s6
8.112
8.629
u_v9958/u_vram_interface/w_rdata8_3_s5
8.629
8.732
u_v9958/u_vram_interface/ff_g123m_vram_rdata_3_s0
9.366
=====
SETUP
4.847
9.324
14.171
u_sdram/ff_sdr_read_data_30_s0
6.103
6.335
u_v9958/u_vram_interface/ff_sprite_vram_rdata_30_s0
9.324
=====
SETUP
5.148
9.023
14.171
u_sdram/ff_sdr_read_data_14_s0
6.103
6.335
u_v9958/u_vram_interface/ff_sprite_vram_rdata_14_s0
9.023
=====
SETUP
5.258
8.913
14.171
u_sdram/ff_sdr_read_data_13_s0
6.103
6.335
u_v9958/u_vram_interface/ff_sprite_vram_rdata_13_s0
8.913
=====
SETUP
5.312
8.859
14.171
u_sdram/ff_sdr_read_data_30_s0
6.103
6.335
u_v9958/u_vram_interface/ff_g4567_vram_rdata_30_s0
8.859
=====
SETUP
5.316
8.855
14.171
u_sdram/ff_sdr_read_data_15_s0
6.103
6.335
u_v9958/u_vram_interface/ff_sprite_vram_rdata_15_s0
8.855
=====
SETUP
5.357
8.814
14.171
u_sdram/ff_sdr_read_data_en_s4
6.103
6.335
u_v9958/u_vram_interface/n463_s1
7.409
7.958
u_v9958/u_vram_interface/ff_sprite_vram_rdata_0_s0
8.814
=====
SETUP
5.357
8.814
14.171
u_sdram/ff_sdr_read_data_en_s4
6.103
6.335
u_v9958/u_vram_interface/n463_s1
7.409
7.958
u_v9958/u_vram_interface/ff_sprite_vram_rdata_1_s0
8.814
=====
SETUP
5.357
8.814
14.171
u_sdram/ff_sdr_read_data_en_s4
6.103
6.335
u_v9958/u_vram_interface/n463_s1
7.409
7.958
u_v9958/u_vram_interface/ff_sprite_vram_rdata_17_s0
8.814
=====
HOLD
-2.839
2.550
5.389
u_v9958/u_vram_interface/ff_vram_wdata_5_s0
1.841
2.043
u_sdram/ff_wdata_5_s0
2.550
=====
HOLD
-2.824
2.565
5.389
u_v9958/u_vram_interface/ff_vram_wdata_2_s0
1.841
2.043
u_sdram/ff_wdata_2_s0
2.565
=====
HOLD
-2.824
2.565
5.389
u_v9958/u_vram_interface/ff_vram_wdata_4_s0
1.841
2.043
u_sdram/ff_wdata_4_s0
2.565
=====
HOLD
-2.717
2.672
5.389
u_v9958/u_vram_interface/ff_vram_address_14_s0
1.841
2.043
u_sdram/ff_row_address_4_s0
2.672
=====
HOLD
-2.713
2.676
5.389
u_v9958/u_vram_interface/ff_vram_wdata_0_s0
1.841
2.043
u_sdram/ff_wdata_0_s0
2.676
=====
HOLD
-2.713
2.676
5.389
u_v9958/u_vram_interface/ff_vram_wdata_7_s0
1.841
2.043
u_sdram/ff_wdata_7_s0
2.676
=====
HOLD
-2.702
2.687
5.389
u_v9958/u_vram_interface/ff_vram_wdata_6_s0
1.841
2.043
u_sdram/ff_wdata_6_s0
2.687
=====
HOLD
-2.690
2.699
5.389
u_v9958/u_vram_interface/ff_vram_address_5_s0
1.841
2.043
u_sdram/ff_col_address_3_s0
2.699
=====
HOLD
-2.689
2.701
5.389
u_v9958/u_vram_interface/ff_vram_address_15_s0
1.841
2.042
u_sdram/ff_row_address_5_s0
2.701
=====
HOLD
-2.689
2.701
5.389
u_v9958/u_vram_interface/ff_vram_wdata_3_s0
1.841
2.042
u_sdram/ff_wdata_3_s0
2.701
=====
HOLD
-2.593
2.796
5.389
u_v9958/u_vram_interface/ff_vram_write_s0
1.841
2.043
u_sdram/n21_s3
2.452
2.796
u_sdram/ff_write_s7
2.796
=====
HOLD
-2.580
2.809
5.389
u_v9958/u_vram_interface/ff_vram_address_13_s0
1.841
2.043
u_sdram/ff_row_address_3_s0
2.809
=====
HOLD
-2.576
2.813
5.389
u_v9958/u_vram_interface/ff_vram_wdata_1_s0
1.841
2.043
u_sdram/ff_wdata_1_s0
2.813
=====
HOLD
-2.568
2.821
5.389
u_v9958/u_vram_interface/ff_vram_address_2_s0
1.841
2.043
u_sdram/ff_col_address_0_s0
2.821
=====
HOLD
-2.565
2.824
5.389
u_v9958/u_vram_interface/ff_vram_address_16_s0
1.841
2.043
u_sdram/ff_row_address_6_s0
2.824
=====
HOLD
-2.564
2.825
5.389
u_v9958/u_vram_interface/ff_vram_address_3_s0
1.841
2.043
u_sdram/ff_col_address_1_s0
2.825
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_4_s0
1.841
2.043
u_sdram/ff_col_address_2_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_6_s0
1.841
2.043
u_sdram/ff_col_address_4_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_8_s0
1.841
2.043
u_sdram/ff_col_address_6_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_9_s0
1.841
2.043
u_sdram/ff_col_address_7_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_10_s0
1.841
2.043
u_sdram/ff_row_address_0_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_11_s0
1.841
2.043
u_sdram/ff_row_address_1_s0
2.837
=====
HOLD
-2.553
2.837
5.389
u_v9958/u_vram_interface/ff_vram_address_12_s0
1.841
2.043
u_sdram/ff_row_address_2_s0
2.837
=====
HOLD
-2.548
2.841
5.389
u_v9958/u_vram_interface/ff_vram_address_0_s0
1.841
2.043
u_sdram/ff_write_mask_0_s0
2.841
=====
HOLD
-2.533
2.857
5.389
u_v9958/u_vram_interface/ff_vram_address_1_s0
1.841
2.043
u_sdram/ff_write_mask_1_s0
2.857
