head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.32
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.30
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.28
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.26
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.24
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.22
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.20
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.18
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.16
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.14
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.12
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.1.0.10
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.8
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-gxxpro-3_4-branch:1.1.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.4
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.2
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2004.05.07.16.39.26;	author rsandifo;	state Exp;
branches;
next	;


desc
@@


1.1
log
@	* config/tc-mips.c (append_insn, mips_emit_delays): Extend -mfix-vr4120
	to cope with VR4181A errata MD(1) and MD(4).
@
text
@#objdump: -dz --prefix-addresses -m mips:4120
#as: -32 -march=vr4120 -mfix-vr4120
#name: MIPS vr4120 workarounds

.*: +file format .*mips.*

Disassembly of section .text:
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> div	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> div	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> divu	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> divu	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> ddiv	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> ddiv	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> ddivu	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> ddivu	zero,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmult	a0,a1
.* <[^>]*> nop
.* <[^>]*> dmult	a2,a3
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmultu	a0,a1
.* <[^>]*> nop
.* <[^>]*> dmultu	a2,a3
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> dmacc	a2,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> dmult	a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a2,a3,t0
.* <[^>]*> or	a0,a0,a1
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mtlo	a3
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mtlo	a3
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mthi	a3
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mthi	a3
#
# vr4181a_md1:
#
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mult	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> multu	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> dmult	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> dmultu	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> mult	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> multu	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> dmult	a0,a1
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> nop
.* <[^>]*> dmultu	a0,a1
.* <[^>]*> or	a0,a0,a1
#
# vr4181a_md4:
#
.* <[^>]*> dmult	a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmultu	a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> div	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> divu	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> ddiv	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> ddivu	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> macc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmult	a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> dmultu	a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> div	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> divu	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> ddiv	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#
.* <[^>]*> ddivu	zero,a0,a1
.* <[^>]*> nop
.* <[^>]*> dmacc	a0,a1,a2
.* <[^>]*> or	a0,a0,a1
#...
@
