Analysis & Synthesis report for transm_completo_2
Sun Dec  1 20:32:19 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|mea_salida:d2|st
 10. State Machine - |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Source assignments for msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0|altsyncram_6j11:auto_generated
 17. Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2
 18. Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2
 19. Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1
 20. Parameter Settings for Inferred Entity Instance: msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec  1 20:32:19 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; transm_completo_2                           ;
; Top-level Entity Name              ; transm_completo_2                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 117                                         ;
;     Total combinational functions  ; 115                                         ;
;     Dedicated logic registers      ; 67                                          ;
; Total registers                    ; 67                                          ;
; Total pins                         ; 9                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,792                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; transm_completo_2  ; transm_completo_2  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../generador_2/generador_2.vhd               ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd               ;         ;
; ../data_11/partity.vhd                       ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd                       ;         ;
; ../src/trama_y_reg.vhd                       ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd                       ;         ;
; ../src/ROM.vhd                               ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd                               ;         ;
; ../src/registro.vhd                          ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd                          ;         ;
; ../src/reg_desplazamiento.vhd                ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd                ;         ;
; ../src/mux_entradas.vhd                      ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd                      ;         ;
; ../src/msj_y_mem.vhd                         ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd                         ;         ;
; ../src/mef_registro.vhd                      ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd                      ;         ;
; ../src/mea_salida.vhd                        ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd                        ;         ;
; ../src/mea_mem.vhd                           ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd                           ;         ;
; ../src/data_11.vhd                           ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd                           ;         ;
; ../msj_y_salida_apart/msj_y_salida_apart.vhd ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd ;         ;
; transm_completo_2.vhd                        ; yes             ; User VHDL File               ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd   ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal180.inc                               ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_6j11.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/db/altsyncram_6j11.tdf  ;         ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 117             ;
;                                             ;                 ;
; Total combinational functions               ; 115             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 26              ;
;     -- 3 input functions                    ; 29              ;
;     -- <=2 input functions                  ; 60              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 69              ;
;     -- arithmetic mode                      ; 46              ;
;                                             ;                 ;
; Total registers                             ; 67              ;
;     -- Dedicated logic registers            ; 67              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 9               ;
; Total memory bits                           ; 1792            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_50Mhz~input ;
; Maximum fan-out                             ; 47              ;
; Total fan-out                               ; 576             ;
; Average fan-out                             ; 2.78            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |transm_completo_2                              ; 115 (0)             ; 67 (0)                    ; 1792        ; 0            ; 0       ; 0         ; 9    ; 0            ; |transm_completo_2                                                                                                      ; transm_completo_2  ; work         ;
;    |generador_2:d1|                             ; 65 (65)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|generador_2:d1                                                                                       ; generador_2        ; work         ;
;    |msj_y_salida_apart:d2|                      ; 50 (0)              ; 20 (0)                    ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2                                                                                ; msj_y_salida_apart ; work         ;
;       |msj_y_mem:d1|                            ; 30 (0)              ; 6 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1                                                                   ; msj_y_mem          ; work         ;
;          |mea_mem:d1|                           ; 30 (30)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1                                                        ; mea_mem            ; work         ;
;          |rom:d2|                               ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2                                                            ; rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0                                      ; altsyncram         ; work         ;
;                |altsyncram_6j11:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0|altsyncram_6j11:auto_generated       ; altsyncram_6j11    ; work         ;
;       |trama_y_reg:d2|                          ; 20 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2                                                                 ; trama_y_reg        ; work         ;
;          |data_11:d1|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|data_11:d1                                                      ; data_11            ; work         ;
;          |mef_registro:d2|                      ; 16 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2                                                 ; mef_registro       ; work         ;
;             |mea_salida:d2|                     ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|mea_salida:d2                                   ; mea_salida         ; work         ;
;             |reg_desplazamiento:d1|             ; 13 (3)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1                           ; reg_desplazamiento ; work         ;
;                |registro:\t:10:t11:bitxul|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:10:t11:bitxul ; registro           ; work         ;
;                |registro:\t:1:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:1:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:2:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:2:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:3:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:3:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:4:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:4:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:5:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:5:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:6:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:6:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:7:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:7:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:8:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:8:t1_10:bitx  ; registro           ; work         ;
;                |registro:\t:9:t1_10:bitx|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:9:t1_10:bitx  ; registro           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0|altsyncram_6j11:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 7            ; --           ; --           ; 1792 ; transm_completo_2.transm_completo_20.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |transm_completo_2|msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|mea_salida:d2|st ;
+---------+--------+-------+-------------------------------------------------------------------------------+
; Name    ; st.SND ; st.LD ; st.ILDE                                                                       ;
+---------+--------+-------+-------------------------------------------------------------------------------+
; st.ILDE ; 0      ; 0     ; 0                                                                             ;
; st.LD   ; 0      ; 1     ; 1                                                                             ;
; st.SND  ; 1      ; 0     ; 1                                                                             ;
+---------+--------+-------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac ;
+-----------------+-----------------+-------------+-----------+------------+------------+
; Name            ; stac.incremento ; stac.espera ; stac.send ; stac.asign ; stac.ini   ;
+-----------------+-----------------+-------------+-----------+------------+------------+
; stac.ini        ; 0               ; 0           ; 0         ; 0          ; 0          ;
; stac.asign      ; 0               ; 0           ; 0         ; 1          ; 1          ;
; stac.send       ; 0               ; 0           ; 1         ; 0          ; 1          ;
; stac.espera     ; 0               ; 1           ; 0         ; 0          ; 1          ;
; stac.incremento ; 1               ; 0           ; 0         ; 0          ; 1          ;
+-----------------+-----------------+-------------+-----------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                         ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[0] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[1] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[2] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[3] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[4] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[5] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[6] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[7] ; msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|pxst.send ; yes                    ;
; Number of user-specified and inferred latches = 8        ;                                                         ;                        ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                          ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|data_out[7]                                                  ; Stuck at GND due to stuck port data_in ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:0:t0:bitx0|dout ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                                  ;                                        ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:10:t11:bitxul|dout ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:9:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:8:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:7:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:6:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:5:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:4:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:3:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:2:t1_10:bitx|dout  ; 2       ;
; msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:1:t1_10:bitx|dout  ; 2       ;
; Total number of inverted registers = 10                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+----------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                         ; Type ;
+----------------------------------------------------------+------------------------------------------------------+------+
; msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|data_out[0..6] ; msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|Mux6_rtl_0 ; ROM  ;
+----------------------------------------------------------+------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0|altsyncram_6j11:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 8     ; Signed Integer                                                ;
; addr_length    ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; buss           ; 11    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; buss           ; 11    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0 ;
+------------------------------------+----------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                        ; Type                         ;
+------------------------------------+----------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                      ;
; WIDTH_A                            ; 7                                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                      ;
; WIDTH_B                            ; 1                                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                      ;
; INIT_FILE                          ; transm_completo_2.transm_completo_20.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6j11                              ; Untyped                      ;
+------------------------------------+----------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 7                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 67                          ;
;     CLR               ; 18                          ;
;     ENA               ; 1                           ;
;     SCLR              ; 43                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 116                         ;
;     arith             ; 46                          ;
;         2 data inputs ; 46                          ;
;     normal            ; 70                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 26                          ;
; cycloneiii_ram_block  ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec  1 20:32:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off transm_completo_2 -c transm_completo_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd
    Info (12022): Found design unit 1: generador_2-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd Line: 14
    Info (12023): Found entity 1: generador_2 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd
    Info (12022): Found design unit 1: my_pack File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd Line: 5
    Info (12022): Found design unit 2: my_pack-body File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd
    Info (12022): Found design unit 1: trama_y_reg-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd Line: 18
    Info (12023): Found entity 1: trama_y_reg File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd
    Info (12022): Found design unit 1: rom-synth File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd Line: 18
    Info (12023): Found entity 1: rom File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd
    Info (12022): Found design unit 1: registro-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd Line: 18
    Info (12023): Found entity 1: registro File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd
    Info (12022): Found design unit 1: reg_desplazamiento-func File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd Line: 21
    Info (12023): Found entity 1: reg_desplazamiento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd
    Info (12022): Found design unit 1: mux_entradas-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd Line: 12
    Info (12023): Found entity 1: mux_entradas File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd
    Info (12022): Found design unit 1: msj_y_mem-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd Line: 21
    Info (12023): Found entity 1: msj_y_mem File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd
    Info (12022): Found design unit 1: mef_registro-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd Line: 22
    Info (12023): Found entity 1: mef_registro File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd
    Info (12022): Found design unit 1: mea_salida-mea File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd Line: 19
    Info (12023): Found entity 1: mea_salida File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd
    Info (12022): Found design unit 1: mea_mem-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 23
    Info (12023): Found entity 1: mea_mem File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd
    Info (12022): Found design unit 1: data_11-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd Line: 15
    Info (12023): Found entity 1: data_11 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd
    Info (12022): Found design unit 1: msj_y_salida_apart-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd Line: 17
    Info (12023): Found entity 1: msj_y_salida_apart File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file transm_completo_2.vhd
    Info (12022): Found design unit 1: transm_completo_2-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd Line: 18
    Info (12023): Found entity 1: transm_completo_2 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sim/TBtransm_completo_2.vhd
    Info (12022): Found design unit 1: TBtransm_completo_2-bh File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/sim/TBtransm_completo_2.vhd Line: 8
    Info (12023): Found entity 1: TBtransm_completo_2 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/sim/TBtransm_completo_2.vhd Line: 5
Info (12127): Elaborating entity "transm_completo_2" for the top level hierarchy
Info (12128): Elaborating entity "generador_2" for hierarchy "generador_2:d1" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd Line: 52
Info (12128): Elaborating entity "msj_y_salida_apart" for hierarchy "msj_y_salida_apart:d2" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd Line: 65
Info (12128): Elaborating entity "msj_y_mem" for hierarchy "msj_y_salida_apart:d2|msj_y_mem:d1" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd Line: 50
Info (12128): Elaborating entity "mea_mem" for hierarchy "msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd Line: 53
Warning (10492): VHDL Process Statement warning at mea_mem.vhd(54): signal "add_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 54
Warning (10492): VHDL Process Statement warning at mea_mem.vhd(69): signal "add_aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 69
Warning (10492): VHDL Process Statement warning at mea_mem.vhd(73): signal "add_aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 73
Warning (10631): VHDL Process Statement warning at mea_mem.vhd(44): inferring latch(es) for signal or variable "add_aux", which holds its previous value in one or more paths through the process File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[0]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[1]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[2]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[3]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[4]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[5]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[6]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (10041): Inferred latch for "add_aux[7]" at mea_mem.vhd(44) File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
Info (12128): Elaborating entity "rom" for hierarchy "msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd Line: 64
Info (12128): Elaborating entity "mux_entradas" for hierarchy "msj_y_salida_apart:d2|msj_y_mem:d1|mux_entradas:d3" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd Line: 70
Info (12128): Elaborating entity "trama_y_reg" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd Line: 61
Info (12128): Elaborating entity "data_11" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2|data_11:d1" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd Line: 45
Info (12128): Elaborating entity "mef_registro" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd Line: 52
Info (12128): Elaborating entity "reg_desplazamiento" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd Line: 50
Info (12128): Elaborating entity "registro" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|reg_desplazamiento:d1|registro:\t:10:t11:bitxul" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd Line: 57
Info (12128): Elaborating entity "mea_salida" for hierarchy "msj_y_salida_apart:d2|trama_y_reg:d2|mef_registro:d2|mea_salida:d2" File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd Line: 59
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer generador_2:d1|Mux0 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd Line: 85
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to transm_completo_2.transm_completo_20.rtl.mif
Info (12130): Elaborated megafunction instantiation "msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "msj_y_salida_apart:d2|msj_y_mem:d1|rom:d2|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "transm_completo_2.transm_completo_20.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6j11.tdf
    Info (12023): Found entity 1: altsyncram_6j11 File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/db/altsyncram_6j11.tdf Line: 27
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[0] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[1] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[2] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[3] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[4] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[5] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[6] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Warning (13012): Latch msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|add_aux[7] has unsafe behavior File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1|stac.incremento File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd Line: 26
Info (13000): Registers with preset signals will power-up high File: /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 118 logic cells
    Info (21064): Implemented 7 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1018 megabytes
    Info: Processing ended: Sun Dec  1 20:32:19 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:29


