// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Microsemi Corporation
 */

#include "sparx5_reg_offset.h"
#include <linux/bitops.h>

const unsigned int sparx5_regfield_addr[FIELD_LAST] = {
	[FIELD_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE] = BIT(10),
};

const unsigned int sparx5_reg_addr[RA_LAST] = {
	[RA_CPU_RESET_PROT_STAT] = 132,
	[RA_CPU_PROC_CTRL] = 176,
	[RA_GCB_SOFT_RST] = 8,
	[RA_GCB_HW_SGPIO_TO_SD_MAP_CFG] = 24,
};

const unsigned int sparx5_reg_cnt[RC_LAST] = {
	[RC_ANA_AC_OWN_UPSID] = 3,
	[RC_ANA_ACL_VCAP_S2_CFG] = 70,
	[RC_ANA_ACL_OWN_UPSID] = 3,
	[RC_ANA_AC_POL_POL_ACL_RATE_CFG] = 64,
	[RC_ANA_AC_POL_POL_ACL_THRES_CFG] = 64,
	[RC_ANA_AC_POL_POL_ACL_CTRL] = 64,
	[RC_ANA_AC_POL_POL_PORT_THRES_CFG_0] = 280,
	[RC_ANA_AC_POL_POL_PORT_THRES_CFG_1] = 280,
	[RC_ANA_AC_POL_POL_PORT_RATE_CFG] = 280,
	[RC_ANA_CL_OWN_UPSID] = 3,
	[RC_ANA_L2_OWN_UPSID] = 3,
	[RC_ASM_PORT_CFG] = 67,
	[RC_DSM_BUF_CFG] = 67,
	[RC_DSM_IPG_SHRINK_CFG] = 67,
	[RC_DSM_DEV_TX_STOP_WM_CFG] = 67,
	[RC_DSM_RX_PAUSE_CFG] = 67,
	[RC_DSM_MAC_CFG] = 67,
	[RC_DSM_MAC_ADDR_BASE_HIGH_CFG] = 65,
	[RC_DSM_MAC_ADDR_BASE_LOW_CFG] = 65,
	[RC_DSM_TAXI_CAL_CFG] = 9,
	[RC_DSM_PREEMPT_CFG] = 67,
	[RC_GCB_HW_SGPIO_TO_SD_MAP_CFG] = 65,
	[RC_HSCH_PORT_MODE] = 70,
	[RC_QFWD_SWITCH_PORT_MODE] = 70,
	[RC_QSYS_PAUSE_CFG] = 70,
	[RC_QSYS_ATOP] = 70,
	[RC_QSYS_FWD_PRESSURE] = 70,
	[RC_QSYS_CAL_AUTO] = 7,
	[RC_REW_OWN_UPSID] = 3,
	[RC_REW_RTAG_ETAG_CTRL] = 70,
};

const unsigned int sparx5_reggrp_addr[GA_LAST] = {
	[GA_ANA_AC_RAM_CTRL] = 839108,
	[GA_ANA_AC_PS_COMMON] = 894472,
	[GA_ANA_AC_MIRROR_PROBE] = 893696,
	[GA_ANA_AC_SRC] = 849920,
	[GA_ANA_AC_PGID] = 786432,
	[GA_ANA_AC_PS_STICKY] = 839128,
	[GA_ANA_AC_PS_STICKY_MASK] = 894824,
	[GA_ANA_AC_TSN_SF] = 839136,
	[GA_ANA_AC_TSN_SF_CFG] = 839680,
	[GA_ANA_AC_TSN_SF_STATUS] = 839072,
	[GA_ANA_AC_SG_ACCESS] = 839140,
	[GA_ANA_AC_SG_CONFIG] = 851584,
	[GA_ANA_AC_SG_STATUS] = 839088,
	[GA_ANA_AC_SG_STATUS_STICKY] = 839152,
	[GA_ANA_AC_STAT_GLOBAL_CFG_PORT] = 851552,
	[GA_ANA_AC_STAT_CNT_CFG_PORT] = 843776,
	[GA_ANA_AC_STAT_GLOBAL_CFG_ACL] = 893792,
	[GA_ANA_AC_STAT_CNT_CFG_ACL] = 848896,
	[GA_ANA_ACL_COMMON] = 32768,
	[GA_ANA_ACL_KEY_SEL] = 34200,
	[GA_ANA_ACL_CNT_B] = 16384,
	[GA_ANA_ACL_STICKY] = 36408,
	[GA_ANA_AC_POL_POL_ALL_CFG] = 75968,
	[GA_ANA_AC_POL_POL_PORT_CFG] = 65536,
	[GA_ANA_AC_POL_POL_PORT_CTRL] = 73728,
	[GA_ANA_AC_POL_COMMON_BDLB] = 79048,
	[GA_ANA_AC_POL_COMMON_BUM_SLB] = 79056,
	[GA_ANA_AC_SDLB_LBGRP_TBL] = 295468,
	[GA_ANA_CL_PORT] = 131072,
	[GA_ANA_CL_COMMON] = 166912,
	[GA_ANA_L2_COMMON] = 566024,
	[GA_ANA_L3_COMMON] = 493632,
	[GA_ANA_L3_VLAN_ARP_L3MC_STICKY] = 491460,
	[GA_ASM_CFG] = 33280,
	[GA_ASM_PFC_TIMER_CFG] = 34716,
	[GA_ASM_LBK_WM_CFG] = 34744,
	[GA_ASM_LBK_MISC_CFG] = 34756,
	[GA_ASM_RAM_CTRL] = 34832,
	[GA_DEV2G5_MM_CONFIG] = 216,
	[GA_DEV2G5_MM_STATISTICS] = 224,
	[GA_EACL_ES2_KEY_SELECT_PROFILE] = 149504,
	[GA_EACL_CNT_TBL] = 122880,
	[GA_EACL_POL_CFG] = 150608,
	[GA_EACL_ES2_STICKY] = 118696,
	[GA_EACL_RAM_CTRL] = 118736,
	[GA_GCB_SIO_CTRL] = 876,
	[GA_HSCH_HSCH_L0_CFG] = 163840,
	[GA_HSCH_HSCH_DWRR] = 162816,
	[GA_HSCH_HSCH_MISC] = 163104,
	[GA_HSCH_HSCH_LEAK_LISTS] = 161664,
	[GA_HSCH_SYSTEM] = 184000,
	[GA_HSCH_MMGT] = 162368,
	[GA_HSCH_TAS_CONFIG] = 162384,
	[GA_HSCH_TAS_PROFILE_CFG] = 188416,
	[GA_HSCH_TAS_LIST_CFG] = 161600,
	[GA_HSCH_TAS_GCL_CFG] = 161584,
	[GA_HSCH_HSCH_TAS_STATE] = 161580,
	[GA_PTP_PTP_CFG] = 320,
	[GA_PTP_PTP_TOD_DOMAINS] = 336,
	[GA_PTP_PHASE_DETECTOR_CTRL] = 420,
	[GA_QSYS_CALCFG] = 2304,
	[GA_QSYS_RAM_CTRL] = 2344,
	[GA_REW_COMMON] = 387264,
	[GA_REW_PORT] = 360448,
	[GA_REW_VOE_PORT_LM_CNT] = 393216,
	[GA_REW_RAM_CTRL] = 378696,
	[GA_VOP_RAM_CTRL] = 279176,
	[GA_XQS_SYSTEM] = 6768,
	[GA_XQS_QLIMIT_SHR] = 7936,
};

const unsigned int sparx5_reggrp_cnt[GC_LAST] = {
	[GC_ANA_AC_SRC] = 102,
	[GC_ANA_AC_PGID] = 3290,
	[GC_ANA_AC_TSN_SF_CFG] = 1024,
	[GC_ANA_AC_STAT_CNT_CFG_PORT] = 70,
	[GC_ANA_AC_STAT_CNT_CFG_ACL] = 64,
	[GC_ANA_ACL_KEY_SEL] = 134,
	[GC_ANA_ACL_CNT_A] = 4096,
	[GC_ANA_ACL_CNT_B] = 4096,
	[GC_ANA_AC_POL_POL_PORT_CTRL] = 70,
	[GC_ANA_AC_SDLB_LBGRP_TBL] = 10,
	[GC_ANA_AC_SDLB_LBSET_TBL] = 4616,
	[GC_ANA_CL_PORT] = 70,
	[GC_ANA_L2_ISDX_LIMIT] = 1536,
	[GC_ANA_L2_ISDX] = 4096,
	[GC_ANA_L3_VLAN] = 5120,
	[GC_ASM_DEV_STATISTICS] = 65,
	[GC_EACL_ES2_KEY_SELECT_PROFILE] = 138,
	[GC_EACL_CNT_TBL] = 2048,
	[GC_GCB_SIO_CTRL] = 3,
	[GC_HSCH_HSCH_L0_CFG] = 5040,
	[GC_HSCH_HSCH_CFG] = 5040,
	[GC_HSCH_HSCH_DWRR] = 72,
	[GC_HSCH_TAS_PROFILE_CFG] = 100,
	[GC_PTP_PTP_PINS] = 5,
	[GC_PTP_PHASE_DETECTOR_CTRL] = 5,
	[GC_REW_PORT] = 70,
	[GC_REW_VOE_PORT_LM_CNT] = 520,
};

const unsigned int sparx5_reggrp_sz[GW_LAST] = {
	[GW_ANA_AC_SRC] = 16,	    [GW_ANA_L2_COMMON] = 700,
	[GW_ASM_CFG] = 1088,	    [GW_CPU_CPU_REGS] = 204,
	[GW_FDMA_FDMA] = 428,	    [GW_GCB_CHIP_REGS] = 424,
	[GW_HSCH_TAS_CONFIG] = 12,  [GW_HSCH_TAS_PROFILE_CFG] = 64,
	[GW_HSCH_TAS_GCL_CFG] = 8,  [GW_PTP_PHASE_DETECTOR_CTRL] = 8,
	[GW_QSYS_PAUSE_CFG] = 1128,
};

const unsigned int lan969x_regfield_addr[FIELD_LAST] = {
	[FIELD_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE] = BIT(5),
};

const unsigned int lan969x_reg_addr[RA_LAST] = {
	[RA_CPU_RESET_PROT_STAT] = 136,
	[RA_CPU_PROC_CTRL] = 160,
	[RA_GCB_SOFT_RST] = 12,
	[RA_GCB_HW_SGPIO_TO_SD_MAP_CFG] = 20,
};

const unsigned int lan969x_reg_cnt[RC_LAST] = {
	[RC_ANA_AC_OWN_UPSID] = 1,
	[RC_ANA_ACL_VCAP_S2_CFG] = 35,
	[RC_ANA_ACL_OWN_UPSID] = 1,
	[RC_ANA_AC_POL_POL_ACL_RATE_CFG] = 32,
	[RC_ANA_AC_POL_POL_ACL_THRES_CFG] = 32,
	[RC_ANA_AC_POL_POL_ACL_CTRL] = 32,
	[RC_ANA_AC_POL_POL_PORT_THRES_CFG_0] = 140,
	[RC_ANA_AC_POL_POL_PORT_THRES_CFG_1] = 140,
	[RC_ANA_AC_POL_POL_PORT_RATE_CFG] = 140,
	[RC_ANA_CL_OWN_UPSID] = 1,
	[RC_ANA_L2_OWN_UPSID] = 1,
	[RC_ASM_PORT_CFG] = 32,
	[RC_DSM_BUF_CFG] = 32,
	[RC_DSM_IPG_SHRINK_CFG] = 32,
	[RC_DSM_DEV_TX_STOP_WM_CFG] = 32,
	[RC_DSM_RX_PAUSE_CFG] = 32,
	[RC_DSM_MAC_CFG] = 32,
	[RC_DSM_MAC_ADDR_BASE_HIGH_CFG] = 30,
	[RC_DSM_MAC_ADDR_BASE_LOW_CFG] = 30,
	[RC_DSM_TAXI_CAL_CFG] = 6,
	[RC_DSM_PREEMPT_CFG] = 32,
	[RC_GCB_HW_SGPIO_TO_SD_MAP_CFG] = 30,
	[RC_HSCH_PORT_MODE] = 35,
	[RC_QFWD_SWITCH_PORT_MODE] = 35,
	[RC_QSYS_PAUSE_CFG] = 35,
	[RC_QSYS_ATOP] = 35,
	[RC_QSYS_FWD_PRESSURE] = 35,
	[RC_QSYS_CAL_AUTO] = 4,
	[RC_REW_OWN_UPSID] = 1,
	[RC_REW_RTAG_ETAG_CTRL] = 35,
};

const unsigned int lan969x_reggrp_addr[GA_LAST] = {
	[GA_ANA_AC_RAM_CTRL] = 202000,
	[GA_ANA_AC_PS_COMMON] = 202880,
	[GA_ANA_AC_MIRROR_PROBE] = 203232,
	[GA_ANA_AC_SRC] = 201728,
	[GA_ANA_AC_PGID] = 131072,
	[GA_ANA_AC_PS_STICKY] = 202020,
	[GA_ANA_AC_PS_STICKY_MASK] = 203328,
	[GA_ANA_AC_TSN_SF] = 202028,
	[GA_ANA_AC_TSN_SF_CFG] = 148480,
	[GA_ANA_AC_TSN_SF_STATUS] = 147936,
	[GA_ANA_AC_SG_ACCESS] = 202032,
	[GA_ANA_AC_SG_CONFIG] = 202752,
	[GA_ANA_AC_SG_STATUS] = 147952,
	[GA_ANA_AC_SG_STATUS_STICKY] = 202044,
	[GA_ANA_AC_STAT_GLOBAL_CFG_PORT] = 202048,
	[GA_ANA_AC_STAT_CNT_CFG_PORT] = 204800,
	[GA_ANA_AC_STAT_GLOBAL_CFG_ACL] = 202068,
	[GA_ANA_AC_STAT_CNT_CFG_ACL] = 201216,
	[GA_ANA_ACL_COMMON] = 8192,
	[GA_ANA_ACL_KEY_SEL] = 9204,
	[GA_ANA_ACL_CNT_B] = 4096,
	[GA_ANA_ACL_STICKY] = 10852,
	[GA_ANA_AC_POL_POL_ALL_CFG] = 17504,
	[GA_ANA_AC_POL_POL_PORT_CFG] = 0,
	[GA_ANA_AC_POL_POL_PORT_CTRL] = 16384,
	[GA_ANA_AC_POL_COMMON_BDLB] = 19464,
	[GA_ANA_AC_POL_COMMON_BUM_SLB] = 19472,
	[GA_ANA_AC_SDLB_LBGRP_TBL] = 31788,
	[GA_ANA_CL_PORT] = 65536,
	[GA_ANA_CL_COMMON] = 87040,
	[GA_ANA_L2_COMMON] = 561928,
	[GA_ANA_L3_COMMON] = 370752,
	[GA_ANA_L3_VLAN_ARP_L3MC_STICKY] = 368580,
	[GA_ASM_CFG] = 18304,
	[GA_ASM_PFC_TIMER_CFG] = 15568,
	[GA_ASM_LBK_WM_CFG] = 15596,
	[GA_ASM_LBK_MISC_CFG] = 15608,
	[GA_ASM_RAM_CTRL] = 15684,
	[GA_DEV2G5_MM_CONFIG] = 224,
	[GA_DEV2G5_MM_STATISTICS] = 232,
	[GA_EACL_ES2_KEY_SELECT_PROFILE] = 36864,
	[GA_EACL_CNT_TBL] = 30720,
	[GA_EACL_POL_CFG] = 38400,
	[GA_EACL_ES2_STICKY] = 29072,
	[GA_EACL_RAM_CTRL] = 29112,
	[GA_GCB_SIO_CTRL] = 560,
	[GA_HSCH_HSCH_L0_CFG] = 40960,
	[GA_HSCH_HSCH_DWRR] = 36480,
	[GA_HSCH_HSCH_MISC] = 36608,
	[GA_HSCH_HSCH_LEAK_LISTS] = 37256,
	[GA_HSCH_SYSTEM] = 37384,
	[GA_HSCH_MMGT] = 36260,
	[GA_HSCH_TAS_CONFIG] = 37696,
	[GA_HSCH_TAS_PROFILE_CFG] = 37712,
	[GA_HSCH_TAS_LIST_CFG] = 36288,
	[GA_HSCH_TAS_GCL_CFG] = 36240,
	[GA_HSCH_HSCH_TAS_STATE] = 36256,
	[GA_PTP_PTP_CFG] = 512,
	[GA_PTP_PTP_TOD_DOMAINS] = 528,
	[GA_PTP_PHASE_DETECTOR_CTRL] = 628,
	[GA_QSYS_CALCFG] = 2164,
	[GA_QSYS_RAM_CTRL] = 2204,
	[GA_REW_COMMON] = 98304,
	[GA_REW_PORT] = 49152,
	[GA_REW_VOE_PORT_LM_CNT] = 90112,
	[GA_REW_RAM_CTRL] = 93992,
	[GA_VOP_RAM_CTRL] = 16368,
	[GA_XQS_SYSTEM] = 5744,
	[GA_XQS_QLIMIT_SHR] = 6912,
};

const unsigned int lan969x_reggrp_cnt[GC_LAST] = {
	[GC_ANA_AC_SRC] = 67,
	[GC_ANA_AC_PGID] = 1054,
	[GC_ANA_AC_TSN_SF_CFG] = 256,
	[GC_ANA_AC_STAT_CNT_CFG_PORT] = 35,
	[GC_ANA_AC_STAT_CNT_CFG_ACL] = 32,
	[GC_ANA_ACL_KEY_SEL] = 99,
	[GC_ANA_ACL_CNT_A] = 1024,
	[GC_ANA_ACL_CNT_B] = 1024,
	[GC_ANA_AC_POL_POL_PORT_CTRL] = 35,
	[GC_ANA_AC_SDLB_LBGRP_TBL] = 5,
	[GC_ANA_AC_SDLB_LBSET_TBL] = 496,
	[GC_ANA_CL_PORT] = 35,
	[GC_ANA_L2_ISDX_LIMIT] = 256,
	[GC_ANA_L2_ISDX] = 1024,
	[GC_ANA_L3_VLAN] = 4608,
	[GC_ASM_DEV_STATISTICS] = 30,
	[GC_EACL_ES2_KEY_SELECT_PROFILE] = 68,
	[GC_EACL_CNT_TBL] = 512,
	[GC_GCB_SIO_CTRL] = 1,
	[GC_HSCH_HSCH_L0_CFG] = 1120,
	[GC_HSCH_HSCH_CFG] = 1120,
	[GC_HSCH_HSCH_DWRR] = 32,
	[GC_HSCH_TAS_PROFILE_CFG] = 30,
	[GC_PTP_PTP_PINS] = 8,
	[GC_PTP_PHASE_DETECTOR_CTRL] = 8,
	[GC_REW_PORT] = 35,
	[GC_REW_VOE_PORT_LM_CNT] = 240,
};

const unsigned int lan969x_reggrp_sz[GW_LAST] = {
	[GW_ANA_AC_SRC] = 4,	    [GW_ANA_L2_COMMON] = 712,
	[GW_ASM_CFG] = 1092,	    [GW_CPU_CPU_REGS] = 180,
	[GW_FDMA_FDMA] = 448,	    [GW_GCB_CHIP_REGS] = 180,
	[GW_HSCH_TAS_CONFIG] = 16,  [GW_HSCH_TAS_PROFILE_CFG] = 68,
	[GW_HSCH_TAS_GCL_CFG] = 16, [GW_PTP_PHASE_DETECTOR_CTRL] = 12,
	[GW_QSYS_PAUSE_CFG] = 988,
};
