Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot transformer_encoder_tb_behav xil_defaultlib.transformer_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chira/Desktop/ece498/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/chira/Desktop/ece498/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.processor(MATRIX_SIZE=4)
Compiling module xil_defaultlib.matrix_multiply_default
Compiling module xil_defaultlib.processor_default
Compiling module xil_defaultlib.transformer_encoder
Compiling module xil_defaultlib.transformer_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot transformer_encoder_tb_behav
