

================================================================
== Vivado HLS Report for 'pool_op_ap_ufixed_8_0_4_0_0_10_1_s'
================================================================
* Date:           Wed Nov 15 18:37:51 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.920 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_9_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_9_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 4 'read' 'x_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_8_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 5 'read' 'x_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_7_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 6 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_6_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 7 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_5_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 8 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_4_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 9 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_3_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 10 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_2_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 11 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_1_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 12 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_0_V_read)" [firmware/nnet_utils/nnet_pooling.h:54]   --->   Operation 13 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %x_0_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 14 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %x_1_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 15 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%add_ln1192 = add i9 %zext_ln703_1, %zext_ln703" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 16 'add' 'add_ln1192' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%add_ln703 = add i8 %x_0_V_read_1, %x_1_V_read_1" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 17 'add' 'add_ln703' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.30ns)   --->   "%select_ln340 = select i1 %tmp, i8 -1, i8 %add_ln703" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 19 'select' 'select_ln340' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %select_ln340 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 20 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i8 %x_2_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 21 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%add_ln1192_1 = add i9 %zext_ln703_3, %zext_ln703_2" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 22 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%add_ln703_1 = add i8 %x_2_V_read_1, %select_ln340" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 23 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 24 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln340_59 = select i1 %tmp_248, i8 -1, i8 %add_ln703_1" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 25 'select' 'select_ln340_59' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i8 %select_ln340_59 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 26 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i8 %x_3_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 27 'zext' 'zext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%add_ln1192_2 = add i9 %zext_ln703_5, %zext_ln703_4" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 28 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%add_ln703_2 = add i8 %x_3_V_read_1, %select_ln340_59" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 29 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_2, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 30 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln340_60 = select i1 %tmp_249, i8 -1, i8 %add_ln703_2" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 31 'select' 'select_ln340_60' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i8 %select_ln340_60 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 32 'zext' 'zext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i8 %x_4_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 33 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%add_ln1192_3 = add i9 %zext_ln703_7, %zext_ln703_6" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 34 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%add_ln703_3 = add i8 %x_4_V_read_1, %select_ln340_60" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 35 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_3, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 36 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln340_61 = select i1 %tmp_250, i8 -1, i8 %add_ln703_3" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 37 'select' 'select_ln340_61' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i8 %select_ln340_61 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 38 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i8 %x_5_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 39 'zext' 'zext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%add_ln1192_4 = add i9 %zext_ln703_9, %zext_ln703_8" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 40 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%add_ln703_4 = add i8 %x_5_V_read_1, %select_ln340_61" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 41 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_4, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 42 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln340_62 = select i1 %tmp_251, i8 -1, i8 %add_ln703_4" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 43 'select' 'select_ln340_62' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i8 %select_ln340_62 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 44 'zext' 'zext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i8 %x_6_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 45 'zext' 'zext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.48ns)   --->   "%add_ln1192_5 = add i9 %zext_ln703_11, %zext_ln703_10" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 46 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%add_ln703_5 = add i8 %x_6_V_read_1, %select_ln340_62" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 47 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_5, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 48 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln340_63 = select i1 %tmp_252, i8 -1, i8 %add_ln703_5" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 49 'select' 'select_ln340_63' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i8 %select_ln340_63 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 50 'zext' 'zext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i8 %x_7_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 51 'zext' 'zext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%add_ln1192_6 = add i9 %zext_ln703_13, %zext_ln703_12" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 52 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.48ns)   --->   "%add_ln703_6 = add i8 %x_7_V_read_1, %select_ln340_63" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 53 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_6, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 54 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.30ns)   --->   "%select_ln340_64 = select i1 %tmp_253, i8 -1, i8 %add_ln703_6" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 55 'select' 'select_ln340_64' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i8 %select_ln340_64 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 56 'zext' 'zext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i8 %x_8_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 57 'zext' 'zext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.48ns)   --->   "%add_ln1192_7 = add i9 %zext_ln703_15, %zext_ln703_14" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 58 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.48ns)   --->   "%add_ln703_7 = add i8 %x_8_V_read_1, %select_ln340_64" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 59 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_7, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 60 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.30ns)   --->   "%select_ln340_65 = select i1 %tmp_254, i8 -1, i8 %add_ln703_7" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 61 'select' 'select_ln340_65' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln703_16 = zext i8 %select_ln340_65 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 62 'zext' 'zext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln703_17 = zext i8 %x_9_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 63 'zext' 'zext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%add_ln1192_8 = add i9 %zext_ln703_17, %zext_ln703_16" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 64 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.48ns)   --->   "%add_ln703_8 = add i8 %x_9_V_read_1, %select_ln340_65" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 65 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_8, i32 8)" [firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 66 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i8 %add_ln703_8 to i18" [firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 67 'zext' 'zext_ln1148' <Predicate = (!tmp_255)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.70ns)   --->   "%mul_ln1148 = mul i18 %zext_ln1148, 410" [firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 68 'mul' 'mul_ln1148' <Predicate = (!tmp_255)> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul_ln1148, i32 12, i32 16)" [firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = (!tmp_255)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.27ns)   --->   "%y_V = select i1 %tmp_255, i5 -7, i5 %trunc_ln" [firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 70 'select' 'y_V' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "ret i5 %y_V" [firmware/nnet_utils/nnet_pooling.h:59]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.92ns
The critical path consists of the following:
	wire read on port 'x_1_V_read' (firmware/nnet_utils/nnet_pooling.h:54) [19]  (0 ns)
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [24]  (0.481 ns)
	'select' operation ('select_ln340', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [26]  (0.303 ns)
	'add' operation ('add_ln703_1', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [30]  (0.481 ns)
	'select' operation ('select_ln340_59', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [32]  (0.303 ns)
	'add' operation ('add_ln703_2', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [36]  (0.481 ns)
	'select' operation ('select_ln340_60', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [38]  (0.303 ns)
	'add' operation ('add_ln1192_3', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [41]  (0.481 ns)
	'select' operation ('select_ln340_61', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [44]  (0.303 ns)
	'add' operation ('add_ln703_4', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [48]  (0.481 ns)
	'select' operation ('select_ln340_62', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [50]  (0.303 ns)

 <State 2>: 2.83ns
The critical path consists of the following:
	'add' operation ('add_ln1192_5', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [53]  (0.481 ns)
	'select' operation ('select_ln340_63', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [56]  (0.303 ns)
	'add' operation ('add_ln703_6', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [60]  (0.481 ns)
	'select' operation ('select_ln340_64', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [62]  (0.303 ns)
	'add' operation ('add_ln703_7', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [66]  (0.481 ns)
	'select' operation ('select_ln340_65', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [68]  (0.303 ns)
	'add' operation ('add_ln1192_8', firmware/nnet_utils/nnet_pooling.h:46->firmware/nnet_utils/nnet_pooling.h:59) [71]  (0.481 ns)

 <State 3>: 1.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59) [75]  (1.7 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_pooling.h:48->firmware/nnet_utils/nnet_pooling.h:59) [77]  (0.278 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
