
module testbench ;
// input and output test signals
reg a;
reg b;
reg sel;
wire y;
// creating the instance of the module we want to test
mux_4_1_case mux_4_1_case (a, b, sel , y ) ;
initial
begin
a = 2'b00;
b = 2'b10;
#5; // pause (5 units of delay )
sel = 2'b00; // sel change to 0; a -> y
#10; // pause (10 units of delay )
sel = 2'b10; // sel change to 1; b -> y
#10;
b = 2'b00; // b change ; y changes too . sel == 1?b1
#5;
b = 2'b11;
#5;
end
// print signal values on every change
initial
$monitor ("a=%b b =%b sel =%b y _ comb =%b y _ sel =%b y _ if =%b y _case =%b ", a, b, sel , y_comb , y_sel , y_if , y_case );
initial
$dumpvars ; // dump all variables
endmodule