{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705173760238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705173760246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 00:52:40 2024 " "Processing started: Sun Jan 14 00:52:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705173760246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173760246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off twoD_DWT -c twoD_DWT " "Command: quartus_map --read_settings_files=on --write_settings_files=off twoD_DWT -c twoD_DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173760246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705173760568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705173760568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averaging_module.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file averaging_module.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Averaging_Module-Behavioral " "Found design unit 1: Averaging_Module-Behavioral" {  } { { "Averaging_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Averaging_Module.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Averaging_Module " "Found entity 1: Averaging_Module" {  } { { "Averaging_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Averaging_Module.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction_module.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subtraction_module.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtraction_Module-Behavioral " "Found design unit 1: Subtraction_Module-Behavioral" {  } { { "Subtraction_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Subtraction_Module.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtraction_Module " "Found entity 1: Subtraction_Module" {  } { { "Subtraction_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Subtraction_Module.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavelet_1d.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wavelet_1d.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wavelet_1D-Behavioral " "Found design unit 1: Wavelet_1D-Behavioral" {  } { { "Wavelet_1D.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_1D.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wavelet_1D " "Found entity 1: Wavelet_1D" {  } { { "Wavelet_1D.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_1D.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavelet_2d.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wavelet_2d.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wavelet_2D-Behavioral " "Found design unit 1: Wavelet_2D-Behavioral" {  } { { "Wavelet_2D.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_2D.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wavelet_2D " "Found entity 1: Wavelet_2D" {  } { { "Wavelet_2D.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_2D.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwt_module.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dwt_module.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DWT_Module-Behavioral " "Found design unit 1: DWT_Module-Behavioral" {  } { { "DWT_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/DWT_Module.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""} { "Info" "ISGN_ENTITY_NAME" "1 DWT_Module " "Found entity 1: DWT_Module" {  } { { "DWT_Module.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/DWT_Module.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Testbench.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Testbench.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalcontrol.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file signalcontrol.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalControl-Behavioral " "Found design unit 1: SignalControl-Behavioral" {  } { { "SignalControl.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/SignalControl.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalControl " "Found entity 1: SignalControl" {  } { { "SignalControl.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/SignalControl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705173770742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173770742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DWT_Module " "Elaborating entity \"DWT_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705173770772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wavelet_2D Wavelet_2D:Wavelet_2D_1 " "Elaborating entity \"Wavelet_2D\" for hierarchy \"Wavelet_2D:Wavelet_2D_1\"" {  } { { "DWT_Module.vhdl" "Wavelet_2D_1" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/DWT_Module.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705173770772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Averaging_Module Wavelet_2D:Wavelet_2D_1\|Averaging_Module:LL1 " "Elaborating entity \"Averaging_Module\" for hierarchy \"Wavelet_2D:Wavelet_2D_1\|Averaging_Module:LL1\"" {  } { { "Wavelet_2D.vhdl" "LL1" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_2D.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705173770780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtraction_Module Wavelet_2D:Wavelet_2D_1\|Subtraction_Module:LH1 " "Elaborating entity \"Subtraction_Module\" for hierarchy \"Wavelet_2D:Wavelet_2D_1\|Subtraction_Module:LH1\"" {  } { { "Wavelet_2D.vhdl" "LH1" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_2D.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705173770780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalControl Wavelet_2D:Wavelet_2D_1\|SignalControl:sig " "Elaborating entity \"SignalControl\" for hierarchy \"Wavelet_2D:Wavelet_2D_1\|SignalControl:sig\"" {  } { { "Wavelet_2D.vhdl" "sig" { Text "D:/IIT-B/E.E. DD/2nd Year/Autumn Semester/EE 214/New folder/Image-compression-using-2D-DWT/VHDL/Wavelet_2D.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705173770789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705173772164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705173773210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705173773210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3182 " "Implemented 3182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "514 " "Implemented 514 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705173773499 ""} { "Info" "ICUT_CUT_TM_OPINS" "513 " "Implemented 513 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705173773499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2155 " "Implemented 2155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705173773499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705173773499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705173773528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 00:52:53 2024 " "Processing ended: Sun Jan 14 00:52:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705173773528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705173773528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705173773528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705173773528 ""}
