Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/tester_7.v" into library work
Parsing module <tester_7>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/shifter_3.v" into library work
Parsing module <shifter_3>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/reset_conditioner_6.v" into library work
Parsing module <reset_conditioner_6>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/multiplier_2.v" into library work
Parsing module <multiplier_2>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/compare_5.v" into library work
Parsing module <compare_5>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/boolean_4.v" into library work
Parsing module <boolean_4>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/adder_1.v" into library work
Parsing module <adder_1>.
Analyzing Verilog file "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder_1>.

Elaborating module <multiplier_2>.
WARNING:HDLCompiler:413 - "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/multiplier_2.v" Line 20: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/multiplier_2.v" Line 23: Result of 8-bit expression is truncated to fit in 1-bit target.

Elaborating module <shifter_3>.

Elaborating module <boolean_4>.

Elaborating module <compare_5>.

Elaborating module <reset_conditioner_6>.

Elaborating module <tester_7>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<22:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <io_led<7:0>> created at line 167.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 122
    Found 1-bit tristate buffer for signal <avr_rx> created at line 122
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <io_led<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator not equal for signal <n0005> created at line 192
    Summary:
	inferred   9 Latch(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_1>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/adder_1.v".
WARNING:Xst:647 - Input <aLUFN<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_2_OUT> created at line 29.
    Found 8-bit adder for signal <a[7]_b[7]_add_0_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_1> synthesized.

Synthesizing Unit <multiplier_2>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/multiplier_2.v".
WARNING:Xst:647 - Input <aLUFN<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aLUFN<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit multiplier for signal <n0006> created at line 23.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Multiplexer(s).
Unit <multiplier_2> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_4_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_4_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_4_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_4_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_4_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_4_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

Synthesizing Unit <shifter_3>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/shifter_3.v".
WARNING:Xst:647 - Input <aLUFN<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_2_OUT> created at line 26
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_3_OUT> created at line 29
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_3> synthesized.

Synthesizing Unit <boolean_4>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/boolean_4.v".
WARNING:Xst:647 - Input <aLUFN<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <boolean_4> synthesized.

Synthesizing Unit <compare_5>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/compare_5.v".
WARNING:Xst:647 - Input <aLUFN<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aLUFN<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Found 8-bit comparator equal for signal <a[7]_b[7]_equal_1_o> created at line 20
    Found 8-bit comparator greater for signal <a[7]_b[7]_LessThan_2_o> created at line 23
    Found 8-bit comparator lessequal for signal <n0002> created at line 26
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <compare_5> synthesized.

Synthesizing Unit <reset_conditioner_6>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/reset_conditioner_6.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_6> synthesized.

Synthesizing Unit <tester_7>.
    Related source file is "C:/Users/HanWei/Dropbox/SUTDNotes/ISTD1/CompStruct/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/tester_7.v".
    Found 25-bit register for signal <M_generateAB_q>.
    Found 25-bit adder for signal <M_generateAB_q[24]_GND_10_o_add_0_OUT> created at line 37.
    Found 8x8-bit multiplier for signal <n0046> created at line 62.
    Found 8-bit shifter logical right for signal <M_generateAB_q[18]_M_generateAB_q[18]_shift_right_9_OUT> created at line 77
    Found 8-bit shifter logical left for signal <M_generateAB_q[18]_M_generateAB_q[18]_shift_left_10_OUT> created at line 80
    Found 8-bit shifter arithmetic right for signal <M_generateAB_q[18]_M_generateAB_q[18]_shift_right_11_OUT> created at line 83
    Found 8-bit 4-to-1 multiplexer for signal <aLUFN[1]_M_generateAB_q[18]_wide_mux_12_OUT> created at line 72.
    Found 8-bit 4-to-1 multiplexer for signal <aLUFN[2]_GND_10_o_wide_mux_31_OUT> created at line 100.
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 42.
    Found 8-bit comparator equal for signal <M_generateAB_q[18]_M_generateAB_q[23]_equal_29_o> created at line 102
    Found 8-bit comparator greater for signal <M_generateAB_q[18]_M_generateAB_q[23]_LessThan_30_o> created at line 105
    Found 8-bit comparator lessequal for signal <n0023> created at line 108
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <tester_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 25-bit adder                                          : 1
 8-bit addsub                                          : 1
 9-bit adder                                           : 4
# Registers                                            : 2
 25-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 25
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 118
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 5
# Logic shifters                                       : 6
 8-bit shifter arithmetic right                        : 2
 8-bit shifter logical left                            : 2
 8-bit shifter logical right                           : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <tester_7>.
The following registers are absorbed into accumulator <M_generateAB_q>: 1 register on signal <M_generateAB_q>.
Unit <tester_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 17
 8-bit adder carry in                                  : 16
 8-bit addsub                                          : 1
# Accumulators                                         : 1
 25-bit up accumulator                                 : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 25
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 117
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 5
# Logic shifters                                       : 6
 8-bit shifter arithmetic right                        : 2
 8-bit shifter logical left                            : 2
 8-bit shifter logical right                           : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <M_generateAB_q_24> of sequential type is unconnected in block <tester_7>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <tester_7> ...

Optimizing unit <div_8u_8u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 8.
FlipFlop tester/M_generateAB_q_13 has been replicated 1 time(s)
FlipFlop tester/M_generateAB_q_14 has been replicated 1 time(s)
FlipFlop tester/M_generateAB_q_15 has been replicated 1 time(s)
FlipFlop tester/M_generateAB_q_16 has been replicated 1 time(s)
FlipFlop tester/M_generateAB_q_17 has been replicated 1 time(s)
FlipFlop tester/M_generateAB_q_18 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 424
#      GND                         : 3
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 4
#      LUT3                        : 33
#      LUT4                        : 19
#      LUT5                        : 70
#      LUT6                        : 144
#      MUXCY                       : 52
#      MUXF7                       : 12
#      VCC                         : 4
#      XORCY                       : 58
# FlipFlops/Latches                : 43
#      FDRE                        : 30
#      FDS                         : 4
#      LD                          : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 25
#      OBUF                        : 40
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                  295  out of   5720     5%  
    Number used as Logic:               295  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    305
   Number with an unused Flip Flop:     271  out of    305    88%  
   Number with an unused LUT:            10  out of    305     3%  
   Number of fully used LUT-FF pairs:    24  out of    305     7%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  72  out of    102    70%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
io_dip<23>                         | IBUF+BUFG              | 9     |
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.742ns (Maximum Frequency: 364.764MHz)
   Minimum input arrival time before clock: 36.410ns
   Maximum output required time after clock: 37.421ns
   Maximum combinational path delay: 38.927ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.742ns (frequency: 364.764MHz)
  Total number of paths / destination ports: 432 / 63
-------------------------------------------------------------------------
Delay:               2.742ns (Levels of Logic = 13)
  Source:            tester/M_generateAB_q_12 (FF)
  Destination:       tester/M_generateAB_q_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tester/M_generateAB_q_12 to tester/M_generateAB_q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.525   1.235  M_generateAB_q_12 (M_generateAB_q_12)
     LUT1:I0->O            1   0.254   0.000  Maccum_M_generateAB_q_cy<12>_rt (Maccum_M_generateAB_q_cy<12>_rt)
     MUXCY:S->O            1   0.215   0.000  Maccum_M_generateAB_q_cy<12> (Maccum_M_generateAB_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<13> (Maccum_M_generateAB_q_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<14> (Maccum_M_generateAB_q_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<15> (Maccum_M_generateAB_q_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<16> (Maccum_M_generateAB_q_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<17> (Maccum_M_generateAB_q_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<18> (Maccum_M_generateAB_q_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<19> (Maccum_M_generateAB_q_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<20> (Maccum_M_generateAB_q_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_generateAB_q_cy<21> (Maccum_M_generateAB_q_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_M_generateAB_q_cy<22> (Maccum_M_generateAB_q_cy<22>)
     XORCY:CI->O           1   0.206   0.000  Maccum_M_generateAB_q_xor<23> (Result<23>)
     FDRE:D                    0.074          M_generateAB_q_23
    ----------------------------------------
    Total                      2.742ns (1.507ns logic, 1.235ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io_dip<23>'
  Total number of paths / destination ports: 6402080 / 9
-------------------------------------------------------------------------
Offset:              36.410ns (Levels of Logic = 32)
  Source:            io_dip<23> (PAD)
  Destination:       io_led_23 (LATCH)
  Destination Clock: io_dip<23> falling

  Data Path: io_dip<23> to io_led_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.328   2.313  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT5:I0->O           19   0.254   1.691  Mmux_b41 (b<3>)
     begin scope: 'mult:b<3>'
     begin scope: 'mult/a[7]_b[7]_div_0:b<3>'
     LUT5:I0->O            3   0.254   1.196  o<7>121 (o<7>12)
     LUT6:I1->O            1   0.254   0.910  o<6>11 (o<6>)
     LUT6:I3->O            3   0.235   0.874  Mmux_a[0]_GND_4_o_MUX_91_o161 (a[6]_GND_4_o_MUX_85_o)
     LUT6:I4->O            3   0.250   1.221  o<5>12 (o<5>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_117_o161 (a[6]_GND_4_o_MUX_111_o)
     LUT6:I0->O            2   0.254   0.834  o<4>2 (o<4>1)
     LUT5:I3->O            3   0.250   1.221  o<4>11 (o<4>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_141_o151 (a[5]_GND_4_o_MUX_136_o)
     LUT6:I0->O            1   0.254   0.790  o<3>1 (o<3>1)
     LUT6:I4->O           11   0.250   1.494  o<3>11 (o<3>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_163_o141 (a[4]_GND_4_o_MUX_159_o)
     LUT6:I0->O            1   0.254   0.790  o<2>1 (o<2>1)
     LUT3:I1->O            1   0.250   0.682  o<2>24_SW0 (N17)
     LUT6:I5->O           16   0.254   1.612  o<2>24 (o<2>)
     LUT5:I0->O            1   0.254   1.137  Mmux_a[0]_GND_4_o_MUX_183_o131 (a[3]_GND_4_o_MUX_180_o)
     LUT6:I0->O            2   0.254   1.181  o<1>3 (o<1>1)
     LUT6:I0->O            1   0.254   0.000  o<1>1_G (N40)
     MUXF7:I1->O           1   0.175   0.682  o<1>1 (o<1>2)
     LUT6:I5->O            5   0.254   1.271  o<1>21 (o<1>)
     LUT5:I0->O            2   0.254   1.181  Mmux_n028641 (n0286<3>)
     LUT6:I0->O            1   0.254   0.000  o<0>1_G (N42)
     MUXF7:I1->O           2   0.175   1.002  o<0>1 (o<0>2)
     end scope: 'mult/a[7]_b[7]_div_0:o<0>2'
     end scope: 'mult:o<0>2'
     LUT6:I2->O            1   0.254   0.000  Mmux_io_led<7:0>318_G (N44)
     MUXF7:I1->O           1   0.175   0.790  Mmux_io_led<7:0>318 (Mmux_io_led<7:0>317)
     LUT6:I4->O            1   0.250   0.000  Mmux_io_led<7:0>319_F (N25)
     MUXF7:I0->O           1   0.163   0.682  Mmux_io_led<7:0>319 (Mmux_io_led<7:0>318)
     LUT5:I4->O            2   0.254   0.834  Mmux_io_led<7:0>320 (io_led_0_OBUF)
     LUT3:I1->O            1   0.250   0.000  io_dip[21]_M_tester_out[7]_not_equal_4_o5 (io_dip[21]_M_tester_out[7]_not_equal_4_o)
     LD:D                      0.036          io_led_23
    ----------------------------------------
    Total                     36.410ns (8.359ns logic, 28.051ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'io_dip<23>'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            io_led_23 (LATCH)
  Destination:       io_led<23> (PAD)
  Source Clock:      io_dip<23> falling

  Data Path: io_led_23 to io_led<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  io_led_23 (io_led_23)
     OBUF:I->O                 2.912          io_led_23_OBUF (io_led<23>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2204014 / 11
-------------------------------------------------------------------------
Offset:              37.421ns (Levels of Logic = 32)
  Source:            tester/M_generateAB_q_19 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: tester/M_generateAB_q_19 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.525   1.610  M_generateAB_q_19 (M_generateAB_q_19)
     end scope: 'tester:M_generateAB_q_19'
     LUT5:I1->O           19   0.254   1.691  Mmux_b41 (b<3>)
     begin scope: 'mult:b<3>'
     begin scope: 'mult/a[7]_b[7]_div_0:b<3>'
     LUT5:I0->O            3   0.254   1.196  o<7>121 (o<7>12)
     LUT6:I1->O            1   0.254   0.910  o<6>11 (o<6>)
     LUT6:I3->O            3   0.235   0.874  Mmux_a[0]_GND_4_o_MUX_91_o161 (a[6]_GND_4_o_MUX_85_o)
     LUT6:I4->O            3   0.250   1.221  o<5>12 (o<5>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_117_o161 (a[6]_GND_4_o_MUX_111_o)
     LUT6:I0->O            2   0.254   0.834  o<4>2 (o<4>1)
     LUT5:I3->O            3   0.250   1.221  o<4>11 (o<4>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_141_o151 (a[5]_GND_4_o_MUX_136_o)
     LUT6:I0->O            1   0.254   0.790  o<3>1 (o<3>1)
     LUT6:I4->O           11   0.250   1.494  o<3>11 (o<3>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_163_o141 (a[4]_GND_4_o_MUX_159_o)
     LUT6:I0->O            1   0.254   0.790  o<2>1 (o<2>1)
     LUT3:I1->O            1   0.250   0.682  o<2>24_SW0 (N17)
     LUT6:I5->O           16   0.254   1.612  o<2>24 (o<2>)
     LUT5:I0->O            1   0.254   1.137  Mmux_a[0]_GND_4_o_MUX_183_o131 (a[3]_GND_4_o_MUX_180_o)
     LUT6:I0->O            2   0.254   1.181  o<1>3 (o<1>1)
     LUT6:I0->O            1   0.254   0.000  o<1>1_G (N40)
     MUXF7:I1->O           1   0.175   0.682  o<1>1 (o<1>2)
     LUT6:I5->O            5   0.254   1.271  o<1>21 (o<1>)
     LUT5:I0->O            2   0.254   1.181  Mmux_n028641 (n0286<3>)
     LUT6:I0->O            1   0.254   0.000  o<0>1_G (N42)
     MUXF7:I1->O           2   0.175   1.002  o<0>1 (o<0>2)
     end scope: 'mult/a[7]_b[7]_div_0:o<0>2'
     end scope: 'mult:o<0>2'
     LUT6:I2->O            1   0.254   0.000  Mmux_io_led<7:0>318_G (N44)
     MUXF7:I1->O           1   0.175   0.790  Mmux_io_led<7:0>318 (Mmux_io_led<7:0>317)
     LUT6:I4->O            1   0.250   0.000  Mmux_io_led<7:0>319_F (N25)
     MUXF7:I0->O           1   0.163   0.682  Mmux_io_led<7:0>319 (Mmux_io_led<7:0>318)
     LUT5:I4->O            2   0.254   0.725  Mmux_io_led<7:0>320 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     37.421ns (10.182ns logic, 27.239ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6402190 / 17
-------------------------------------------------------------------------
Delay:               38.927ns (Levels of Logic = 32)
  Source:            io_dip<23> (PAD)
  Destination:       io_led<0> (PAD)

  Data Path: io_dip<23> to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.328   2.313  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT5:I0->O           19   0.254   1.691  Mmux_b41 (b<3>)
     begin scope: 'mult:b<3>'
     begin scope: 'mult/a[7]_b[7]_div_0:b<3>'
     LUT5:I0->O            3   0.254   1.196  o<7>121 (o<7>12)
     LUT6:I1->O            1   0.254   0.910  o<6>11 (o<6>)
     LUT6:I3->O            3   0.235   0.874  Mmux_a[0]_GND_4_o_MUX_91_o161 (a[6]_GND_4_o_MUX_85_o)
     LUT6:I4->O            3   0.250   1.221  o<5>12 (o<5>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_117_o161 (a[6]_GND_4_o_MUX_111_o)
     LUT6:I0->O            2   0.254   0.834  o<4>2 (o<4>1)
     LUT5:I3->O            3   0.250   1.221  o<4>11 (o<4>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_141_o151 (a[5]_GND_4_o_MUX_136_o)
     LUT6:I0->O            1   0.254   0.790  o<3>1 (o<3>1)
     LUT6:I4->O           11   0.250   1.494  o<3>11 (o<3>)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[0]_GND_4_o_MUX_163_o141 (a[4]_GND_4_o_MUX_159_o)
     LUT6:I0->O            1   0.254   0.790  o<2>1 (o<2>1)
     LUT3:I1->O            1   0.250   0.682  o<2>24_SW0 (N17)
     LUT6:I5->O           16   0.254   1.612  o<2>24 (o<2>)
     LUT5:I0->O            1   0.254   1.137  Mmux_a[0]_GND_4_o_MUX_183_o131 (a[3]_GND_4_o_MUX_180_o)
     LUT6:I0->O            2   0.254   1.181  o<1>3 (o<1>1)
     LUT6:I0->O            1   0.254   0.000  o<1>1_G (N40)
     MUXF7:I1->O           1   0.175   0.682  o<1>1 (o<1>2)
     LUT6:I5->O            5   0.254   1.271  o<1>21 (o<1>)
     LUT5:I0->O            2   0.254   1.181  Mmux_n028641 (n0286<3>)
     LUT6:I0->O            1   0.254   0.000  o<0>1_G (N42)
     MUXF7:I1->O           2   0.175   1.002  o<0>1 (o<0>2)
     end scope: 'mult/a[7]_b[7]_div_0:o<0>2'
     end scope: 'mult:o<0>2'
     LUT6:I2->O            1   0.254   0.000  Mmux_io_led<7:0>318_G (N44)
     MUXF7:I1->O           1   0.175   0.790  Mmux_io_led<7:0>318 (Mmux_io_led<7:0>317)
     LUT6:I4->O            1   0.250   0.000  Mmux_io_led<7:0>319_F (N25)
     MUXF7:I0->O           1   0.163   0.682  Mmux_io_led<7:0>319 (Mmux_io_led<7:0>318)
     LUT5:I4->O            2   0.254   0.725  Mmux_io_led<7:0>320 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     38.927ns (10.985ns logic, 27.942ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.742|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock io_dip<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   34.904|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.60 secs
 
--> 

Total memory usage is 242896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    1 (   0 filtered)

