read_verilog ../../common/mux.v
proc
write_edif result.out
