--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11145 paths analyzed, 499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.429ns.
--------------------------------------------------------------------------------
Slack:                  10.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.349ns (2.031ns logic, 7.318ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.340ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.340ns (2.022ns logic, 7.318ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (2.031ns logic, 7.304ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.329ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.329ns (2.011ns logic, 7.318ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.326ns (2.022ns logic, 7.304ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.315ns (2.011ns logic, 7.304ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.724 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X6Y31.SR       net (fanout=11)       1.597   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X6Y31.CLK      Tsrck                 0.418   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.309ns (1.979ns logic, 7.330ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.428   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (1.989ns logic, 7.318ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.724 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X6Y31.SR       net (fanout=11)       1.597   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X6Y31.CLK      Tsrck                 0.418   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.979ns logic, 7.316ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.428   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (1.989ns logic, 7.304ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.DQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_15
    SLICE_X17Y55.D2      net (fanout=2)        1.186   right_cond/M_ctr_q[15]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X5Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X5Y31.CLK      Tsrck                 0.410   tester/M_ctr_q_30_2
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.289ns (1.971ns logic, 7.318ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_12
    SLICE_X17Y55.B1      net (fanout=2)        1.028   right_cond/M_ctr_q[12]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X5Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X5Y31.CLK      Tsrck                 0.410   tester/M_ctr_q_30_2
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.275ns (1.971ns logic, 7.304ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.725 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (2.031ns logic, 7.217ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.725 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (2.022ns logic, 7.217ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  10.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.725 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.228ns (2.011ns logic, 7.217ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.208ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.724 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X6Y31.SR       net (fanout=11)       1.597   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X6Y31.CLK      Tsrck                 0.418   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.208ns (1.979ns logic, 7.229ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  10.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.725 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.428   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (1.989ns logic, 7.217ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_4 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.725 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_4 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   right_cond/M_ctr_q[7]
                                                       right_cond/M_ctr_q_4
    SLICE_X17Y55.C1      net (fanout=2)        0.902   right_cond/M_ctr_q[4]
    SLICE_X17Y55.C       Tilo                  0.259   M_last_q
                                                       right_cond/out1
    SLICE_X17Y55.A2      net (fanout=2)        0.549   out
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X5Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X5Y31.CLK      Tsrck                 0.410   tester/M_ctr_q_30_2
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.188ns (1.971ns logic, 7.217ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  10.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.725 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.136ns (2.031ns logic, 7.105ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.725 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.127ns (2.022ns logic, 7.105ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.116ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.725 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (2.011ns logic, 7.105ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_13 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_13 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_13
    SLICE_X17Y55.B4      net (fanout=2)        0.807   right_cond/M_ctr_q[13]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (2.031ns logic, 7.083ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  10.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_13 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_13 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_13
    SLICE_X17Y55.B4      net (fanout=2)        0.807   right_cond/M_ctr_q[13]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.105ns (2.022ns logic, 7.083ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.724 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X6Y31.SR       net (fanout=11)       1.597   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X6Y31.CLK      Tsrck                 0.418   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (1.979ns logic, 7.117ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_19 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.725 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_19 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   center_cond/M_ctr_q[19]
                                                       center_cond/M_ctr_q_19
    SLICE_X5Y48.D1       net (fanout=2)        1.207   center_cond/M_ctr_q[19]
    SLICE_X5Y48.D        Tilo                  0.259   out1_1
                                                       center_cond/out2
    SLICE_X9Y49.C1       net (fanout=3)        1.055   out1_1
    SLICE_X9Y49.C        Tilo                  0.259   M_last_q_1
                                                       center_cond/out4
    SLICE_X9Y49.D5       net (fanout=4)        0.255   M_center_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.470   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (2.031ns logic, 7.023ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.725 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.428   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (1.989ns logic, 7.105ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  10.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_13 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_13 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.525   right_cond/M_ctr_q[15]
                                                       right_cond/M_ctr_q_13
    SLICE_X17Y55.B4      net (fanout=2)        0.807   right_cond/M_ctr_q[13]
    SLICE_X17Y55.B       Tilo                  0.259   M_last_q
                                                       right_cond/out3
    SLICE_X17Y55.A4      net (fanout=2)        0.510   out2
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (2.011ns logic, 7.083ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_19 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.045ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.725 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_19 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   center_cond/M_ctr_q[19]
                                                       center_cond/M_ctr_q_19
    SLICE_X5Y48.D1       net (fanout=2)        1.207   center_cond/M_ctr_q[19]
    SLICE_X5Y48.D        Tilo                  0.259   out1_1
                                                       center_cond/out2
    SLICE_X9Y49.C1       net (fanout=3)        1.055   out1_1
    SLICE_X9Y49.C        Tilo                  0.259   M_last_q_1
                                                       center_cond/out4
    SLICE_X9Y49.D5       net (fanout=4)        0.255   M_center_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.461   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.045ns (2.022ns logic, 7.023ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.725 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.525   right_cond/M_ctr_q[19]
                                                       right_cond/M_ctr_q_18
    SLICE_X17Y55.D1      net (fanout=2)        0.973   right_cond/M_ctr_q[18]
    SLICE_X17Y55.D       Tilo                  0.259   M_last_q
                                                       right_cond/out2
    SLICE_X17Y55.A3      net (fanout=2)        0.366   out1
    SLICE_X17Y55.A       Tilo                  0.259   M_last_q
                                                       right_cond/out4
    SLICE_X9Y49.D3       net (fanout=4)        1.260   M_right_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X5Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X5Y31.CLK      Tsrck                 0.410   tester/M_ctr_q_30_2
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.076ns (1.971ns logic, 7.105ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_19 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.034ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.725 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_19 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   center_cond/M_ctr_q[19]
                                                       center_cond/M_ctr_q_19
    SLICE_X5Y48.D1       net (fanout=2)        1.207   center_cond/M_ctr_q[19]
    SLICE_X5Y48.D        Tilo                  0.259   out1_1
                                                       center_cond/out2
    SLICE_X9Y49.C1       net (fanout=3)        1.055   out1_1
    SLICE_X9Y49.C        Tilo                  0.259   M_last_q_1
                                                       center_cond/out4
    SLICE_X9Y49.D5       net (fanout=4)        0.255   M_center_cond_out
    SLICE_X9Y49.D        Tilo                  0.259   M_last_q_1
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X9Y19.B3       net (fanout=2)        2.921   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X9Y19.B        Tilo                  0.259   tester/testCounter/Mcount_M_ctr_q_val312
                                                       tester/testCounter/Mcount_M_ctr_q_val316
    SLICE_X4Y31.SR       net (fanout=11)       1.585   tester/testCounter/Mcount_M_ctr_q_val
    SLICE_X4Y31.CLK      Tsrck                 0.450   tester/M_testCounter_value[1]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.034ns (2.011ns logic, 7.023ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_0/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_1/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_2/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_3/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_4/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_5/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_6/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_7/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_8/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_9/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_10/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_11/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_12/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_13/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_14/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_15/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_16/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_17/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_18/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_19/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[3]/CLK
  Logical resource: right_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[3]/CLK
  Logical resource: right_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[3]/CLK
  Logical resource: right_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[3]/CLK
  Logical resource: right_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[7]/CLK
  Logical resource: right_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_ctr_q[7]/CLK
  Logical resource: right_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.429|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11145 paths, 0 nets, and 724 connections

Design statistics:
   Minimum period:   9.429ns{1}   (Maximum frequency: 106.056MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  4 17:50:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



