---
schema-version: v1.2.9
id: IEC60822-1988
title:
- content: VSB
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Parallel Sub-system Bus of the IEC 60821 VMEbus
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-main
- content: VSB - Parallel Sub-system Bus of the IEC 60821 VMEbus
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: VSB
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Bus parallèle de sous-système du bus CEI 60821 VMEbus
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-main
- content: VSB - Bus parallèle de sous-système du bus CEI 60821 VMEbus
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/3585
  type: src
- content: https://webstore.iec.ch/preview/info_iec60822{ed1.0}b.img.pdf
  type: obp
type: standard
docid:
- id: IEC 60822:1988
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:60822:1988-12:::'
  type: URN
date:
- type: published
  value: '1988-12-30'
- type: stable-until
  value: '2026-12-31'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '1988-12-30'
language:
- en
- fr
script:
- Latn
abstract:
- content: 'The VSB bus was designed to meet the needs of multiprocessor systems based
    on high-performance 32-bit microprocessors built up from board assemblies. lt
    includes a high-speed asynchronous data transfer bus allowing masters to direct
    the transfer of binary data to and from slaves according to 4 kinds of cycles:
    address-only, single-transfer, block-transfer and interrupt-acknowledge cycles.
    It also includes an arbitration bus enabling arbiter modules and&#x2F;or requester
    modules to coordinate the use of the data-transfer bus according to two arbitration
    methods (series or parallel). Note: -For the price of this publication, please
    consult the ISO&#x2F;IEC price-code list.'
  language:
  - en
  script:
  - Latn
  format: text/html
- content: 'Le bus VSB a été conçu pour répondre au besoin de systèmes multiprocesseurs
    basés sur des microprocesseurs 32 bits de hautes performances et construits à
    partir d&#x27;ensembles de cartes. Inclut un bus asynchrone de transfert de données
    à haute vitesse qui permet à des maîtres de diriger des transferts de données
    binaires vers, ou depuis, des esclaves selon quatre types de cycles: uniquement
    d&#x27;adressage, de transfert unique, de transfert par bloc et de reconnaissance
    d&#x27;interruption. Inclut également un bus d&#x27;arbitrage qui permet à des
    modules arbitres et&#x2F;ou à des modules demandeurs de coordonner l&#x27;usage
    du bus de transfert de données selon deux méthodes d&#x27;arbitrage (série ou
    parallèle). Note - Pour le prix de cette publication, veuillez consulter la liste
    du code-prix ISO&#x2F;CEI.'
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: PUBLISHED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '1988'
place:
- Geneva
ext:
  schema-version: v1.0.0
  doctype:
    type: international-standard
  editorialgroup:
    technical_committee:
    - name: ISO/IEC JTC 1/SC 25
      number: 1
      type: technicalCommittee
  ics:
  - code: 31.080.01
    text: Semiconductor devices in general
  - code: '35.200'
    text: Interface and interconnection equipment
  - code: '35.160'
    text: Microprocessor systems
  structuredidentifier:
    project_number: '60822'
    type: IEC
  price_code: iec:N
