<?xml version="1.0" ?>
<rvx>
  <platform>
    <name>qgemm_basic_rtl</name>
    <status>concretized</status>
    <spec>
      <define>
        <name>sram_size</name>
        <value type="hex">0x10000</value>
      </define>
      <define>
        <name>include_timer</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_spi_flash</name>
        <value type="bool">False</value>
      </define>
      <define>
        <name>num_led_checker</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>num_vta</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>include_slow_dram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_fast_dram</name>
        <value type="bool">False</value>
      </define>
      <define>
        <name>include_large_ram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_ddr</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_small_ram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>sram_cell_size</name>
        <value type="hex">0x10000</value>
      </define>
      <define>
        <name>sram_cell_width</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>sram_port_width</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>include_vta</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_core_peri_group</name>
        <value type="bool">True</value>
      </define>
    </spec>
    <ip_instance>
      <name>i_main_core</name>
      <library_name>rvc_orca_plus</library_name>
      <domain>gclk_process_000</domain>
      <parameter>
        <id>RESET_VECTOR</id>
        <value type="hex">0xe2000000</value>
      </parameter>
      <parameter>
        <id>ENABLE_EXCEPTIONS</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>ENABLE_INTERRUPTS</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_INTERRUPTS</id>
        <value type="dec">32</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>i_dca_matrix_qgemm</name>
      <library_name>dca_matrix_qgemm_mmiox_mlsu</library_name>
      <parameter>
        <id>INPUT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>WEIGHT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>OUTPUT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>TENSOR_PARA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>BW_AXI_TID</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>SIZE_OF_MEMORYMAP</id>
        <value type="hex">0x8000</value>
      </parameter>
      <interface>
        <name>control</name>
        <comm_type>special</comm_type>
      </interface>
      <interface>
        <name>mx</name>
        <comm_type>special</comm_type>
      </interface>
      <interface>
        <name>mw</name>
        <comm_type>special</comm_type>
      </interface>
      <interface>
        <name>mo</name>
        <comm_type>special</comm_type>
      </interface>
    </ip_instance>
    <ip_instance>
      <name>i_led</name>
      <library_name>led_checker</library_name>
      <parameter>
        <id>NUM_LED</id>
        <value type="dec">1</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>i_vta00</name>
      <library_name>vta</library_name>
    </ip_instance>
    <ip_instance>
      <name>common_peri_group</name>
      <library_name>common_peri_group</library_name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_LOCK</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_GLOBAL_TAG</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_AUTO_ID</id>
        <value type="dec">1</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>autoname_103</name>
      <library_name>tick_generator</library_name>
    </ip_instance>
    <ip_instance>
      <name>autoname_105</name>
      <library_name>real_clock</library_name>
    </ip_instance>
    <ip_instance>
      <library_name>external_peri_group</library_name>
      <name>external_peri_group</name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_UART</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_SPI</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_I2C</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_GPIO</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_AIOIF</id>
        <value type="dec">0</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <library_name>core_peri_group</library_name>
      <domain>gclk_process_000</domain>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>PROCESS_ID</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_LOCK</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_GLOBAL_TAG</id>
        <value type="dec">1</value>
      </parameter>
      <interface>
        <name>no_name</name>
        <comm_type>memory:all</comm_type>
      </interface>
      <name>core_peri_group</name>
    </ip_instance>
    <ip_instance>
      <library_name>platform_controller</library_name>
      <name>platform_controller</name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_RESET</id>
        <value type="dec">7</value>
      </parameter>
      <parameter>
        <id>NUM_AUTO_RESET</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>NUM_CORE</id>
        <value type="dec">1</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>default_slave</name>
      <library_name>default_slave</library_name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_DEFAULT_SLAVE</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>USE_SW_INTERFACE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>USE_JTAG_INTERFACE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NOC_CONTROLLER_BASEADDR</id>
        <value type="text">`NOC_CONTROLLER_BASEADDR</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <library_name>mmiox1_interface</library_name>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface</name>
      <interface>
        <name>mmio</name>
        <comm_type>memory:all</comm_type>
      </interface>
      <parameter>
        <id>BW_CONFIG</id>
        <value type="text">1</value>
      </parameter>
      <parameter>
        <id>BW_INST</id>
        <value type="text">512</value>
      </parameter>
      <parameter>
        <id>LOG_FIFO_DEPTH</id>
        <value type="text">0</value>
      </parameter>
      <parameter>
        <id>INPUT_FIFO_DEPTH</id>
        <value type="text">0</value>
      </parameter>
      <parameter>
        <id>OUTPUT_FIFO_DEPTH</id>
        <value type="text">0</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mx_mlsu</name>
      <interface>
        <name>noc_part</name>
        <comm_type>memory:data_c</comm_type>
      </interface>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mw_mlsu</name>
      <interface>
        <name>noc_part</name>
        <comm_type>memory:data_c</comm_type>
      </interface>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mo_mlsu</name>
      <interface>
        <name>noc_part</name>
        <comm_type>memory:data_c</comm_type>
      </interface>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_WRITE_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>i_inter_router_fifo00</name>
      <library_name>inter_router_fifo</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_system_sram_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_SYSTEM_SRAM_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_system_sram_no_name&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
      </parameter>
      <library_name>sni_axi_synch</library_name>
      <domain>gclk_noc</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_common_peri_group_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_COMMON_PERI_GROUP_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;common_peri_group_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>clk_system</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_external_peri_group_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_EXTERNAL_PERI_GROUP_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;external_peri_group_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>gclk_system_external</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_platform_controller_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_PLATFORM_CONTROLLER_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;platform_controller_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>clk_system</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_CONTROL_MMIOX1_INTERFACE_MMIO</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_control_mmiox1_interface_mmio&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>gclk_system</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_inst</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_INST</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_inst&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_data_c</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_DATA_C</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_data_c&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_data_uc</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_DATA_UC</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>LOCAL_ENABLE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>LOCAL_UPPER_ADDR</id>
        <value type="text">4'h F</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_data_uc&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
      <interface>
        <name>local</name>
        <comm_type>local_memory_#</comm_type>
      </interface>
      <signal>
        <name>local_allows_holds</name>
        <comm_type>local_allows_holds_#</comm_type>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_vta00_data</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_VTA00_DATA</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_vta00_data&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi4_asynch</library_name>
      <domain>gclk_vta</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_platform_controller_master</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_PLATFORM_CONTROLLER_MASTER</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;platform_controller_master&quot;</value>
      </parameter>
      <library_name>mni_ahbm_asynch</library_name>
      <domain>clk_system</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MX_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mx_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MW_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mw_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MO_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mo_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_MQ2VTA</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mq2vta&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>sni_axi_asynch</library_name>
      <domain>clk_dca_core</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_system_ddr_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_SYSTEM_DDR_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_system_ddr_no_name&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="dec">16</value>
      </parameter>
      <library_name>sni_axi_synch</library_name>
      <domain>clk_dram_if</domain>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_vta00_config</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_VTA00_CONFIG</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_vta00_config&quot;</value>
      </parameter>
      <library_name>sni_axi4l_asynch</library_name>
      <domain>gclk_vta</domain>
    </ip_instance>
    <ip_instance>
      <name>i_system_router</name>
      <library_name>router</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>NUM_MASTER</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_SLAVE</id>
        <value type="dec">6</value>
      </parameter>
      <parameter>
        <id>ROUTER_ID</id>
        <value type="text">`ROUTER_ID_I_SYSTEM_ROUTER</value>
      </parameter>
      <routing_table>
        <request_routing_info>
          <target>i_snim_i_system_sram_no_name</target>
          <port>0</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_common_peri_group_no_name</target>
          <port>1</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_external_peri_group_no_name</target>
          <port>2</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_platform_controller_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>default_slave</target>
          <port>4</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <port>5</port>
        </request_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_inst</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_c</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_uc</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_vta00_data</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_platform_controller_master</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
      </routing_table>
    </ip_instance>
    <ip_instance>
      <name>i_user_router</name>
      <library_name>router</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>NUM_MASTER</id>
        <value type="dec">8</value>
      </parameter>
      <parameter>
        <id>NUM_SLAVE</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>ROUTER_ID</id>
        <value type="text">`ROUTER_ID_I_USER_ROUTER</value>
      </parameter>
      <routing_table>
        <response_routing_info>
          <target>i_mnim_i_main_core_inst</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_c</target>
          <port>1</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_uc</target>
          <port>2</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_vta00_data</target>
          <port>3</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_platform_controller_master</target>
          <port>4</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
          <port>5</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
          <port>6</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
          <port>7</port>
        </response_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
          <port>0</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_system_ddr_no_name</target>
          <port>1</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_vta00_config</target>
          <port>2</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_system_sram_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_common_peri_group_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_external_peri_group_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_platform_controller_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>default_slave</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <port>3</port>
        </request_routing_info>
      </routing_table>
    </ip_instance>
    <clock_info>
      <define>
        <name>clk_system</name>
        <value type="dec">100000000</value>
      </define>
      <define>
        <name>clk_dca_core</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_core</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_system_external</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_system_debug</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_local_access</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_process_000</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_dram_if</name>
        <value type="text">from_ip</value>
      </define>
      <define>
        <name>clk_dram_sys</name>
        <value type="text">imp_dependent</value>
      </define>
      <define>
        <name>clk_dram_ref</name>
        <value type="text">imp_dependent</value>
      </define>
      <define>
        <name>clk_vta</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_noc</name>
        <value type="equal">clk_dram_if</value>
      </define>
      <define>
        <name>gclk_system</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>gclk_dca_core</name>
        <value type="equal">clk_dca_core</value>
      </define>
      <define>
        <name>gclk_core</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>gclk_system_external</name>
        <value type="equal">clk_system_external</value>
      </define>
      <define>
        <name>gclk_system_debug</name>
        <value type="equal">clk_system_debug</value>
      </define>
      <define>
        <name>gclk_local_access</name>
        <value type="equal">clk_local_access</value>
      </define>
      <define>
        <name>gclk_process_000</name>
        <value type="equal">clk_process_000</value>
      </define>
      <define>
        <name>gclk_vta</name>
        <value type="equal">clk_vta</value>
      </define>
      <define>
        <name>gclk_noc</name>
        <value type="equal">clk_noc</value>
      </define>
    </clock_info>
    <sim_define>
            
      <record_top>&quot;depth=20&quot;,i_platform.i_rtl.i_dca_matrix_qgemm</record_top>
          
    </sim_define>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>clk_dca_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <comm_type>clk_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_external</name>
      <width type="dec">1</width>
      <comm_type>clk_system_external</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>clk_system_debug</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_local_access</name>
      <width type="dec">1</width>
      <comm_type>clk_local_access</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_process_000</name>
      <width type="dec">1</width>
      <comm_type>clk_process_000</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_if</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_sys</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_ref</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_vta</name>
      <width type="dec">1</width>
      <comm_type>clk_vta</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_noc</name>
      <width type="dec">1</width>
      <comm_type>clk_noc</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system</name>
      <width type="dec">1</width>
      <comm_type>gclk_system</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_dca_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_external</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_external</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_debug</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_local_access</name>
      <width type="dec">1</width>
      <comm_type>gclk_local_access</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_process_000</name>
      <width type="dec">1</width>
      <comm_type>gclk_process_000</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_vta</name>
      <width type="dec">1</width>
      <comm_type>gclk_vta</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_noc</name>
      <width type="dec">1</width>
      <comm_type>gclk_noc</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>autoname_104</name>
      <width type="dec">1</width>
      <comm_type>tick_timer</comm_type>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="dec">7</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="dec">7</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_user</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_user</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_noc</name>
      <width type="dec">1</width>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <signal>
      <name>led</name>
      <width type="dec">1</width>
      <port>output</port>
      <array type="text">1</array>
    </signal>
    <signal>
      <name>i_system_ddr_clk_ref</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_clk_sys</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_sys</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_clk_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_if</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>i_system_ddr_initialized</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>init</comm_type>
    </signal>
    <signal>
      <name>i_pll0_external_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_system</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_sys</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_ref</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_clk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <connect>
      <input>clk_system</input>
      <output>clk_dca_core</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_core</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_system_external</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_system_debug</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_local_access</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_process_000</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_vta</output>
    </connect>
    <connect>
      <input>clk_dram_if</input>
      <output>clk_noc</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>gclk_system</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>gclk_dca_core</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>gclk_core</output>
    </connect>
    <connect>
      <input>clk_system_external</input>
      <output>gclk_system_external</output>
    </connect>
    <connect>
      <input>clk_system_debug</input>
      <output>gclk_system_debug</output>
    </connect>
    <connect>
      <input>clk_local_access</input>
      <output>gclk_local_access</output>
    </connect>
    <connect>
      <input>clk_process_000</input>
      <output>gclk_process_000</output>
    </connect>
    <connect>
      <input>clk_vta</input>
      <output>gclk_vta</output>
    </connect>
    <connect>
      <input>clk_noc</input>
      <output>gclk_noc</output>
    </connect>
    <connect>
      <input>autoname_103/tick_1us</input>
      <output>tick_1us</output>
    </connect>
    <connect>
      <input>autoname_103/tick_62d5ms</input>
      <output>tick_62d5ms</output>
    </connect>
    <connect>
      <input>external_peri_group/tick_gpio</input>
      <output>tick_gpio</output>
    </connect>
    <connect>
      <input>tick_1us</input>
      <output>autoname_104</output>
    </connect>
    <connect>
      <input>external_peri_group/spi_common_sclk</input>
      <output>spi_common_sclk</output>
    </connect>
    <connect>
      <input>external_peri_group/spi_common_sdq0</input>
      <output>spi_common_sdq0</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface/mmiox</input>
      <output>i_dca_matrix_qgemm/control</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/clk</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface/clk_acc</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface/rstnn_acc</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/mx</input>
      <output>i_dca_matrix_qgemm_mx_mlsu/ip_part</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/clk</input>
      <output>i_dca_matrix_qgemm_mx_mlsu/clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_dca_matrix_qgemm_mx_mlsu/rstnn</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/mw</input>
      <output>i_dca_matrix_qgemm_mw_mlsu/ip_part</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/clk</input>
      <output>i_dca_matrix_qgemm_mw_mlsu/clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_dca_matrix_qgemm_mw_mlsu/rstnn</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/mo</input>
      <output>i_dca_matrix_qgemm_mo_mlsu/ip_part</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/clk</input>
      <output>i_dca_matrix_qgemm_mo_mlsu/clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_dca_matrix_qgemm_mo_mlsu/rstnn</output>
    </connect>
    <connect>
      <input>platform_controller/global_rstnn</input>
      <output>global_rstnn</output>
    </connect>
    <connect>
      <input>platform_controller/global_rstpp</input>
      <output>global_rstpp</output>
    </connect>
    <connect>
      <input>platform_controller/rstnn_seqeunce</input>
      <output>rstnn_seqeunce</output>
    </connect>
    <connect>
      <input>platform_controller/rstpp_seqeunce</input>
      <output>rstpp_seqeunce</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_led/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_system_ddr_rstnn_dram_if</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_system_sram_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>common_peri_group/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>autoname_103/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>autoname_105/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>external_peri_group/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>core_peri_group/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>platform_controller/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>default_slave/rstnn_network</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>default_slave/rstnn_debug</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_dca_matrix_qgemm/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface/rstnn_mmio</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_main_core/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_vta00/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>rstnn_user</output>
    </connect>
    <connect>
      <input>rstpp_seqeunce[3]</input>
      <output>rstpp_user</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_dca_matrix_qgemm/clk</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>i_led/clk</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>external_peri_group/clk</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_ref</input>
      <output>clk_dram_ref</output>
    </connect>
    <connect>
      <input>clk_dram_ref</input>
      <output>i_system_ddr_clk_ref</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_sys</input>
      <output>clk_dram_sys</output>
    </connect>
    <connect>
      <input>clk_dram_sys</input>
      <output>i_system_ddr_clk_sys</output>
    </connect>
    <connect>
      <input>i_system_ddr_clk_dram_if</input>
      <output>clk_dram_if</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_vta00/clk</output>
    </connect>
    <connect>
      <input>i_pll0_clk_system</input>
      <output>clk_system</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>common_peri_group/clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>autoname_103/clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>autoname_105/clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>platform_controller/clk</output>
    </connect>
    <connect>
      <input>gclk_local_access</input>
      <output>core_peri_group/clk</output>
    </connect>
    <connect>
      <input>gclk_system_debug</input>
      <output>default_slave/clk_debug</output>
    </connect>
    <connect>
      <input>gclk_system</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface/clk_mmio</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_main_core/clk</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>rstnn_noc</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_system_router/rstnn</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_user_router/rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_system_router/clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_user_router/clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_system_sram_clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>default_slave/clk_network</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_inter_router_fifo00/clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_inter_router_fifo00/rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_system_sram_no_name/clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_system_sram_no_name/rstnn</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name/ipif</input>
      <output>i_system_sram_no_name</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_common_peri_group_no_name/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_common_peri_group_no_name/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_snim_common_peri_group_no_name/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_snim_common_peri_group_no_name/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name/ipif</input>
      <output>common_peri_group/no_name</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_external_peri_group_no_name/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_external_peri_group_no_name/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>i_snim_external_peri_group_no_name/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>i_snim_external_peri_group_no_name/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name/ipif</input>
      <output>external_peri_group/no_name</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_platform_controller_no_name/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_platform_controller_no_name/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_snim_platform_controller_no_name/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>i_snim_platform_controller_no_name/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name/ipif</input>
      <output>platform_controller/no_name</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_system</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/ipif</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface/mmio</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_inst/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_inst/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_inst/clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_inst/rstnn_master</output>
    </connect>
    <connect>
      <input>i_main_core/inst</input>
      <output>i_mnim_i_main_core_inst/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_data_c/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_data_c/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_data_c/clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_data_c/rstnn_master</output>
    </connect>
    <connect>
      <input>i_main_core/data_c</input>
      <output>i_mnim_i_main_core_data_c/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_data_uc/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_data_uc/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_data_uc/clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_data_uc/rstnn_master</output>
    </connect>
    <connect>
      <input>i_main_core/data_uc</input>
      <output>i_mnim_i_main_core_data_uc/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_vta00_data/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_vta00_data/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_mnim_i_vta00_data/clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_mnim_i_vta00_data/rstnn_master</output>
    </connect>
    <connect>
      <input>i_vta00/data</input>
      <output>i_mnim_i_vta00_data/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_platform_controller_master/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_platform_controller_master/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_mnim_platform_controller_master/clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>i_mnim_platform_controller_master/rstnn_master</output>
    </connect>
    <connect>
      <input>platform_controller/master</input>
      <output>i_mnim_platform_controller_master/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/rstnn_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu/noc_part</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/rstnn_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu/noc_part</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm/rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/rstnn_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu/noc_part</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/ipif</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta/ipif</input>
      <output>i_dca_matrix_qgemm/mq2vta</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_system_ddr_no_name/clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_system_ddr_no_name/rstnn</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name/ipif</input>
      <output>i_system_ddr_no_name</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_vta00_config/clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_vta00_config/rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_snim_i_vta00_config/clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_snim_i_vta00_config/rstnn_slave</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config/ipif</input>
      <output>i_vta00/config</output>
    </connect>
    <connect>
      <input>i_inter_router_fifo00/ni_master</input>
      <output>i_system_router/ni_slave(0)</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(0)</input>
      <output>i_snim_i_system_sram_no_name/ni</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(1)</input>
      <output>i_snim_common_peri_group_no_name/ni</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(2)</input>
      <output>i_snim_external_peri_group_no_name/ni</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(3)</input>
      <output>i_snim_platform_controller_no_name/ni</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(4)</input>
      <output>default_slave/ni</output>
    </connect>
    <connect>
      <input>i_system_router/ni_master(5)</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/ni</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst/ni</input>
      <output>i_user_router/ni_slave(0)</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c/ni</input>
      <output>i_user_router/ni_slave(1)</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc/ni</input>
      <output>i_user_router/ni_slave(2)</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data/ni</input>
      <output>i_user_router/ni_slave(3)</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master/ni</input>
      <output>i_user_router/ni_slave(4)</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/ni</input>
      <output>i_user_router/ni_slave(5)</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/ni</input>
      <output>i_user_router/ni_slave(6)</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/ni</input>
      <output>i_user_router/ni_slave(7)</output>
    </connect>
    <connect>
      <input>i_user_router/ni_master(0)</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/ni</output>
    </connect>
    <connect>
      <input>i_user_router/ni_master(1)</input>
      <output>i_snim_i_system_ddr_no_name/ni</output>
    </connect>
    <connect>
      <input>i_user_router/ni_master(2)</input>
      <output>i_snim_i_vta00_config/ni</output>
    </connect>
    <connect>
      <input>i_user_router/ni_master(3)</input>
      <output>i_inter_router_fifo00/ni_slave</output>
    </connect>
    <connect>
      <input>i_main_core/pc</input>
      <output>platform_controller/pc(0)</output>
    </connect>
    <connect>
      <input>autoname_103/tick_62d5ms</input>
      <output>i_led/tick_62d5ms</output>
    </connect>
    <connect>
      <input>platform_controller/app_finished</input>
      <output>i_led/app_finished</output>
    </connect>
    <connect>
      <input>platform_controller/global_rstnn</input>
      <output>i_system_ddr_rstnn_sys</output>
    </connect>
    <connect>
      <input>platform_controller/global_rstnn</input>
      <output>i_pll0_external_rstnn</output>
    </connect>
    <connect>
      <input>i_system_ddr_initialized</input>
      <output>platform_controller/initialized</output>
    </connect>
    <connect>
      <input>common_peri_group/lock_status_list</input>
      <output>core_peri_group/lock_status_list</output>
    </connect>
    <connect>
      <input>autoname_105/real_clock</input>
      <output>common_peri_group/real_clock</output>
    </connect>
    <connect>
      <input>common_peri_group/global_tag_list</input>
      <output>core_peri_group/global_tag_list</output>
    </connect>
    <connect>
      <input>common_peri_group/system_tick_config</input>
      <output>autoname_103/tick_config</output>
    </connect>
    <connect>
      <input>autoname_103/tick_1us</input>
      <output>autoname_105/tick_1us</output>
    </connect>
    <connect>
      <input>autoname_103/tick_1us</input>
      <output>external_peri_group/tick_1us</output>
    </connect>
    <connect>
      <input>autoname_104</input>
      <output>core_peri_group/tick_1us</output>
    </connect>
    <connect>
      <input>external_rstnn</input>
      <output>platform_controller/external_rstnn</output>
    </connect>
    <connect>
      <input>`JTAG_SELECT_NOC</input>
      <output>platform_controller/jtag_select</output>
    </connect>
    <connect>
      <input>platform_controller/noc_debug</input>
      <output>default_slave/debug</output>
    </connect>
    <connect>
      <input>core_peri_group/core_interrupt_vector</input>
      <output>i_main_core/interrupt_vector</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc/local_allows_holds</input>
      <output>core_peri_group/allows_holds</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc/local</input>
      <output>core_peri_group/no_name</output>
    </connect>
    <connect>
      <input>i_led/led</input>
      <output>led</output>
    </connect>
    <connect>
      <input>pjtag</input>
      <output>platform_controller/pjtag</output>
    </connect>
    <connect>
      <input>clk_dram_if</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_system_external</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_system_debug</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_local_access</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_process_000</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_vta</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>clk_noc</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>gclk_dca_core</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>gclk_core</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_main_core/interrupt_out</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>common_peri_group/core_tick_config</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/tick_gpio</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/uart_interrupts</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/spi_interrupt</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/i2c_interrupts</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/gpio_interrupts</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/wifi_interrupt</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/olede</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>external_peri_group/wifie</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst/local</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c/local</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data/local</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>default_slave/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_common_peri_group_no_name/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_external_peri_group_no_name/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_platform_controller_no_name/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_platform_controller_master/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_i_vta00_config/comm_disable</output>
    </connect>
    <connect>
      <input>core_peri_group/delay_notice</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>core_peri_group/plic_interrupt</output>
    </connect>
    <connect>
      <input>platform_controller/global_rstpp</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>platform_controller/boot_mode</output>
    </connect>
    <connect>
      <input>default_slave/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config/svri</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>core_peri_group/tcu</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>core_peri_group/florian</input>
      <output>`NOT_CONNECT</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_i_system_sram_no_name/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_main_core_inst/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_main_core_data_c/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_main_core_data_uc/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_vta00_data/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part/comm_disable</output>
    </connect>
    <connect>
      <input>`NOT_CONNECT</input>
      <output>i_snim_i_system_ddr_no_name/comm_disable</output>
    </connect>
    <connect>
      <input>external_peri_group/uart(`UART_INDEX_FOR_UART_PRINTF)</input>
      <output>printf</output>
    </connect>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>dca_matrix_lsu_inst</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <include_util>dca_lsu_util</include_util>
    <dca/>
    <reset_property>
      <id>rstnn_seqeunce</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstpp_seqeunce</id>
      <type>asynch</type>
      <type>positive</type>
    </reset_property>
    <reset_property>
      <type>asynch</type>
      <type>negative</type>
      <id>rstnn_noc</id>
    </reset_property>
    <noc>
      <name>qgemm_basic_network_0</name>
      <comm_type>memory</comm_type>
      <memorymap_table>
        <memorymap>
          <target>i_snim_i_system_ddr_no_name</target>
          <baseaddr type="hex">0x0</baseaddr>
          <size type="hex">0x40000000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_vta00_config</target>
          <baseaddr type="hex">0xc0000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
          <baseaddr type="hex">0xc0010000</baseaddr>
          <size type="hex">0x8000</size>
        </memorymap>
        <memorymap>
          <target>default_slave</target>
          <baseaddr type="hex">0xc0018000</baseaddr>
          <size type="hex">0x1000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_system_sram_no_name</target>
          <baseaddr type="hex">0xe0000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_platform_controller_no_name</target>
          <baseaddr type="hex">0xe1000000</baseaddr>
          <size type="hex">0x40000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_common_peri_group_no_name</target>
          <baseaddr type="hex">0xe2000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_external_peri_group_no_name</target>
          <baseaddr type="hex">0xe2010000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <baseaddr type="hex">0xe2020000</baseaddr>
          <size type="hex">0x1000</size>
        </memorymap>
        <memorymap>
          <target>core_peri_group/no_name</target>
          <baseaddr type="hex">0xf0000000</baseaddr>
          <size type="hex">0x8000</size>
        </memorymap>
      </memorymap_table>
      <routing_table>
        <router>
          <name>i_system_router</name>
          <request_routing_info>
            <target>i_snim_i_system_sram_no_name</target>
            <port>0</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_common_peri_group_no_name</target>
            <port>1</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_external_peri_group_no_name</target>
            <port>2</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_platform_controller_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>default_slave</target>
            <port>4</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
            <port>5</port>
          </request_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_inst</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_c</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_uc</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_vta00_data</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_platform_controller_master</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
        </router>
        <router>
          <name>i_user_router</name>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
            <port>0</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_system_ddr_no_name</target>
            <port>1</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_vta00_config</target>
            <port>2</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_system_sram_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_common_peri_group_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_external_peri_group_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_platform_controller_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>default_slave</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
            <port>3</port>
          </request_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_inst</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_c</target>
            <port>1</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_uc</target>
            <port>2</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_vta00_data</target>
            <port>3</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_platform_controller_master</target>
            <port>4</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
            <port>5</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
            <port>6</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
            <port>7</port>
          </response_routing_info>
        </router>
      </routing_table>
    </noc>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="text">`MAX_BW_FNI_PHIT</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="text">`MAX_BW_BNI_PHIT</value>
    </def_parameter>
    <interface>
      <name>pjtag</name>
      <library_name>jtag</library_name>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>printf</name>
      <library_name>uart</library_name>
      <role>both</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>i_system_ddr_no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix>i_system_ddr_</hdl_prefix>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">16</value>
      </parameter>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </interface>
    <interface>
      <name>i_system_sram_no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix>i_system_sram_</hdl_prefix>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <sw_define/>
    <imp_dependent>
      <dec_ip>
        <name>qgemm_basic_slow_dram_00</name>
        <library_name>slow_dram</library_name>
      </dec_ip>
      <dec_ip>
        <name>qgemm_basic_clock_pll_0_01</name>
        <library_name>clock_pll_0</library_name>
        <clock_info>
          <define>
            <name>clk_system</name>
            <value type="dec">100000000</value>
          </define>
          <define>
            <name>clk_dram_sys</name>
            <value type="text">imp_dependent</value>
          </define>
          <define>
            <name>clk_dram_ref</name>
            <value type="text">imp_dependent</value>
          </define>
        </clock_info>
      </dec_ip>
      <dec_ip>
        <name>qgemm_basic_sram_axi_02</name>
        <library_name>sram_axi</library_name>
        <parameter>
          <id>CAPACITY</id>
          <value type="dec">65536</value>
        </parameter>
        <parameter>
          <id>CELL_SIZE</id>
          <value type="dec">65536</value>
        </parameter>
        <parameter>
          <id>BW_ADDR</id>
          <value type="dec">32</value>
        </parameter>
        <parameter>
          <id>BW_DATA</id>
          <value type="dec">32</value>
        </parameter>
        <parameter>
          <id>BW_AXI_TID</id>
          <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
        </parameter>
        <parameter>
          <id>CELL_WIDTH</id>
          <value type="dec">32</value>
        </parameter>
      </dec_ip>
    </imp_dependent>
    <header_file>
      <name>munoc_config</name>
      <define>
        <name>NUM_SLAVE</name>
        <value type="dec">9</value>
      </define>
      <define>
        <name>NUM_MASTER</name>
        <value type="dec">8</value>
      </define>
      <define>
        <name>BW_SLAVE_NODE_ID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_MASTER_NODE_ID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_LONGEST_AXI_TID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_SHORTEST_MASTER_DATA</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>BW_LONGEST_MASTER_DATA</name>
        <value type="dec">128</value>
      </define>
      <define>
        <name>MUNOC_USE_SINGLE_DATA_WIDTH</name>
        <value type="bool">False</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_node_id</name>
      <define>
        <name>NODE_ID_CORE_PERI_GROUP_NO_NAME</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_SYSTEM_SRAM_NO_NAME</name>
        <value type="dec">6</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_COMMON_PERI_GROUP_NO_NAME</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_EXTERNAL_PERI_GROUP_NO_NAME</name>
        <value type="dec">2</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_PLATFORM_CONTROLLER_NO_NAME</name>
        <value type="dec">8</value>
      </define>
      <define>
        <name>NODE_ID_DEFAULT_SLAVE</name>
        <value type="dec">15</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_CONTROL_MMIOX1_INTERFACE_MMIO</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_INST</name>
        <value type="dec">5</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_DATA_C</name>
        <value type="dec">3</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_DATA_UC</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_VTA00_DATA</name>
        <value type="dec">6</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_PLATFORM_CONTROLLER_MASTER</name>
        <value type="dec">7</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MX_MLSU_NOC_PART</name>
        <value type="dec">2</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MW_MLSU_NOC_PART</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MO_MLSU_NOC_PART</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_MQ2VTA</name>
        <value type="dec">3</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_SYSTEM_DDR_NO_NAME</name>
        <value type="dec">5</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_VTA00_CONFIG</name>
        <value type="dec">7</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_router_id</name>
      <define>
        <name>ROUTER_ID_I_SYSTEM_ROUTER</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>ROUTER_ID_I_USER_ROUTER</name>
        <value type="dec">1</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_process_id</name>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_INST</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_DATA_C</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_DATA_UC</name>
        <value type="dec">0</value>
      </define>
    </header_file>
  </platform>
  <module>
    <name>qgemm_basic</name>
    <status>synthesized</status>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>dca_matrix_lsu_inst</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <top_module/>
    <ila>ila_description</ila>
    <ip_instance>
      <name>i_rtl</name>
      <library_name>qgemm_basic_rtl</library_name>
    </ip_instance>
    <ip_instance>
      <name>i_system_ddr</name>
      <library_name>qgemm_basic_slow_dram_00</library_name>
    </ip_instance>
    <ip_instance>
      <name>i_pll0</name>
      <library_name>qgemm_basic_clock_pll_0_01</library_name>
    </ip_instance>
    <ip_instance>
      <name>i_system_sram</name>
      <library_name>qgemm_basic_sram_axi_02</library_name>
    </ip_instance>
    <signal>
      <name>external_clk_0</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_clk_0_pair</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>led</name>
      <width type="dec">1</width>
      <port>output</port>
      <array type="text">1</array>
    </signal>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>clk_dca_core</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <comm_type>clk_core</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_system_external</name>
      <width type="dec">1</width>
      <comm_type>clk_system_external</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>clk_system_debug</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_local_access</name>
      <width type="dec">1</width>
      <comm_type>clk_local_access</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_process_000</name>
      <width type="dec">1</width>
      <comm_type>clk_process_000</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_if</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_dram_sys</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_dram_ref</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_vta</name>
      <width type="dec">1</width>
      <comm_type>clk_vta</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>clk_noc</name>
      <width type="dec">1</width>
      <comm_type>clk_noc</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_system</name>
      <width type="dec">1</width>
      <comm_type>gclk_system</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_dca_core</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_core</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_system_external</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_external</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_debug</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_local_access</name>
      <width type="dec">1</width>
      <comm_type>gclk_local_access</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_process_000</name>
      <width type="dec">1</width>
      <comm_type>gclk_process_000</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_vta</name>
      <width type="dec">1</width>
      <comm_type>gclk_vta</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>gclk_noc</name>
      <width type="dec">1</width>
      <comm_type>gclk_noc</comm_type>
      <user_available/>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="dec">7</width>
      <user_available/>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="dec">7</width>
      <user_available/>
    </signal>
    <signal>
      <name>rstnn_user</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <signal>
      <name>rstpp_user</name>
      <width type="dec">1</width>
      <user_available/>
    </signal>
    <connect>
      <input>external_rstnn</input>
      <output>i_rtl/external_rstnn</output>
    </connect>
    <connect>
      <input>i_rtl/led</input>
      <output>led</output>
    </connect>
    <connect>
      <input>pjtag</input>
      <output>i_rtl/pjtag</output>
    </connect>
    <connect>
      <input>i_rtl/printf</input>
      <output>printf</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_ddr_clk_ref</input>
      <output>i_system_ddr/clk_ref</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_ddr_clk_sys</input>
      <output>i_system_ddr/clk_sys</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_ddr_rstnn_sys</input>
      <output>i_system_ddr/rstnn_sys</output>
    </connect>
    <connect>
      <input>i_system_ddr/clk_dram_if</input>
      <output>i_rtl/i_system_ddr_clk_dram_if</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_ddr_rstnn_dram_if</input>
      <output>i_system_ddr/rstnn_dram_if</output>
    </connect>
    <connect>
      <input>i_system_ddr/initialized</input>
      <output>i_rtl/i_system_ddr_initialized</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_ddr_no_name</input>
      <output>i_system_ddr/no_name</output>
    </connect>
    <connect>
      <input>external_clk_0</input>
      <output>i_pll0/external_clk</output>
    </connect>
    <connect>
      <input>external_clk_0_pair</input>
      <output>i_pll0/external_clk_pair</output>
    </connect>
    <connect>
      <input>i_rtl/i_pll0_external_rstnn</input>
      <output>i_pll0/external_rstnn</output>
    </connect>
    <connect>
      <input>i_pll0/clk_system</input>
      <output>i_rtl/i_pll0_clk_system</output>
    </connect>
    <connect>
      <input>i_pll0/clk_dram_sys</input>
      <output>i_rtl/i_pll0_clk_dram_sys</output>
    </connect>
    <connect>
      <input>i_pll0/clk_dram_ref</input>
      <output>i_rtl/i_pll0_clk_dram_ref</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_sram_clk</input>
      <output>i_system_sram/clk</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_sram_rstnn</input>
      <output>i_system_sram/rstnn</output>
    </connect>
    <connect>
      <input>i_rtl/i_system_sram_no_name</input>
      <output>i_system_sram/no_name</output>
    </connect>
    <connect>
      <input>i_rtl/clk_system</input>
      <output>clk_system</output>
    </connect>
    <connect>
      <input>i_rtl/clk_dca_core</input>
      <output>clk_dca_core</output>
    </connect>
    <connect>
      <input>i_rtl/clk_core</input>
      <output>clk_core</output>
    </connect>
    <connect>
      <input>i_rtl/clk_system_external</input>
      <output>clk_system_external</output>
    </connect>
    <connect>
      <input>i_rtl/clk_system_debug</input>
      <output>clk_system_debug</output>
    </connect>
    <connect>
      <input>i_rtl/clk_local_access</input>
      <output>clk_local_access</output>
    </connect>
    <connect>
      <input>i_rtl/clk_process_000</input>
      <output>clk_process_000</output>
    </connect>
    <connect>
      <input>i_rtl/clk_dram_if</input>
      <output>clk_dram_if</output>
    </connect>
    <connect>
      <input>i_rtl/clk_dram_sys</input>
      <output>clk_dram_sys</output>
    </connect>
    <connect>
      <input>i_rtl/clk_dram_ref</input>
      <output>clk_dram_ref</output>
    </connect>
    <connect>
      <input>i_rtl/clk_vta</input>
      <output>clk_vta</output>
    </connect>
    <connect>
      <input>i_rtl/clk_noc</input>
      <output>clk_noc</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_system</input>
      <output>gclk_system</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_dca_core</input>
      <output>gclk_dca_core</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_core</input>
      <output>gclk_core</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_system_external</input>
      <output>gclk_system_external</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_system_debug</input>
      <output>gclk_system_debug</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_local_access</input>
      <output>gclk_local_access</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_process_000</input>
      <output>gclk_process_000</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_vta</input>
      <output>gclk_vta</output>
    </connect>
    <connect>
      <input>i_rtl/gclk_noc</input>
      <output>gclk_noc</output>
    </connect>
    <connect>
      <input>i_rtl/tick_1us</input>
      <output>tick_1us</output>
    </connect>
    <connect>
      <input>i_rtl/tick_62d5ms</input>
      <output>tick_62d5ms</output>
    </connect>
    <connect>
      <input>i_rtl/tick_gpio</input>
      <output>tick_gpio</output>
    </connect>
    <connect>
      <input>i_rtl/spi_common_sclk</input>
      <output>spi_common_sclk</output>
    </connect>
    <connect>
      <input>i_rtl/spi_common_sdq0</input>
      <output>spi_common_sdq0</output>
    </connect>
    <connect>
      <input>i_rtl/global_rstnn</input>
      <output>global_rstnn</output>
    </connect>
    <connect>
      <input>i_rtl/global_rstpp</input>
      <output>global_rstpp</output>
    </connect>
    <connect>
      <input>i_rtl/rstnn_seqeunce</input>
      <output>rstnn_seqeunce</output>
    </connect>
    <connect>
      <input>i_rtl/rstpp_seqeunce</input>
      <output>rstpp_seqeunce</output>
    </connect>
    <connect>
      <input>i_rtl/rstnn_user</input>
      <output>rstnn_user</output>
    </connect>
    <connect>
      <input>i_rtl/rstpp_user</input>
      <output>rstpp_user</output>
    </connect>
    <interface>
      <name>pjtag</name>
      <library_name>jtag</library_name>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>printf</name>
      <library_name>uart</library_name>
      <role>both</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <included_port>slow_dram_cell</included_port>
  </module>
</rvx>
