-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity k_conv2D_read_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    I_ITER : IN STD_LOGIC_VECTOR (31 downto 0);
    I : IN STD_LOGIC_VECTOR (31 downto 0);
    o_iter_dout : IN STD_LOGIC_VECTOR (30 downto 0);
    o_iter_empty_n : IN STD_LOGIC;
    o_iter_read : OUT STD_LOGIC;
    o_iter_first : IN STD_LOGIC_VECTOR (31 downto 0);
    ptr_kernel_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ptr_kernel_empty_n : IN STD_LOGIC;
    ptr_kernel_read : OUT STD_LOGIC;
    out_read_kernel_din : OUT STD_LOGIC_VECTOR (4607 downto 0);
    out_read_kernel_full_n : IN STD_LOGIC;
    out_read_kernel_write : OUT STD_LOGIC );
end;


architecture behav of k_conv2D_read_kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (77 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (77 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (77 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (77 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (77 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (77 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (77 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (77 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (77 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (77 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (77 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (77 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_3FFFFFFD : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111111111111101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv30_3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln65_reg_4110 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_iter_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ptr_kernel_blk_n : STD_LOGIC;
    signal out_read_kernel_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal indvar_flatten301_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal cpo_reg_802 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_813 : STD_LOGIC_VECTOR (6 downto 0);
    signal cpi_reg_824 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_reg_835 : STD_LOGIC_VECTOR (3 downto 0);
    signal div57_i_fu_902_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln208_fu_910_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ptr_kernel_read_reg_3192 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_fu_938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln94_reg_3202 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln208_reg_3207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln61_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_addr_reg_4090 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_1008_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_1_reg_4096 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal icmp_ln61_1_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln65_fu_1023_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state77_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state78_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln65_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_1055_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln65_1_reg_4114 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln65_fu_1063_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln65_reg_4119 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln66_fu_1109_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln66_reg_4123 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln66_1_fu_1121_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln66_1_reg_4127 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln66_2_fu_1129_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln67_fu_1137_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln66_3_fu_1149_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state77 : STD_LOGIC;
    signal i_reg_780 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_phi_mux_cpo_phi_fu_806_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln61_1_fu_998_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_pixel_3_3_8_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_0_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_1_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_2_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_3_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_4_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_5_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_6_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_7_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_8_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_9_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_10_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_11_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_12_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_13_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_14_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_15_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_16_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_17_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_18_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_19_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_20_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_21_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_22_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_23_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_24_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_25_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_26_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_27_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_28_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_29_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_30_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_31_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_32_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_33_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_34_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_35_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_36_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_37_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_38_fu_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_39_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_40_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_41_fu_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_42_fu_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_43_fu_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_44_fu_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_45_fu_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_46_fu_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_47_fu_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_48_fu_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_49_fu_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_50_fu_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_51_fu_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_52_fu_364 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_53_fu_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_54_fu_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_55_fu_376 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_56_fu_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_57_fu_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_58_fu_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_59_fu_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_60_fu_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_61_fu_400 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_62_fu_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_63_fu_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_64_fu_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_65_fu_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_66_fu_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_67_fu_424 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_68_fu_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_69_fu_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_70_fu_436 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_71_fu_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_72_fu_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_73_fu_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_74_fu_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_75_fu_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_76_fu_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_77_fu_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_78_fu_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_79_fu_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_80_fu_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_81_fu_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_82_fu_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_83_fu_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_84_fu_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_85_fu_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_86_fu_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_87_fu_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_88_fu_508 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_89_fu_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_90_fu_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_91_fu_520 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_92_fu_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_93_fu_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_94_fu_532 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_95_fu_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_96_fu_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_97_fu_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_98_fu_548 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_99_fu_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_100_fu_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_101_fu_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_102_fu_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_103_fu_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_104_fu_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_105_fu_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_106_fu_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_107_fu_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_108_fu_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_109_fu_592 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_110_fu_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_111_fu_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_112_fu_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_113_fu_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_114_fu_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_115_fu_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_116_fu_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_117_fu_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_118_fu_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_119_fu_632 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_120_fu_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_121_fu_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_122_fu_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_123_fu_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_124_fu_652 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_125_fu_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_126_fu_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_127_fu_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_128_fu_668 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_129_fu_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_130_fu_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_131_fu_680 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_132_fu_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_133_fu_688 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_134_fu_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_135_fu_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_136_fu_700 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_137_fu_704 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_138_fu_708 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_139_fu_712 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_140_fu_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_141_fu_720 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_142_fu_724 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_pixel_3_3_8_143_fu_728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal sub56_i_fu_846_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_860_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_neg_i_fu_864_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_lshr_cast_i_fu_870_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub56_cast_i_fu_886_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_fu_852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_i_fu_880_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_lshr_f_cast_i_fu_892_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln_fu_914_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln208_1_fu_921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_fu_934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal shl_ln1_fu_954_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln61_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln61_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln61_1_fu_976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln61_fu_965_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_988_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln61_fu_1014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln66_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln65_1_fu_1049_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln69_fu_1067_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln67_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1041_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln65_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln66_fu_1097_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln69_1_fu_1117_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln65_2_fu_1071_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln66_1_fu_1143_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln174_143_fu_2885_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_142_fu_2881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_141_fu_2877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_140_fu_2873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_139_fu_2869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_138_fu_2865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_137_fu_2861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_136_fu_2857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_135_fu_2853_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_134_fu_2849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_133_fu_2845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_132_fu_2841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_131_fu_2837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_130_fu_2833_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_129_fu_2829_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_128_fu_2825_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_127_fu_2821_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_126_fu_2817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_125_fu_2813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_124_fu_2809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_123_fu_2805_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_122_fu_2801_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_121_fu_2797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_120_fu_2793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_119_fu_2789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_118_fu_2785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_117_fu_2781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_116_fu_2777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_115_fu_2773_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_114_fu_2769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_113_fu_2765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_112_fu_2761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_111_fu_2757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_110_fu_2753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_109_fu_2749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_108_fu_2745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_107_fu_2741_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_106_fu_2737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_105_fu_2733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_104_fu_2729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_103_fu_2725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_102_fu_2721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_101_fu_2717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_100_fu_2713_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_99_fu_2709_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_98_fu_2705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_97_fu_2701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_96_fu_2697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_95_fu_2693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_94_fu_2689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_93_fu_2685_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_92_fu_2681_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_91_fu_2677_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_90_fu_2673_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_89_fu_2669_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_88_fu_2665_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_87_fu_2661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_86_fu_2657_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_85_fu_2653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_84_fu_2649_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_83_fu_2645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_82_fu_2641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_81_fu_2637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_80_fu_2633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_79_fu_2629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_78_fu_2625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_77_fu_2621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_76_fu_2617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_75_fu_2613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_74_fu_2609_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_73_fu_2605_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_72_fu_2601_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_71_fu_2597_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_70_fu_2593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_69_fu_2589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_68_fu_2585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_67_fu_2581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_66_fu_2577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_65_fu_2573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_64_fu_2569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_63_fu_2565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_62_fu_2561_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_61_fu_2557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_60_fu_2553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_59_fu_2549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_58_fu_2545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_57_fu_2541_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_56_fu_2537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_55_fu_2533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_54_fu_2529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_53_fu_2525_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_52_fu_2521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_51_fu_2517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_50_fu_2513_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_49_fu_2509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_48_fu_2505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_47_fu_2501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_46_fu_2497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_45_fu_2493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_44_fu_2489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_43_fu_2485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_42_fu_2481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_41_fu_2477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_40_fu_2473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_39_fu_2469_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_38_fu_2465_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_37_fu_2461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_36_fu_2457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_35_fu_2453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_34_fu_2449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_33_fu_2445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_32_fu_2441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_31_fu_2437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_30_fu_2433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_29_fu_2429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_28_fu_2425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_27_fu_2421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_26_fu_2417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_25_fu_2413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_24_fu_2409_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_23_fu_2405_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_22_fu_2401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_21_fu_2397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_20_fu_2393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_19_fu_2389_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_18_fu_2385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_17_fu_2381_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_16_fu_2377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_15_fu_2373_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_14_fu_2369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_13_fu_2365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_12_fu_2361_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_11_fu_2357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_10_fu_2353_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_9_fu_2349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_8_fu_2345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_7_fu_2341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_6_fu_2337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_5_fu_2333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_4_fu_2329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_3_fu_2325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_2_fu_2321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_1_fu_2317_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_fu_2313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (77 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component k_conv2D_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_32s_32s_32_2_1_U38 : component k_conv2D_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_944_p0,
        din1 => add_ln94_reg_3202,
        ce => ap_const_logic_1,
        dout => grp_fu_944_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state76) and ((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_1) or (icmp_ln61_fu_948_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state77) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state77);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cpi_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                cpi_reg_824 <= select_ln66_2_fu_1129_p3;
            elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                cpi_reg_824 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    cpo_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                cpo_reg_802 <= select_ln65_1_reg_4114;
            elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                cpo_reg_802 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state79) and (out_read_kernel_full_n = ap_const_logic_1))) then 
                i_reg_780 <= i_1_reg_4096;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                i_reg_780 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten301_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten301_reg_791 <= add_ln65_fu_1023_p2;
            elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                indvar_flatten301_reg_791 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_813 <= select_ln66_3_fu_1149_p3;
            elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                indvar_flatten_reg_813 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_reg_835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_reg_835 <= add_ln67_fu_1137_p2;
            elsif (((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_0) and (icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                p_reg_835 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln94_reg_3202 <= add_ln94_fu_938_p2;
                ptr_kernel_read_reg_3192 <= ptr_kernel_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                gmem1_addr_reg_4090 <= sext_ln61_1_fu_998_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_fu_948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                i_1_reg_4096 <= i_1_fu_1008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln65_reg_4110 <= icmp_ln65_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_100_fu_556 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_101_fu_560 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_102_fu_564 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_103_fu_568 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_104_fu_572 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_105_fu_576 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_106_fu_580 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_3) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_107_fu_584 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_108_fu_588 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_109_fu_592 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_10_fu_196 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_110_fu_596 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_111_fu_600 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_112_fu_604 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_113_fu_608 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_114_fu_612 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_115_fu_616 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_0) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_116_fu_620 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_117_fu_624 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_118_fu_628 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_119_fu_632 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_11_fu_200 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_120_fu_636 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_121_fu_640 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_122_fu_644 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_123_fu_648 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_124_fu_652 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_1) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_125_fu_656 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_126_fu_660 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_127_fu_664 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_128_fu_668 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_129_fu_672 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_12_fu_204 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_130_fu_676 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_131_fu_680 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_132_fu_684 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_133_fu_688 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_2) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_134_fu_692 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_135_fu_696 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_136_fu_700 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_137_fu_704 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_138_fu_708 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_139_fu_712 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_13_fu_208 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_140_fu_716 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_141_fu_720 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_142_fu_724 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_3) and (trunc_ln65_reg_4119 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_143_fu_728 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_14_fu_212 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_15_fu_216 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_16_fu_220 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_1) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_17_fu_224 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_18_fu_228 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_19_fu_232 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_1_fu_160 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_20_fu_236 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_21_fu_240 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_22_fu_244 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_23_fu_248 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_24_fu_252 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_25_fu_256 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_2) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_26_fu_260 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_27_fu_264 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_28_fu_268 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_29_fu_272 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_2_fu_164 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_30_fu_276 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_31_fu_280 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_32_fu_284 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_33_fu_288 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_34_fu_292 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_3) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_35_fu_296 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_36_fu_300 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_37_fu_304 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_38_fu_308 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_39_fu_312 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_3_fu_168 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_40_fu_316 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_41_fu_320 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_42_fu_324 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_43_fu_328 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_0) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_44_fu_332 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_45_fu_336 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_46_fu_340 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_47_fu_344 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_48_fu_348 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_49_fu_352 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_4_fu_172 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_50_fu_356 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_51_fu_360 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_52_fu_364 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_1) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_53_fu_368 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_54_fu_372 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_55_fu_376 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_56_fu_380 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_57_fu_384 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_58_fu_388 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_59_fu_392 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_5_fu_176 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_60_fu_396 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_61_fu_400 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_2) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_62_fu_404 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_63_fu_408 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_64_fu_412 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_65_fu_416 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_66_fu_420 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_67_fu_424 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_68_fu_428 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_69_fu_432 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_6_fu_180 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_70_fu_436 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_3) and (trunc_ln65_reg_4119 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_71_fu_440 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_72_fu_444 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_73_fu_448 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_74_fu_452 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_75_fu_456 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_76_fu_460 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_77_fu_464 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_78_fu_468 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_79_fu_472 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_7_fu_184 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_0) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_80_fu_476 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_81_fu_480 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_82_fu_484 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_83_fu_488 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_84_fu_492 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_85_fu_496 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_86_fu_500 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_87_fu_504 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_88_fu_508 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_1) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_89_fu_512 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_0) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_8_fu_188 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_90_fu_516 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_1) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_91_fu_520 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_2) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_92_fu_524 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_3) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_93_fu_528 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_4) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_94_fu_532 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_5) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_95_fu_536 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_6) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_96_fu_540 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_2) and (select_ln66_reg_4123 = ap_const_lv4_7) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_97_fu_544 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln66_reg_4123 = ap_const_lv4_7)) and not((select_ln66_reg_4123 = ap_const_lv4_6)) and not((select_ln66_reg_4123 = ap_const_lv4_5)) and not((select_ln66_reg_4123 = ap_const_lv4_4)) and not((select_ln66_reg_4123 = ap_const_lv4_3)) and not((select_ln66_reg_4123 = ap_const_lv4_2)) and not((select_ln66_reg_4123 = ap_const_lv4_1)) and not((select_ln66_reg_4123 = ap_const_lv4_0)) and (select_ln66_1_reg_4127 = ap_const_lv2_2) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_98_fu_548 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_3) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_99_fu_552 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_1) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_9_fu_192 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln66_1_reg_4127 = ap_const_lv2_0) and (select_ln66_reg_4123 = ap_const_lv4_0) and (trunc_ln65_reg_4119 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                k_pixel_3_3_8_fu_156 <= k_pixel_3_3_0_fu_1157_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mul_ln208_reg_3207 <= grp_fu_944_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln65_1_reg_4114 <= select_ln65_1_fu_1055_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_1029_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln66_1_reg_4127 <= select_ln66_1_fu_1121_p3;
                select_ln66_reg_4123 <= select_ln66_fu_1109_p3;
                trunc_ln65_reg_4119 <= trunc_ln65_fu_1063_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem1_ARREADY, o_iter_empty_n, ptr_kernel_empty_n, out_read_kernel_full_n, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state79, ap_CS_fsm_state5, icmp_ln61_fu_948_p2, ap_CS_fsm_state76, icmp_ln61_1_fu_1018_p2, ap_enable_reg_pp0_iter0, icmp_ln65_fu_1029_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ptr_kernel_empty_n = ap_const_logic_0) or (o_iter_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln61_fu_948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state76) and ((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_1) or (icmp_ln61_fu_948_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln65_fu_1029_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln65_fu_1029_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state79 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and (out_read_kernel_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln61_fu_965_p2 <= std_logic_vector(unsigned(ptr_kernel_read_reg_3192) + unsigned(sext_ln61_fu_961_p1));
    add_ln65_1_fu_1049_p2 <= std_logic_vector(unsigned(ap_phi_mux_cpo_phi_fu_806_p4) + unsigned(ap_const_lv3_1));
    add_ln65_fu_1023_p2 <= std_logic_vector(unsigned(indvar_flatten301_reg_791) + unsigned(ap_const_lv8_1));
    add_ln66_1_fu_1143_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_813) + unsigned(ap_const_lv7_1));
    add_ln66_fu_1097_p2 <= std_logic_vector(unsigned(select_ln65_fu_1041_p3) + unsigned(ap_const_lv3_1));
    add_ln67_fu_1137_p2 <= std_logic_vector(unsigned(select_ln66_fu_1109_p3) + unsigned(ap_const_lv4_1));
    add_ln94_fu_938_p2 <= std_logic_vector(unsigned(zext_ln90_fu_934_p1) + unsigned(o_iter_first));
    and_ln65_fu_1091_p2 <= (xor_ln65_fu_1079_p2 and icmp_ln67_fu_1085_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(76);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state79 <= ap_CS_fsm(77);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_gmem1_RVALID, ap_enable_reg_pp0_iter1, icmp_ln65_reg_4110)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem1_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_gmem1_RVALID, ap_enable_reg_pp0_iter1, icmp_ln65_reg_4110)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem1_RVALID = ap_const_logic_0));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(o_iter_empty_n, ptr_kernel_empty_n)
    begin
                ap_block_state2 <= ((ptr_kernel_empty_n = ap_const_logic_0) or (o_iter_empty_n = ap_const_logic_0));
    end process;

        ap_block_state77_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state78_pp0_stage0_iter1_assign_proc : process(m_axi_gmem1_RVALID, icmp_ln65_reg_4110)
    begin
                ap_block_state78_pp0_stage0_iter1 <= ((icmp_ln65_reg_4110 = ap_const_lv1_0) and (m_axi_gmem1_RVALID = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state77_assign_proc : process(icmp_ln65_fu_1029_p2)
    begin
        if ((icmp_ln65_fu_1029_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state77 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state77 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln61_fu_948_p2, ap_CS_fsm_state76, icmp_ln61_1_fu_1018_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) and ((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_1) or (icmp_ln61_fu_948_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cpo_phi_fu_806_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln65_reg_4110, cpo_reg_802, select_ln65_1_reg_4114)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_cpo_phi_fu_806_p4 <= select_ln65_1_reg_4114;
        else 
            ap_phi_mux_cpo_phi_fu_806_p4 <= cpo_reg_802;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln61_fu_948_p2, ap_CS_fsm_state76, icmp_ln61_1_fu_1018_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) and ((icmp_ln61_1_fu_1018_p2 = ap_const_lv1_1) or (icmp_ln61_fu_948_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln174_100_fu_2713_p1 <= k_pixel_3_3_8_100_fu_556;
    bitcast_ln174_101_fu_2717_p1 <= k_pixel_3_3_8_101_fu_560;
    bitcast_ln174_102_fu_2721_p1 <= k_pixel_3_3_8_102_fu_564;
    bitcast_ln174_103_fu_2725_p1 <= k_pixel_3_3_8_103_fu_568;
    bitcast_ln174_104_fu_2729_p1 <= k_pixel_3_3_8_104_fu_572;
    bitcast_ln174_105_fu_2733_p1 <= k_pixel_3_3_8_105_fu_576;
    bitcast_ln174_106_fu_2737_p1 <= k_pixel_3_3_8_106_fu_580;
    bitcast_ln174_107_fu_2741_p1 <= k_pixel_3_3_8_107_fu_584;
    bitcast_ln174_108_fu_2745_p1 <= k_pixel_3_3_8_108_fu_588;
    bitcast_ln174_109_fu_2749_p1 <= k_pixel_3_3_8_109_fu_592;
    bitcast_ln174_10_fu_2353_p1 <= k_pixel_3_3_8_10_fu_196;
    bitcast_ln174_110_fu_2753_p1 <= k_pixel_3_3_8_110_fu_596;
    bitcast_ln174_111_fu_2757_p1 <= k_pixel_3_3_8_111_fu_600;
    bitcast_ln174_112_fu_2761_p1 <= k_pixel_3_3_8_112_fu_604;
    bitcast_ln174_113_fu_2765_p1 <= k_pixel_3_3_8_113_fu_608;
    bitcast_ln174_114_fu_2769_p1 <= k_pixel_3_3_8_114_fu_612;
    bitcast_ln174_115_fu_2773_p1 <= k_pixel_3_3_8_115_fu_616;
    bitcast_ln174_116_fu_2777_p1 <= k_pixel_3_3_8_116_fu_620;
    bitcast_ln174_117_fu_2781_p1 <= k_pixel_3_3_8_117_fu_624;
    bitcast_ln174_118_fu_2785_p1 <= k_pixel_3_3_8_118_fu_628;
    bitcast_ln174_119_fu_2789_p1 <= k_pixel_3_3_8_119_fu_632;
    bitcast_ln174_11_fu_2357_p1 <= k_pixel_3_3_8_11_fu_200;
    bitcast_ln174_120_fu_2793_p1 <= k_pixel_3_3_8_120_fu_636;
    bitcast_ln174_121_fu_2797_p1 <= k_pixel_3_3_8_121_fu_640;
    bitcast_ln174_122_fu_2801_p1 <= k_pixel_3_3_8_122_fu_644;
    bitcast_ln174_123_fu_2805_p1 <= k_pixel_3_3_8_123_fu_648;
    bitcast_ln174_124_fu_2809_p1 <= k_pixel_3_3_8_124_fu_652;
    bitcast_ln174_125_fu_2813_p1 <= k_pixel_3_3_8_125_fu_656;
    bitcast_ln174_126_fu_2817_p1 <= k_pixel_3_3_8_126_fu_660;
    bitcast_ln174_127_fu_2821_p1 <= k_pixel_3_3_8_127_fu_664;
    bitcast_ln174_128_fu_2825_p1 <= k_pixel_3_3_8_128_fu_668;
    bitcast_ln174_129_fu_2829_p1 <= k_pixel_3_3_8_129_fu_672;
    bitcast_ln174_12_fu_2361_p1 <= k_pixel_3_3_8_12_fu_204;
    bitcast_ln174_130_fu_2833_p1 <= k_pixel_3_3_8_130_fu_676;
    bitcast_ln174_131_fu_2837_p1 <= k_pixel_3_3_8_131_fu_680;
    bitcast_ln174_132_fu_2841_p1 <= k_pixel_3_3_8_132_fu_684;
    bitcast_ln174_133_fu_2845_p1 <= k_pixel_3_3_8_133_fu_688;
    bitcast_ln174_134_fu_2849_p1 <= k_pixel_3_3_8_134_fu_692;
    bitcast_ln174_135_fu_2853_p1 <= k_pixel_3_3_8_135_fu_696;
    bitcast_ln174_136_fu_2857_p1 <= k_pixel_3_3_8_136_fu_700;
    bitcast_ln174_137_fu_2861_p1 <= k_pixel_3_3_8_137_fu_704;
    bitcast_ln174_138_fu_2865_p1 <= k_pixel_3_3_8_138_fu_708;
    bitcast_ln174_139_fu_2869_p1 <= k_pixel_3_3_8_139_fu_712;
    bitcast_ln174_13_fu_2365_p1 <= k_pixel_3_3_8_13_fu_208;
    bitcast_ln174_140_fu_2873_p1 <= k_pixel_3_3_8_140_fu_716;
    bitcast_ln174_141_fu_2877_p1 <= k_pixel_3_3_8_141_fu_720;
    bitcast_ln174_142_fu_2881_p1 <= k_pixel_3_3_8_142_fu_724;
    bitcast_ln174_143_fu_2885_p1 <= k_pixel_3_3_8_143_fu_728;
    bitcast_ln174_14_fu_2369_p1 <= k_pixel_3_3_8_14_fu_212;
    bitcast_ln174_15_fu_2373_p1 <= k_pixel_3_3_8_15_fu_216;
    bitcast_ln174_16_fu_2377_p1 <= k_pixel_3_3_8_16_fu_220;
    bitcast_ln174_17_fu_2381_p1 <= k_pixel_3_3_8_17_fu_224;
    bitcast_ln174_18_fu_2385_p1 <= k_pixel_3_3_8_18_fu_228;
    bitcast_ln174_19_fu_2389_p1 <= k_pixel_3_3_8_19_fu_232;
    bitcast_ln174_1_fu_2317_p1 <= k_pixel_3_3_8_1_fu_160;
    bitcast_ln174_20_fu_2393_p1 <= k_pixel_3_3_8_20_fu_236;
    bitcast_ln174_21_fu_2397_p1 <= k_pixel_3_3_8_21_fu_240;
    bitcast_ln174_22_fu_2401_p1 <= k_pixel_3_3_8_22_fu_244;
    bitcast_ln174_23_fu_2405_p1 <= k_pixel_3_3_8_23_fu_248;
    bitcast_ln174_24_fu_2409_p1 <= k_pixel_3_3_8_24_fu_252;
    bitcast_ln174_25_fu_2413_p1 <= k_pixel_3_3_8_25_fu_256;
    bitcast_ln174_26_fu_2417_p1 <= k_pixel_3_3_8_26_fu_260;
    bitcast_ln174_27_fu_2421_p1 <= k_pixel_3_3_8_27_fu_264;
    bitcast_ln174_28_fu_2425_p1 <= k_pixel_3_3_8_28_fu_268;
    bitcast_ln174_29_fu_2429_p1 <= k_pixel_3_3_8_29_fu_272;
    bitcast_ln174_2_fu_2321_p1 <= k_pixel_3_3_8_2_fu_164;
    bitcast_ln174_30_fu_2433_p1 <= k_pixel_3_3_8_30_fu_276;
    bitcast_ln174_31_fu_2437_p1 <= k_pixel_3_3_8_31_fu_280;
    bitcast_ln174_32_fu_2441_p1 <= k_pixel_3_3_8_32_fu_284;
    bitcast_ln174_33_fu_2445_p1 <= k_pixel_3_3_8_33_fu_288;
    bitcast_ln174_34_fu_2449_p1 <= k_pixel_3_3_8_34_fu_292;
    bitcast_ln174_35_fu_2453_p1 <= k_pixel_3_3_8_35_fu_296;
    bitcast_ln174_36_fu_2457_p1 <= k_pixel_3_3_8_36_fu_300;
    bitcast_ln174_37_fu_2461_p1 <= k_pixel_3_3_8_37_fu_304;
    bitcast_ln174_38_fu_2465_p1 <= k_pixel_3_3_8_38_fu_308;
    bitcast_ln174_39_fu_2469_p1 <= k_pixel_3_3_8_39_fu_312;
    bitcast_ln174_3_fu_2325_p1 <= k_pixel_3_3_8_3_fu_168;
    bitcast_ln174_40_fu_2473_p1 <= k_pixel_3_3_8_40_fu_316;
    bitcast_ln174_41_fu_2477_p1 <= k_pixel_3_3_8_41_fu_320;
    bitcast_ln174_42_fu_2481_p1 <= k_pixel_3_3_8_42_fu_324;
    bitcast_ln174_43_fu_2485_p1 <= k_pixel_3_3_8_43_fu_328;
    bitcast_ln174_44_fu_2489_p1 <= k_pixel_3_3_8_44_fu_332;
    bitcast_ln174_45_fu_2493_p1 <= k_pixel_3_3_8_45_fu_336;
    bitcast_ln174_46_fu_2497_p1 <= k_pixel_3_3_8_46_fu_340;
    bitcast_ln174_47_fu_2501_p1 <= k_pixel_3_3_8_47_fu_344;
    bitcast_ln174_48_fu_2505_p1 <= k_pixel_3_3_8_48_fu_348;
    bitcast_ln174_49_fu_2509_p1 <= k_pixel_3_3_8_49_fu_352;
    bitcast_ln174_4_fu_2329_p1 <= k_pixel_3_3_8_4_fu_172;
    bitcast_ln174_50_fu_2513_p1 <= k_pixel_3_3_8_50_fu_356;
    bitcast_ln174_51_fu_2517_p1 <= k_pixel_3_3_8_51_fu_360;
    bitcast_ln174_52_fu_2521_p1 <= k_pixel_3_3_8_52_fu_364;
    bitcast_ln174_53_fu_2525_p1 <= k_pixel_3_3_8_53_fu_368;
    bitcast_ln174_54_fu_2529_p1 <= k_pixel_3_3_8_54_fu_372;
    bitcast_ln174_55_fu_2533_p1 <= k_pixel_3_3_8_55_fu_376;
    bitcast_ln174_56_fu_2537_p1 <= k_pixel_3_3_8_56_fu_380;
    bitcast_ln174_57_fu_2541_p1 <= k_pixel_3_3_8_57_fu_384;
    bitcast_ln174_58_fu_2545_p1 <= k_pixel_3_3_8_58_fu_388;
    bitcast_ln174_59_fu_2549_p1 <= k_pixel_3_3_8_59_fu_392;
    bitcast_ln174_5_fu_2333_p1 <= k_pixel_3_3_8_5_fu_176;
    bitcast_ln174_60_fu_2553_p1 <= k_pixel_3_3_8_60_fu_396;
    bitcast_ln174_61_fu_2557_p1 <= k_pixel_3_3_8_61_fu_400;
    bitcast_ln174_62_fu_2561_p1 <= k_pixel_3_3_8_62_fu_404;
    bitcast_ln174_63_fu_2565_p1 <= k_pixel_3_3_8_63_fu_408;
    bitcast_ln174_64_fu_2569_p1 <= k_pixel_3_3_8_64_fu_412;
    bitcast_ln174_65_fu_2573_p1 <= k_pixel_3_3_8_65_fu_416;
    bitcast_ln174_66_fu_2577_p1 <= k_pixel_3_3_8_66_fu_420;
    bitcast_ln174_67_fu_2581_p1 <= k_pixel_3_3_8_67_fu_424;
    bitcast_ln174_68_fu_2585_p1 <= k_pixel_3_3_8_68_fu_428;
    bitcast_ln174_69_fu_2589_p1 <= k_pixel_3_3_8_69_fu_432;
    bitcast_ln174_6_fu_2337_p1 <= k_pixel_3_3_8_6_fu_180;
    bitcast_ln174_70_fu_2593_p1 <= k_pixel_3_3_8_70_fu_436;
    bitcast_ln174_71_fu_2597_p1 <= k_pixel_3_3_8_71_fu_440;
    bitcast_ln174_72_fu_2601_p1 <= k_pixel_3_3_8_72_fu_444;
    bitcast_ln174_73_fu_2605_p1 <= k_pixel_3_3_8_73_fu_448;
    bitcast_ln174_74_fu_2609_p1 <= k_pixel_3_3_8_74_fu_452;
    bitcast_ln174_75_fu_2613_p1 <= k_pixel_3_3_8_75_fu_456;
    bitcast_ln174_76_fu_2617_p1 <= k_pixel_3_3_8_76_fu_460;
    bitcast_ln174_77_fu_2621_p1 <= k_pixel_3_3_8_77_fu_464;
    bitcast_ln174_78_fu_2625_p1 <= k_pixel_3_3_8_78_fu_468;
    bitcast_ln174_79_fu_2629_p1 <= k_pixel_3_3_8_79_fu_472;
    bitcast_ln174_7_fu_2341_p1 <= k_pixel_3_3_8_7_fu_184;
    bitcast_ln174_80_fu_2633_p1 <= k_pixel_3_3_8_80_fu_476;
    bitcast_ln174_81_fu_2637_p1 <= k_pixel_3_3_8_81_fu_480;
    bitcast_ln174_82_fu_2641_p1 <= k_pixel_3_3_8_82_fu_484;
    bitcast_ln174_83_fu_2645_p1 <= k_pixel_3_3_8_83_fu_488;
    bitcast_ln174_84_fu_2649_p1 <= k_pixel_3_3_8_84_fu_492;
    bitcast_ln174_85_fu_2653_p1 <= k_pixel_3_3_8_85_fu_496;
    bitcast_ln174_86_fu_2657_p1 <= k_pixel_3_3_8_86_fu_500;
    bitcast_ln174_87_fu_2661_p1 <= k_pixel_3_3_8_87_fu_504;
    bitcast_ln174_88_fu_2665_p1 <= k_pixel_3_3_8_88_fu_508;
    bitcast_ln174_89_fu_2669_p1 <= k_pixel_3_3_8_89_fu_512;
    bitcast_ln174_8_fu_2345_p1 <= k_pixel_3_3_8_8_fu_188;
    bitcast_ln174_90_fu_2673_p1 <= k_pixel_3_3_8_90_fu_516;
    bitcast_ln174_91_fu_2677_p1 <= k_pixel_3_3_8_91_fu_520;
    bitcast_ln174_92_fu_2681_p1 <= k_pixel_3_3_8_92_fu_524;
    bitcast_ln174_93_fu_2685_p1 <= k_pixel_3_3_8_93_fu_528;
    bitcast_ln174_94_fu_2689_p1 <= k_pixel_3_3_8_94_fu_532;
    bitcast_ln174_95_fu_2693_p1 <= k_pixel_3_3_8_95_fu_536;
    bitcast_ln174_96_fu_2697_p1 <= k_pixel_3_3_8_96_fu_540;
    bitcast_ln174_97_fu_2701_p1 <= k_pixel_3_3_8_97_fu_544;
    bitcast_ln174_98_fu_2705_p1 <= k_pixel_3_3_8_98_fu_548;
    bitcast_ln174_99_fu_2709_p1 <= k_pixel_3_3_8_99_fu_552;
    bitcast_ln174_9_fu_2349_p1 <= k_pixel_3_3_8_9_fu_192;
    bitcast_ln174_fu_2313_p1 <= k_pixel_3_3_8_fu_156;
    div57_i_fu_902_p3 <= 
        p_neg_t_i_fu_880_p2 when (tmp_fu_852_p3(0) = '1') else 
        p_lshr_f_cast_i_fu_892_p4;
    empty_fu_860_p1 <= I(30 - 1 downto 0);

    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(m_axi_gmem1_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln65_reg_4110)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            gmem1_blk_n_R <= m_axi_gmem1_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_944_p0 <= std_logic_vector(unsigned(shl_ln_fu_914_p3) + unsigned(shl_ln208_1_fu_921_p3));
    i_1_fu_1008_p2 <= std_logic_vector(unsigned(i_reg_780) + unsigned(ap_const_lv31_1));
    icmp_ln61_1_fu_1018_p2 <= "1" when (zext_ln61_fu_1014_p1 = I_ITER) else "0";
    icmp_ln61_fu_948_p2 <= "1" when (signed(I_ITER) > signed(ap_const_lv32_0)) else "0";
    icmp_ln65_fu_1029_p2 <= "1" when (indvar_flatten301_reg_791 = ap_const_lv8_90) else "0";
    icmp_ln66_fu_1035_p2 <= "1" when (indvar_flatten_reg_813 = ap_const_lv7_24) else "0";
    icmp_ln67_fu_1085_p2 <= "1" when (p_reg_835 = ap_const_lv4_9) else "0";
    k_pixel_3_3_0_fu_1157_p1 <= m_axi_gmem1_RDATA;
    m_axi_gmem1_ARADDR <= gmem1_addr_reg_4090;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= std_logic_vector(unsigned(shl_ln61_fu_970_p2) + unsigned(shl_ln61_1_fu_976_p2));
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;

    m_axi_gmem1_ARVALID_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;

    m_axi_gmem1_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln65_reg_4110, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln65_reg_4110 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            m_axi_gmem1_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;

    o_iter_blk_n_assign_proc : process(o_iter_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            o_iter_blk_n <= o_iter_empty_n;
        else 
            o_iter_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    o_iter_read_assign_proc : process(o_iter_empty_n, ptr_kernel_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ptr_kernel_empty_n = ap_const_logic_0) or (o_iter_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            o_iter_read <= ap_const_logic_1;
        else 
            o_iter_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln66_fu_1103_p2 <= (icmp_ln66_fu_1035_p2 or and_ln65_fu_1091_p2);

    out_read_kernel_blk_n_assign_proc : process(out_read_kernel_full_n, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            out_read_kernel_blk_n <= out_read_kernel_full_n;
        else 
            out_read_kernel_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_read_kernel_din <= (((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((bitcast_ln174_143_fu_2885_p1 & bitcast_ln174_142_fu_2881_p1) & bitcast_ln174_141_fu_2877_p1) & bitcast_ln174_140_fu_2873_p1) & bitcast_ln174_139_fu_2869_p1) & bitcast_ln174_138_fu_2865_p1) & bitcast_ln174_137_fu_2861_p1) & bitcast_ln174_136_fu_2857_p1) & bitcast_ln174_135_fu_2853_p1) & bitcast_ln174_134_fu_2849_p1) & bitcast_ln174_133_fu_2845_p1) & bitcast_ln174_132_fu_2841_p1) & bitcast_ln174_131_fu_2837_p1) & bitcast_ln174_130_fu_2833_p1) & bitcast_ln174_129_fu_2829_p1) & bitcast_ln174_128_fu_2825_p1) & bitcast_ln174_127_fu_2821_p1) & bitcast_ln174_126_fu_2817_p1) & bitcast_ln174_125_fu_2813_p1) & bitcast_ln174_124_fu_2809_p1) & bitcast_ln174_123_fu_2805_p1) & bitcast_ln174_122_fu_2801_p1) & bitcast_ln174_121_fu_2797_p1) & bitcast_ln174_120_fu_2793_p1) & bitcast_ln174_119_fu_2789_p1) & bitcast_ln174_118_fu_2785_p1) & bitcast_ln174_117_fu_2781_p1) & bitcast_ln174_116_fu_2777_p1) & bitcast_ln174_115_fu_2773_p1) & bitcast_ln174_114_fu_2769_p1) & bitcast_ln174_113_fu_2765_p1) & bitcast_ln174_112_fu_2761_p1) & bitcast_ln174_111_fu_2757_p1) & bitcast_ln174_110_fu_2753_p1) & bitcast_ln174_109_fu_2749_p1) & bitcast_ln174_108_fu_2745_p1) & bitcast_ln174_107_fu_2741_p1) & bitcast_ln174_106_fu_2737_p1) & bitcast_ln174_105_fu_2733_p1) & bitcast_ln174_104_fu_2729_p1) & bitcast_ln174_103_fu_2725_p1) & bitcast_ln174_102_fu_2721_p1) & bitcast_ln174_101_fu_2717_p1) & bitcast_ln174_100_fu_2713_p1) & bitcast_ln174_99_fu_2709_p1) & bitcast_ln174_98_fu_2705_p1) & bitcast_ln174_97_fu_2701_p1) & bitcast_ln174_96_fu_2697_p1) & bitcast_ln174_95_fu_2693_p1) & bitcast_ln174_94_fu_2689_p1) & bitcast_ln174_93_fu_2685_p1) & bitcast_ln174_92_fu_2681_p1) & bitcast_ln174_91_fu_2677_p1) & bitcast_ln174_90_fu_2673_p1) & bitcast_ln174_89_fu_2669_p1) & bitcast_ln174_88_fu_2665_p1) & bitcast_ln174_87_fu_2661_p1) & bitcast_ln174_86_fu_2657_p1) & bitcast_ln174_85_fu_2653_p1) & bitcast_ln174_84_fu_2649_p1) & bitcast_ln174_83_fu_2645_p1) & bitcast_ln174_82_fu_2641_p1) & bitcast_ln174_81_fu_2637_p1) & bitcast_ln174_80_fu_2633_p1) & bitcast_ln174_79_fu_2629_p1) & bitcast_ln174_78_fu_2625_p1) & bitcast_ln174_77_fu_2621_p1) & bitcast_ln174_76_fu_2617_p1) & bitcast_ln174_75_fu_2613_p1) & bitcast_ln174_74_fu_2609_p1) & bitcast_ln174_73_fu_2605_p1) & bitcast_ln174_72_fu_2601_p1) & bitcast_ln174_71_fu_2597_p1) & bitcast_ln174_70_fu_2593_p1) & bitcast_ln174_69_fu_2589_p1) & bitcast_ln174_68_fu_2585_p1) & bitcast_ln174_67_fu_2581_p1) & bitcast_ln174_66_fu_2577_p1) & bitcast_ln174_65_fu_2573_p1) & bitcast_ln174_64_fu_2569_p1) & bitcast_ln174_63_fu_2565_p1) & bitcast_ln174_62_fu_2561_p1) & bitcast_ln174_61_fu_2557_p1) & bitcast_ln174_60_fu_2553_p1) & bitcast_ln174_59_fu_2549_p1) & bitcast_ln174_58_fu_2545_p1) & bitcast_ln174_57_fu_2541_p1) & bitcast_ln174_56_fu_2537_p1) & bitcast_ln174_55_fu_2533_p1) & bitcast_ln174_54_fu_2529_p1) & bitcast_ln174_53_fu_2525_p1) & bitcast_ln174_52_fu_2521_p1) & bitcast_ln174_51_fu_2517_p1) & bitcast_ln174_50_fu_2513_p1) & bitcast_ln174_49_fu_2509_p1) & bitcast_ln174_48_fu_2505_p1) & bitcast_ln174_47_fu_2501_p1) & bitcast_ln174_46_fu_2497_p1) & bitcast_ln174_45_fu_2493_p1) & bitcast_ln174_44_fu_2489_p1) & bitcast_ln174_43_fu_2485_p1) & bitcast_ln174_42_fu_2481_p1) & bitcast_ln174_41_fu_2477_p1) & bitcast_ln174_40_fu_2473_p1) & bitcast_ln174_39_fu_2469_p1) & bitcast_ln174_38_fu_2465_p1) & bitcast_ln174_37_fu_2461_p1) & bitcast_ln174_36_fu_2457_p1) & bitcast_ln174_35_fu_2453_p1) & bitcast_ln174_34_fu_2449_p1) & bitcast_ln174_33_fu_2445_p1) & bitcast_ln174_32_fu_2441_p1) & bitcast_ln174_31_fu_2437_p1) & bitcast_ln174_30_fu_2433_p1) & bitcast_ln174_29_fu_2429_p1) & bitcast_ln174_28_fu_2425_p1) & bitcast_ln174_27_fu_2421_p1) & bitcast_ln174_26_fu_2417_p1) & bitcast_ln174_25_fu_2413_p1) & bitcast_ln174_24_fu_2409_p1) & bitcast_ln174_23_fu_2405_p1) & bitcast_ln174_22_fu_2401_p1) & bitcast_ln174_21_fu_2397_p1) & bitcast_ln174_20_fu_2393_p1) & bitcast_ln174_19_fu_2389_p1) & bitcast_ln174_18_fu_2385_p1) & bitcast_ln174_17_fu_2381_p1) & bitcast_ln174_16_fu_2377_p1) & bitcast_ln174_15_fu_2373_p1) & bitcast_ln174_14_fu_2369_p1) & bitcast_ln174_13_fu_2365_p1) & bitcast_ln174_12_fu_2361_p1) & bitcast_ln174_11_fu_2357_p1) & bitcast_ln174_10_fu_2353_p1) & bitcast_ln174_9_fu_2349_p1) & bitcast_ln174_8_fu_2345_p1) & bitcast_ln174_7_fu_2341_p1) & bitcast_ln174_6_fu_2337_p1) & bitcast_ln174_5_fu_2333_p1) & bitcast_ln174_4_fu_2329_p1) & bitcast_ln174_3_fu_2325_p1) & bitcast_ln174_2_fu_2321_p1) & bitcast_ln174_1_fu_2317_p1) & bitcast_ln174_fu_2313_p1);

    out_read_kernel_write_assign_proc : process(out_read_kernel_full_n, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) and (out_read_kernel_full_n = ap_const_logic_1))) then 
            out_read_kernel_write <= ap_const_logic_1;
        else 
            out_read_kernel_write <= ap_const_logic_0;
        end if; 
    end process;

    p_lshr_cast_i_fu_870_p4 <= p_neg_i_fu_864_p2(29 downto 2);
    p_lshr_f_cast_i_fu_892_p4 <= sub56_cast_i_fu_886_p2(29 downto 2);
    p_neg_i_fu_864_p2 <= std_logic_vector(signed(ap_const_lv30_3FFFFFFD) - signed(empty_fu_860_p1));
    p_neg_t_i_fu_880_p2 <= std_logic_vector(unsigned(ap_const_lv28_0) - unsigned(p_lshr_cast_i_fu_870_p4));

    ptr_kernel_blk_n_assign_proc : process(ptr_kernel_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ptr_kernel_blk_n <= ptr_kernel_empty_n;
        else 
            ptr_kernel_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ptr_kernel_read_assign_proc : process(o_iter_empty_n, ptr_kernel_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ptr_kernel_empty_n = ap_const_logic_0) or (o_iter_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ptr_kernel_read <= ap_const_logic_1;
        else 
            ptr_kernel_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln65_1_fu_1055_p3 <= 
        add_ln65_1_fu_1049_p2 when (icmp_ln66_fu_1035_p2(0) = '1') else 
        ap_phi_mux_cpo_phi_fu_806_p4;
    select_ln65_2_fu_1071_p3 <= 
        ap_const_lv2_0 when (icmp_ln66_fu_1035_p2(0) = '1') else 
        trunc_ln69_fu_1067_p1;
    select_ln65_fu_1041_p3 <= 
        ap_const_lv3_0 when (icmp_ln66_fu_1035_p2(0) = '1') else 
        cpi_reg_824;
    select_ln66_1_fu_1121_p3 <= 
        trunc_ln69_1_fu_1117_p1 when (and_ln65_fu_1091_p2(0) = '1') else 
        select_ln65_2_fu_1071_p3;
    select_ln66_2_fu_1129_p3 <= 
        add_ln66_fu_1097_p2 when (and_ln65_fu_1091_p2(0) = '1') else 
        select_ln65_fu_1041_p3;
    select_ln66_3_fu_1149_p3 <= 
        ap_const_lv7_1 when (icmp_ln66_fu_1035_p2(0) = '1') else 
        add_ln66_1_fu_1143_p2;
    select_ln66_fu_1109_p3 <= 
        ap_const_lv4_0 when (or_ln66_fu_1103_p2(0) = '1') else 
        p_reg_835;
        sext_ln61_1_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_988_p4),64));

        sext_ln61_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_954_p3),64));

    shl_ln1_fu_954_p3 <= (mul_ln208_reg_3207 & ap_const_lv2_0);
    shl_ln208_1_fu_921_p3 <= (div57_i_fu_902_p3 & ap_const_lv4_0);
    shl_ln61_1_fu_976_p2 <= std_logic_vector(shift_left(unsigned(I_ITER),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln61_fu_970_p2 <= std_logic_vector(shift_left(unsigned(I_ITER),to_integer(unsigned('0' & ap_const_lv32_7(31-1 downto 0)))));
    shl_ln_fu_914_p3 <= (trunc_ln208_fu_910_p1 & ap_const_lv7_0);
    sub56_cast_i_fu_886_p2 <= std_logic_vector(unsigned(empty_fu_860_p1) + unsigned(ap_const_lv30_3));
    sub56_i_fu_846_p2 <= std_logic_vector(unsigned(I) + unsigned(ap_const_lv32_3));
    tmp_fu_852_p3 <= sub56_i_fu_846_p2(31 downto 31);
    trunc_ln208_fu_910_p1 <= div57_i_fu_902_p3(25 - 1 downto 0);
    trunc_ln65_fu_1063_p1 <= select_ln65_1_fu_1055_p3(2 - 1 downto 0);
    trunc_ln69_1_fu_1117_p1 <= add_ln66_fu_1097_p2(2 - 1 downto 0);
    trunc_ln69_fu_1067_p1 <= cpi_reg_824(2 - 1 downto 0);
    trunc_ln_fu_988_p4 <= add_ln61_fu_965_p2(63 downto 2);
    xor_ln65_fu_1079_p2 <= (icmp_ln66_fu_1035_p2 xor ap_const_lv1_1);
    zext_ln61_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_780),32));
    zext_ln90_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(o_iter_dout),32));
end behav;
