
bin/Debug/zimmer_steuerung.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bbc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000de  00800060  00000bbc  00000c50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000142  0080013e  0080013e  00000d2e  2**0
                  ALLOC
  3 .stab         00001bcc  00000000  00000000  00000d30  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000013d8  00000000  00000000  000028fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00003cd4  2**0
                  CONTENTS, READONLY
  6 .debug_info   000004e6  00000000  00000000  00003ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004a3  00000000  00000000  000041cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  0000466e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000196  00000000  00000000  0000468b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 39 03 	jmp	0x672	; 0x672 <__vector_1>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 74 03 	jmp	0x6e8	; 0x6e8 <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 68 04 	jmp	0x8d0	; 0x8d0 <__vector_13>
  38:	0c 94 b5 04 	jmp	0x96a	; 0x96a <__vector_14>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	11 e0       	ldi	r17, 0x01	; 1
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec eb       	ldi	r30, 0xBC	; 188
  68:	fb e0       	ldi	r31, 0x0B	; 11
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ae 33       	cpi	r26, 0x3E	; 62
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	12 e0       	ldi	r17, 0x02	; 2
  78:	ae e3       	ldi	r26, 0x3E	; 62
  7a:	b1 e0       	ldi	r27, 0x01	; 1
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 38       	cpi	r26, 0x80	; 128
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 cc 05 	call	0xb98	; 0xb98 <main>
  8a:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <pinINPUT>:


// Funktionen fuer Einstellungen

void pinINPUT()
{
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	cd b7       	in	r28, 0x3d	; 61
  98:	de b7       	in	r29, 0x3e	; 62
    SETREG(PORTD, PD2);
  9a:	82 e3       	ldi	r24, 0x32	; 50
  9c:	90 e0       	ldi	r25, 0x00	; 0
  9e:	22 e3       	ldi	r18, 0x32	; 50
  a0:	30 e0       	ldi	r19, 0x00	; 0
  a2:	f9 01       	movw	r30, r18
  a4:	20 81       	ld	r18, Z
  a6:	24 60       	ori	r18, 0x04	; 4
  a8:	fc 01       	movw	r30, r24
  aa:	20 83       	st	Z, r18
    CLRREG(DDRD, PD2);
  ac:	81 e3       	ldi	r24, 0x31	; 49
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	21 e3       	ldi	r18, 0x31	; 49
  b2:	30 e0       	ldi	r19, 0x00	; 0
  b4:	f9 01       	movw	r30, r18
  b6:	20 81       	ld	r18, Z
  b8:	2b 7f       	andi	r18, 0xFB	; 251
  ba:	fc 01       	movw	r30, r24
  bc:	20 83       	st	Z, r18
}
  be:	df 91       	pop	r29
  c0:	cf 91       	pop	r28
  c2:	08 95       	ret

000000c4 <pinOUTPUT>:

void pinOUTPUT()
{
  c4:	cf 93       	push	r28
  c6:	df 93       	push	r29
  c8:	cd b7       	in	r28, 0x3d	; 61
  ca:	de b7       	in	r29, 0x3e	; 62
    SETREG(PORTD, PD2);
  cc:	82 e3       	ldi	r24, 0x32	; 50
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	22 e3       	ldi	r18, 0x32	; 50
  d2:	30 e0       	ldi	r19, 0x00	; 0
  d4:	f9 01       	movw	r30, r18
  d6:	20 81       	ld	r18, Z
  d8:	24 60       	ori	r18, 0x04	; 4
  da:	fc 01       	movw	r30, r24
  dc:	20 83       	st	Z, r18
    SETREG(DDRD, PD2);
  de:	81 e3       	ldi	r24, 0x31	; 49
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	21 e3       	ldi	r18, 0x31	; 49
  e4:	30 e0       	ldi	r19, 0x00	; 0
  e6:	f9 01       	movw	r30, r18
  e8:	20 81       	ld	r18, Z
  ea:	24 60       	ori	r18, 0x04	; 4
  ec:	fc 01       	movw	r30, r24
  ee:	20 83       	st	Z, r18
};
  f0:	df 91       	pop	r29
  f2:	cf 91       	pop	r28
  f4:	08 95       	ret

000000f6 <extINT_steigend>:

void extINT_steigend()
{
  f6:	cf 93       	push	r28
  f8:	df 93       	push	r29
  fa:	cd b7       	in	r28, 0x3d	; 61
  fc:	de b7       	in	r29, 0x3e	; 62
    // Resgister setzen Interrupt bei steigender Flanke an INT0 auszuloesen

    SETREG(MCUCR, ISC00);
  fe:	85 e5       	ldi	r24, 0x55	; 85
 100:	90 e0       	ldi	r25, 0x00	; 0
 102:	25 e5       	ldi	r18, 0x55	; 85
 104:	30 e0       	ldi	r19, 0x00	; 0
 106:	f9 01       	movw	r30, r18
 108:	20 81       	ld	r18, Z
 10a:	21 60       	ori	r18, 0x01	; 1
 10c:	fc 01       	movw	r30, r24
 10e:	20 83       	st	Z, r18
    SETREG(MCUCR, ISC01);
 110:	85 e5       	ldi	r24, 0x55	; 85
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	25 e5       	ldi	r18, 0x55	; 85
 116:	30 e0       	ldi	r19, 0x00	; 0
 118:	f9 01       	movw	r30, r18
 11a:	20 81       	ld	r18, Z
 11c:	22 60       	ori	r18, 0x02	; 2
 11e:	fc 01       	movw	r30, r24
 120:	20 83       	st	Z, r18
// Iterrupt fuer INT0 aktivieren
    SETREG(GICR, INT0);
 122:	8b e5       	ldi	r24, 0x5B	; 91
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	2b e5       	ldi	r18, 0x5B	; 91
 128:	30 e0       	ldi	r19, 0x00	; 0
 12a:	f9 01       	movw	r30, r18
 12c:	20 81       	ld	r18, Z
 12e:	20 64       	ori	r18, 0x40	; 64
 130:	fc 01       	movw	r30, r24
 132:	20 83       	st	Z, r18

};
 134:	df 91       	pop	r29
 136:	cf 91       	pop	r28
 138:	08 95       	ret

0000013a <extINT_fallend>:

void extINT_fallend()
{
 13a:	cf 93       	push	r28
 13c:	df 93       	push	r29
 13e:	cd b7       	in	r28, 0x3d	; 61
 140:	de b7       	in	r29, 0x3e	; 62
    // Resgister setzen Interrupt bei fallender Flanke an INT0 auszuloesen

    SETREG(MCUCR, ISC00);
 142:	85 e5       	ldi	r24, 0x55	; 85
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	25 e5       	ldi	r18, 0x55	; 85
 148:	30 e0       	ldi	r19, 0x00	; 0
 14a:	f9 01       	movw	r30, r18
 14c:	20 81       	ld	r18, Z
 14e:	21 60       	ori	r18, 0x01	; 1
 150:	fc 01       	movw	r30, r24
 152:	20 83       	st	Z, r18
    SETREG(MCUCR, ISC01);
 154:	85 e5       	ldi	r24, 0x55	; 85
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	25 e5       	ldi	r18, 0x55	; 85
 15a:	30 e0       	ldi	r19, 0x00	; 0
 15c:	f9 01       	movw	r30, r18
 15e:	20 81       	ld	r18, Z
 160:	22 60       	ori	r18, 0x02	; 2
 162:	fc 01       	movw	r30, r24
 164:	20 83       	st	Z, r18
// Iterrupt fuer INT0 aktivieren
    SETREG(GICR, INT0);
 166:	8b e5       	ldi	r24, 0x5B	; 91
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	2b e5       	ldi	r18, 0x5B	; 91
 16c:	30 e0       	ldi	r19, 0x00	; 0
 16e:	f9 01       	movw	r30, r18
 170:	20 81       	ld	r18, Z
 172:	20 64       	ori	r18, 0x40	; 64
 174:	fc 01       	movw	r30, r24
 176:	20 83       	st	Z, r18

};
 178:	df 91       	pop	r29
 17a:	cf 91       	pop	r28
 17c:	08 95       	ret

0000017e <extINT_aus>:

void extINT_aus()
{
 17e:	cf 93       	push	r28
 180:	df 93       	push	r29
 182:	cd b7       	in	r28, 0x3d	; 61
 184:	de b7       	in	r29, 0x3e	; 62
    CLRREG(GICR, INT0);
 186:	8b e5       	ldi	r24, 0x5B	; 91
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	2b e5       	ldi	r18, 0x5B	; 91
 18c:	30 e0       	ldi	r19, 0x00	; 0
 18e:	f9 01       	movw	r30, r18
 190:	20 81       	ld	r18, Z
 192:	2f 7b       	andi	r18, 0xBF	; 191
 194:	fc 01       	movw	r30, r24
 196:	20 83       	st	Z, r18
}
 198:	df 91       	pop	r29
 19a:	cf 91       	pop	r28
 19c:	08 95       	ret

0000019e <timer_settings>:

void timer_settings()
{
 19e:	cf 93       	push	r28
 1a0:	df 93       	push	r29
 1a2:	cd b7       	in	r28, 0x3d	; 61
 1a4:	de b7       	in	r29, 0x3e	; 62
//Einstellungen fuer timer0
//CTC Modus
    SETREG(TCCR0, WGM01);
 1a6:	83 e5       	ldi	r24, 0x53	; 83
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	23 e5       	ldi	r18, 0x53	; 83
 1ac:	30 e0       	ldi	r19, 0x00	; 0
 1ae:	f9 01       	movw	r30, r18
 1b0:	20 81       	ld	r18, Z
 1b2:	28 60       	ori	r18, 0x08	; 8
 1b4:	fc 01       	movw	r30, r24
 1b6:	20 83       	st	Z, r18
//kein Vorteiler
    SETREG(TCCR0, CS00);
 1b8:	83 e5       	ldi	r24, 0x53	; 83
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	23 e5       	ldi	r18, 0x53	; 83
 1be:	30 e0       	ldi	r19, 0x00	; 0
 1c0:	f9 01       	movw	r30, r18
 1c2:	20 81       	ld	r18, Z
 1c4:	21 60       	ori	r18, 0x01	; 1
 1c6:	fc 01       	movw	r30, r24
 1c8:	20 83       	st	Z, r18
//INterrupt fuer CTC aktivieren
    SETREG(TIMSK, OCIE0);
 1ca:	89 e5       	ldi	r24, 0x59	; 89
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	29 e5       	ldi	r18, 0x59	; 89
 1d0:	30 e0       	ldi	r19, 0x00	; 0
 1d2:	f9 01       	movw	r30, r18
 1d4:	20 81       	ld	r18, Z
 1d6:	22 60       	ori	r18, 0x02	; 2
 1d8:	fc 01       	movw	r30, r24
 1da:	20 83       	st	Z, r18

};
 1dc:	df 91       	pop	r29
 1de:	cf 91       	pop	r28
 1e0:	08 95       	ret

000001e2 <timer_int_aus>:

void timer_int_aus()
{
 1e2:	cf 93       	push	r28
 1e4:	df 93       	push	r29
 1e6:	cd b7       	in	r28, 0x3d	; 61
 1e8:	de b7       	in	r29, 0x3e	; 62
    CLRREG(TIMSK, OCIE0);
 1ea:	89 e5       	ldi	r24, 0x59	; 89
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	29 e5       	ldi	r18, 0x59	; 89
 1f0:	30 e0       	ldi	r19, 0x00	; 0
 1f2:	f9 01       	movw	r30, r18
 1f4:	20 81       	ld	r18, Z
 1f6:	2d 7f       	andi	r18, 0xFD	; 253
 1f8:	fc 01       	movw	r30, r24
 1fa:	20 83       	st	Z, r18
};
 1fc:	df 91       	pop	r29
 1fe:	cf 91       	pop	r28
 200:	08 95       	ret

00000202 <set_read_bit_to_1>:


int read_bit;

int set_read_bit_to_1()
{
 202:	cf 93       	push	r28
 204:	df 93       	push	r29
 206:	cd b7       	in	r28, 0x3d	; 61
 208:	de b7       	in	r29, 0x3e	; 62
    if (TCNT0 > 12, TCNT0 < 30)
 20a:	82 e5       	ldi	r24, 0x52	; 82
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	fc 01       	movw	r30, r24
 210:	80 81       	ld	r24, Z
 212:	82 e5       	ldi	r24, 0x52	; 82
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	fc 01       	movw	r30, r24
 218:	80 81       	ld	r24, Z
 21a:	8e 31       	cpi	r24, 0x1E	; 30
 21c:	30 f4       	brcc	.+12     	; 0x22a <set_read_bit_to_1+0x28>
        {
            read_bit = 1;
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	90 93 6b 02 	sts	0x026B, r25
 226:	80 93 6a 02 	sts	0x026A, r24
        }
};
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <write_bit_to_fifo>:


// write bit to fifo

void write_bit_to_fifo()
{
 230:	cf 93       	push	r28
 232:	df 93       	push	r29
 234:	cd b7       	in	r28, 0x3d	; 61
 236:	de b7       	in	r29, 0x3e	; 62

    bit_write(read_bit, fifo[wr], BIT(bitstelle_fifo) );
 238:	80 91 6a 02 	lds	r24, 0x026A
 23c:	90 91 6b 02 	lds	r25, 0x026B
 240:	00 97       	sbiw	r24, 0x00	; 0
 242:	f1 f0       	breq	.+60     	; 0x280 <write_bit_to_fifo+0x50>
 244:	80 91 42 01 	lds	r24, 0x0142
 248:	90 91 43 01 	lds	r25, 0x0143
 24c:	9c 01       	movw	r18, r24
 24e:	81 e0       	ldi	r24, 0x01	; 1
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	ac 01       	movw	r20, r24
 254:	02 c0       	rjmp	.+4      	; 0x25a <write_bit_to_fifo+0x2a>
 256:	44 0f       	add	r20, r20
 258:	55 1f       	adc	r21, r21
 25a:	2a 95       	dec	r18
 25c:	e2 f7       	brpl	.-8      	; 0x256 <write_bit_to_fifo+0x26>
 25e:	80 91 40 01 	lds	r24, 0x0140
 262:	90 91 41 01 	lds	r25, 0x0141
 266:	9c 01       	movw	r18, r24
 268:	24 59       	subi	r18, 0x94	; 148
 26a:	3d 4f       	sbci	r19, 0xFD	; 253
 26c:	f9 01       	movw	r30, r18
 26e:	20 81       	ld	r18, Z
 270:	32 2f       	mov	r19, r18
 272:	24 2f       	mov	r18, r20
 274:	23 2b       	or	r18, r19
 276:	84 59       	subi	r24, 0x94	; 148
 278:	9d 4f       	sbci	r25, 0xFD	; 253
 27a:	fc 01       	movw	r30, r24
 27c:	20 83       	st	Z, r18
 27e:	1f c0       	rjmp	.+62     	; 0x2be <write_bit_to_fifo+0x8e>
 280:	80 91 42 01 	lds	r24, 0x0142
 284:	90 91 43 01 	lds	r25, 0x0143
 288:	9c 01       	movw	r18, r24
 28a:	81 e0       	ldi	r24, 0x01	; 1
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	02 c0       	rjmp	.+4      	; 0x294 <write_bit_to_fifo+0x64>
 290:	88 0f       	add	r24, r24
 292:	99 1f       	adc	r25, r25
 294:	2a 95       	dec	r18
 296:	e2 f7       	brpl	.-8      	; 0x290 <write_bit_to_fifo+0x60>
 298:	ac 01       	movw	r20, r24
 29a:	40 95       	com	r20
 29c:	50 95       	com	r21
 29e:	80 91 40 01 	lds	r24, 0x0140
 2a2:	90 91 41 01 	lds	r25, 0x0141
 2a6:	9c 01       	movw	r18, r24
 2a8:	24 59       	subi	r18, 0x94	; 148
 2aa:	3d 4f       	sbci	r19, 0xFD	; 253
 2ac:	f9 01       	movw	r30, r18
 2ae:	20 81       	ld	r18, Z
 2b0:	32 2f       	mov	r19, r18
 2b2:	24 2f       	mov	r18, r20
 2b4:	23 23       	and	r18, r19
 2b6:	84 59       	subi	r24, 0x94	; 148
 2b8:	9d 4f       	sbci	r25, 0xFD	; 253
 2ba:	fc 01       	movw	r30, r24
 2bc:	20 83       	st	Z, r18


    if (bitstelle_fifo == 7)
 2be:	80 91 42 01 	lds	r24, 0x0142
 2c2:	90 91 43 01 	lds	r25, 0x0143
 2c6:	87 30       	cpi	r24, 0x07	; 7
 2c8:	91 05       	cpc	r25, r1
 2ca:	59 f4       	brne	.+22     	; 0x2e2 <write_bit_to_fifo+0xb2>
        {
            wr = (wr + 1) % BUFSIZE;
 2cc:	80 91 40 01 	lds	r24, 0x0140
 2d0:	90 91 41 01 	lds	r25, 0x0141
 2d4:	01 96       	adiw	r24, 0x01	; 1
 2d6:	8f 70       	andi	r24, 0x0F	; 15
 2d8:	99 27       	eor	r25, r25
 2da:	90 93 41 01 	sts	0x0141, r25
 2de:	80 93 40 01 	sts	0x0140, r24
        }

    bitstelle_fifo = ( bitstelle_fifo + 1) % 8;
 2e2:	80 91 42 01 	lds	r24, 0x0142
 2e6:	90 91 43 01 	lds	r25, 0x0143
 2ea:	01 96       	adiw	r24, 0x01	; 1
 2ec:	87 70       	andi	r24, 0x07	; 7
 2ee:	99 27       	eor	r25, r25
 2f0:	90 93 43 01 	sts	0x0143, r25
 2f4:	80 93 42 01 	sts	0x0142, r24

    read_bit = 0;
 2f8:	10 92 6b 02 	sts	0x026B, r1
 2fc:	10 92 6a 02 	sts	0x026A, r1
};
 300:	df 91       	pop	r29
 302:	cf 91       	pop	r28
 304:	08 95       	ret

00000306 <write_byte_to_fifo>:

// write a byte into FIFO

void write_byte_to_fifo(char *c)
{
 306:	cf 93       	push	r28
 308:	df 93       	push	r29
 30a:	00 d0       	rcall	.+0      	; 0x30c <write_byte_to_fifo+0x6>
 30c:	cd b7       	in	r28, 0x3d	; 61
 30e:	de b7       	in	r29, 0x3e	; 62
 310:	9a 83       	std	Y+2, r25	; 0x02
 312:	89 83       	std	Y+1, r24	; 0x01
    fifo[wr] = *c;
 314:	80 91 40 01 	lds	r24, 0x0140
 318:	90 91 41 01 	lds	r25, 0x0141
 31c:	29 81       	ldd	r18, Y+1	; 0x01
 31e:	3a 81       	ldd	r19, Y+2	; 0x02
 320:	f9 01       	movw	r30, r18
 322:	20 81       	ld	r18, Z
 324:	84 59       	subi	r24, 0x94	; 148
 326:	9d 4f       	sbci	r25, 0xFD	; 253
 328:	fc 01       	movw	r30, r24
 32a:	20 83       	st	Z, r18
    wr = (wr + 1) % BUFSIZE;
 32c:	80 91 40 01 	lds	r24, 0x0140
 330:	90 91 41 01 	lds	r25, 0x0141
 334:	01 96       	adiw	r24, 0x01	; 1
 336:	8f 70       	andi	r24, 0x0F	; 15
 338:	99 27       	eor	r25, r25
 33a:	90 93 41 01 	sts	0x0141, r25
 33e:	80 93 40 01 	sts	0x0140, r24
};
 342:	0f 90       	pop	r0
 344:	0f 90       	pop	r0
 346:	df 91       	pop	r29
 348:	cf 91       	pop	r28
 34a:	08 95       	ret

0000034c <read_bit_from_fifo>:

// read bit from fifo

int read_bit_from_fifo()
{
 34c:	cf 93       	push	r28
 34e:	df 93       	push	r29
 350:	00 d0       	rcall	.+0      	; 0x352 <read_bit_from_fifo+0x6>
 352:	cd b7       	in	r28, 0x3d	; 61
 354:	de b7       	in	r29, 0x3e	; 62

    int i = bit_get(fifo[rd], bitstelle_fifo_fifo_read);
 356:	80 91 3e 01 	lds	r24, 0x013E
 35a:	90 91 3f 01 	lds	r25, 0x013F
 35e:	84 59       	subi	r24, 0x94	; 148
 360:	9d 4f       	sbci	r25, 0xFD	; 253
 362:	fc 01       	movw	r30, r24
 364:	80 81       	ld	r24, Z
 366:	28 2f       	mov	r18, r24
 368:	30 e0       	ldi	r19, 0x00	; 0
 36a:	80 91 44 01 	lds	r24, 0x0144
 36e:	90 91 45 01 	lds	r25, 0x0145
 372:	82 23       	and	r24, r18
 374:	93 23       	and	r25, r19
 376:	9a 83       	std	Y+2, r25	; 0x02
 378:	89 83       	std	Y+1, r24	; 0x01

    if (bitstelle_fifo_fifo_read == 7)
 37a:	80 91 44 01 	lds	r24, 0x0144
 37e:	90 91 45 01 	lds	r25, 0x0145
 382:	87 30       	cpi	r24, 0x07	; 7
 384:	91 05       	cpc	r25, r1
 386:	59 f4       	brne	.+22     	; 0x39e <read_bit_from_fifo+0x52>
        {
            rd = (rd +1) % BUFSIZE;
 388:	80 91 3e 01 	lds	r24, 0x013E
 38c:	90 91 3f 01 	lds	r25, 0x013F
 390:	01 96       	adiw	r24, 0x01	; 1
 392:	8f 70       	andi	r24, 0x0F	; 15
 394:	99 27       	eor	r25, r25
 396:	90 93 3f 01 	sts	0x013F, r25
 39a:	80 93 3e 01 	sts	0x013E, r24
        }

    bitstelle_fifo_fifo_read = ( bitstelle_fifo_fifo_read +1) % 8;
 39e:	80 91 44 01 	lds	r24, 0x0144
 3a2:	90 91 45 01 	lds	r25, 0x0145
 3a6:	01 96       	adiw	r24, 0x01	; 1
 3a8:	87 70       	andi	r24, 0x07	; 7
 3aa:	99 27       	eor	r25, r25
 3ac:	90 93 45 01 	sts	0x0145, r25
 3b0:	80 93 44 01 	sts	0x0144, r24

    return i;
 3b4:	89 81       	ldd	r24, Y+1	; 0x01
 3b6:	9a 81       	ldd	r25, Y+2	; 0x02

}
 3b8:	0f 90       	pop	r0
 3ba:	0f 90       	pop	r0
 3bc:	df 91       	pop	r29
 3be:	cf 91       	pop	r28
 3c0:	08 95       	ret

000003c2 <read_byte_from_fifo>:


/* read bytes from FIFO */
char read_byte_from_fifo()
{
 3c2:	cf 93       	push	r28
 3c4:	df 93       	push	r29
 3c6:	1f 92       	push	r1
 3c8:	cd b7       	in	r28, 0x3d	; 61
 3ca:	de b7       	in	r29, 0x3e	; 62
    if (rd != wr)
 3cc:	20 91 3e 01 	lds	r18, 0x013E
 3d0:	30 91 3f 01 	lds	r19, 0x013F
 3d4:	80 91 40 01 	lds	r24, 0x0140
 3d8:	90 91 41 01 	lds	r25, 0x0141
 3dc:	28 17       	cp	r18, r24
 3de:	39 07       	cpc	r19, r25
 3e0:	b1 f0       	breq	.+44     	; 0x40e <read_byte_from_fifo+0x4c>
        {
            char c = fifo[rd];
 3e2:	80 91 3e 01 	lds	r24, 0x013E
 3e6:	90 91 3f 01 	lds	r25, 0x013F
 3ea:	84 59       	subi	r24, 0x94	; 148
 3ec:	9d 4f       	sbci	r25, 0xFD	; 253
 3ee:	fc 01       	movw	r30, r24
 3f0:	80 81       	ld	r24, Z
 3f2:	89 83       	std	Y+1, r24	; 0x01
            rd = (rd + 1) % BUFSIZE;
 3f4:	80 91 3e 01 	lds	r24, 0x013E
 3f8:	90 91 3f 01 	lds	r25, 0x013F
 3fc:	01 96       	adiw	r24, 0x01	; 1
 3fe:	8f 70       	andi	r24, 0x0F	; 15
 400:	99 27       	eor	r25, r25
 402:	90 93 3f 01 	sts	0x013F, r25
 406:	80 93 3e 01 	sts	0x013E, r24
            return c ;
 40a:	89 81       	ldd	r24, Y+1	; 0x01
 40c:	01 c0       	rjmp	.+2      	; 0x410 <read_byte_from_fifo+0x4e>
        }
    else
        {
            return NULL;
 40e:	80 e0       	ldi	r24, 0x00	; 0
        }
};
 410:	0f 90       	pop	r0
 412:	df 91       	pop	r29
 414:	cf 91       	pop	r28
 416:	08 95       	ret

00000418 <nichts>:
    void ((*ext_i_action)());             //pointer fuer funktion bei externem interrupt
    int  Ext_i_action_parameter;        //optionaler parameter fuer ext i action Funktion
    bool bus_blockiert;             //bus blockiert? fuer schreib zugriff
};

void nichts() {};
 418:	cf 93       	push	r28
 41a:	df 93       	push	r29
 41c:	cd b7       	in	r28, 0x3d	; 61
 41e:	de b7       	in	r29, 0x3e	; 62
 420:	df 91       	pop	r29
 422:	cf 91       	pop	r28
 424:	08 95       	ret

00000426 <setup_Bus_states>:
void back_to_idle_state();

struct state Bus_states[13];

void setup_Bus_states()
{
 426:	cf 93       	push	r28
 428:	df 93       	push	r29
 42a:	cd b7       	in	r28, 0x3d	; 61
 42c:	de b7       	in	r29, 0x3e	; 62
 42e:	cd 5d       	subi	r28, 0xDD	; 221
 430:	d1 09       	sbc	r29, r1
 432:	0f b6       	in	r0, 0x3f	; 63
 434:	f8 94       	cli
 436:	de bf       	out	0x3e, r29	; 62
 438:	0f be       	out	0x3f, r0	; 63
 43a:	cd bf       	out	0x3d, r28	; 61
    struct state Bus_states[] =
 43c:	2d ed       	ldi	r18, 0xDD	; 221
 43e:	e0 e6       	ldi	r30, 0x60	; 96
 440:	f0 e0       	ldi	r31, 0x00	; 0
 442:	ce 01       	movw	r24, r28
 444:	01 96       	adiw	r24, 0x01	; 1
 446:	dc 01       	movw	r26, r24
 448:	01 90       	ld	r0, Z+
 44a:	0d 92       	st	X+, r0
 44c:	2a 95       	dec	r18
 44e:	e1 f7       	brne	.-8      	; 0x448 <setup_Bus_states+0x22>
    { 9, pinINPUT, 45, state_call_write, 0, extINT_aus, nichts, 0, true   },


};

}
 450:	c3 52       	subi	r28, 0x23	; 35
 452:	df 4f       	sbci	r29, 0xFF	; 255
 454:	0f b6       	in	r0, 0x3f	; 63
 456:	f8 94       	cli
 458:	de bf       	out	0x3e, r29	; 62
 45a:	0f be       	out	0x3f, r0	; 63
 45c:	cd bf       	out	0x3d, r28	; 61
 45e:	df 91       	pop	r29
 460:	cf 91       	pop	r28
 462:	08 95       	ret

00000464 <set_state_settings>:


void set_state_settings()
{
 464:	cf 93       	push	r28
 466:	df 93       	push	r29
 468:	cd b7       	in	r28, 0x3d	; 61
 46a:	de b7       	in	r29, 0x3e	; 62
    // Pinzustand aendern
    Bus_states[state_count].pinstate();
 46c:	20 91 7c 02 	lds	r18, 0x027C
 470:	30 91 7d 02 	lds	r19, 0x027D
 474:	41 e1       	ldi	r20, 0x11	; 17
 476:	42 9f       	mul	r20, r18
 478:	c0 01       	movw	r24, r0
 47a:	43 9f       	mul	r20, r19
 47c:	90 0d       	add	r25, r0
 47e:	11 24       	eor	r1, r1
 480:	81 57       	subi	r24, 0x71	; 113
 482:	9e 4f       	sbci	r25, 0xFE	; 254
 484:	fc 01       	movw	r30, r24
 486:	80 81       	ld	r24, Z
 488:	91 81       	ldd	r25, Z+1	; 0x01
 48a:	fc 01       	movw	r30, r24
 48c:	09 95       	icall
    // timer vergleichsregister setzen
    OCR0 = Bus_states[state_count].TIMERCOUNT;
 48e:	8c e5       	ldi	r24, 0x5C	; 92
 490:	90 e0       	ldi	r25, 0x00	; 0
 492:	40 91 7c 02 	lds	r20, 0x027C
 496:	50 91 7d 02 	lds	r21, 0x027D
 49a:	61 e1       	ldi	r22, 0x11	; 17
 49c:	64 9f       	mul	r22, r20
 49e:	90 01       	movw	r18, r0
 4a0:	65 9f       	mul	r22, r21
 4a2:	30 0d       	add	r19, r0
 4a4:	11 24       	eor	r1, r1
 4a6:	2f 56       	subi	r18, 0x6F	; 111
 4a8:	3e 4f       	sbci	r19, 0xFE	; 254
 4aa:	f9 01       	movw	r30, r18
 4ac:	20 81       	ld	r18, Z
 4ae:	31 81       	ldd	r19, Z+1	; 0x01
 4b0:	fc 01       	movw	r30, r24
 4b2:	20 83       	st	Z, r18
    //extINT einstellen
    Bus_states[state_count].ext_interupt();
 4b4:	20 91 7c 02 	lds	r18, 0x027C
 4b8:	30 91 7d 02 	lds	r19, 0x027D
 4bc:	41 e1       	ldi	r20, 0x11	; 17
 4be:	42 9f       	mul	r20, r18
 4c0:	c0 01       	movw	r24, r0
 4c2:	43 9f       	mul	r20, r19
 4c4:	90 0d       	add	r25, r0
 4c6:	11 24       	eor	r1, r1
 4c8:	89 56       	subi	r24, 0x69	; 105
 4ca:	9e 4f       	sbci	r25, 0xFE	; 254
 4cc:	fc 01       	movw	r30, r24
 4ce:	80 81       	ld	r24, Z
 4d0:	91 81       	ldd	r25, Z+1	; 0x01
 4d2:	fc 01       	movw	r30, r24
 4d4:	09 95       	icall

}
 4d6:	df 91       	pop	r29
 4d8:	cf 91       	pop	r28
 4da:	08 95       	ret

000004dc <alternativ_state_call>:


void alternativ_state_call()
{
 4dc:	cf 93       	push	r28
 4de:	df 93       	push	r29
 4e0:	cd b7       	in	r28, 0x3d	; 61
 4e2:	de b7       	in	r29, 0x3e	; 62
// Zustand setzen
    state_count = Bus_states[state_count].Timer_action_parameter;
 4e4:	20 91 7c 02 	lds	r18, 0x027C
 4e8:	30 91 7d 02 	lds	r19, 0x027D
 4ec:	41 e1       	ldi	r20, 0x11	; 17
 4ee:	42 9f       	mul	r20, r18
 4f0:	c0 01       	movw	r24, r0
 4f2:	43 9f       	mul	r20, r19
 4f4:	90 0d       	add	r25, r0
 4f6:	11 24       	eor	r1, r1
 4f8:	8b 56       	subi	r24, 0x6B	; 107
 4fa:	9e 4f       	sbci	r25, 0xFE	; 254
 4fc:	fc 01       	movw	r30, r24
 4fe:	80 81       	ld	r24, Z
 500:	91 81       	ldd	r25, Z+1	; 0x01
 502:	90 93 7d 02 	sts	0x027D, r25
 506:	80 93 7c 02 	sts	0x027C, r24

    set_state_settings();
 50a:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>

};
 50e:	df 91       	pop	r29
 510:	cf 91       	pop	r28
 512:	08 95       	ret

00000514 <state_call_write>:


// wrapper für write um write state auf fifo zu holen
void state_call_write()
{
 514:	cf 93       	push	r28
 516:	df 93       	push	r29
 518:	cd b7       	in	r28, 0x3d	; 61
 51a:	de b7       	in	r29, 0x3e	; 62
    call_next_state();
 51c:	0e 94 bf 02 	call	0x57e	; 0x57e <call_next_state>

    if(rd != wr)
 520:	20 91 3e 01 	lds	r18, 0x013E
 524:	30 91 3f 01 	lds	r19, 0x013F
 528:	80 91 40 01 	lds	r24, 0x0140
 52c:	90 91 41 01 	lds	r25, 0x0141
 530:	28 17       	cp	r18, r24
 532:	39 07       	cpc	r19, r25
 534:	91 f0       	breq	.+36     	; 0x55a <state_call_write+0x46>
        {


            if( read_bit_from_fifo())
 536:	0e 94 a6 01 	call	0x34c	; 0x34c <read_bit_from_fifo>
 53a:	00 97       	sbiw	r24, 0x00	; 0
 53c:	39 f0       	breq	.+14     	; 0x54c <state_call_write+0x38>
                {
                    Bus_states[9].next_state = 11;
 53e:	8b e0       	ldi	r24, 0x0B	; 11
 540:	90 e0       	ldi	r25, 0x00	; 0
 542:	90 93 27 02 	sts	0x0227, r25
 546:	80 93 26 02 	sts	0x0226, r24
 54a:	0b c0       	rjmp	.+22     	; 0x562 <state_call_write+0x4e>
                }
            else
                {
                    Bus_states[9].next_state = 10;
 54c:	8a e0       	ldi	r24, 0x0A	; 10
 54e:	90 e0       	ldi	r25, 0x00	; 0
 550:	90 93 27 02 	sts	0x0227, r25
 554:	80 93 26 02 	sts	0x0226, r24
 558:	04 c0       	rjmp	.+8      	; 0x562 <state_call_write+0x4e>
                }
        }
    else
        {
            write_state = 0;
 55a:	10 92 8c 01 	sts	0x018C, r1
 55e:	10 92 8b 01 	sts	0x018B, r1
        }
};
 562:	df 91       	pop	r29
 564:	cf 91       	pop	r28
 566:	08 95       	ret

00000568 <state_call_read>:

void state_call_read(){
 568:	cf 93       	push	r28
 56a:	df 93       	push	r29
 56c:	cd b7       	in	r28, 0x3d	; 61
 56e:	de b7       	in	r29, 0x3e	; 62
    call_next_state();
 570:	0e 94 bf 02 	call	0x57e	; 0x57e <call_next_state>
    write_bit_to_fifo();
 574:	0e 94 18 01 	call	0x230	; 0x230 <write_bit_to_fifo>

};
 578:	df 91       	pop	r29
 57a:	cf 91       	pop	r28
 57c:	08 95       	ret

0000057e <call_next_state>:



void call_next_state()
{
 57e:	cf 93       	push	r28
 580:	df 93       	push	r29
 582:	cd b7       	in	r28, 0x3d	; 61
 584:	de b7       	in	r29, 0x3e	; 62
// Zustand aus tabelle auslesen
    state_count = Bus_states[state_count].next_state;
 586:	20 91 7c 02 	lds	r18, 0x027C
 58a:	30 91 7d 02 	lds	r19, 0x027D
 58e:	41 e1       	ldi	r20, 0x11	; 17
 590:	42 9f       	mul	r20, r18
 592:	c0 01       	movw	r24, r0
 594:	43 9f       	mul	r20, r19
 596:	90 0d       	add	r25, r0
 598:	11 24       	eor	r1, r1
 59a:	83 57       	subi	r24, 0x73	; 115
 59c:	9e 4f       	sbci	r25, 0xFE	; 254
 59e:	fc 01       	movw	r30, r24
 5a0:	80 81       	ld	r24, Z
 5a2:	91 81       	ldd	r25, Z+1	; 0x01
 5a4:	90 93 7d 02 	sts	0x027D, r25
 5a8:	80 93 7c 02 	sts	0x027C, r24

    set_state_settings();
 5ac:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
};
 5b0:	df 91       	pop	r29
 5b2:	cf 91       	pop	r28
 5b4:	08 95       	ret

000005b6 <check_timer>:


void check_timer()
{
 5b6:	cf 93       	push	r28
 5b8:	df 93       	push	r29
 5ba:	cd b7       	in	r28, 0x3d	; 61
 5bc:	de b7       	in	r29, 0x3e	; 62
    if (TCNT0 < Bus_states[state_count].Ext_i_action_parameter )
 5be:	82 e5       	ldi	r24, 0x52	; 82
 5c0:	90 e0       	ldi	r25, 0x00	; 0
 5c2:	fc 01       	movw	r30, r24
 5c4:	80 81       	ld	r24, Z
 5c6:	28 2f       	mov	r18, r24
 5c8:	30 e0       	ldi	r19, 0x00	; 0
 5ca:	40 91 7c 02 	lds	r20, 0x027C
 5ce:	50 91 7d 02 	lds	r21, 0x027D
 5d2:	61 e1       	ldi	r22, 0x11	; 17
 5d4:	64 9f       	mul	r22, r20
 5d6:	c0 01       	movw	r24, r0
 5d8:	65 9f       	mul	r22, r21
 5da:	90 0d       	add	r25, r0
 5dc:	11 24       	eor	r1, r1
 5de:	85 56       	subi	r24, 0x65	; 101
 5e0:	9e 4f       	sbci	r25, 0xFE	; 254
 5e2:	fc 01       	movw	r30, r24
 5e4:	80 81       	ld	r24, Z
 5e6:	91 81       	ldd	r25, Z+1	; 0x01
 5e8:	28 17       	cp	r18, r24
 5ea:	39 07       	cpc	r19, r25
 5ec:	1c f4       	brge	.+6      	; 0x5f4 <check_timer+0x3e>
        {
            alternativ_state_call();
 5ee:	0e 94 6e 02 	call	0x4dc	; 0x4dc <alternativ_state_call>
 5f2:	2f c0       	rjmp	.+94     	; 0x652 <check_timer+0x9c>
        }
    else
        {
            if ( state_count = 8)
 5f4:	88 e0       	ldi	r24, 0x08	; 8
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	90 93 7d 02 	sts	0x027D, r25
 5fc:	80 93 7c 02 	sts	0x027C, r24
                {
                    if( read_bit_from_fifo())
 600:	0e 94 a6 01 	call	0x34c	; 0x34c <read_bit_from_fifo>
 604:	00 97       	sbiw	r24, 0x00	; 0
 606:	91 f0       	breq	.+36     	; 0x62c <check_timer+0x76>
                        {
                            Bus_states[state_count].next_state = 11;
 608:	20 91 7c 02 	lds	r18, 0x027C
 60c:	30 91 7d 02 	lds	r19, 0x027D
 610:	41 e1       	ldi	r20, 0x11	; 17
 612:	42 9f       	mul	r20, r18
 614:	c0 01       	movw	r24, r0
 616:	43 9f       	mul	r20, r19
 618:	90 0d       	add	r25, r0
 61a:	11 24       	eor	r1, r1
 61c:	83 57       	subi	r24, 0x73	; 115
 61e:	9e 4f       	sbci	r25, 0xFE	; 254
 620:	2b e0       	ldi	r18, 0x0B	; 11
 622:	30 e0       	ldi	r19, 0x00	; 0
 624:	fc 01       	movw	r30, r24
 626:	31 83       	std	Z+1, r19	; 0x01
 628:	20 83       	st	Z, r18
 62a:	11 c0       	rjmp	.+34     	; 0x64e <check_timer+0x98>
                        }
                    else
                        {
                            Bus_states[state_count].next_state = 10;
 62c:	20 91 7c 02 	lds	r18, 0x027C
 630:	30 91 7d 02 	lds	r19, 0x027D
 634:	41 e1       	ldi	r20, 0x11	; 17
 636:	42 9f       	mul	r20, r18
 638:	c0 01       	movw	r24, r0
 63a:	43 9f       	mul	r20, r19
 63c:	90 0d       	add	r25, r0
 63e:	11 24       	eor	r1, r1
 640:	83 57       	subi	r24, 0x73	; 115
 642:	9e 4f       	sbci	r25, 0xFE	; 254
 644:	2a e0       	ldi	r18, 0x0A	; 10
 646:	30 e0       	ldi	r19, 0x00	; 0
 648:	fc 01       	movw	r30, r24
 64a:	31 83       	std	Z+1, r19	; 0x01
 64c:	20 83       	st	Z, r18
                        }

                }
            call_next_state();
 64e:	0e 94 bf 02 	call	0x57e	; 0x57e <call_next_state>
        }
}
 652:	df 91       	pop	r29
 654:	cf 91       	pop	r28
 656:	08 95       	ret

00000658 <back_to_idle_state>:

void back_to_idle_state()
{
 658:	cf 93       	push	r28
 65a:	df 93       	push	r29
 65c:	cd b7       	in	r28, 0x3d	; 61
 65e:	de b7       	in	r29, 0x3e	; 62
    state_count = 0;
 660:	10 92 7d 02 	sts	0x027D, r1
 664:	10 92 7c 02 	sts	0x027C, r1
    set_state_settings();
 668:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
}
 66c:	df 91       	pop	r29
 66e:	cf 91       	pop	r28
 670:	08 95       	ret

00000672 <__vector_1>:

// Interrupt Service Routine

//external interrupt 0
ISR(INT0_vect)
{
 672:	1f 92       	push	r1
 674:	0f 92       	push	r0
 676:	00 90 5f 00 	lds	r0, 0x005F
 67a:	0f 92       	push	r0
 67c:	11 24       	eor	r1, r1
 67e:	2f 93       	push	r18
 680:	3f 93       	push	r19
 682:	4f 93       	push	r20
 684:	5f 93       	push	r21
 686:	6f 93       	push	r22
 688:	7f 93       	push	r23
 68a:	8f 93       	push	r24
 68c:	9f 93       	push	r25
 68e:	af 93       	push	r26
 690:	bf 93       	push	r27
 692:	ef 93       	push	r30
 694:	ff 93       	push	r31
 696:	cf 93       	push	r28
 698:	df 93       	push	r29
 69a:	cd b7       	in	r28, 0x3d	; 61
 69c:	de b7       	in	r29, 0x3e	; 62
    Bus_states[state_count].ext_i_action();
 69e:	20 91 7c 02 	lds	r18, 0x027C
 6a2:	30 91 7d 02 	lds	r19, 0x027D
 6a6:	41 e1       	ldi	r20, 0x11	; 17
 6a8:	42 9f       	mul	r20, r18
 6aa:	c0 01       	movw	r24, r0
 6ac:	43 9f       	mul	r20, r19
 6ae:	90 0d       	add	r25, r0
 6b0:	11 24       	eor	r1, r1
 6b2:	87 56       	subi	r24, 0x67	; 103
 6b4:	9e 4f       	sbci	r25, 0xFE	; 254
 6b6:	fc 01       	movw	r30, r24
 6b8:	80 81       	ld	r24, Z
 6ba:	91 81       	ldd	r25, Z+1	; 0x01
 6bc:	fc 01       	movw	r30, r24
 6be:	09 95       	icall
}
 6c0:	df 91       	pop	r29
 6c2:	cf 91       	pop	r28
 6c4:	ff 91       	pop	r31
 6c6:	ef 91       	pop	r30
 6c8:	bf 91       	pop	r27
 6ca:	af 91       	pop	r26
 6cc:	9f 91       	pop	r25
 6ce:	8f 91       	pop	r24
 6d0:	7f 91       	pop	r23
 6d2:	6f 91       	pop	r22
 6d4:	5f 91       	pop	r21
 6d6:	4f 91       	pop	r20
 6d8:	3f 91       	pop	r19
 6da:	2f 91       	pop	r18
 6dc:	0f 90       	pop	r0
 6de:	00 92 5f 00 	sts	0x005F, r0
 6e2:	0f 90       	pop	r0
 6e4:	1f 90       	pop	r1
 6e6:	18 95       	reti

000006e8 <__vector_10>:
//timer0 interrupt
ISR(TIMER0_COMP_vect)
{
 6e8:	1f 92       	push	r1
 6ea:	0f 92       	push	r0
 6ec:	00 90 5f 00 	lds	r0, 0x005F
 6f0:	0f 92       	push	r0
 6f2:	11 24       	eor	r1, r1
 6f4:	2f 93       	push	r18
 6f6:	3f 93       	push	r19
 6f8:	4f 93       	push	r20
 6fa:	5f 93       	push	r21
 6fc:	6f 93       	push	r22
 6fe:	7f 93       	push	r23
 700:	8f 93       	push	r24
 702:	9f 93       	push	r25
 704:	af 93       	push	r26
 706:	bf 93       	push	r27
 708:	ef 93       	push	r30
 70a:	ff 93       	push	r31
 70c:	cf 93       	push	r28
 70e:	df 93       	push	r29
 710:	cd b7       	in	r28, 0x3d	; 61
 712:	de b7       	in	r29, 0x3e	; 62
    Bus_states[state_count].Timer_action();
 714:	20 91 7c 02 	lds	r18, 0x027C
 718:	30 91 7d 02 	lds	r19, 0x027D
 71c:	41 e1       	ldi	r20, 0x11	; 17
 71e:	42 9f       	mul	r20, r18
 720:	c0 01       	movw	r24, r0
 722:	43 9f       	mul	r20, r19
 724:	90 0d       	add	r25, r0
 726:	11 24       	eor	r1, r1
 728:	8d 56       	subi	r24, 0x6D	; 109
 72a:	9e 4f       	sbci	r25, 0xFE	; 254
 72c:	fc 01       	movw	r30, r24
 72e:	80 81       	ld	r24, Z
 730:	91 81       	ldd	r25, Z+1	; 0x01
 732:	fc 01       	movw	r30, r24
 734:	09 95       	icall
}
 736:	df 91       	pop	r29
 738:	cf 91       	pop	r28
 73a:	ff 91       	pop	r31
 73c:	ef 91       	pop	r30
 73e:	bf 91       	pop	r27
 740:	af 91       	pop	r26
 742:	9f 91       	pop	r25
 744:	8f 91       	pop	r24
 746:	7f 91       	pop	r23
 748:	6f 91       	pop	r22
 74a:	5f 91       	pop	r21
 74c:	4f 91       	pop	r20
 74e:	3f 91       	pop	r19
 750:	2f 91       	pop	r18
 752:	0f 90       	pop	r0
 754:	00 92 5f 00 	sts	0x005F, r0
 758:	0f 90       	pop	r0
 75a:	1f 90       	pop	r1
 75c:	18 95       	reti

0000075e <einstellungen_1wire>:

/******************                       bus Functionen **********************/


void einstellungen_1wire()
{
 75e:	cf 93       	push	r28
 760:	df 93       	push	r29
 762:	cd b7       	in	r28, 0x3d	; 61
 764:	de b7       	in	r29, 0x3e	; 62
    setup_Bus_states();
 766:	0e 94 13 02 	call	0x426	; 0x426 <setup_Bus_states>

    state_count = 0;
 76a:	10 92 7d 02 	sts	0x027D, r1
 76e:	10 92 7c 02 	sts	0x027C, r1

    timer_settings();
 772:	0e 94 cf 00 	call	0x19e	; 0x19e <timer_settings>

}
 776:	df 91       	pop	r29
 778:	cf 91       	pop	r28
 77a:	08 95       	ret

0000077c <ein_1wire>:

void ein_1wire()
{
 77c:	cf 93       	push	r28
 77e:	df 93       	push	r29
 780:	cd b7       	in	r28, 0x3d	; 61
 782:	de b7       	in	r29, 0x3e	; 62
    set_state_settings();
 784:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
}
 788:	df 91       	pop	r29
 78a:	cf 91       	pop	r28
 78c:	08 95       	ret

0000078e <aus_1wire>:

void aus_1wire()
{
 78e:	cf 93       	push	r28
 790:	df 93       	push	r29
 792:	cd b7       	in	r28, 0x3d	; 61
 794:	de b7       	in	r29, 0x3e	; 62
    state_count = 0;
 796:	10 92 7d 02 	sts	0x027D, r1
 79a:	10 92 7c 02 	sts	0x027C, r1
    extINT_aus();
 79e:	0e 94 bf 00 	call	0x17e	; 0x17e <extINT_aus>
    timer_int_aus();
 7a2:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <timer_int_aus>
    set_state_settings();
 7a6:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
}
 7aa:	df 91       	pop	r29
 7ac:	cf 91       	pop	r28
 7ae:	08 95       	ret

000007b0 <getc_1wire>:



char (getc_1wire)()
{
 7b0:	cf 93       	push	r28
 7b2:	df 93       	push	r29
 7b4:	cd b7       	in	r28, 0x3d	; 61
 7b6:	de b7       	in	r29, 0x3e	; 62
    return read_byte_from_fifo();
 7b8:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <read_byte_from_fifo>
}
 7bc:	df 91       	pop	r29
 7be:	cf 91       	pop	r28
 7c0:	08 95       	ret

000007c2 <putc_1wire>:


void putc_1wire(char c)
{
 7c2:	cf 93       	push	r28
 7c4:	df 93       	push	r29
 7c6:	1f 92       	push	r1
 7c8:	cd b7       	in	r28, 0x3d	; 61
 7ca:	de b7       	in	r29, 0x3e	; 62
 7cc:	89 83       	std	Y+1, r24	; 0x01
    if( Bus_states[state_count].bus_blockiert == false)
 7ce:	20 91 7c 02 	lds	r18, 0x027C
 7d2:	30 91 7d 02 	lds	r19, 0x027D
 7d6:	41 e1       	ldi	r20, 0x11	; 17
 7d8:	42 9f       	mul	r20, r18
 7da:	c0 01       	movw	r24, r0
 7dc:	43 9f       	mul	r20, r19
 7de:	90 0d       	add	r25, r0
 7e0:	11 24       	eor	r1, r1
 7e2:	83 56       	subi	r24, 0x63	; 99
 7e4:	9e 4f       	sbci	r25, 0xFE	; 254
 7e6:	fc 01       	movw	r30, r24
 7e8:	90 81       	ld	r25, Z
 7ea:	81 e0       	ldi	r24, 0x01	; 1
 7ec:	89 27       	eor	r24, r25
 7ee:	88 23       	and	r24, r24
 7f0:	79 f0       	breq	.+30     	; 0x810 <putc_1wire+0x4e>
        {
            write_byte_to_fifo(c);
 7f2:	89 81       	ldd	r24, Y+1	; 0x01
 7f4:	99 27       	eor	r25, r25
 7f6:	87 fd       	sbrc	r24, 7
 7f8:	90 95       	com	r25
 7fa:	0e 94 83 01 	call	0x306	; 0x306 <write_byte_to_fifo>

            state_count = 6;
 7fe:	86 e0       	ldi	r24, 0x06	; 6
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	90 93 7d 02 	sts	0x027D, r25
 806:	80 93 7c 02 	sts	0x027C, r24

            set_state_settings();
 80a:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
 80e:	01 c0       	rjmp	.+2      	; 0x812 <putc_1wire+0x50>
        }
    else
        {
            return NULL;
 810:	00 00       	nop
        }

}
 812:	0f 90       	pop	r0
 814:	df 91       	pop	r29
 816:	cf 91       	pop	r28
 818:	08 95       	ret

0000081a <putc_str_1wire>:


void putc_str_1wire(char* string)
{
 81a:	cf 93       	push	r28
 81c:	df 93       	push	r29
 81e:	00 d0       	rcall	.+0      	; 0x820 <putc_str_1wire+0x6>
 820:	00 d0       	rcall	.+0      	; 0x822 <putc_str_1wire+0x8>
 822:	cd b7       	in	r28, 0x3d	; 61
 824:	de b7       	in	r29, 0x3e	; 62
 826:	9c 83       	std	Y+4, r25	; 0x04
 828:	8b 83       	std	Y+3, r24	; 0x03
    if(Bus_states[state_count].bus_blockiert == false)
 82a:	20 91 7c 02 	lds	r18, 0x027C
 82e:	30 91 7d 02 	lds	r19, 0x027D
 832:	41 e1       	ldi	r20, 0x11	; 17
 834:	42 9f       	mul	r20, r18
 836:	c0 01       	movw	r24, r0
 838:	43 9f       	mul	r20, r19
 83a:	90 0d       	add	r25, r0
 83c:	11 24       	eor	r1, r1
 83e:	83 56       	subi	r24, 0x63	; 99
 840:	9e 4f       	sbci	r25, 0xFE	; 254
 842:	fc 01       	movw	r30, r24
 844:	90 81       	ld	r25, Z
 846:	81 e0       	ldi	r24, 0x01	; 1
 848:	89 27       	eor	r24, r25
 84a:	88 23       	and	r24, r24
 84c:	c9 f1       	breq	.+114    	; 0x8c0 <__stack+0x61>
        {


            for(int i=0 ; string[i] = !0 ; i++ )
 84e:	1a 82       	std	Y+2, r1	; 0x02
 850:	19 82       	std	Y+1, r1	; 0x01
 852:	0d c0       	rjmp	.+26     	; 0x86e <__stack+0xf>
                {
                    write_byte_to_fifo(string[i]);
                    if ( Bus_states[state_count].bus_blockiert == false)
                        {
                            state_count = 6;
 854:	86 e0       	ldi	r24, 0x06	; 6
 856:	90 e0       	ldi	r25, 0x00	; 0
 858:	90 93 7d 02 	sts	0x027D, r25
 85c:	80 93 7c 02 	sts	0x027C, r24

                            set_state_settings();
 860:	0e 94 32 02 	call	0x464	; 0x464 <set_state_settings>
{
    if(Bus_states[state_count].bus_blockiert == false)
        {


            for(int i=0 ; string[i] = !0 ; i++ )
 864:	89 81       	ldd	r24, Y+1	; 0x01
 866:	9a 81       	ldd	r25, Y+2	; 0x02
 868:	01 96       	adiw	r24, 0x01	; 1
 86a:	9a 83       	std	Y+2, r25	; 0x02
 86c:	89 83       	std	Y+1, r24	; 0x01
 86e:	89 81       	ldd	r24, Y+1	; 0x01
 870:	9a 81       	ldd	r25, Y+2	; 0x02
 872:	2b 81       	ldd	r18, Y+3	; 0x03
 874:	3c 81       	ldd	r19, Y+4	; 0x04
 876:	82 0f       	add	r24, r18
 878:	93 1f       	adc	r25, r19
 87a:	21 e0       	ldi	r18, 0x01	; 1
 87c:	fc 01       	movw	r30, r24
 87e:	20 83       	st	Z, r18
                {
                    write_byte_to_fifo(string[i]);
 880:	89 81       	ldd	r24, Y+1	; 0x01
 882:	9a 81       	ldd	r25, Y+2	; 0x02
 884:	2b 81       	ldd	r18, Y+3	; 0x03
 886:	3c 81       	ldd	r19, Y+4	; 0x04
 888:	82 0f       	add	r24, r18
 88a:	93 1f       	adc	r25, r19
 88c:	fc 01       	movw	r30, r24
 88e:	80 81       	ld	r24, Z
 890:	99 27       	eor	r25, r25
 892:	87 fd       	sbrc	r24, 7
 894:	90 95       	com	r25
 896:	0e 94 83 01 	call	0x306	; 0x306 <write_byte_to_fifo>
                    if ( Bus_states[state_count].bus_blockiert == false)
 89a:	20 91 7c 02 	lds	r18, 0x027C
 89e:	30 91 7d 02 	lds	r19, 0x027D
 8a2:	41 e1       	ldi	r20, 0x11	; 17
 8a4:	42 9f       	mul	r20, r18
 8a6:	c0 01       	movw	r24, r0
 8a8:	43 9f       	mul	r20, r19
 8aa:	90 0d       	add	r25, r0
 8ac:	11 24       	eor	r1, r1
 8ae:	83 56       	subi	r24, 0x63	; 99
 8b0:	9e 4f       	sbci	r25, 0xFE	; 254
 8b2:	fc 01       	movw	r30, r24
 8b4:	90 81       	ld	r25, Z
 8b6:	81 e0       	ldi	r24, 0x01	; 1
 8b8:	89 27       	eor	r24, r25
 8ba:	88 23       	and	r24, r24
 8bc:	99 f2       	breq	.-90     	; 0x864 <__stack+0x5>
 8be:	ca cf       	rjmp	.-108    	; 0x854 <putc_str_1wire+0x3a>

                }
        }
    else
        {
            return NULL;
 8c0:	00 00       	nop
        }

}
 8c2:	0f 90       	pop	r0
 8c4:	0f 90       	pop	r0
 8c6:	0f 90       	pop	r0
 8c8:	0f 90       	pop	r0
 8ca:	df 91       	pop	r29
 8cc:	cf 91       	pop	r28
 8ce:	08 95       	ret

000008d0 <__vector_13>:
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
 8d0:	1f 92       	push	r1
 8d2:	0f 92       	push	r0
 8d4:	00 90 5f 00 	lds	r0, 0x005F
 8d8:	0f 92       	push	r0
 8da:	11 24       	eor	r1, r1
 8dc:	2f 93       	push	r18
 8de:	8f 93       	push	r24
 8e0:	9f 93       	push	r25
 8e2:	ef 93       	push	r30
 8e4:	ff 93       	push	r31
 8e6:	cf 93       	push	r28
 8e8:	df 93       	push	r29
 8ea:	00 d0       	rcall	.+0      	; 0x8ec <__vector_13+0x1c>
 8ec:	00 d0       	rcall	.+0      	; 0x8ee <__vector_13+0x1e>
 8ee:	cd b7       	in	r28, 0x3d	; 61
 8f0:	de b7       	in	r29, 0x3e	; 62
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
 8f2:	8b e2       	ldi	r24, 0x2B	; 43
 8f4:	90 e0       	ldi	r25, 0x00	; 0
 8f6:	fc 01       	movw	r30, r24
 8f8:	80 81       	ld	r24, Z
 8fa:	8a 83       	std	Y+2, r24	; 0x02
    data = UART0_DATA;
 8fc:	8c e2       	ldi	r24, 0x2C	; 44
 8fe:	90 e0       	ldi	r25, 0x00	; 0
 900:	fc 01       	movw	r30, r24
 902:	80 81       	ld	r24, Z
 904:	8b 83       	std	Y+3, r24	; 0x03
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
 906:	8a 81       	ldd	r24, Y+2	; 0x02
 908:	88 71       	andi	r24, 0x18	; 24
 90a:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 90c:	80 91 88 01 	lds	r24, 0x0188
 910:	8f 5f       	subi	r24, 0xFF	; 255
 912:	8f 71       	andi	r24, 0x1F	; 31
 914:	8c 83       	std	Y+4, r24	; 0x04
    
    if ( tmphead == UART_RxTail ) {
 916:	80 91 89 01 	lds	r24, 0x0189
 91a:	9c 81       	ldd	r25, Y+4	; 0x04
 91c:	98 17       	cp	r25, r24
 91e:	19 f4       	brne	.+6      	; 0x926 <__vector_13+0x56>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 920:	82 e0       	ldi	r24, 0x02	; 2
 922:	89 83       	std	Y+1, r24	; 0x01
 924:	0b c0       	rjmp	.+22     	; 0x93c <__vector_13+0x6c>
    }else{
        /* store new index */
        UART_RxHead = tmphead;
 926:	8c 81       	ldd	r24, Y+4	; 0x04
 928:	80 93 88 01 	sts	0x0188, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 92c:	8c 81       	ldd	r24, Y+4	; 0x04
 92e:	88 2f       	mov	r24, r24
 930:	90 e0       	ldi	r25, 0x00	; 0
 932:	8a 59       	subi	r24, 0x9A	; 154
 934:	9e 4f       	sbci	r25, 0xFE	; 254
 936:	2b 81       	ldd	r18, Y+3	; 0x03
 938:	fc 01       	movw	r30, r24
 93a:	20 83       	st	Z, r18
    }
    UART_LastRxError |= lastRxError;   
 93c:	90 91 8a 01 	lds	r25, 0x018A
 940:	89 81       	ldd	r24, Y+1	; 0x01
 942:	89 2b       	or	r24, r25
 944:	80 93 8a 01 	sts	0x018A, r24
}
 948:	0f 90       	pop	r0
 94a:	0f 90       	pop	r0
 94c:	0f 90       	pop	r0
 94e:	0f 90       	pop	r0
 950:	df 91       	pop	r29
 952:	cf 91       	pop	r28
 954:	ff 91       	pop	r31
 956:	ef 91       	pop	r30
 958:	9f 91       	pop	r25
 95a:	8f 91       	pop	r24
 95c:	2f 91       	pop	r18
 95e:	0f 90       	pop	r0
 960:	00 92 5f 00 	sts	0x005F, r0
 964:	0f 90       	pop	r0
 966:	1f 90       	pop	r1
 968:	18 95       	reti

0000096a <__vector_14>:
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
 96a:	1f 92       	push	r1
 96c:	0f 92       	push	r0
 96e:	00 90 5f 00 	lds	r0, 0x005F
 972:	0f 92       	push	r0
 974:	11 24       	eor	r1, r1
 976:	2f 93       	push	r18
 978:	3f 93       	push	r19
 97a:	8f 93       	push	r24
 97c:	9f 93       	push	r25
 97e:	ef 93       	push	r30
 980:	ff 93       	push	r31
 982:	cf 93       	push	r28
 984:	df 93       	push	r29
 986:	1f 92       	push	r1
 988:	cd b7       	in	r28, 0x3d	; 61
 98a:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
 98c:	90 91 86 01 	lds	r25, 0x0186
 990:	80 91 87 01 	lds	r24, 0x0187
 994:	98 17       	cp	r25, r24
 996:	a1 f0       	breq	.+40     	; 0x9c0 <__vector_14+0x56>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 998:	80 91 87 01 	lds	r24, 0x0187
 99c:	8f 5f       	subi	r24, 0xFF	; 255
 99e:	8f 71       	andi	r24, 0x1F	; 31
 9a0:	89 83       	std	Y+1, r24	; 0x01
        UART_TxTail = tmptail;
 9a2:	89 81       	ldd	r24, Y+1	; 0x01
 9a4:	80 93 87 01 	sts	0x0187, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
 9a8:	8c e2       	ldi	r24, 0x2C	; 44
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	29 81       	ldd	r18, Y+1	; 0x01
 9ae:	22 2f       	mov	r18, r18
 9b0:	30 e0       	ldi	r19, 0x00	; 0
 9b2:	2a 5b       	subi	r18, 0xBA	; 186
 9b4:	3e 4f       	sbci	r19, 0xFE	; 254
 9b6:	f9 01       	movw	r30, r18
 9b8:	20 81       	ld	r18, Z
 9ba:	fc 01       	movw	r30, r24
 9bc:	20 83       	st	Z, r18
 9be:	09 c0       	rjmp	.+18     	; 0x9d2 <__vector_14+0x68>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 9c0:	8a e2       	ldi	r24, 0x2A	; 42
 9c2:	90 e0       	ldi	r25, 0x00	; 0
 9c4:	2a e2       	ldi	r18, 0x2A	; 42
 9c6:	30 e0       	ldi	r19, 0x00	; 0
 9c8:	f9 01       	movw	r30, r18
 9ca:	20 81       	ld	r18, Z
 9cc:	2f 7d       	andi	r18, 0xDF	; 223
 9ce:	fc 01       	movw	r30, r24
 9d0:	20 83       	st	Z, r18
    }
}
 9d2:	0f 90       	pop	r0
 9d4:	df 91       	pop	r29
 9d6:	cf 91       	pop	r28
 9d8:	ff 91       	pop	r31
 9da:	ef 91       	pop	r30
 9dc:	9f 91       	pop	r25
 9de:	8f 91       	pop	r24
 9e0:	3f 91       	pop	r19
 9e2:	2f 91       	pop	r18
 9e4:	0f 90       	pop	r0
 9e6:	00 92 5f 00 	sts	0x005F, r0
 9ea:	0f 90       	pop	r0
 9ec:	1f 90       	pop	r1
 9ee:	18 95       	reti

000009f0 <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
 9f0:	cf 93       	push	r28
 9f2:	df 93       	push	r29
 9f4:	00 d0       	rcall	.+0      	; 0x9f6 <uart_init+0x6>
 9f6:	cd b7       	in	r28, 0x3d	; 61
 9f8:	de b7       	in	r29, 0x3e	; 62
 9fa:	9a 83       	std	Y+2, r25	; 0x02
 9fc:	89 83       	std	Y+1, r24	; 0x01
    UART_TxHead = 0;
 9fe:	10 92 86 01 	sts	0x0186, r1
    UART_TxTail = 0;
 a02:	10 92 87 01 	sts	0x0187, r1
    UART_RxHead = 0;
 a06:	10 92 88 01 	sts	0x0188, r1
    UART_RxTail = 0;
 a0a:	10 92 89 01 	sts	0x0189, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
 a0e:	89 81       	ldd	r24, Y+1	; 0x01
 a10:	9a 81       	ldd	r25, Y+2	; 0x02
 a12:	99 23       	and	r25, r25
 a14:	54 f4       	brge	.+20     	; 0xa2a <uart_init+0x3a>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
 a16:	8b e2       	ldi	r24, 0x2B	; 43
 a18:	90 e0       	ldi	r25, 0x00	; 0
 a1a:	22 e0       	ldi	r18, 0x02	; 2
 a1c:	fc 01       	movw	r30, r24
 a1e:	20 83       	st	Z, r18
    	 baudrate &= ~0x8000;
 a20:	89 81       	ldd	r24, Y+1	; 0x01
 a22:	9a 81       	ldd	r25, Y+2	; 0x02
 a24:	9f 77       	andi	r25, 0x7F	; 127
 a26:	9a 83       	std	Y+2, r25	; 0x02
 a28:	89 83       	std	Y+1, r24	; 0x01
    }
    UBRRH = (unsigned char)(baudrate>>8);
 a2a:	80 e4       	ldi	r24, 0x40	; 64
 a2c:	90 e0       	ldi	r25, 0x00	; 0
 a2e:	29 81       	ldd	r18, Y+1	; 0x01
 a30:	3a 81       	ldd	r19, Y+2	; 0x02
 a32:	23 2f       	mov	r18, r19
 a34:	33 27       	eor	r19, r19
 a36:	fc 01       	movw	r30, r24
 a38:	20 83       	st	Z, r18
    UBRRL = (unsigned char) baudrate;
 a3a:	89 e2       	ldi	r24, 0x29	; 41
 a3c:	90 e0       	ldi	r25, 0x00	; 0
 a3e:	29 81       	ldd	r18, Y+1	; 0x01
 a40:	fc 01       	movw	r30, r24
 a42:	20 83       	st	Z, r18
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
 a44:	8a e2       	ldi	r24, 0x2A	; 42
 a46:	90 e0       	ldi	r25, 0x00	; 0
 a48:	28 e9       	ldi	r18, 0x98	; 152
 a4a:	fc 01       	movw	r30, r24
 a4c:	20 83       	st	Z, r18
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
 a4e:	80 e4       	ldi	r24, 0x40	; 64
 a50:	90 e0       	ldi	r25, 0x00	; 0
 a52:	26 e8       	ldi	r18, 0x86	; 134
 a54:	fc 01       	movw	r30, r24
 a56:	20 83       	st	Z, r18
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
 a58:	0f 90       	pop	r0
 a5a:	0f 90       	pop	r0
 a5c:	df 91       	pop	r29
 a5e:	cf 91       	pop	r28
 a60:	08 95       	ret

00000a62 <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
 a62:	cf 93       	push	r28
 a64:	df 93       	push	r29
 a66:	00 d0       	rcall	.+0      	; 0xa68 <uart_getc+0x6>
 a68:	cd b7       	in	r28, 0x3d	; 61
 a6a:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
 a6c:	90 91 88 01 	lds	r25, 0x0188
 a70:	80 91 89 01 	lds	r24, 0x0189
 a74:	98 17       	cp	r25, r24
 a76:	19 f4       	brne	.+6      	; 0xa7e <uart_getc+0x1c>
        return UART_NO_DATA;   /* no data available */
 a78:	80 e0       	ldi	r24, 0x00	; 0
 a7a:	91 e0       	ldi	r25, 0x01	; 1
 a7c:	17 c0       	rjmp	.+46     	; 0xaac <uart_getc+0x4a>
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
 a7e:	80 91 89 01 	lds	r24, 0x0189
 a82:	8f 5f       	subi	r24, 0xFF	; 255
 a84:	8f 71       	andi	r24, 0x1F	; 31
 a86:	89 83       	std	Y+1, r24	; 0x01
    UART_RxTail = tmptail; 
 a88:	89 81       	ldd	r24, Y+1	; 0x01
 a8a:	80 93 89 01 	sts	0x0189, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
 a8e:	89 81       	ldd	r24, Y+1	; 0x01
 a90:	88 2f       	mov	r24, r24
 a92:	90 e0       	ldi	r25, 0x00	; 0
 a94:	8a 59       	subi	r24, 0x9A	; 154
 a96:	9e 4f       	sbci	r25, 0xFE	; 254
 a98:	fc 01       	movw	r30, r24
 a9a:	80 81       	ld	r24, Z
 a9c:	8a 83       	std	Y+2, r24	; 0x02
    
    data = (UART_LastRxError << 8) + data;
 a9e:	80 91 8a 01 	lds	r24, 0x018A
    UART_LastRxError = 0;
 aa2:	10 92 8a 01 	sts	0x018A, r1
    return data;
 aa6:	8a 81       	ldd	r24, Y+2	; 0x02
 aa8:	88 2f       	mov	r24, r24
 aaa:	90 e0       	ldi	r25, 0x00	; 0

}/* uart_getc */
 aac:	0f 90       	pop	r0
 aae:	0f 90       	pop	r0
 ab0:	df 91       	pop	r29
 ab2:	cf 91       	pop	r28
 ab4:	08 95       	ret

00000ab6 <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
 ab6:	cf 93       	push	r28
 ab8:	df 93       	push	r29
 aba:	00 d0       	rcall	.+0      	; 0xabc <uart_putc+0x6>
 abc:	cd b7       	in	r28, 0x3d	; 61
 abe:	de b7       	in	r29, 0x3e	; 62
 ac0:	8a 83       	std	Y+2, r24	; 0x02
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 ac2:	80 91 86 01 	lds	r24, 0x0186
 ac6:	8f 5f       	subi	r24, 0xFF	; 255
 ac8:	8f 71       	andi	r24, 0x1F	; 31
 aca:	89 83       	std	Y+1, r24	; 0x01
    
    while ( tmphead == UART_TxTail ){
 acc:	00 00       	nop
 ace:	80 91 87 01 	lds	r24, 0x0187
 ad2:	99 81       	ldd	r25, Y+1	; 0x01
 ad4:	98 17       	cp	r25, r24
 ad6:	d9 f3       	breq	.-10     	; 0xace <uart_putc+0x18>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
 ad8:	89 81       	ldd	r24, Y+1	; 0x01
 ada:	88 2f       	mov	r24, r24
 adc:	90 e0       	ldi	r25, 0x00	; 0
 ade:	8a 5b       	subi	r24, 0xBA	; 186
 ae0:	9e 4f       	sbci	r25, 0xFE	; 254
 ae2:	2a 81       	ldd	r18, Y+2	; 0x02
 ae4:	fc 01       	movw	r30, r24
 ae6:	20 83       	st	Z, r18
    UART_TxHead = tmphead;
 ae8:	89 81       	ldd	r24, Y+1	; 0x01
 aea:	80 93 86 01 	sts	0x0186, r24

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
 aee:	8a e2       	ldi	r24, 0x2A	; 42
 af0:	90 e0       	ldi	r25, 0x00	; 0
 af2:	2a e2       	ldi	r18, 0x2A	; 42
 af4:	30 e0       	ldi	r19, 0x00	; 0
 af6:	f9 01       	movw	r30, r18
 af8:	20 81       	ld	r18, Z
 afa:	20 62       	ori	r18, 0x20	; 32
 afc:	fc 01       	movw	r30, r24
 afe:	20 83       	st	Z, r18

}/* uart_putc */
 b00:	0f 90       	pop	r0
 b02:	0f 90       	pop	r0
 b04:	df 91       	pop	r29
 b06:	cf 91       	pop	r28
 b08:	08 95       	ret

00000b0a <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
 b0a:	cf 93       	push	r28
 b0c:	df 93       	push	r29
 b0e:	00 d0       	rcall	.+0      	; 0xb10 <uart_puts+0x6>
 b10:	cd b7       	in	r28, 0x3d	; 61
 b12:	de b7       	in	r29, 0x3e	; 62
 b14:	9a 83       	std	Y+2, r25	; 0x02
 b16:	89 83       	std	Y+1, r24	; 0x01
    while (*s) 
 b18:	0b c0       	rjmp	.+22     	; 0xb30 <uart_puts+0x26>
      uart_putc(*s++);
 b1a:	89 81       	ldd	r24, Y+1	; 0x01
 b1c:	9a 81       	ldd	r25, Y+2	; 0x02
 b1e:	9c 01       	movw	r18, r24
 b20:	2f 5f       	subi	r18, 0xFF	; 255
 b22:	3f 4f       	sbci	r19, 0xFF	; 255
 b24:	3a 83       	std	Y+2, r19	; 0x02
 b26:	29 83       	std	Y+1, r18	; 0x01
 b28:	fc 01       	movw	r30, r24
 b2a:	80 81       	ld	r24, Z
 b2c:	0e 94 5b 05 	call	0xab6	; 0xab6 <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
 b30:	89 81       	ldd	r24, Y+1	; 0x01
 b32:	9a 81       	ldd	r25, Y+2	; 0x02
 b34:	fc 01       	movw	r30, r24
 b36:	80 81       	ld	r24, Z
 b38:	88 23       	and	r24, r24
 b3a:	79 f7       	brne	.-34     	; 0xb1a <uart_puts+0x10>
      uart_putc(*s++);

}/* uart_puts */
 b3c:	0f 90       	pop	r0
 b3e:	0f 90       	pop	r0
 b40:	df 91       	pop	r29
 b42:	cf 91       	pop	r28
 b44:	08 95       	ret

00000b46 <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
 b46:	1f 93       	push	r17
 b48:	cf 93       	push	r28
 b4a:	df 93       	push	r29
 b4c:	00 d0       	rcall	.+0      	; 0xb4e <uart_puts_p+0x8>
 b4e:	00 d0       	rcall	.+0      	; 0xb50 <uart_puts_p+0xa>
 b50:	1f 92       	push	r1
 b52:	cd b7       	in	r28, 0x3d	; 61
 b54:	de b7       	in	r29, 0x3e	; 62
 b56:	9d 83       	std	Y+5, r25	; 0x05
 b58:	8c 83       	std	Y+4, r24	; 0x04
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
 b5a:	03 c0       	rjmp	.+6      	; 0xb62 <uart_puts_p+0x1c>
      uart_putc(c);
 b5c:	81 2f       	mov	r24, r17
 b5e:	0e 94 5b 05 	call	0xab6	; 0xab6 <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
 b62:	8c 81       	ldd	r24, Y+4	; 0x04
 b64:	9d 81       	ldd	r25, Y+5	; 0x05
 b66:	9c 01       	movw	r18, r24
 b68:	2f 5f       	subi	r18, 0xFF	; 255
 b6a:	3f 4f       	sbci	r19, 0xFF	; 255
 b6c:	3d 83       	std	Y+5, r19	; 0x05
 b6e:	2c 83       	std	Y+4, r18	; 0x04
 b70:	9a 83       	std	Y+2, r25	; 0x02
 b72:	89 83       	std	Y+1, r24	; 0x01
 b74:	89 81       	ldd	r24, Y+1	; 0x01
 b76:	9a 81       	ldd	r25, Y+2	; 0x02
 b78:	fc 01       	movw	r30, r24
 b7a:	84 91       	lpm	r24, Z
 b7c:	8b 83       	std	Y+3, r24	; 0x03
 b7e:	8b 81       	ldd	r24, Y+3	; 0x03
 b80:	18 2f       	mov	r17, r24
 b82:	11 23       	and	r17, r17
 b84:	59 f7       	brne	.-42     	; 0xb5c <uart_puts_p+0x16>
      uart_putc(c);

}/* uart_puts_p */
 b86:	0f 90       	pop	r0
 b88:	0f 90       	pop	r0
 b8a:	0f 90       	pop	r0
 b8c:	0f 90       	pop	r0
 b8e:	0f 90       	pop	r0
 b90:	df 91       	pop	r29
 b92:	cf 91       	pop	r28
 b94:	1f 91       	pop	r17
 b96:	08 95       	ret

00000b98 <main>:




int main(void)
{
 b98:	cf 93       	push	r28
 b9a:	df 93       	push	r29
 b9c:	1f 92       	push	r1
 b9e:	cd b7       	in	r28, 0x3d	; 61
 ba0:	de b7       	in	r29, 0x3e	; 62
}


    //DEBUGOUTPUT("test");

    sei();
 ba2:	78 94       	sei
    */




           einstellungen_1wire();
 ba4:	0e 94 af 03 	call	0x75e	; 0x75e <einstellungen_1wire>

           ein_1wire();
 ba8:	0e 94 be 03 	call	0x77c	; 0x77c <ein_1wire>



           char blabla = 'a';
 bac:	81 e6       	ldi	r24, 0x61	; 97
 bae:	89 83       	std	Y+1, r24	; 0x01

           putc_1wire(blabla);
 bb0:	89 81       	ldd	r24, Y+1	; 0x01
 bb2:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <putc_1wire>


    while(1)                    //statemachine
        {

        };
 bb6:	ff cf       	rjmp	.-2      	; 0xbb6 <main+0x1e>

00000bb8 <_exit>:
 bb8:	f8 94       	cli

00000bba <__stop_program>:
 bba:	ff cf       	rjmp	.-2      	; 0xbba <__stop_program>
