// Seed: 1076737174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always cover (-1);
  assign id_14   = id_4;
  assign id_8[1] = id_8;
  wire id_17;
  wire id_18;
  ;
  wire id_19, id_20;
  logic   id_21;
  integer id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_4,
      id_4,
      id_3,
      id_1,
      id_2,
      id_4,
      id_5,
      id_5,
      id_3,
      id_4,
      id_1,
      id_1,
      id_2
  );
  wire id_6;
  wire id_7;
  assign id_2[(-1)-:-1] = -1;
endmodule
