------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -3.900
TNS   : -2918.942

Type  : Slow 900mV 85C Model Setup 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.128
TNS   : -53.263

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.363
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.450
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.483
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.792
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.114
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.099
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'D5M_PIXLCLK'
Slack : 15.430
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'OSC_50_BANK2'
Slack : 16.772
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : -0.181
TNS   : -22.940

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.206
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'OSC_50_BANK2'
Slack : 0.243
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.275
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'D5M_PIXLCLK'
Slack : 0.294
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.295
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.298
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.305
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.580
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.232
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -6.102
TNS   : -305.210

Type  : Slow 900mV 85C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -2.888
TNS   : -188.772

Type  : Slow 900mV 85C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : -0.688
TNS   : -3.883

Type  : Slow 900mV 85C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.036
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.375
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.785
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'OSC_50_BANK2'
Slack : 14.718
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'D5M_PIXLCLK'
Slack : 16.603
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.352
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.478
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.492
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.560
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'OSC_50_BANK2'
Slack : 1.381
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'D5M_PIXLCLK'
Slack : 1.552
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.248
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 5.101
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.466
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.504
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.625
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.707
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.880
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.960
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.340
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'OSC_50_BANK2'
Slack : 9.410
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'D5M_PIXLCLK'
Slack : 19.012
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 19.962
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -3.548
TNS   : -2452.428

Type  : Slow 900mV 0C Model Setup 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.098
TNS   : -51.738

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.455
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.458
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.624
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.835
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.418
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.176
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'D5M_PIXLCLK'
Slack : 15.621
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'OSC_50_BANK2'
Slack : 16.904
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : -0.166
TNS   : -21.024

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.192
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'OSC_50_BANK2'
Slack : 0.240
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.276
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.283
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.293
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'D5M_PIXLCLK'
Slack : 0.298
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.300
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.566
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.217
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -5.837
TNS   : -292.390

Type  : Slow 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -2.761
TNS   : -180.448

Type  : Slow 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : -0.559
TNS   : -3.002

Type  : Slow 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.135
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.576
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.149
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'OSC_50_BANK2'
Slack : 14.944
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'D5M_PIXLCLK'
Slack : 16.820
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.325
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.463
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.492
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.537
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'OSC_50_BANK2'
Slack : 1.190
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'D5M_PIXLCLK'
Slack : 1.408
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.178
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.847
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.456
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.473
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.644
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.702
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.897
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.940
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'OSC_50_BANK2'
Slack : 9.408
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'D5M_PIXLCLK'
Slack : 19.051
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 19.984
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.326
TNS   : -48.010

Type  : Fast 900mV 0C Model Setup 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.518
TNS   : -23.822

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.778
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.048
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.056
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.491
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.853
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 3.250
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'D5M_PIXLCLK'
Slack : 17.075
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'OSC_50_BANK2'
Slack : 18.164
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : -0.101
TNS   : -12.776

Type  : Fast 900mV 0C Model Hold 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.106
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.127
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'OSC_50_BANK2'
Slack : 0.130
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.152
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.153
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.155
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'D5M_PIXLCLK'
Slack : 0.178
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.478
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.132
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -4.044
TNS   : -196.249

Type  : Fast 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.904
TNS   : -125.347

Type  : Fast 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.557
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.877
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.711
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.835
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'OSC_50_BANK2'
Slack : 16.962
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'D5M_PIXLCLK'
Slack : 17.955
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.204
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.264
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.294
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.376
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'D5M_PIXLCLK'
Slack : 0.810
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'OSC_50_BANK2'
Slack : 0.834
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.306
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 3.330
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.484
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.505
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.833
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.716
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.085
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.155
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.331
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'OSC_50_BANK2'
Slack : 9.334
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'D5M_PIXLCLK'
Slack : 18.735
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 19.974
TNS   : 0.000

------------------------------------------------------------
