# 13.6.2.2.2. Parameter Buffer Layout (CDP1)

##### 13.6.2.2.2. Parameter Buffer Layout (CDP1)[ÔÉÅ](#parameter-buffer-layout-cdp1 "Permalink to this headline")

See [Parameter Buffer Layout](#parameter-buffer-layout), above, for CDP2 version of document.

Parameter reordering in the parameter buffer is prohibited, and each individual parameter placed in the parameter buffer is required to be aligned. That is, each parameter must be placed at the *n*th byte in the parameter buffer, where *n* is the smallest multiple of the parameter size that is greater than the offset of the last byte taken by the preceding parameter. The maximum size of the parameter buffer is 4KB.

For a more detailed description of PTX code generated by the CUDA compiler, please refer to the PTX-3.5 specification.