

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2'
================================================================
* Date:           Mon Aug 29 12:25:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1636_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_0511_21060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0_0_0_21063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5 = alloca i32 1"   --->   Operation 11 'alloca' 'pixbuf_y_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_10 = alloca i32 1"   --->   Operation 12 'alloca' 'pixbuf_y_val_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01020 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_01020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01024 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_7 = alloca i32 1"   --->   Operation 15 'alloca' 'pixbuf_y_val_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_8 = alloca i32 1"   --->   Operation 16 'alloca' 'pixbuf_y_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_9 = alloca i32 1"   --->   Operation 17 'alloca' 'pixbuf_y_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 18 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%WidthOut_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthOut_load"   --->   Operation 19 'read' 'WidthOut_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln1632_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln1632"   --->   Operation 20 'read' 'select_ln1632_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv263_cast_cast_cast_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv263_cast_cast_cast_cast"   --->   Operation 21 'read' 'conv263_cast_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loopWidth_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %loopWidth"   --->   Operation 22 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 23 'read' 'p_0_0_0_0_05191015_lcssa1040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01017_lcssa1043"   --->   Operation 24 'read' 'p_0_1_0_0_01017_lcssa1043_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01021_lcssa1046"   --->   Operation 25 'read' 'p_0_1_0_0_01021_lcssa1046_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0511_21058_lcssa1084"   --->   Operation 26 'read' 'p_0_0_0_0_0511_21058_lcssa1084_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_21061_lcssa1087"   --->   Operation 27 'read' 'p_0_0_0_0_0_21061_lcssa1087_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V"   --->   Operation 28 'read' 'pixbuf_y_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_2"   --->   Operation 29 'read' 'pixbuf_y_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_3"   --->   Operation 30 'read' 'pixbuf_y_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_4"   --->   Operation 31 'read' 'pixbuf_y_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln1632_cast = zext i2 %select_ln1632_read"   --->   Operation 32 'zext' 'select_ln1632_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.98ns)   --->   "%conv263_cast_cast_cast_cast_cast_cast = select i1 %conv263_cast_cast_cast_cast_read, i32 3, i32 0"   --->   Operation 33 'select' 'conv263_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_422, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_4_read, i8 %pixbuf_y_val_V_9"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_3_read, i8 %pixbuf_y_val_V_8"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_2_read, i8 %pixbuf_y_val_V_7"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_01021_lcssa1046_read, i8 %p_0_1_0_0_01024"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_01017_lcssa1043_read, i8 %p_0_1_0_0_01020"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_05191015_lcssa1040_read, i8 %pixbuf_y_val_V_10"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_21061_lcssa1087_read, i8 %p_0_0_0_0_0_21063"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0511_21058_lcssa1084_read, i8 %p_0_0_0_0_0511_21060"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %x"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_3 = load i15 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 47 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1636 = zext i15 %x_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 48 'zext' 'zext_ln1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.31ns)   --->   "%icmp_ln1636 = icmp_eq  i15 %x_3, i15 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 49 'icmp' 'icmp_ln1636' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.94ns)   --->   "%x_4 = add i15 %x_3, i15 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 50 'add' 'x_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1636 = br i1 %icmp_ln1636, void %for.body37.split, void %for.inc453.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 51 'br' 'br_ln1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln1639 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1639]   --->   Operation 52 'specpipeline' 'specpipeline_ln1639' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610]   --->   Operation 53 'specloopname' 'specloopname_ln1610' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%out_x = sub i16 %zext_ln1636, i16 %select_ln1632_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1641]   --->   Operation 54 'sub' 'out_x' <Predicate = (!icmp_ln1636)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%odd_col = trunc i16 %out_x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598]   --->   Operation 55 'trunc' 'odd_col' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln1643 = icmp_ult  i16 %zext_ln1636, i16 %WidthOut_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643]   --->   Operation 56 'icmp' 'icmp_ln1643' <Predicate = (!icmp_ln1636)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1643 = br i1 %icmp_ln1643, void %for.body144_ifconv, void %for.body50" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643]   --->   Operation 57 'br' 'br_ln1643' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.31ns)   --->   "%cmp148 = icmp_eq  i15 %x_3, i15 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 58 'icmp' 'cmp148' <Predicate = (!icmp_ln1636)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_x, i32 15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783]   --->   Operation 59 'bitselect' 'tmp' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1783 = br i1 %tmp, void %if.then445, void %for.inc450" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783]   --->   Operation 60 'br' 'br_ln1783' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1785 = br i1 %p_read_2, void %if.else447, void %if.then446" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1785]   --->   Operation 61 'br' 'br_ln1785' <Predicate = (!icmp_ln1636 & !tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1789 = br void %for.inc450" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1789]   --->   Operation 62 'br' 'br_ln1789' <Predicate = (!icmp_ln1636 & !tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln1636 = store i15 %x_4, i15 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 63 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 64 [1/1] (2.05ns)   --->   "%stream_scaled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_scaled" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'stream_scaled_read' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %stream_scaled_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_01024" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 68 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01020" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 69 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 70 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_2_0_0_01014_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 71 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01012_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 72 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145, i8 %p_0_0_0_0_05191010_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 73 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1651 = br void %for.body144_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 74 'br' 'br_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_11 = load i8 %pixbuf_y_val_V_7"   --->   Operation 75 'load' 'pixbuf_y_val_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_12 = load i8 %pixbuf_y_val_V_8"   --->   Operation 76 'load' 'pixbuf_y_val_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_13 = load i8 %pixbuf_y_val_V_9"   --->   Operation 77 'load' 'pixbuf_y_val_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_out3_load = load i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 79 'load' 'p_out3_load' <Predicate = (!icmp_ln1636 & !cmp148 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_out2_load = load i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 80 'load' 'p_out2_load' <Predicate = (!icmp_ln1636 & !cmp148 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_out1_load = load i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 81 'load' 'p_out1_load' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_out_load = load i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 82 'load' 'p_out_load' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_load_1 = load i8 %p_0_0_0_0_0511_21060" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 83 'load' 'p_0_0_0_0_0511_21060_load_1' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_load_1 = load i8 %p_0_0_0_0_0_21063" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 84 'load' 'p_0_0_0_0_0_21063_load_1' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_14 = load i8 %pixbuf_y_val_V_10"   --->   Operation 85 'load' 'pixbuf_y_val_V_14' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01020_load = load i8 %p_0_1_0_0_01020" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 86 'load' 'p_0_1_0_0_01020_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01024_load = load i8 %p_0_1_0_0_01024" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 87 'load' 'p_0_1_0_0_01024_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.24ns)   --->   "%rhs_V_2 = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063_load_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 88 'select' 'rhs_V_2' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.24ns)   --->   "%rhs_3 = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060_load_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 89 'select' 'rhs_3' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.24ns)   --->   "%lhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out2_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 90 'select' 'lhs_V' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.24ns)   --->   "%rhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 91 'select' 'rhs_V' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.24ns)   --->   "%lhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out3_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 92 'select' 'lhs' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.24ns)   --->   "%rhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out1_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 93 'select' 'rhs' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1541_2 = zext i8 %rhs_3"   --->   Operation 94 'zext' 'zext_ln1541_2' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.91ns)   --->   "%ret_V_2 = add i9 %zext_ln1541_2, i9 2"   --->   Operation 95 'add' 'ret_V_2' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1541_6 = zext i8 %rhs_V_2"   --->   Operation 96 'zext' 'zext_ln1541_6' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.91ns)   --->   "%ret_V_4 = add i9 %zext_ln1541_6, i9 2"   --->   Operation 97 'add' 'ret_V_4' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191010_out_load = load i8 %p_0_0_0_0_05191010_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'load' 'p_0_0_0_0_05191010_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01012_out_load = load i8 %p_0_1_0_0_01012_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'p_0_1_0_0_01012_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01014_out_load = load i8 %p_0_2_0_0_01014_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'p_0_2_0_0_01014_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_01014_out_load, i8 %p_0_1_0_0_01012_out_load, i8 %p_0_0_0_0_05191010_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1786 = br void %if.end448" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1786]   --->   Operation 103 'br' 'br_ln1786' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load = load i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 104 'load' 'pixbuf_y_val_V_5_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_5_load, i8 %pixbuf_y_val_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 105 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 106 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 107 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_14, i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 108 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 109 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 110 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_V_2, i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 111 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_3, i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 112 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_V, i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 113 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs, i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 114 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6_out_load = load i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1742]   --->   Operation 115 'load' 'pixbuf_y_val_V_6_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %pixbuf_y_val_V_6_out_load, i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_13, i32 %conv263_cast_cast_cast_cast_cast_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1742]   --->   Operation 116 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs, i1 0"   --->   Operation 117 'bitconcatenate' 'ret_V' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i8 %lhs"   --->   Operation 118 'zext' 'zext_ln1541' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i9 %ret_V"   --->   Operation 119 'zext' 'zext_ln1541_1' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1541_3 = zext i9 %ret_V_2"   --->   Operation 120 'zext' 'zext_ln1541_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_2 = add i10 %zext_ln1541_3, i10 %zext_ln1541"   --->   Operation 121 'add' 'add_ln1541_2' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_1 = add i10 %add_ln1541_2, i10 %zext_ln1541_1"   --->   Operation 122 'add' 'add_ln1541_1' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_1, i32 2, i32 9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1603]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs_V, i1 0"   --->   Operation 124 'bitconcatenate' 'ret_V_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1541_4 = zext i8 %lhs_V"   --->   Operation 125 'zext' 'zext_ln1541_4' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1541_5 = zext i9 %ret_V_3"   --->   Operation 126 'zext' 'zext_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1541_7 = zext i9 %ret_V_4"   --->   Operation 127 'zext' 'zext_ln1541_7' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_5 = add i10 %zext_ln1541_7, i10 %zext_ln1541_4"   --->   Operation 128 'add' 'add_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_4 = add i10 %add_ln1541_5, i10 %zext_ln1541_5"   --->   Operation 129 'add' 'add_ln1541_4' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%filt_res1_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_4, i32 2, i32 9"   --->   Operation 130 'partselect' 'filt_res1_4' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 131 'store' 'store_ln1636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_load = load i8 %p_0_0_0_0_0511_21060"   --->   Operation 143 'load' 'p_0_0_0_0_0511_21060_load' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_load = load i8 %p_0_0_0_0_0_21063"   --->   Operation 144 'load' 'p_0_0_0_0_0_21063_load' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load_1 = load i8 %pixbuf_y_val_V_5"   --->   Operation 145 'load' 'pixbuf_y_val_V_5_load_1' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_9_out"   --->   Operation 146 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_8_out"   --->   Operation 147 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_7_out"   --->   Operation 148 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_val_V_5_out, i8 %pixbuf_y_val_V_5_load_1"   --->   Operation 149 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0_21063_out, i8 %p_0_0_0_0_0_21063_load"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0511_21060_out, i8 %p_0_0_0_0_0511_21060_load"   --->   Operation 151 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%filt_res1_1_out_load = load i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 132 'load' 'filt_res1_1_out_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %filt_res1_4"   --->   Operation 133 'zext' 'zext_ln587' <Predicate = (!odd_col)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.48ns)   --->   "%filt_res1 = select i1 %odd_col, i64 %filt_res1_1_out_load, i64 %zext_ln587" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598]   --->   Operation 134 'select' 'filt_res1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1636 = trunc i64 %filt_res1_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 135 'trunc' 'trunc_ln1636' <Predicate = (odd_col)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.24ns)   --->   "%select_ln1757 = select i1 %odd_col, i8 %trunc_ln1636, i8 %trunc_ln2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1757]   --->   Operation 136 'select' 'select_ln1757' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln1757, i8 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'bitconcatenate' 'tmp_1' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'zext' 'zext_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end448"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln1636 = store i64 %filt_res1, i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 141 'store' 'store_ln1636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln1636 = br void %for.body37" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 142 'br' 'br_ln1636' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixbuf_y_val_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_0_21061_lcssa1087]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_0511_21058_lcssa1084]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_01021_lcssa1046]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_01017_lcssa1043]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_05191015_lcssa1040]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv263_cast_cast_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln1632]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthOut_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ stream_scaled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pixbuf_y_val_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0_21063_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0511_21060_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_01014_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01012_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_05191010_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_res1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                     (alloca           ) [ 010000]
p_0_0_0_0_0511_21060                  (alloca           ) [ 011110]
p_0_0_0_0_0_21063                     (alloca           ) [ 011110]
pixbuf_y_val_V_5                      (alloca           ) [ 011110]
pixbuf_y_val_V_10                     (alloca           ) [ 011100]
p_0_1_0_0_01020                       (alloca           ) [ 011100]
p_0_1_0_0_01024                       (alloca           ) [ 011100]
pixbuf_y_val_V_7                      (alloca           ) [ 011100]
pixbuf_y_val_V_8                      (alloca           ) [ 011100]
pixbuf_y_val_V_9                      (alloca           ) [ 011100]
p_read_2                              (read             ) [ 011111]
WidthOut_load_read                    (read             ) [ 000000]
select_ln1632_read                    (read             ) [ 000000]
conv263_cast_cast_cast_cast_read      (read             ) [ 000000]
loopWidth_read                        (read             ) [ 000000]
p_0_0_0_0_05191015_lcssa1040_read     (read             ) [ 000000]
p_0_1_0_0_01017_lcssa1043_read        (read             ) [ 000000]
p_0_1_0_0_01021_lcssa1046_read        (read             ) [ 000000]
p_0_0_0_0_0511_21058_lcssa1084_read   (read             ) [ 000000]
p_0_0_0_0_0_21061_lcssa1087_read      (read             ) [ 000000]
pixbuf_y_val_V_read                   (read             ) [ 000000]
pixbuf_y_val_V_2_read                 (read             ) [ 000000]
pixbuf_y_val_V_3_read                 (read             ) [ 000000]
pixbuf_y_val_V_4_read                 (read             ) [ 000000]
select_ln1632_cast                    (zext             ) [ 000000]
conv263_cast_cast_cast_cast_cast_cast (select           ) [ 011110]
specinterface_ln0                     (specinterface    ) [ 000000]
specinterface_ln0                     (specinterface    ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
br_ln0                                (br               ) [ 000000]
x_3                                   (load             ) [ 000000]
zext_ln1636                           (zext             ) [ 000000]
icmp_ln1636                           (icmp             ) [ 011110]
x_4                                   (add              ) [ 000000]
br_ln1636                             (br               ) [ 000000]
specpipeline_ln1639                   (specpipeline     ) [ 000000]
specloopname_ln1610                   (specloopname     ) [ 000000]
out_x                                 (sub              ) [ 000000]
odd_col                               (trunc            ) [ 011111]
icmp_ln1643                           (icmp             ) [ 011000]
br_ln1643                             (br               ) [ 000000]
cmp148                                (icmp             ) [ 011100]
tmp                                   (bitselect        ) [ 011111]
br_ln1783                             (br               ) [ 000000]
br_ln1785                             (br               ) [ 000000]
br_ln1789                             (br               ) [ 000000]
store_ln1636                          (store            ) [ 000000]
stream_scaled_read                    (read             ) [ 000000]
trunc_ln145                           (trunc            ) [ 000000]
trunc_ln145_1                         (partselect       ) [ 000000]
trunc_ln145_2                         (partselect       ) [ 000000]
store_ln1651                          (store            ) [ 000000]
store_ln1651                          (store            ) [ 000000]
store_ln1651                          (store            ) [ 000000]
store_ln1651                          (store            ) [ 000000]
store_ln1651                          (store            ) [ 000000]
store_ln1651                          (store            ) [ 000000]
br_ln1651                             (br               ) [ 000000]
pixbuf_y_val_V_11                     (load             ) [ 010010]
pixbuf_y_val_V_12                     (load             ) [ 010010]
pixbuf_y_val_V_13                     (load             ) [ 010010]
speclooptripcount_ln0                 (speclooptripcount) [ 000000]
p_out3_load                           (load             ) [ 000000]
p_out2_load                           (load             ) [ 000000]
p_out1_load                           (load             ) [ 000000]
p_out_load                            (load             ) [ 000000]
p_0_0_0_0_0511_21060_load_1           (load             ) [ 000000]
p_0_0_0_0_0_21063_load_1              (load             ) [ 000000]
pixbuf_y_val_V_14                     (load             ) [ 000000]
p_0_1_0_0_01020_load                  (load             ) [ 000000]
p_0_1_0_0_01024_load                  (load             ) [ 000000]
rhs_V_2                               (select           ) [ 000000]
rhs_3                                 (select           ) [ 000000]
lhs_V                                 (select           ) [ 010010]
rhs_V                                 (select           ) [ 010010]
lhs                                   (select           ) [ 010010]
rhs                                   (select           ) [ 010010]
zext_ln1541_2                         (zext             ) [ 000000]
ret_V_2                               (add              ) [ 010010]
zext_ln1541_6                         (zext             ) [ 000000]
ret_V_4                               (add              ) [ 010010]
p_0_0_0_0_05191010_out_load           (load             ) [ 000000]
p_0_1_0_0_01012_out_load              (load             ) [ 000000]
p_0_2_0_0_01014_out_load              (load             ) [ 000000]
p_0                                   (bitconcatenate   ) [ 000000]
write_ln174                           (write            ) [ 000000]
br_ln1786                             (br               ) [ 000000]
pixbuf_y_val_V_5_load                 (load             ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
store_ln1636                          (store            ) [ 000000]
pixbuf_y_val_V_6_out_load             (load             ) [ 000000]
tmp_2                                 (mux              ) [ 010001]
ret_V                                 (bitconcatenate   ) [ 000000]
zext_ln1541                           (zext             ) [ 000000]
zext_ln1541_1                         (zext             ) [ 000000]
zext_ln1541_3                         (zext             ) [ 000000]
add_ln1541_2                          (add              ) [ 000000]
add_ln1541_1                          (add              ) [ 000000]
trunc_ln2                             (partselect       ) [ 010001]
ret_V_3                               (bitconcatenate   ) [ 000000]
zext_ln1541_4                         (zext             ) [ 000000]
zext_ln1541_5                         (zext             ) [ 000000]
zext_ln1541_7                         (zext             ) [ 000000]
add_ln1541_5                          (add              ) [ 000000]
add_ln1541_4                          (add              ) [ 000000]
filt_res1_4                           (partselect       ) [ 010001]
store_ln1636                          (store            ) [ 000000]
filt_res1_1_out_load                  (load             ) [ 000000]
zext_ln587                            (zext             ) [ 000000]
filt_res1                             (select           ) [ 000000]
trunc_ln1636                          (trunc            ) [ 000000]
select_ln1757                         (select           ) [ 000000]
tmp_1                                 (bitconcatenate   ) [ 000000]
zext_ln174                            (zext             ) [ 000000]
write_ln174                           (write            ) [ 000000]
br_ln0                                (br               ) [ 000000]
store_ln1636                          (store            ) [ 000000]
br_ln1636                             (br               ) [ 000000]
p_0_0_0_0_0511_21060_load             (load             ) [ 000000]
p_0_0_0_0_0_21063_load                (load             ) [ 000000]
pixbuf_y_val_V_5_load_1               (load             ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
write_ln0                             (write            ) [ 000000]
write_ln0                             (write            ) [ 000000]
write_ln0                             (write            ) [ 000000]
ret_ln0                               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixbuf_y_val_V_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixbuf_y_val_V_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixbuf_y_val_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixbuf_y_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_0_0_0_0_0_21061_lcssa1087">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_21061_lcssa1087"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0_0_0_0_0511_21058_lcssa1084">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0511_21058_lcssa1084"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_0_1_0_0_01021_lcssa1046">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01021_lcssa1046"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_0_1_0_0_01017_lcssa1043">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01017_lcssa1043"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_0_0_0_0_05191015_lcssa1040">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05191015_lcssa1040"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="loopWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv263_cast_cast_cast_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv263_cast_cast_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="select_ln1632">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1632"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="WidthOut_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_scaled">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_scaled"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_out_422">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_422"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pixbuf_y_val_V_9_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_9_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pixbuf_y_val_V_8_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pixbuf_y_val_V_7_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pixbuf_y_val_V_6_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pixbuf_y_val_V_5_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_0_0_0_0_0_21063_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_21063_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_0_0_0_0_0511_21060_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0511_21060_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_out1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_out2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_out3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_0_2_0_0_01014_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_01014_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_0_1_0_0_01012_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01012_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_0_0_0_0_05191010_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05191010_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="filt_res1_1_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_res1_1_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="x_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_0_0_0_0_0511_21060_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0511_21060/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_0_0_0_0_0_21063_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_21063/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pixbuf_y_val_V_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pixbuf_y_val_V_10_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_10/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_0_1_0_0_01020_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01020/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_0_1_0_0_01024_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01024/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="pixbuf_y_val_V_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pixbuf_y_val_V_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pixbuf_y_val_V_9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_2_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="WidthOut_load_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_load_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln1632_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1632_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv263_cast_cast_cast_cast_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv263_cast_cast_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="loopWidth_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="15" slack="0"/>
<pin id="207" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_0_0_0_0_05191015_lcssa1040_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_05191015_lcssa1040_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_0_1_0_0_01017_lcssa1043_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_01017_lcssa1043_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_0_1_0_0_01021_lcssa1046_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_01021_lcssa1046_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_0_0_0_0_0511_21058_lcssa1084_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_0511_21058_lcssa1084_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_0_0_0_0_0_21061_lcssa1087_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_0_21061_lcssa1087_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pixbuf_y_val_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pixbuf_y_val_V_2_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_2_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="pixbuf_y_val_V_3_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_3_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="pixbuf_y_val_V_4_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_4_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="stream_scaled_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_scaled_read/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="0" index="2" bw="24" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln0_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln0_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="write_ln0_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln1632_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln1632_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv263_cast_cast_cast_cast_cast_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv263_cast_cast_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln0_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln0_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln0_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln0_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln0_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln0_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln0_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln0_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln0_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="15" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="x_3_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="0"/>
<pin id="362" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln1636_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1636/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln1636_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="0"/>
<pin id="369" dir="0" index="1" bw="15" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1636/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="out_x_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="15" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="odd_col_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="odd_col/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln1643_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1643/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="cmp148_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp148/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln1636_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="0" index="1" bw="15" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln145_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln145_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="24" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="5" slack="0"/>
<pin id="423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln145_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln1651_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="1"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln1651_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="1"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln1651_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="1"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln1651_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln1651_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln1651_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1651/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="pixbuf_y_val_V_11_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="2"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_11/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pixbuf_y_val_V_12_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_12/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="pixbuf_y_val_V_13_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_13/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_out3_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out3_load/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_out2_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out2_load/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_out1_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out1_load/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_out_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out_load/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_0_0_0_0_0511_21060_load_1_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0511_21060_load_1/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_0_0_0_0_0_21063_load_1_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="2"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21063_load_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="pixbuf_y_val_V_14_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="2"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_14/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_0_1_0_0_01020_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="2"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01020_load/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_0_1_0_0_01024_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="2"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01024_load/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="rhs_V_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="rhs_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="2"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_3/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lhs_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="2"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="rhs_V_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lhs_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="rhs_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln1541_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="ret_V_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="3" slack="0"/>
<pin id="560" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln1541_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_6/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="ret_V_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_0_0_0_0_05191010_out_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05191010_out_load/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_0_1_0_0_01012_out_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01012_out_load/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_0_2_0_0_01014_out_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_01014_out_load/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_0_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="24" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="pixbuf_y_val_V_5_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="2"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_load/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln1636_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="2"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln1636_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="2"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln1636_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="2"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln1636_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="2"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln1636_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="2"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln1636_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="2"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln1636_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln1636_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln1636_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln1636_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="pixbuf_y_val_V_6_out_load_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_6_out_load/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="1"/>
<pin id="661" dir="0" index="3" bw="8" slack="1"/>
<pin id="662" dir="0" index="4" bw="8" slack="1"/>
<pin id="663" dir="0" index="5" bw="3" slack="3"/>
<pin id="664" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="ret_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="1"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln1541_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1541_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_1/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln1541_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="1"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_3/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln1541_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_2/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln1541_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="0"/>
<pin id="693" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_1/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="0"/>
<pin id="699" dir="0" index="2" bw="3" slack="0"/>
<pin id="700" dir="0" index="3" bw="5" slack="0"/>
<pin id="701" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="ret_V_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="1"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln1541_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_4/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln1541_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_5/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln1541_7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="1"/>
<pin id="722" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_7/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln1541_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_5/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln1541_4_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="0" index="1" bw="9" slack="0"/>
<pin id="732" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_4/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="filt_res1_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="10" slack="0"/>
<pin id="738" dir="0" index="2" bw="3" slack="0"/>
<pin id="739" dir="0" index="3" bw="5" slack="0"/>
<pin id="740" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="filt_res1_4/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln1636_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="filt_res1_1_out_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_res1_1_out_load/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln587_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="filt_res1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="4"/>
<pin id="759" dir="0" index="1" bw="64" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="filt_res1/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln1636_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1636/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln1757_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="4"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="0" index="2" bw="8" slack="1"/>
<pin id="772" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1757/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="1"/>
<pin id="778" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln174_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln1636_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1636/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_0_0_0_0_0511_21060_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="3"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0511_21060_load/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_0_0_0_0_0_21063_load_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="3"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21063_load/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="pixbuf_y_val_V_5_load_1_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="3"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_load_1/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="store_ln0_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln0_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="store_ln0_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="819" class="1005" name="x_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="15" slack="0"/>
<pin id="821" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_0_0_0_0_0511_21060_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0511_21060 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_0_0_0_0_0_21063_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_21063 "/>
</bind>
</comp>

<comp id="842" class="1005" name="pixbuf_y_val_V_5_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_5 "/>
</bind>
</comp>

<comp id="850" class="1005" name="pixbuf_y_val_V_10_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_10 "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_0_1_0_0_01020_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01020 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_0_1_0_0_01024_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01024 "/>
</bind>
</comp>

<comp id="871" class="1005" name="pixbuf_y_val_V_7_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="pixbuf_y_val_V_8_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_8 "/>
</bind>
</comp>

<comp id="885" class="1005" name="pixbuf_y_val_V_9_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_9 "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_read_2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="2"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="conv263_cast_cast_cast_cast_cast_cast_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="3"/>
<pin id="898" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv263_cast_cast_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="901" class="1005" name="icmp_ln1636_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1636 "/>
</bind>
</comp>

<comp id="905" class="1005" name="odd_col_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="2"/>
<pin id="907" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="odd_col "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln1643_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1643 "/>
</bind>
</comp>

<comp id="915" class="1005" name="cmp148_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp148 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="2"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="929" class="1005" name="pixbuf_y_val_V_11_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_11 "/>
</bind>
</comp>

<comp id="936" class="1005" name="pixbuf_y_val_V_12_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_12 "/>
</bind>
</comp>

<comp id="942" class="1005" name="pixbuf_y_val_V_13_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_13 "/>
</bind>
</comp>

<comp id="948" class="1005" name="lhs_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="953" class="1005" name="rhs_V_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="lhs_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="963" class="1005" name="rhs_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="968" class="1005" name="ret_V_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="9" slack="1"/>
<pin id="970" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="973" class="1005" name="ret_V_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="1"/>
<pin id="975" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="trunc_ln2_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="1"/>
<pin id="985" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="filt_res1_4_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="1"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filt_res1_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="100" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="122" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="138" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="138" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="138" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="192" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="198" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="258" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="252" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="246" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="222" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="216" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="210" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="240" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="234" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="228" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="86" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="204" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="360" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="298" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="363" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="186" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="360" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="86" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="96" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="379" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="373" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="264" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="102" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="264" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="104" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="98" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="102" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="264" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="106" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="108" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="418" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="414" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="428" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="418" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="414" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="499" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="505" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="496" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="508" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="484" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="508" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="492" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="505" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="480" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="505" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="488" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="518" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="118" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="511" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="118" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="120" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="577" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="573" pin="1"/><net_sink comp="585" pin=3"/></net>

<net id="595"><net_src comp="585" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="477" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="474" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="502" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="508" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="505" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="511" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="46" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="518" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="532" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="50" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="546" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="38" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="665"><net_src comp="124" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="672"><net_src comp="126" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="128" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="667" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="674" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="677" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="130" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="132" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="134" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="711"><net_src comp="126" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="128" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="706" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="713" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="716" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="130" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="132" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="134" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="38" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="60" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="762"><net_src comp="750" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="767"><net_src comp="750" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="768" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="790"><net_src comp="757" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="60" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="792" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="799"><net_src comp="796" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="803"><net_src comp="800" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="808"><net_src comp="32" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="36" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="140" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="829"><net_src comp="144" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="837"><net_src comp="148" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="845"><net_src comp="152" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="849"><net_src comp="842" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="853"><net_src comp="156" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="860"><net_src comp="160" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="867"><net_src comp="164" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="874"><net_src comp="168" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="881"><net_src comp="172" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="888"><net_src comp="176" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="895"><net_src comp="180" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="302" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="657" pin=5"/></net>

<net id="904"><net_src comp="367" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="385" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="914"><net_src comp="389" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="395" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="928"><net_src comp="401" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="471" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="939"><net_src comp="474" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="657" pin=3"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="945"><net_src comp="477" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="951"><net_src comp="525" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="956"><net_src comp="532" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="961"><net_src comp="539" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="966"><net_src comp="546" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="971"><net_src comp="557" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="976"><net_src comp="567" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="981"><net_src comp="657" pin="6"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="986"><net_src comp="696" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="991"><net_src comp="735" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="754" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_422 | {3 5 }
	Port: pixbuf_y_val_V_9_out | {4 }
	Port: pixbuf_y_val_V_8_out | {4 }
	Port: pixbuf_y_val_V_7_out | {4 }
	Port: pixbuf_y_val_V_6_out | {4 }
	Port: pixbuf_y_val_V_5_out | {4 }
	Port: p_0_0_0_0_0_21063_out | {4 }
	Port: p_0_0_0_0_0511_21060_out | {4 }
	Port: p_out | {3 }
	Port: p_out1 | {3 }
	Port: p_out2 | {3 }
	Port: p_out3 | {3 }
	Port: p_0_2_0_0_01014_out | {2 }
	Port: p_0_1_0_0_01012_out | {2 }
	Port: p_0_0_0_0_05191010_out | {2 }
	Port: filt_res1_1_out | {5 }
 - Input state : 
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : pixbuf_y_val_V_4 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : pixbuf_y_val_V_3 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : pixbuf_y_val_V_2 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : pixbuf_y_val_V | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_0_0_0_0_21061_lcssa1087 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_0_0_0_0511_21058_lcssa1084 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_1_0_0_01021_lcssa1046 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_1_0_0_01017_lcssa1043 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_0_0_0_05191015_lcssa1040 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : loopWidth | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : conv263_cast_cast_cast_cast | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : select_ln1632 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : WidthOut_load | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : stream_scaled | {2 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_read | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : pixbuf_y_val_V_6_out | {4 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_out1 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_out2 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_out3 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_2_0_0_01014_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_1_0_0_01012_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : p_0_0_0_0_05191010_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2 : filt_res1_1_out | {5 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_3 : 1
		zext_ln1636 : 2
		icmp_ln1636 : 2
		x_4 : 2
		br_ln1636 : 3
		out_x : 3
		odd_col : 4
		icmp_ln1643 : 3
		br_ln1643 : 4
		cmp148 : 2
		tmp : 4
		br_ln1783 : 5
		store_ln1636 : 3
	State 2
		store_ln1651 : 1
		store_ln1651 : 1
		store_ln1651 : 1
		store_ln1651 : 1
		store_ln1651 : 1
		store_ln1651 : 1
	State 3
		rhs_V_2 : 1
		rhs_3 : 1
		lhs_V : 1
		rhs_V : 1
		lhs : 1
		rhs : 1
		zext_ln1541_2 : 2
		ret_V_2 : 3
		zext_ln1541_6 : 2
		ret_V_4 : 3
		p_0 : 1
		write_ln174 : 2
		store_ln1636 : 1
		store_ln1636 : 1
		store_ln1636 : 1
		store_ln1636 : 1
		store_ln1636 : 1
		store_ln1636 : 1
		store_ln1636 : 2
		store_ln1636 : 2
		store_ln1636 : 2
		store_ln1636 : 2
	State 4
		tmp_2 : 1
		zext_ln1541_1 : 1
		add_ln1541_2 : 1
		add_ln1541_1 : 2
		trunc_ln2 : 3
		zext_ln1541_5 : 1
		add_ln1541_5 : 1
		add_ln1541_4 : 2
		filt_res1_4 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		filt_res1 : 1
		trunc_ln1636 : 1
		select_ln1757 : 2
		tmp_1 : 3
		zext_ln174 : 4
		write_ln174 : 5
		store_ln1636 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|          |   conv263_cast_cast_cast_cast_cast_cast_fu_302  |    0    |    3    |
|          |                  rhs_V_2_fu_511                 |    0    |    8    |
|          |                   rhs_3_fu_518                  |    0    |    8    |
|          |                   lhs_V_fu_525                  |    0    |    8    |
|  select  |                   rhs_V_fu_532                  |    0    |    8    |
|          |                    lhs_fu_539                   |    0    |    8    |
|          |                    rhs_fu_546                   |    0    |    8    |
|          |                 filt_res1_fu_757                |    0    |    64   |
|          |               select_ln1757_fu_768              |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|          |                    x_4_fu_373                   |    0    |    20   |
|          |                  ret_V_2_fu_557                 |    0    |    15   |
|          |                  ret_V_4_fu_567                 |    0    |    15   |
|    add   |               add_ln1541_2_fu_684               |    0    |    9    |
|          |               add_ln1541_1_fu_690               |    0    |    10   |
|          |               add_ln1541_5_fu_723               |    0    |    9    |
|          |               add_ln1541_4_fu_729               |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|
|          |                icmp_ln1636_fu_367               |    0    |    12   |
|   icmp   |                icmp_ln1643_fu_389               |    0    |    13   |
|          |                  cmp148_fu_395                  |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                   out_x_fu_379                  |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|
|    mux   |                   tmp_2_fu_657                  |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|
|          |               p_read_2_read_fu_180              |    0    |    0    |
|          |          WidthOut_load_read_read_fu_186         |    0    |    0    |
|          |          select_ln1632_read_read_fu_192         |    0    |    0    |
|          |   conv263_cast_cast_cast_cast_read_read_fu_198  |    0    |    0    |
|          |            loopWidth_read_read_fu_204           |    0    |    0    |
|          |  p_0_0_0_0_05191015_lcssa1040_read_read_fu_210  |    0    |    0    |
|          |    p_0_1_0_0_01017_lcssa1043_read_read_fu_216   |    0    |    0    |
|   read   |    p_0_1_0_0_01021_lcssa1046_read_read_fu_222   |    0    |    0    |
|          | p_0_0_0_0_0511_21058_lcssa1084_read_read_fu_228 |    0    |    0    |
|          |   p_0_0_0_0_0_21061_lcssa1087_read_read_fu_234  |    0    |    0    |
|          |         pixbuf_y_val_V_read_read_fu_240         |    0    |    0    |
|          |        pixbuf_y_val_V_2_read_read_fu_246        |    0    |    0    |
|          |        pixbuf_y_val_V_3_read_read_fu_252        |    0    |    0    |
|          |        pixbuf_y_val_V_4_read_read_fu_258        |    0    |    0    |
|          |          stream_scaled_read_read_fu_264         |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                 grp_write_fu_270                |    0    |    0    |
|   write  |              write_ln0_write_fu_277             |    0    |    0    |
|          |              write_ln0_write_fu_284             |    0    |    0    |
|          |              write_ln0_write_fu_291             |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |            select_ln1632_cast_fu_298            |    0    |    0    |
|          |                zext_ln1636_fu_363               |    0    |    0    |
|          |               zext_ln1541_2_fu_553              |    0    |    0    |
|          |               zext_ln1541_6_fu_563              |    0    |    0    |
|          |                zext_ln1541_fu_674               |    0    |    0    |
|   zext   |               zext_ln1541_1_fu_677              |    0    |    0    |
|          |               zext_ln1541_3_fu_681              |    0    |    0    |
|          |               zext_ln1541_4_fu_713              |    0    |    0    |
|          |               zext_ln1541_5_fu_716              |    0    |    0    |
|          |               zext_ln1541_7_fu_720              |    0    |    0    |
|          |                zext_ln587_fu_754                |    0    |    0    |
|          |                zext_ln174_fu_781                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                  odd_col_fu_385                 |    0    |    0    |
|   trunc  |                trunc_ln145_fu_414               |    0    |    0    |
|          |               trunc_ln1636_fu_764               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_401                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               trunc_ln145_1_fu_418              |    0    |    0    |
|partselect|               trunc_ln145_2_fu_428              |    0    |    0    |
|          |                 trunc_ln2_fu_696                |    0    |    0    |
|          |                filt_res1_4_fu_735               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                    p_0_fu_585                   |    0    |    0    |
|bitconcatenate|                   ret_V_fu_667                  |    0    |    0    |
|          |                  ret_V_3_fu_706                 |    0    |    0    |
|          |                   tmp_1_fu_774                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   288   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                cmp148_reg_915               |    1   |
|conv263_cast_cast_cast_cast_cast_cast_reg_896|   32   |
|             filt_res1_4_reg_988             |    8   |
|             icmp_ln1636_reg_901             |    1   |
|             icmp_ln1643_reg_911             |    1   |
|                lhs_V_reg_948                |    8   |
|                 lhs_reg_958                 |    8   |
|               odd_col_reg_905               |    1   |
|         p_0_0_0_0_0511_21060_reg_826        |    8   |
|          p_0_0_0_0_0_21063_reg_834          |    8   |
|           p_0_1_0_0_01020_reg_857           |    8   |
|           p_0_1_0_0_01024_reg_864           |    8   |
|               p_read_2_reg_892              |    1   |
|          pixbuf_y_val_V_10_reg_850          |    8   |
|          pixbuf_y_val_V_11_reg_929          |    8   |
|          pixbuf_y_val_V_12_reg_936          |    8   |
|          pixbuf_y_val_V_13_reg_942          |    8   |
|           pixbuf_y_val_V_5_reg_842          |    8   |
|           pixbuf_y_val_V_7_reg_871          |    8   |
|           pixbuf_y_val_V_8_reg_878          |    8   |
|           pixbuf_y_val_V_9_reg_885          |    8   |
|               ret_V_2_reg_968               |    9   |
|               ret_V_4_reg_973               |    9   |
|                rhs_V_reg_953                |    8   |
|                 rhs_reg_963                 |    8   |
|                tmp_2_reg_978                |    8   |
|                 tmp_reg_925                 |    1   |
|              trunc_ln2_reg_983              |    8   |
|                  x_reg_819                  |   15   |
+---------------------------------------------+--------+
|                    Total                    |   223  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_270 |  p2  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   288  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   223  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   223  |   297  |
+-----------+--------+--------+--------+
