DSCH 3.5
VERSION 21-Oct-18 11:03:43 AM
BB(-94,-135,424,650)
SYM  #button
BB(-94,271,-85,279)
TITLE -90 275  #A5
MODEL 59
PROP                                                                                                                                    
REC(-93,272,6,6,r)
VIS 1
PIN(-85,275,0.000,0.000)A5
LIG(-86,275,-85,275)
LIG(-94,279,-94,271)
LIG(-86,279,-94,279)
LIG(-86,271,-86,279)
LIG(-94,271,-86,271)
LIG(-93,278,-93,272)
LIG(-87,278,-93,278)
LIG(-87,272,-87,278)
LIG(-93,272,-87,272)
FSYM
SYM  #light
BB(148,575,154,589)
TITLE 150 589  #light9
MODEL 49
PROP                                                                                                                                    
REC(149,576,4,4,r)
VIS 1
PIN(150,590,0.000,0.000)out9
LIG(153,581,153,576)
LIG(153,576,152,575)
LIG(149,576,149,581)
LIG(152,586,152,583)
LIG(151,586,154,586)
LIG(151,588,153,586)
LIG(152,588,154,586)
LIG(148,583,154,583)
LIG(150,583,150,590)
LIG(148,581,148,583)
LIG(154,581,148,581)
LIG(154,583,154,581)
LIG(150,575,149,576)
LIG(152,575,150,575)
FSYM
SYM  #light
BB(158,470,164,484)
TITLE 160 484  #light8
MODEL 49
PROP                                                                                                                                    
REC(159,471,4,4,r)
VIS 1
PIN(160,485,0.000,0.000)out8
LIG(163,476,163,471)
LIG(163,471,162,470)
LIG(159,471,159,476)
LIG(162,481,162,478)
LIG(161,481,164,481)
LIG(161,483,163,481)
LIG(162,483,164,481)
LIG(158,478,164,478)
LIG(160,478,160,485)
LIG(158,476,158,478)
LIG(164,476,158,476)
LIG(164,478,164,476)
LIG(160,470,159,471)
LIG(162,470,160,470)
FSYM
SYM  #light
BB(153,370,159,384)
TITLE 155 384  #light7
MODEL 49
PROP                                                                                                                                    
REC(154,371,4,4,r)
VIS 1
PIN(155,385,0.000,0.000)out7
LIG(158,376,158,371)
LIG(158,371,157,370)
LIG(154,371,154,376)
LIG(157,381,157,378)
LIG(156,381,159,381)
LIG(156,383,158,381)
LIG(157,383,159,381)
LIG(153,378,159,378)
LIG(155,378,155,385)
LIG(153,376,153,378)
LIG(159,376,153,376)
LIG(159,378,159,376)
LIG(155,370,154,371)
LIG(157,370,155,370)
FSYM
SYM  #light
BB(158,260,164,274)
TITLE 160 274  #light6
MODEL 49
PROP                                                                                                                                    
REC(159,261,4,4,r)
VIS 1
PIN(160,275,0.000,0.000)out6
LIG(163,266,163,261)
LIG(163,261,162,260)
LIG(159,261,159,266)
LIG(162,271,162,268)
LIG(161,271,164,271)
LIG(161,273,163,271)
LIG(162,273,164,271)
LIG(158,268,164,268)
LIG(160,268,160,275)
LIG(158,266,158,268)
LIG(164,266,158,266)
LIG(164,268,164,266)
LIG(160,260,159,261)
LIG(162,260,160,260)
FSYM
SYM  #light
BB(158,160,164,174)
TITLE 160 174  #light4
MODEL 49
PROP                                                                                                                                    
REC(159,161,4,4,r)
VIS 1
PIN(160,175,0.000,0.000)out4
LIG(163,166,163,161)
LIG(163,161,162,160)
LIG(159,161,159,166)
LIG(162,171,162,168)
LIG(161,171,164,171)
LIG(161,173,163,171)
LIG(162,173,164,171)
LIG(158,168,164,168)
LIG(160,168,160,175)
LIG(158,166,158,168)
LIG(164,166,158,166)
LIG(164,168,164,166)
LIG(160,160,159,161)
LIG(162,160,160,160)
FSYM
SYM  #light
BB(158,75,164,89)
TITLE 160 89  #light3
MODEL 49
PROP                                                                                                                                    
REC(159,76,4,4,r)
VIS 1
PIN(160,90,0.000,0.000)out3
LIG(163,81,163,76)
LIG(163,76,162,75)
LIG(159,76,159,81)
LIG(162,86,162,83)
LIG(161,86,164,86)
LIG(161,88,163,86)
LIG(162,88,164,86)
LIG(158,83,164,83)
LIG(160,83,160,90)
LIG(158,81,158,83)
LIG(164,81,158,81)
LIG(164,83,164,81)
LIG(160,75,159,76)
LIG(162,75,160,75)
FSYM
SYM  #light
BB(158,-5,164,9)
TITLE 160 9  #light2
MODEL 49
PROP                                                                                                                                    
REC(159,-4,4,4,r)
VIS 1
PIN(160,10,0.000,0.000)out2
LIG(163,1,163,-4)
LIG(163,-4,162,-5)
LIG(159,-4,159,1)
LIG(162,6,162,3)
LIG(161,6,164,6)
LIG(161,8,163,6)
LIG(162,8,164,6)
LIG(158,3,164,3)
LIG(160,3,160,10)
LIG(158,1,158,3)
LIG(164,1,158,1)
LIG(164,3,164,1)
LIG(160,-5,159,-4)
LIG(162,-5,160,-5)
FSYM
SYM  #light
BB(158,-80,164,-66)
TITLE 160 -66  #light1
MODEL 49
PROP                                                                                                                                    
REC(159,-79,4,4,r)
VIS 1
PIN(160,-65,0.000,0.000)out1
LIG(163,-74,163,-79)
LIG(163,-79,162,-80)
LIG(159,-79,159,-74)
LIG(162,-69,162,-72)
LIG(161,-69,164,-69)
LIG(161,-67,163,-69)
LIG(162,-67,164,-69)
LIG(158,-72,164,-72)
LIG(160,-72,160,-65)
LIG(158,-74,158,-72)
LIG(164,-74,158,-74)
LIG(164,-72,164,-74)
LIG(160,-80,159,-79)
LIG(162,-80,160,-80)
FSYM
SYM  #button
BB(-94,381,-85,389)
TITLE -90 385  #A6
MODEL 59
PROP                                                                                                                                    
REC(-93,382,6,6,r)
VIS 1
PIN(-85,385,0.000,0.000)A6
LIG(-86,385,-85,385)
LIG(-94,389,-94,381)
LIG(-86,389,-94,389)
LIG(-86,381,-86,389)
LIG(-94,381,-86,381)
LIG(-93,388,-93,382)
LIG(-87,388,-93,388)
LIG(-87,382,-87,388)
LIG(-93,382,-87,382)
FSYM
SYM  #button
BB(-94,501,-85,509)
TITLE -90 505  #B7
MODEL 59
PROP                                                                                                                                    
REC(-93,502,6,6,r)
VIS 1
PIN(-85,505,0.000,0.000)B7
LIG(-86,505,-85,505)
LIG(-94,509,-94,501)
LIG(-86,509,-94,509)
LIG(-86,501,-86,509)
LIG(-94,501,-86,501)
LIG(-93,508,-93,502)
LIG(-87,508,-93,508)
LIG(-87,502,-87,508)
LIG(-93,502,-87,502)
FSYM
SYM  #button
BB(-94,481,-85,489)
TITLE -90 485  #A7
MODEL 59
PROP                                                                                                                                    
REC(-93,482,6,6,r)
VIS 1
PIN(-85,485,0.000,0.000)A7
LIG(-86,485,-85,485)
LIG(-94,489,-94,481)
LIG(-86,489,-94,489)
LIG(-86,481,-86,489)
LIG(-94,481,-86,481)
LIG(-93,488,-93,482)
LIG(-87,488,-93,488)
LIG(-87,482,-87,488)
LIG(-93,482,-87,482)
FSYM
SYM  #button
BB(-94,606,-85,614)
TITLE -90 610  #B8
MODEL 59
PROP                                                                                                                                    
REC(-93,607,6,6,r)
VIS 1
PIN(-85,610,0.000,0.000)B8
LIG(-86,610,-85,610)
LIG(-94,614,-94,606)
LIG(-86,614,-94,614)
LIG(-86,606,-86,614)
LIG(-94,606,-86,606)
LIG(-93,613,-93,607)
LIG(-87,613,-93,613)
LIG(-87,607,-87,613)
LIG(-93,607,-87,607)
FSYM
SYM  #button
BB(-94,586,-85,594)
TITLE -90 590  #A8
MODEL 59
PROP                                                                                                                                    
REC(-93,587,6,6,r)
VIS 1
PIN(-85,590,0.000,0.000)A8
LIG(-86,590,-85,590)
LIG(-94,594,-94,586)
LIG(-86,594,-94,594)
LIG(-86,586,-86,594)
LIG(-94,586,-86,586)
LIG(-93,593,-93,587)
LIG(-87,593,-93,593)
LIG(-87,587,-87,593)
LIG(-93,587,-87,587)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,165,100,215)
TITLE 30 158  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,170,70,40,r)
VIS 5
PIN(20,175,0.000,0.000)A
PIN(20,195,0.000,0.000)B
PIN(35,165,0.000,0.000)SUB
PIN(45,165,0.000,0.000)CIN
PIN(75,165,0.000,0.000)C2
PIN(85,165,0.000,0.000)C3
PIN(65,165,0.000,0.000)C1
PIN(65,215,0.000,0.000)SET
PIN(100,175,0.010,0.004)OUT
PIN(35,215,0.010,0.006)COUT
LIG(20,175,25,175)
LIG(20,195,25,195)
LIG(35,165,35,170)
LIG(45,165,45,170)
LIG(75,165,75,170)
LIG(85,165,85,170)
LIG(65,165,65,170)
LIG(65,210,65,215)
LIG(95,175,100,175)
LIG(35,210,35,215)
LIG(25,170,25,210)
LIG(25,170,95,170)
LIG(95,170,95,210)
LIG(95,210,25,210)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,375,105,425)
TITLE 35 368  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,380,70,40,r)
VIS 5
PIN(25,385,0.000,0.000)A
PIN(25,405,0.000,0.000)B
PIN(40,375,0.000,0.000)SUB
PIN(50,375,0.000,0.000)CIN
PIN(80,375,0.000,0.000)C2
PIN(90,375,0.000,0.000)C3
PIN(70,375,0.000,0.000)C1
PIN(70,425,0.000,0.000)SET
PIN(105,385,0.010,0.004)OUT
PIN(40,425,0.010,0.006)COUT
LIG(25,385,30,385)
LIG(25,405,30,405)
LIG(40,375,40,380)
LIG(50,375,50,380)
LIG(80,375,80,380)
LIG(90,375,90,380)
LIG(70,375,70,380)
LIG(70,420,70,425)
LIG(100,385,105,385)
LIG(40,420,40,425)
LIG(30,380,30,420)
LIG(30,380,100,380)
LIG(100,380,100,420)
LIG(100,420,30,420)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,265,105,315)
TITLE 35 258  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,270,70,40,r)
VIS 5
PIN(25,275,0.000,0.000)A
PIN(25,295,0.000,0.000)B
PIN(40,265,0.000,0.000)SUB
PIN(50,265,0.000,0.000)CIN
PIN(80,265,0.000,0.000)C2
PIN(90,265,0.000,0.000)C3
PIN(70,265,0.000,0.000)C1
PIN(70,315,0.000,0.000)SET
PIN(105,275,0.010,0.004)OUT
PIN(40,315,0.010,0.006)COUT
LIG(25,275,30,275)
LIG(25,295,30,295)
LIG(40,265,40,270)
LIG(50,265,50,270)
LIG(80,265,80,270)
LIG(90,265,90,270)
LIG(70,265,70,270)
LIG(70,310,70,315)
LIG(100,275,105,275)
LIG(40,310,40,315)
LIG(30,270,30,310)
LIG(30,270,100,270)
LIG(100,270,100,310)
LIG(100,310,30,310)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,580,110,630)
TITLE 40 573  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(35,585,70,40,r)
VIS 5
PIN(30,590,0.000,0.000)A
PIN(30,610,0.000,0.000)B
PIN(45,580,0.000,0.000)SUB
PIN(55,580,0.000,0.000)CIN
PIN(85,580,0.000,0.000)C2
PIN(95,580,0.000,0.000)C3
PIN(75,580,0.000,0.000)C1
PIN(75,630,0.000,0.000)SET
PIN(110,590,0.010,0.004)OUT
PIN(45,630,0.010,0.006)COUT
LIG(30,590,35,590)
LIG(30,610,35,610)
LIG(45,580,45,585)
LIG(55,580,55,585)
LIG(85,580,85,585)
LIG(95,580,95,585)
LIG(75,580,75,585)
LIG(75,625,75,630)
LIG(105,590,110,590)
LIG(45,625,45,630)
LIG(35,585,35,625)
LIG(35,585,105,585)
LIG(105,585,105,625)
LIG(105,625,35,625)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,475,110,525)
TITLE 40 468  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(35,480,70,40,r)
VIS 5
PIN(30,485,0.000,0.000)A
PIN(30,505,0.000,0.000)B
PIN(45,475,0.000,0.000)SUB
PIN(55,475,0.000,0.000)CIN
PIN(85,475,0.000,0.000)C2
PIN(95,475,0.000,0.000)C3
PIN(75,475,0.000,0.000)C1
PIN(75,525,0.000,0.000)SET
PIN(110,485,0.010,0.004)OUT
PIN(45,525,0.010,0.006)COUT
LIG(30,485,35,485)
LIG(30,505,35,505)
LIG(45,475,45,480)
LIG(55,475,55,480)
LIG(85,475,85,480)
LIG(95,475,95,480)
LIG(75,475,75,480)
LIG(75,520,75,525)
LIG(105,485,110,485)
LIG(45,520,45,525)
LIG(35,480,35,520)
LIG(35,480,105,480)
LIG(105,480,105,520)
LIG(105,520,35,520)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(6,-114,14,-105)
TITLE 10 -110  #SUB
MODEL 59
PROP                                                                                                                                    
REC(7,-113,6,6,r)
VIS 1
PIN(10,-105,0.000,0.000)SUB
LIG(10,-106,10,-105)
LIG(6,-114,14,-114)
LIG(6,-106,6,-114)
LIG(14,-106,6,-106)
LIG(14,-114,14,-106)
LIG(7,-113,13,-113)
LIG(7,-107,7,-113)
LIG(13,-107,7,-107)
LIG(13,-113,13,-107)
FSYM
SYM  #button
BB(-94,106,-85,114)
TITLE -90 110  #B3
MODEL 59
PROP                                                                                                                                    
REC(-93,107,6,6,r)
VIS 1
PIN(-85,110,0.000,0.000)B3
LIG(-86,110,-85,110)
LIG(-94,114,-94,106)
LIG(-86,114,-94,114)
LIG(-86,106,-86,114)
LIG(-94,106,-86,106)
LIG(-93,113,-93,107)
LIG(-87,113,-93,113)
LIG(-87,107,-87,113)
LIG(-93,107,-87,107)
FSYM
SYM  #button
BB(86,-99,94,-90)
TITLE 90 -95  #C3
MODEL 59
PROP                                                                                                                                    
REC(87,-98,6,6,r)
VIS 1
PIN(90,-90,0.000,0.000)C3
LIG(90,-91,90,-90)
LIG(86,-99,94,-99)
LIG(86,-91,86,-99)
LIG(94,-91,86,-91)
LIG(94,-99,94,-91)
LIG(87,-98,93,-98)
LIG(87,-92,87,-98)
LIG(93,-92,87,-92)
LIG(93,-98,93,-92)
FSYM
SYM  #button
BB(-94,191,-85,199)
TITLE -90 195  #B4
MODEL 59
PROP                                                                                                                                    
REC(-93,192,6,6,r)
VIS 1
PIN(-85,195,0.000,0.000)B4
LIG(-86,195,-85,195)
LIG(-94,199,-94,191)
LIG(-86,199,-94,199)
LIG(-86,191,-86,199)
LIG(-94,191,-86,191)
LIG(-93,198,-93,192)
LIG(-87,198,-93,198)
LIG(-87,192,-87,198)
LIG(-93,192,-87,192)
FSYM
SYM  #button
BB(-94,171,-85,179)
TITLE -90 175  #A4
MODEL 59
PROP                                                                                                                                    
REC(-93,172,6,6,r)
VIS 1
PIN(-85,175,0.000,0.000)A4
LIG(-86,175,-85,175)
LIG(-94,179,-94,171)
LIG(-86,179,-94,179)
LIG(-86,171,-86,179)
LIG(-94,171,-86,171)
LIG(-93,178,-93,172)
LIG(-87,178,-93,178)
LIG(-87,172,-87,178)
LIG(-93,172,-87,172)
FSYM
SYM  #button
BB(-94,26,-85,34)
TITLE -90 30  #B2
MODEL 59
PROP                                                                                                                                    
REC(-93,27,6,6,r)
VIS 1
PIN(-85,30,0.000,0.000)B2
LIG(-86,30,-85,30)
LIG(-94,34,-94,26)
LIG(-86,34,-94,34)
LIG(-86,26,-86,34)
LIG(-94,26,-86,26)
LIG(-93,33,-93,27)
LIG(-87,33,-93,33)
LIG(-87,27,-87,33)
LIG(-93,27,-87,27)
FSYM
SYM  #button
BB(-94,86,-85,94)
TITLE -90 90  #A3
MODEL 59
PROP                                                                                                                                    
REC(-93,87,6,6,r)
VIS 1
PIN(-85,90,0.000,0.000)A3
LIG(-86,90,-85,90)
LIG(-94,94,-94,86)
LIG(-86,94,-94,94)
LIG(-86,86,-86,94)
LIG(-94,86,-86,86)
LIG(-93,93,-93,87)
LIG(-87,93,-93,93)
LIG(-87,87,-87,93)
LIG(-93,87,-87,87)
FSYM
SYM  #button
BB(76,-104,84,-95)
TITLE 80 -100  #C2
MODEL 59
PROP                                                                                                                                    
REC(77,-103,6,6,r)
VIS 1
PIN(80,-95,0.000,0.000)C2
LIG(80,-96,80,-95)
LIG(76,-104,84,-104)
LIG(76,-96,76,-104)
LIG(84,-96,76,-96)
LIG(84,-104,84,-96)
LIG(77,-103,83,-103)
LIG(77,-97,77,-103)
LIG(83,-97,77,-97)
LIG(83,-103,83,-97)
FSYM
SYM  #button
BB(-94,6,-85,14)
TITLE -90 10  #A2
MODEL 59
PROP                                                                                                                                    
REC(-93,7,6,6,r)
VIS 1
PIN(-85,10,0.000,0.000)A2
LIG(-86,10,-85,10)
LIG(-94,14,-94,6)
LIG(-86,14,-94,14)
LIG(-86,6,-86,14)
LIG(-94,6,-86,6)
LIG(-93,13,-93,7)
LIG(-87,13,-93,13)
LIG(-87,7,-87,13)
LIG(-93,7,-87,7)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,-75,105,-25)
TITLE 35 -82  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,-70,70,40,r)
VIS 5
PIN(25,-65,0.000,0.000)A
PIN(25,-45,0.000,0.000)B
PIN(40,-75,0.000,0.000)SUB
PIN(50,-75,0.000,0.000)CIN
PIN(80,-75,0.000,0.000)C2
PIN(90,-75,0.000,0.000)C3
PIN(70,-75,0.000,0.000)C1
PIN(70,-25,0.000,0.000)SET
PIN(105,-65,0.010,0.004)OUT
PIN(40,-25,0.010,0.006)COUT
LIG(25,-65,30,-65)
LIG(25,-45,30,-45)
LIG(40,-75,40,-70)
LIG(50,-75,50,-70)
LIG(80,-75,80,-70)
LIG(90,-75,90,-70)
LIG(70,-75,70,-70)
LIG(70,-30,70,-25)
LIG(100,-65,105,-65)
LIG(40,-30,40,-25)
LIG(30,-70,30,-30)
LIG(30,-70,100,-70)
LIG(100,-70,100,-30)
LIG(100,-30,30,-30)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,0,100,50)
TITLE 30 -7  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,5,70,40,r)
VIS 5
PIN(20,10,0.000,0.000)A
PIN(20,30,0.000,0.000)B
PIN(35,0,0.000,0.000)SUB
PIN(45,0,0.000,0.000)CIN
PIN(75,0,0.000,0.000)C2
PIN(85,0,0.000,0.000)C3
PIN(65,0,0.000,0.000)C1
PIN(65,50,0.000,0.000)SET
PIN(100,10,0.010,0.004)OUT
PIN(35,50,0.010,0.006)COUT
LIG(20,10,25,10)
LIG(20,30,25,30)
LIG(35,0,35,5)
LIG(45,0,45,5)
LIG(75,0,75,5)
LIG(85,0,85,5)
LIG(65,0,65,5)
LIG(65,45,65,50)
LIG(95,10,100,10)
LIG(35,45,35,50)
LIG(25,5,25,45)
LIG(25,5,95,5)
LIG(95,5,95,45)
LIG(95,45,25,45)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,80,100,130)
TITLE 30 73  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,85,70,40,r)
VIS 5
PIN(20,90,0.000,0.000)A
PIN(20,110,0.000,0.000)B
PIN(35,80,0.000,0.000)SUB
PIN(45,80,0.000,0.000)CIN
PIN(75,80,0.000,0.000)C2
PIN(85,80,0.000,0.000)C3
PIN(65,80,0.000,0.000)C1
PIN(65,130,0.000,0.000)SET
PIN(100,90,0.010,0.004)OUT
PIN(35,130,0.010,0.006)COUT
LIG(20,90,25,90)
LIG(20,110,25,110)
LIG(35,80,35,85)
LIG(45,80,45,85)
LIG(75,80,75,85)
LIG(85,80,85,85)
LIG(65,80,65,85)
LIG(65,125,65,130)
LIG(95,90,100,90)
LIG(35,125,35,130)
LIG(25,85,25,125)
LIG(25,85,95,85)
LIG(95,85,95,125)
LIG(95,125,25,125)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(-94,401,-85,409)
TITLE -90 405  #B6
MODEL 59
PROP                                                                                                                                    
REC(-93,402,6,6,r)
VIS 1
PIN(-85,405,0.000,0.000)B6
LIG(-86,405,-85,405)
LIG(-94,409,-94,401)
LIG(-86,409,-94,409)
LIG(-86,401,-86,409)
LIG(-94,401,-86,401)
LIG(-93,408,-93,402)
LIG(-87,408,-93,408)
LIG(-87,402,-87,408)
LIG(-93,402,-87,402)
FSYM
SYM  #button
BB(66,-119,74,-110)
TITLE 70 -115  #C1
MODEL 59
PROP                                                                                                                                    
REC(67,-118,6,6,r)
VIS 1
PIN(70,-110,0.000,0.000)C1
LIG(70,-111,70,-110)
LIG(66,-119,74,-119)
LIG(66,-111,66,-119)
LIG(74,-111,66,-111)
LIG(74,-119,74,-111)
LIG(67,-118,73,-118)
LIG(67,-112,67,-118)
LIG(73,-112,67,-112)
LIG(73,-118,73,-112)
FSYM
SYM  #button
BB(-94,291,-85,299)
TITLE -90 295  #B5
MODEL 59
PROP                                                                                                                                    
REC(-93,292,6,6,r)
VIS 1
PIN(-85,295,0.000,0.000)B5
LIG(-86,295,-85,295)
LIG(-94,299,-94,291)
LIG(-86,299,-94,299)
LIG(-86,291,-86,299)
LIG(-94,291,-86,291)
LIG(-93,298,-93,292)
LIG(-87,298,-93,298)
LIG(-87,292,-87,298)
LIG(-93,292,-87,292)
FSYM
SYM  #button
BB(-94,-69,-85,-61)
TITLE -90 -65  #A1
MODEL 59
PROP                                                                                                                                    
REC(-93,-68,6,6,r)
VIS 1
PIN(-85,-65,0.000,0.000)A1
LIG(-86,-65,-85,-65)
LIG(-94,-61,-94,-69)
LIG(-86,-61,-94,-61)
LIG(-86,-69,-86,-61)
LIG(-94,-69,-86,-69)
LIG(-93,-62,-93,-68)
LIG(-87,-62,-93,-62)
LIG(-87,-68,-87,-62)
LIG(-93,-68,-87,-68)
FSYM
SYM  #button
BB(-94,-49,-85,-41)
TITLE -90 -45  #B1
MODEL 59
PROP                                                                                                                                    
REC(-93,-48,6,6,r)
VIS 1
PIN(-85,-45,0.000,0.000)B1
LIG(-86,-45,-85,-45)
LIG(-94,-41,-94,-49)
LIG(-86,-41,-94,-41)
LIG(-86,-49,-86,-41)
LIG(-94,-49,-86,-49)
LIG(-93,-42,-93,-48)
LIG(-87,-42,-93,-42)
LIG(-87,-48,-87,-42)
LIG(-93,-48,-87,-48)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(270,570,350,620)
TITLE 280 563  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(275,575,70,40,r)
VIS 5
PIN(270,580,0.000,0.000)A
PIN(270,600,0.000,0.000)B
PIN(285,570,0.000,0.000)SUB
PIN(295,570,0.000,0.000)CIN
PIN(325,570,0.000,0.000)C2
PIN(335,570,0.000,0.000)C3
PIN(315,570,0.000,0.000)C1
PIN(315,620,0.000,0.000)SET
PIN(350,580,0.010,0.004)OUT
PIN(285,620,0.010,0.004)COUT
LIG(270,580,275,580)
LIG(270,600,275,600)
LIG(285,570,285,575)
LIG(295,570,295,575)
LIG(325,570,325,575)
LIG(335,570,335,575)
LIG(315,570,315,575)
LIG(315,615,315,620)
LIG(345,580,350,580)
LIG(285,615,285,620)
LIG(275,575,275,615)
LIG(275,575,345,575)
LIG(345,575,345,615)
LIG(345,615,275,615)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,475,345,525)
TITLE 275 468  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,480,70,40,r)
VIS 5
PIN(265,485,0.000,0.000)A
PIN(265,505,0.000,0.000)B
PIN(280,475,0.000,0.000)SUB
PIN(290,475,0.000,0.000)CIN
PIN(320,475,0.000,0.000)C2
PIN(330,475,0.000,0.000)C3
PIN(310,475,0.000,0.000)C1
PIN(310,525,0.000,0.000)SET
PIN(345,485,0.010,0.004)OUT
PIN(280,525,0.010,0.006)COUT
LIG(265,485,270,485)
LIG(265,505,270,505)
LIG(280,475,280,480)
LIG(290,475,290,480)
LIG(320,475,320,480)
LIG(330,475,330,480)
LIG(310,475,310,480)
LIG(310,520,310,525)
LIG(340,485,345,485)
LIG(280,520,280,525)
LIG(270,480,270,520)
LIG(270,480,340,480)
LIG(340,480,340,520)
LIG(340,520,270,520)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,370,345,420)
TITLE 275 363  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,375,70,40,r)
VIS 5
PIN(265,380,0.000,0.000)A
PIN(265,400,0.000,0.000)B
PIN(280,370,0.000,0.000)SUB
PIN(290,370,0.000,0.000)CIN
PIN(320,370,0.000,0.000)C2
PIN(330,370,0.000,0.000)C3
PIN(310,370,0.000,0.000)C1
PIN(310,420,0.000,0.000)SET
PIN(345,380,0.010,0.004)OUT
PIN(280,420,0.010,0.006)COUT
LIG(265,380,270,380)
LIG(265,400,270,400)
LIG(280,370,280,375)
LIG(290,370,290,375)
LIG(320,370,320,375)
LIG(330,370,330,375)
LIG(310,370,310,375)
LIG(310,415,310,420)
LIG(340,380,345,380)
LIG(280,415,280,420)
LIG(270,375,270,415)
LIG(270,375,340,375)
LIG(340,375,340,415)
LIG(340,415,270,415)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,255,345,305)
TITLE 275 248  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,260,70,40,r)
VIS 5
PIN(265,265,0.000,0.000)A
PIN(265,285,0.000,0.000)B
PIN(280,255,0.000,0.000)SUB
PIN(290,255,0.000,0.000)CIN
PIN(320,255,0.000,0.000)C2
PIN(330,255,0.000,0.000)C3
PIN(310,255,0.000,0.000)C1
PIN(310,305,0.000,0.000)SET
PIN(345,265,0.010,0.004)OUT
PIN(280,305,0.010,0.006)COUT
LIG(265,265,270,265)
LIG(265,285,270,285)
LIG(280,255,280,260)
LIG(290,255,290,260)
LIG(320,255,320,260)
LIG(330,255,330,260)
LIG(310,255,310,260)
LIG(310,300,310,305)
LIG(340,265,345,265)
LIG(280,300,280,305)
LIG(270,260,270,300)
LIG(270,260,340,260)
LIG(340,260,340,300)
LIG(340,300,270,300)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,160,345,210)
TITLE 275 153  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,165,70,40,r)
VIS 5
PIN(265,170,0.000,0.000)A
PIN(265,190,0.000,0.000)B
PIN(280,160,0.000,0.000)SUB
PIN(290,160,0.000,0.000)CIN
PIN(320,160,0.000,0.000)C2
PIN(330,160,0.000,0.000)C3
PIN(310,160,0.000,0.000)C1
PIN(310,210,0.000,0.000)SET
PIN(345,170,0.010,0.004)OUT
PIN(280,210,0.010,0.006)COUT
LIG(265,170,270,170)
LIG(265,190,270,190)
LIG(280,160,280,165)
LIG(290,160,290,165)
LIG(320,160,320,165)
LIG(330,160,330,165)
LIG(310,160,310,165)
LIG(310,205,310,210)
LIG(340,170,345,170)
LIG(280,205,280,210)
LIG(270,165,270,205)
LIG(270,165,340,165)
LIG(340,165,340,205)
LIG(340,205,270,205)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,75,345,125)
TITLE 275 68  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,80,70,40,r)
VIS 5
PIN(265,85,0.000,0.000)A
PIN(265,105,0.000,0.000)B
PIN(280,75,0.000,0.000)SUB
PIN(290,75,0.000,0.000)CIN
PIN(320,75,0.000,0.000)C2
PIN(330,75,0.000,0.000)C3
PIN(310,75,0.000,0.000)C1
PIN(310,125,0.000,0.000)SET
PIN(345,85,0.010,0.004)OUT
PIN(280,125,0.010,0.006)COUT
LIG(265,85,270,85)
LIG(265,105,270,105)
LIG(280,75,280,80)
LIG(290,75,290,80)
LIG(320,75,320,80)
LIG(330,75,330,80)
LIG(310,75,310,80)
LIG(310,120,310,125)
LIG(340,85,345,85)
LIG(280,120,280,125)
LIG(270,80,270,120)
LIG(270,80,340,80)
LIG(340,80,340,120)
LIG(340,120,270,120)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,0,345,50)
TITLE 275 -7  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,5,70,40,r)
VIS 5
PIN(265,10,0.000,0.000)A
PIN(265,30,0.000,0.000)B
PIN(280,0,0.000,0.000)SUB
PIN(290,0,0.000,0.000)CIN
PIN(320,0,0.000,0.000)C2
PIN(330,0,0.000,0.000)C3
PIN(310,0,0.000,0.000)C1
PIN(310,50,0.000,0.000)SET
PIN(345,10,0.010,0.004)OUT
PIN(280,50,0.010,0.006)COUT
LIG(265,10,270,10)
LIG(265,30,270,30)
LIG(280,0,280,5)
LIG(290,0,290,5)
LIG(320,0,320,5)
LIG(330,0,330,5)
LIG(310,0,310,5)
LIG(310,45,310,50)
LIG(340,10,345,10)
LIG(280,45,280,50)
LIG(270,5,270,45)
LIG(270,5,340,5)
LIG(340,5,340,45)
LIG(340,45,270,45)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(265,-80,345,-30)
TITLE 275 -87  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(270,-75,70,40,r)
VIS 5
PIN(265,-70,0.000,0.000)A
PIN(265,-50,0.000,0.000)B
PIN(280,-80,0.000,0.000)SUB
PIN(290,-80,0.000,0.000)CIN
PIN(320,-80,0.000,0.000)C2
PIN(330,-80,0.000,0.000)C3
PIN(310,-80,0.000,0.000)C1
PIN(310,-30,0.000,0.000)SET
PIN(345,-70,0.010,0.004)OUT
PIN(280,-30,0.010,0.006)COUT
LIG(265,-70,270,-70)
LIG(265,-50,270,-50)
LIG(280,-80,280,-75)
LIG(290,-80,290,-75)
LIG(320,-80,320,-75)
LIG(330,-80,330,-75)
LIG(310,-80,310,-75)
LIG(310,-35,310,-30)
LIG(340,-70,345,-70)
LIG(280,-35,280,-30)
LIG(270,-75,270,-35)
LIG(270,-75,340,-75)
LIG(340,-75,340,-35)
LIG(340,-35,270,-35)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(211,-74,220,-66)
TITLE 215 -70  #A9
MODEL 59
PROP                                                                                                                                    
REC(212,-73,6,6,r)
VIS 1
PIN(220,-70,0.000,0.000)A9
LIG(219,-70,220,-70)
LIG(211,-66,211,-74)
LIG(219,-66,211,-66)
LIG(219,-74,219,-66)
LIG(211,-74,219,-74)
LIG(212,-67,212,-73)
LIG(218,-67,212,-67)
LIG(218,-73,218,-67)
LIG(212,-73,218,-73)
FSYM
SYM  #button
BB(211,-54,220,-46)
TITLE 215 -50  #B9
MODEL 59
PROP                                                                                                                                    
REC(212,-53,6,6,r)
VIS 1
PIN(220,-50,0.000,0.000)B9
LIG(219,-50,220,-50)
LIG(211,-46,211,-54)
LIG(219,-46,211,-46)
LIG(219,-54,219,-46)
LIG(211,-54,219,-54)
LIG(212,-47,212,-53)
LIG(218,-47,212,-47)
LIG(218,-53,218,-47)
LIG(212,-53,218,-53)
FSYM
SYM  #light
BB(373,-85,379,-71)
TITLE 375 -71  #light9
MODEL 49
PROP                                                                                                                                    
REC(374,-84,4,4,r)
VIS 1
PIN(375,-70,0.000,0.000)out9
LIG(378,-79,378,-84)
LIG(378,-84,377,-85)
LIG(374,-84,374,-79)
LIG(377,-74,377,-77)
LIG(376,-74,379,-74)
LIG(376,-72,378,-74)
LIG(377,-72,379,-74)
LIG(373,-77,379,-77)
LIG(375,-77,375,-70)
LIG(373,-79,373,-77)
LIG(379,-79,373,-79)
LIG(379,-77,379,-79)
LIG(375,-85,374,-84)
LIG(377,-85,375,-85)
FSYM
SYM  #light
BB(373,-5,379,9)
TITLE 375 9  #light10
MODEL 49
PROP                                                                                                                                    
REC(374,-4,4,4,r)
VIS 1
PIN(375,10,0.000,0.000)out10
LIG(378,1,378,-4)
LIG(378,-4,377,-5)
LIG(374,-4,374,1)
LIG(377,6,377,3)
LIG(376,6,379,6)
LIG(376,8,378,6)
LIG(377,8,379,6)
LIG(373,3,379,3)
LIG(375,3,375,10)
LIG(373,1,373,3)
LIG(379,1,373,1)
LIG(379,3,379,1)
LIG(375,-5,374,-4)
LIG(377,-5,375,-5)
FSYM
SYM  #button
BB(211,6,220,14)
TITLE 215 10  #A10
MODEL 59
PROP                                                                                                                                    
REC(212,7,6,6,r)
VIS 1
PIN(220,10,0.000,0.000)A10
LIG(219,10,220,10)
LIG(211,14,211,6)
LIG(219,14,211,14)
LIG(219,6,219,14)
LIG(211,6,219,6)
LIG(212,13,212,7)
LIG(218,13,212,13)
LIG(218,7,218,13)
LIG(212,7,218,7)
FSYM
SYM  #button
BB(211,26,220,34)
TITLE 215 30  #B10
MODEL 59
PROP                                                                                                                                    
REC(212,27,6,6,r)
VIS 1
PIN(220,30,0.000,0.000)B10
LIG(219,30,220,30)
LIG(211,34,211,26)
LIG(219,34,211,34)
LIG(219,26,219,34)
LIG(211,26,219,26)
LIG(212,33,212,27)
LIG(218,33,212,33)
LIG(218,27,218,33)
LIG(212,27,218,27)
FSYM
SYM  #button
BB(211,81,220,89)
TITLE 215 85  #A11
MODEL 59
PROP                                                                                                                                    
REC(212,82,6,6,r)
VIS 1
PIN(220,85,0.000,0.000)A11
LIG(219,85,220,85)
LIG(211,89,211,81)
LIG(219,89,211,89)
LIG(219,81,219,89)
LIG(211,81,219,81)
LIG(212,88,212,82)
LIG(218,88,212,88)
LIG(218,82,218,88)
LIG(212,82,218,82)
FSYM
SYM  #button
BB(211,101,220,109)
TITLE 215 105  #B11
MODEL 59
PROP                                                                                                                                    
REC(212,102,6,6,r)
VIS 1
PIN(220,105,0.000,0.000)B11
LIG(219,105,220,105)
LIG(211,109,211,101)
LIG(219,109,211,109)
LIG(219,101,219,109)
LIG(211,101,219,101)
LIG(212,108,212,102)
LIG(218,108,212,108)
LIG(218,102,218,108)
LIG(212,102,218,102)
FSYM
SYM  #light
BB(373,70,379,84)
TITLE 375 84  #light11
MODEL 49
PROP                                                                                                                                    
REC(374,71,4,4,r)
VIS 1
PIN(375,85,0.000,0.000)out11
LIG(378,76,378,71)
LIG(378,71,377,70)
LIG(374,71,374,76)
LIG(377,81,377,78)
LIG(376,81,379,81)
LIG(376,83,378,81)
LIG(377,83,379,81)
LIG(373,78,379,78)
LIG(375,78,375,85)
LIG(373,76,373,78)
LIG(379,76,373,76)
LIG(379,78,379,76)
LIG(375,70,374,71)
LIG(377,70,375,70)
FSYM
SYM  #light
BB(373,155,379,169)
TITLE 375 169  #light12
MODEL 49
PROP                                                                                                                                    
REC(374,156,4,4,r)
VIS 1
PIN(375,170,0.000,0.000)out12
LIG(378,161,378,156)
LIG(378,156,377,155)
LIG(374,156,374,161)
LIG(377,166,377,163)
LIG(376,166,379,166)
LIG(376,168,378,166)
LIG(377,168,379,166)
LIG(373,163,379,163)
LIG(375,163,375,170)
LIG(373,161,373,163)
LIG(379,161,373,161)
LIG(379,163,379,161)
LIG(375,155,374,156)
LIG(377,155,375,155)
FSYM
SYM  #button
BB(211,166,220,174)
TITLE 215 170  #A12
MODEL 59
PROP                                                                                                                                    
REC(212,167,6,6,r)
VIS 1
PIN(220,170,0.000,0.000)A12
LIG(219,170,220,170)
LIG(211,174,211,166)
LIG(219,174,211,174)
LIG(219,166,219,174)
LIG(211,166,219,166)
LIG(212,173,212,167)
LIG(218,173,212,173)
LIG(218,167,218,173)
LIG(212,167,218,167)
FSYM
SYM  #button
BB(211,186,220,194)
TITLE 215 190  #B12
MODEL 59
PROP                                                                                                                                    
REC(212,187,6,6,r)
VIS 1
PIN(220,190,0.000,0.000)B12
LIG(219,190,220,190)
LIG(211,194,211,186)
LIG(219,194,211,194)
LIG(219,186,219,194)
LIG(211,186,219,186)
LIG(212,193,212,187)
LIG(218,193,212,193)
LIG(218,187,218,193)
LIG(212,187,218,187)
FSYM
SYM  #button
BB(211,261,220,269)
TITLE 215 265  #A13
MODEL 59
PROP                                                                                                                                    
REC(212,262,6,6,r)
VIS 1
PIN(220,265,0.000,0.000)A13
LIG(219,265,220,265)
LIG(211,269,211,261)
LIG(219,269,211,269)
LIG(219,261,219,269)
LIG(211,261,219,261)
LIG(212,268,212,262)
LIG(218,268,212,268)
LIG(218,262,218,268)
LIG(212,262,218,262)
FSYM
SYM  #button
BB(211,281,220,289)
TITLE 215 285  #B13
MODEL 59
PROP                                                                                                                                    
REC(212,282,6,6,r)
VIS 1
PIN(220,285,0.000,0.000)B13
LIG(219,285,220,285)
LIG(211,289,211,281)
LIG(219,289,211,289)
LIG(219,281,219,289)
LIG(211,281,219,281)
LIG(212,288,212,282)
LIG(218,288,212,288)
LIG(218,282,218,288)
LIG(212,282,218,282)
FSYM
SYM  #light
BB(373,250,379,264)
TITLE 375 264  #light13
MODEL 49
PROP                                                                                                                                    
REC(374,251,4,4,r)
VIS 1
PIN(375,265,0.000,0.000)out13
LIG(378,256,378,251)
LIG(378,251,377,250)
LIG(374,251,374,256)
LIG(377,261,377,258)
LIG(376,261,379,261)
LIG(376,263,378,261)
LIG(377,263,379,261)
LIG(373,258,379,258)
LIG(375,258,375,265)
LIG(373,256,373,258)
LIG(379,256,373,256)
LIG(379,258,379,256)
LIG(375,250,374,251)
LIG(377,250,375,250)
FSYM
SYM  #button
BB(211,376,220,384)
TITLE 215 380  #A14
MODEL 59
PROP                                                                                                                                    
REC(212,377,6,6,r)
VIS 1
PIN(220,380,0.000,0.000)A14
LIG(219,380,220,380)
LIG(211,384,211,376)
LIG(219,384,211,384)
LIG(219,376,219,384)
LIG(211,376,219,376)
LIG(212,383,212,377)
LIG(218,383,212,383)
LIG(218,377,218,383)
LIG(212,377,218,377)
FSYM
SYM  #button
BB(211,396,220,404)
TITLE 215 400  #B14
MODEL 59
PROP                                                                                                                                    
REC(212,397,6,6,r)
VIS 1
PIN(220,400,0.000,0.000)B14
LIG(219,400,220,400)
LIG(211,404,211,396)
LIG(219,404,211,404)
LIG(219,396,219,404)
LIG(211,396,219,396)
LIG(212,403,212,397)
LIG(218,403,212,403)
LIG(218,397,218,403)
LIG(212,397,218,397)
FSYM
SYM  #light
BB(378,365,384,379)
TITLE 380 379  #light14
MODEL 49
PROP                                                                                                                                    
REC(379,366,4,4,r)
VIS 1
PIN(380,380,0.000,0.000)out14
LIG(383,371,383,366)
LIG(383,366,382,365)
LIG(379,366,379,371)
LIG(382,376,382,373)
LIG(381,376,384,376)
LIG(381,378,383,376)
LIG(382,378,384,376)
LIG(378,373,384,373)
LIG(380,373,380,380)
LIG(378,371,378,373)
LIG(384,371,378,371)
LIG(384,373,384,371)
LIG(380,365,379,366)
LIG(382,365,380,365)
FSYM
SYM  #button
BB(211,481,220,489)
TITLE 215 485  #A15
MODEL 59
PROP                                                                                                                                    
REC(212,482,6,6,r)
VIS 1
PIN(220,485,0.000,0.000)A15
LIG(219,485,220,485)
LIG(211,489,211,481)
LIG(219,489,211,489)
LIG(219,481,219,489)
LIG(211,481,219,481)
LIG(212,488,212,482)
LIG(218,488,212,488)
LIG(218,482,218,488)
LIG(212,482,218,482)
FSYM
SYM  #button
BB(211,501,220,509)
TITLE 215 505  #A15
MODEL 59
PROP                                                                                                                                    
REC(212,502,6,6,r)
VIS 1
PIN(220,505,0.000,0.000)A15
LIG(219,505,220,505)
LIG(211,509,211,501)
LIG(219,509,211,509)
LIG(219,501,219,509)
LIG(211,501,219,501)
LIG(212,508,212,502)
LIG(218,508,212,508)
LIG(218,502,218,508)
LIG(212,502,218,502)
FSYM
SYM  #light
BB(378,470,384,484)
TITLE 380 484  #light15
MODEL 49
PROP                                                                                                                                    
REC(379,471,4,4,r)
VIS 1
PIN(380,485,0.000,0.000)out15
LIG(383,476,383,471)
LIG(383,471,382,470)
LIG(379,471,379,476)
LIG(382,481,382,478)
LIG(381,481,384,481)
LIG(381,483,383,481)
LIG(382,483,384,481)
LIG(378,478,384,478)
LIG(380,478,380,485)
LIG(378,476,378,478)
LIG(384,476,378,476)
LIG(384,478,384,476)
LIG(380,470,379,471)
LIG(382,470,380,470)
FSYM
SYM  #button
BB(211,576,220,584)
TITLE 215 580  #A16
MODEL 59
PROP                                                                                                                                    
REC(212,577,6,6,r)
VIS 1
PIN(220,580,0.000,0.000)A16
LIG(219,580,220,580)
LIG(211,584,211,576)
LIG(219,584,211,584)
LIG(219,576,219,584)
LIG(211,576,219,576)
LIG(212,583,212,577)
LIG(218,583,212,583)
LIG(218,577,218,583)
LIG(212,577,218,577)
FSYM
SYM  #button
BB(211,596,220,604)
TITLE 215 600  #A16
MODEL 59
PROP                                                                                                                                    
REC(212,597,6,6,r)
VIS 1
PIN(220,600,0.000,0.000)A16
LIG(219,600,220,600)
LIG(211,604,211,596)
LIG(219,604,211,604)
LIG(219,596,219,604)
LIG(211,596,219,596)
LIG(212,603,212,597)
LIG(218,603,212,603)
LIG(218,597,218,603)
LIG(212,597,218,597)
FSYM
SYM  #light
BB(373,565,379,579)
TITLE 375 579  #light16
MODEL 49
PROP                                                                                                                                    
REC(374,566,4,4,r)
VIS 1
PIN(375,580,0.000,0.000)out16
LIG(378,571,378,566)
LIG(378,566,377,565)
LIG(374,566,374,571)
LIG(377,576,377,573)
LIG(376,576,379,576)
LIG(376,578,378,576)
LIG(377,578,379,576)
LIG(373,573,379,573)
LIG(375,573,375,580)
LIG(373,571,373,573)
LIG(379,571,373,571)
LIG(379,573,379,571)
LIG(375,565,374,566)
LIG(377,565,375,565)
FSYM
SYM  #light
BB(418,505,424,519)
TITLE 420 519  #light17
MODEL 49
PROP                                                                                                                                    
REC(419,506,4,4,r)
VIS 1
PIN(420,520,0.000,0.000)out17
LIG(423,511,423,506)
LIG(423,506,422,505)
LIG(419,506,419,511)
LIG(422,516,422,513)
LIG(421,516,424,516)
LIG(421,518,423,516)
LIG(422,518,424,516)
LIG(418,513,424,513)
LIG(420,513,420,520)
LIG(418,511,418,513)
LIG(424,511,418,511)
LIG(424,513,424,511)
LIG(420,505,419,506)
LIG(422,505,420,505)
FSYM
SYM  #button
BB(271,-124,279,-115)
TITLE 275 -120  #SUB
MODEL 59
PROP                                                                                                                                    
REC(272,-123,6,6,r)
VIS 1
PIN(275,-115,0.000,0.000)SUB
LIG(275,-116,275,-115)
LIG(271,-124,279,-124)
LIG(271,-116,271,-124)
LIG(279,-116,271,-116)
LIG(279,-124,279,-116)
LIG(272,-123,278,-123)
LIG(272,-117,272,-123)
LIG(278,-117,272,-117)
LIG(278,-123,278,-117)
FSYM
SYM  #button
BB(311,-129,319,-120)
TITLE 315 -125  #C1
MODEL 59
PROP                                                                                                                                    
REC(312,-128,6,6,r)
VIS 1
PIN(315,-120,0.000,0.000)C1
LIG(315,-121,315,-120)
LIG(311,-129,319,-129)
LIG(311,-121,311,-129)
LIG(319,-121,311,-121)
LIG(319,-129,319,-121)
LIG(312,-128,318,-128)
LIG(312,-122,312,-128)
LIG(318,-122,312,-122)
LIG(318,-128,318,-122)
FSYM
SYM  #button
BB(331,-129,339,-120)
TITLE 335 -125  #C2
MODEL 59
PROP                                                                                                                                    
REC(332,-128,6,6,r)
VIS 1
PIN(335,-120,0.000,0.000)C2
LIG(335,-121,335,-120)
LIG(331,-129,339,-129)
LIG(331,-121,331,-129)
LIG(339,-121,331,-121)
LIG(339,-129,339,-121)
LIG(332,-128,338,-128)
LIG(332,-122,332,-128)
LIG(338,-122,332,-122)
LIG(338,-128,338,-122)
FSYM
SYM  #button
BB(351,-129,359,-120)
TITLE 355 -125  #C3
MODEL 59
PROP                                                                                                                                    
REC(352,-128,6,6,r)
VIS 1
PIN(355,-120,0.000,0.000)C3
LIG(355,-121,355,-120)
LIG(351,-129,359,-129)
LIG(351,-121,351,-129)
LIG(359,-121,351,-121)
LIG(359,-129,359,-121)
LIG(352,-128,358,-128)
LIG(352,-122,352,-128)
LIG(358,-122,352,-122)
LIG(358,-128,358,-122)
FSYM
CNC(130 470)
CNC(120 475)
CNC(120 370)
CNC(130 370)
CNC(140 365)
CNC(140 255)
CNC(120 375)
CNC(140 255)
CNC(130 260)
CNC(120 265)
CNC(120 370)
CNC(120 370)
CNC(120 375)
CNC(10 265)
CNC(10 165)
CNC(10 375)
CNC(140 150)
CNC(130 155)
CNC(120 160)
CNC(140 465)
CNC(10 -85)
CNC(10 80)
CNC(10 0)
CNC(10 -75)
CNC(120 375)
CNC(120 375)
CNC(120 370)
CNC(120 375)
CNC(140 65)
CNC(130 70)
CNC(120 80)
CNC(10 475)
CNC(140 -5)
CNC(130 -10)
CNC(120 0)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(80 -80)
CNC(70 -105)
CNC(90 -85)
CNC(90 -85)
CNC(355 -5)
CNC(360 -10)
CNC(365 -15)
CNC(355 70)
CNC(360 65)
CNC(365 60)
CNC(260 0)
CNC(260 75)
CNC(260 255)
CNC(365 240)
CNC(355 160)
CNC(360 150)
CNC(365 145)
CNC(360 245)
CNC(365 145)
CNC(260 75)
CNC(260 160)
CNC(260 160)
CNC(355 250)
CNC(260 370)
CNC(355 365)
CNC(360 360)
CNC(365 355)
CNC(355 -90)
CNC(365 355)
CNC(355 475)
CNC(360 465)
CNC(365 460)
CNC(260 475)
CNC(260 475)
CNC(275 -90)
CNC(315 -110)
CNC(335 -100)
LIG(95,570,120,570)
LIG(85,565,130,565)
LIG(75,560,140,560)
LIG(75,580,75,560)
LIG(40,425,55,425)
LIG(110,485,160,485)
LIG(130,470,130,565)
LIG(10,475,45,475)
LIG(85,475,85,470)
LIG(45,580,10,580)
LIG(105,385,155,385)
LIG(10,475,10,580)
LIG(40,265,10,265)
LIG(50,265,50,220)
LIG(-85,385,25,385)
LIG(55,425,55,475)
LIG(55,525,55,580)
LIG(-85,405,25,405)
LIG(75,465,140,465)
LIG(75,465,75,475)
LIG(10,375,10,475)
LIG(140,465,140,560)
LIG(40,375,10,375)
LIG(140,255,140,365)
LIG(70,365,140,365)
LIG(70,375,70,365)
LIG(80,370,130,370)
LIG(80,375,80,370)
LIG(130,260,130,370)
LIG(120,375,90,375)
LIG(120,265,120,375)
LIG(35,130,40,130)
LIG(40,165,45,165)
LIG(50,315,50,375)
LIG(100,175,160,175)
LIG(10,265,10,375)
LIG(50,220,35,220)
LIG(10,165,10,265)
LIG(290,50,290,75)
LIG(140,255,140,150)
LIG(70,255,140,255)
LIG(70,265,70,255)
LIG(130,260,130,155)
LIG(80,260,130,260)
LIG(80,265,80,260)
LIG(140,365,140,465)
LIG(90,265,120,265)
LIG(120,160,120,265)
LIG(105,275,160,275)
LIG(40,0,45,0)
LIG(40,50,40,80)
LIG(100,10,160,10)
LIG(40,130,40,165)
LIG(40,315,50,315)
LIG(105,-65,160,-65)
LIG(-85,590,30,590)
LIG(95,475,120,475)
LIG(-85,505,30,505)
LIG(-85,485,30,485)
LIG(-85,610,30,610)
LIG(50,-85,10,-85)
LIG(10,-85,10,-75)
LIG(-85,275,30,275)
LIG(120,375,120,475)
LIG(-85,295,25,295)
LIG(40,-25,40,0)
LIG(-85,195,20,195)
LIG(-85,175,20,175)
LIG(35,165,10,165)
LIG(35,50,40,50)
LIG(10,80,10,165)
LIG(35,80,10,80)
LIG(10,0,10,80)
LIG(100,90,160,90)
LIG(35,0,10,0)
LIG(10,-75,10,0)
LIG(10,-75,40,-75)
LIG(10,-105,10,-85)
LIG(-85,110,20,110)
LIG(-85,90,20,90)
LIG(-85,10,20,10)
LIG(-85,-45,25,-45)
LIG(45,525,55,525)
LIG(-85,-65,25,-65)
LIG(95,580,95,570)
LIG(85,470,130,470)
LIG(40,80,45,80)
LIG(120,475,120,570)
LIG(130,370,130,470)
LIG(85,565,85,580)
LIG(65,165,65,150)
LIG(75,155,130,155)
LIG(65,150,140,150)
LIG(75,155,75,165)
LIG(-85,30,20,30)
LIG(85,160,120,160)
LIG(35,220,35,215)
LIG(140,65,140,150)
LIG(65,65,140,65)
LIG(65,80,65,65)
LIG(130,70,130,155)
LIG(75,70,130,70)
LIG(75,80,75,70)
LIG(120,80,120,160)
LIG(85,80,120,80)
LIG(140,-5,140,65)
LIG(140,-5,65,-5)
LIG(65,0,65,-5)
LIG(130,-10,130,70)
LIG(75,-10,130,-10)
LIG(75,0,75,-10)
LIG(120,0,120,80)
LIG(85,0,120,0)
LIG(70,-105,70,-75)
LIG(70,-105,140,-105)
LIG(120,-80,120,0)
LIG(80,-80,80,-75)
LIG(80,-80,120,-80)
LIG(140,-105,140,-5)
LIG(130,-85,130,-10)
LIG(90,-85,90,-75)
LIG(90,-85,130,-85)
LIG(70,-110,70,-105)
LIG(80,-95,80,-80)
LIG(90,-90,90,-85)
LIG(85,165,85,160)
LIG(110,590,150,590)
LIG(50,-75,50,-85)
LIG(220,-70,265,-70)
LIG(220,-50,265,-50)
LIG(310,-80,310,-110)
LIG(320,-80,320,-100)
LIG(330,-80,330,-90)
LIG(330,-90,355,-90)
LIG(355,-90,355,-5)
LIG(320,-100,335,-100)
LIG(360,-100,360,-10)
LIG(310,-110,315,-110)
LIG(365,-110,365,-15)
LIG(330,0,330,-5)
LIG(330,-5,355,-5)
LIG(355,-5,355,70)
LIG(320,0,320,-10)
LIG(320,-10,360,-10)
LIG(360,-10,360,65)
LIG(310,0,310,-15)
LIG(310,-15,365,-15)
LIG(365,-15,365,60)
LIG(280,-30,280,-10)
LIG(280,-10,290,-10)
LIG(290,-10,290,0)
LIG(345,-70,375,-70)
LIG(220,10,265,10)
LIG(220,30,265,30)
LIG(345,10,375,10)
LIG(420,520,420,635)
LIG(345,85,375,85)
LIG(365,60,365,145)
LIG(310,60,365,60)
LIG(330,75,330,70)
LIG(330,70,355,70)
LIG(355,70,355,160)
LIG(320,75,320,65)
LIG(320,65,360,65)
LIG(360,65,360,150)
LIG(310,75,310,60)
LIG(280,50,290,50)
LIG(280,-80,280,-90)
LIG(280,-90,275,-90)
LIG(260,-90,260,0)
LIG(280,0,260,0)
LIG(260,0,260,75)
LIG(280,75,260,75)
LIG(260,75,260,160)
LIG(265,85,220,85)
LIG(265,105,220,105)
LIG(345,265,375,265)
LIG(290,210,290,255)
LIG(280,210,290,210)
LIG(330,160,355,160)
LIG(355,160,355,250)
LIG(320,150,320,160)
LIG(265,285,220,285)
LIG(320,150,360,150)
LIG(360,150,360,245)
LIG(310,160,310,145)
LIG(310,145,365,145)
LIG(365,145,365,240)
LIG(265,265,220,265)
LIG(220,170,265,170)
LIG(220,190,265,190)
LIG(260,255,260,370)
LIG(345,170,375,170)
LIG(280,125,290,125)
LIG(290,125,290,160)
LIG(260,160,280,160)
LIG(260,160,260,255)
LIG(280,255,260,255)
LIG(365,240,365,355)
LIG(310,240,365,240)
LIG(310,255,310,240)
LIG(330,255,330,250)
LIG(330,250,355,250)
LIG(355,250,355,365)
LIG(320,255,320,245)
LIG(320,245,360,245)
LIG(360,245,360,360)
LIG(220,380,265,380)
LIG(220,400,265,400)
LIG(285,635,420,635)
LIG(280,370,260,370)
LIG(260,370,260,475)
LIG(280,305,290,305)
LIG(290,305,290,370)
LIG(285,620,285,635)
LIG(350,580,375,580)
LIG(220,600,270,600)
LIG(330,370,330,365)
LIG(330,365,355,365)
LIG(355,365,355,475)
LIG(320,370,320,360)
LIG(320,360,360,360)
LIG(360,360,360,465)
LIG(310,370,310,355)
LIG(310,355,365,355)
LIG(365,355,365,460)
LIG(345,380,380,380)
LIG(220,580,270,580)
LIG(295,525,295,570)
LIG(280,525,295,525)
LIG(260,570,285,570)
LIG(345,485,380,485)
LIG(330,475,355,475)
LIG(355,475,355,570)
LIG(320,465,320,475)
LIG(355,-120,355,-90)
LIG(315,560,365,560)
LIG(320,465,360,465)
LIG(360,465,360,565)
LIG(310,475,310,460)
LIG(310,460,365,460)
LIG(365,460,365,560)
LIG(260,475,280,475)
LIG(260,475,260,570)
LIG(315,570,315,560)
LIG(265,485,220,485)
LIG(220,505,265,505)
LIG(325,565,360,565)
LIG(280,420,290,420)
LIG(290,420,290,475)
LIG(335,570,355,570)
LIG(325,570,325,565)
LIG(275,-115,275,-90)
LIG(275,-90,260,-90)
LIG(315,-120,315,-110)
LIG(315,-110,365,-110)
LIG(335,-120,335,-100)
LIG(335,-100,360,-100)
LIG(45,630,45,650)
LIG(45,650,180,650)
LIG(180,-135,180,650)
LIG(295,-80,290,-80)
LIG(295,-135,295,-80)
LIG(180,-135,295,-135)
FFIG H:\VLSI CIRCUIT DESIGN LAB [0-0-0] [D]\Project\PROJECT-20181020T034543Z-001\PROJECT\8BITALU_SHAKIL - Copy - Copy.sch
