/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Users/Salvo/stm32-wasm-runtime-benchmarks/zephyrproject/firmware_2/build_litex_vexriscv/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@40000000
 *   4   /cpus
 *   5   /cpus/cpu@0
 *   6   /soc
 *   7   /soc/gpio@e0005800
 *   8   /leds
 *   9   /leds/led_0
 *   10  /soc/clock-outputs
 *   11  /soc/clock-outputs/clock-controller@0
 *   12  /soc/clock-outputs/clock-controller@1
 *   13  /soc/clock@e0004800
 *   14  /soc/dna@e0003800
 *   15  /soc/interrupt-controller@bc0
 *   16  /soc/mdio@e0008000
 *   17  /soc/mdio@e0008000/ethernet-phy@1
 *   18  /soc/ethernet@e0009800
 *   19  /soc/gpio@e0006000
 *   20  /soc/i2c@e0005000
 *   21  /soc/i2c@e000d800
 *   22  /soc/i2s_rx@e000a800
 *   23  /soc/i2s_tx@e000b000
 *   24  /soc/prbs@e0006800
 *   25  /soc/pwm@e0007000
 *   26  /soc/serial@e0001800
 *   27  /soc/soc_controller@e0000000
 *   28  /soc/spi@e0002000
 *   29  /soc/timer@e0002800
 *   30  /soc/watchdog@e000d000
 *   31  /soc/spi@e000c000
 *   32  /soc/spi@e000c000/flash@0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 6
#define DT_N_CHILD_NUM_STATUS_OKAY 6
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_cpus) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_memory_40000000) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_memory_40000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_memory_40000000) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_memory_40000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /memory@40000000 */ \
	4, /* /cpus */ \
	6, /* /soc */ \
	8, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_litex_vexriscv DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_litex_vexriscv 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "vexriscv"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"litex,vexriscv"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "litex,vexriscv"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED litex,vexriscv
#define DT_N_P_compatible_IDX_0_STRING_TOKEN litex_vexriscv
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_VEXRISCV
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /memory@40000000
 *
 * Node identifier: DT_N_S_memory_40000000
 */

/* Node's full path: */
#define DT_N_S_memory_40000000_PATH "/memory@40000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_40000000_FULL_NAME "memory@40000000"
#define DT_N_S_memory_40000000_FULL_NAME_UNQUOTED memory@40000000
#define DT_N_S_memory_40000000_FULL_NAME_TOKEN memory_40000000
#define DT_N_S_memory_40000000_FULL_NAME_UPPER_TOKEN MEMORY_40000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_40000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_40000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_40000000_NODELABEL_NUM 1
#define DT_N_S_memory_40000000_FOREACH_NODELABEL(fn) fn(ram0)
#define DT_N_S_memory_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ram0, __VA_ARGS__)
#define DT_N_S_memory_40000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_40000000_CHILD_NUM 0
#define DT_N_S_memory_40000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_40000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_40000000_HASH ydely_NStAsGaxCEnuV83x_h7Ls0ZXbcez34BMoGoG0

/* Node's dependency ordinal: */
#define DT_N_S_memory_40000000_ORD 3
#define DT_N_S_memory_40000000_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_40000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_40000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_40000000_EXISTS 1
#define DT_N_NODELABEL_ram0 DT_N_S_memory_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_40000000_REG_NUM 1
#define DT_N_S_memory_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_memory_40000000_REG_IDX_0_VAL_SIZE 268435456 /* 0x10000000 */
#define DT_N_S_memory_40000000_RANGES_NUM 0
#define DT_N_S_memory_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_40000000_IRQ_NUM 0
#define DT_N_S_memory_40000000_IRQ_LEVEL 0
#define DT_N_S_memory_40000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_40000000_P_reg {1073741824 /* 0x40000000 */, 268435456 /* 0x10000000 */}
#define DT_N_S_memory_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_memory_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_40000000_P_reg_IDX_1 268435456
#define DT_N_S_memory_40000000_P_reg_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 4
#define DT_N_S_cpus_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	5, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = litex,vexriscv-standard):
 *   $ZEPHYR_BASE\dts\bindings\cpu\litex,vexriscv-standard.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 5
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	4, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_litex_vexriscv_standard DT_N_S_cpus_S_cpu_0
#define DT_N_INST_0_spinalhdl_vexriscv      DT_N_S_cpus_S_cpu_0
#define DT_N_INST_0_riscv                   DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0                 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_litex_vexriscv_standard 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "vexriscv-standard"
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_spinalhdl_vexriscv 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_1 "SpinalHDL"
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_1 "vexriscv"
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_riscv 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_i_cache_line_size 32
#define DT_N_S_cpus_S_cpu_0_P_i_cache_line_size_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_d_cache_line_size 32
#define DT_N_S_cpus_S_cpu_0_P_d_cache_line_size_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa "rv32im_zicsr_zifencei"
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_UNQUOTED rv32im_zicsr_zifencei
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_TOKEN rv32im_zicsr_zifencei
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_UPPER_TOKEN RV32IM_ZICSR_ZIFENCEI
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_IDX_0 "rv32im_zicsr_zifencei"
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency 100000000
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_status "okay"
#define DT_N_S_cpus_S_cpu_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_cpus_S_cpu_0_P_status_STRING_TOKEN okay
#define DT_N_S_cpus_S_cpu_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_cpus_S_cpu_0_P_status_IDX_0 "okay"
#define DT_N_S_cpus_S_cpu_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_cpus_S_cpu_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, status, 0)
#define DT_N_S_cpus_S_cpu_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, status, 0)
#define DT_N_S_cpus_S_cpu_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, status, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, status, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_status_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_status_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"litex,vexriscv-standard", "spinalhdl,vexriscv", "riscv"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "litex,vexriscv-standard"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED litex,vexriscv-standard
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN litex_vexriscv_standard
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_VEXRISCV_STANDARD
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1 "spinalhdl,vexriscv"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1_STRING_UNQUOTED spinalhdl,vexriscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1_STRING_TOKEN spinalhdl_vexriscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1_STRING_UPPER_TOKEN SPINALHDL_VEXRISCV
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_2 "riscv"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_2_STRING_UNQUOTED riscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_2_STRING_TOKEN riscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_2_STRING_UPPER_TOKEN RISCV
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0) \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 1) \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 2)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 2)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, compatible, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 3
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 20
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 20
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_bc0) fn(DT_N_S_soc_S_soc_controller_e0000000) fn(DT_N_S_soc_S_serial_e0001800) fn(DT_N_S_soc_S_timer_e0002800) fn(DT_N_S_soc_S_watchdog_e000d000) fn(DT_N_S_soc_S_mdio_e0008000) fn(DT_N_S_soc_S_ethernet_e0009800) fn(DT_N_S_soc_S_dna_e0003800) fn(DT_N_S_soc_S_spi_e0002000) fn(DT_N_S_soc_S_spi_e000c000) fn(DT_N_S_soc_S_prbs_e0006800) fn(DT_N_S_soc_S_i2c_e0005000) fn(DT_N_S_soc_S_i2c_e000d800) fn(DT_N_S_soc_S_pwm_e0007000) fn(DT_N_S_soc_S_gpio_e0005800) fn(DT_N_S_soc_S_gpio_e0006000) fn(DT_N_S_soc_S_i2s_rx_e000a800) fn(DT_N_S_soc_S_i2s_tx_e000b000) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc_S_clock_e0004800)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_bc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_soc_controller_e0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_e0001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e0002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_e000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio_e0008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_e0009800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dna_e0003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e0002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_prbs_e0006800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e0005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e000d800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_e0007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_rx_e000a800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_tx_e000b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_e0004800)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_bc0) fn(DT_N_S_soc_S_soc_controller_e0000000) fn(DT_N_S_soc_S_serial_e0001800) fn(DT_N_S_soc_S_timer_e0002800) fn(DT_N_S_soc_S_watchdog_e000d000) fn(DT_N_S_soc_S_mdio_e0008000) fn(DT_N_S_soc_S_ethernet_e0009800) fn(DT_N_S_soc_S_dna_e0003800) fn(DT_N_S_soc_S_spi_e0002000) fn(DT_N_S_soc_S_spi_e000c000) fn(DT_N_S_soc_S_prbs_e0006800) fn(DT_N_S_soc_S_i2c_e0005000) fn(DT_N_S_soc_S_i2c_e000d800) fn(DT_N_S_soc_S_pwm_e0007000) fn(DT_N_S_soc_S_gpio_e0005800) fn(DT_N_S_soc_S_gpio_e0006000) fn(DT_N_S_soc_S_i2s_rx_e000a800) fn(DT_N_S_soc_S_i2s_tx_e000b000) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc_S_clock_e0004800)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_bc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_soc_controller_e0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_e0001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e0002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_e000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio_e0008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_e0009800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dna_e0003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e0002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_prbs_e0006800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e0005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e000d800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_e0007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_rx_e000a800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_tx_e000b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_e0004800)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 6
#define DT_N_S_soc_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	7, /* /soc/gpio@e0005800 */ \
	10, /* /soc/clock-outputs */ \
	13, /* /soc/clock@e0004800 */ \
	14, /* /soc/dna@e0003800 */ \
	15, /* /soc/interrupt-controller@bc0 */ \
	16, /* /soc/mdio@e0008000 */ \
	18, /* /soc/ethernet@e0009800 */ \
	19, /* /soc/gpio@e0006000 */ \
	20, /* /soc/i2c@e0005000 */ \
	21, /* /soc/i2c@e000d800 */ \
	22, /* /soc/i2s_rx@e000a800 */ \
	23, /* /soc/i2s_tx@e000b000 */ \
	24, /* /soc/prbs@e0006800 */ \
	25, /* /soc/pwm@e0007000 */ \
	26, /* /soc/serial@e0001800 */ \
	27, /* /soc/soc_controller@e0000000 */ \
	28, /* /soc/spi@e0002000 */ \
	29, /* /soc/timer@e0002800 */ \
	30, /* /soc/watchdog@e000d000 */ \
	31, /* /soc/spi@e000c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_1_litex_vexriscv DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_litex_vexriscv 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_0 "vexriscv"
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"litex,vexriscv"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "litex,vexriscv"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED litex,vexriscv
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN litex_vexriscv
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_VEXRISCV
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/gpio@e0005800
 *
 * Node identifier: DT_N_S_soc_S_gpio_e0005800
 *
 * Binding (compatible = litex,gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\litex,gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_e0005800_PATH "/soc/gpio@e0005800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_e0005800_FULL_NAME "gpio@e0005800"
#define DT_N_S_soc_S_gpio_e0005800_FULL_NAME_UNQUOTED gpio@e0005800
#define DT_N_S_soc_S_gpio_e0005800_FULL_NAME_TOKEN gpio_e0005800
#define DT_N_S_soc_S_gpio_e0005800_FULL_NAME_UPPER_TOKEN GPIO_E0005800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_e0005800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_e0005800_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_e0005800_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_NODELABEL(fn) fn(gpio_out)
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio_out, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_e0005800_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_e0005800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_e0005800_HASH oae1VHIwEECGahMmgfRjqi4bm04eC5RTl6SFak9CaxM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_e0005800_ORD 7
#define DT_N_S_soc_S_gpio_e0005800_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_e0005800_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_e0005800_SUPPORTS_ORDS \
	8, /* /leds */ \
	9, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_e0005800_EXISTS 1
#define DT_N_INST_0_litex_gpio  DT_N_S_soc_S_gpio_e0005800
#define DT_N_NODELABEL_gpio_out DT_N_S_soc_S_gpio_e0005800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_e0005800_REG_NUM 1
#define DT_N_S_soc_S_gpio_e0005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_REG_IDX_0_VAL_ADDRESS 3758118912 /* 0xe0005800 */
#define DT_N_S_soc_S_gpio_e0005800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0005800_REG_NAME_control_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_REG_NAME_control_VAL_ADDRESS DT_N_S_soc_S_gpio_e0005800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0005800_REG_NAME_control_VAL_SIZE DT_N_S_soc_S_gpio_e0005800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0005800_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_e0005800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_e0005800_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_e0005800_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_e0005800_COMPAT_MATCHES_litex_gpio 1
#define DT_N_S_soc_S_gpio_e0005800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_gpio_e0005800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_COMPAT_MODEL_IDX_0 "gpio"
#define DT_N_S_soc_S_gpio_e0005800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_e0005800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_e0005800_P_port_is_output 1
#define DT_N_S_soc_S_gpio_e0005800_P_port_is_output_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg {3758118912 /* 0xe0005800 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_e0005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg_IDX_0 3758118912
#define DT_N_S_soc_S_gpio_e0005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg_IDX_1 4
#define DT_N_S_soc_S_gpio_e0005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_ngpios 4
#define DT_N_S_soc_S_gpio_e0005800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_e0005800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_status "okay"
#define DT_N_S_soc_S_gpio_e0005800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_e0005800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_e0005800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_e0005800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_e0005800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_e0005800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0005800, status, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0005800, status, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_status_LEN 1
#define DT_N_S_soc_S_gpio_e0005800_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_compatible {"litex,gpio"}
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_IDX_0 "litex,gpio"
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_IDX_0_STRING_UNQUOTED litex,gpio
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_IDX_0_STRING_TOKEN litex_gpio
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_GPIO
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0005800, compatible, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0005800, compatible, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_e0005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names {"control"}
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_IDX_0 "control"
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_IDX_0_STRING_UNQUOTED control
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_IDX_0_STRING_TOKEN control
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_IDX_0_STRING_UPPER_TOKEN CONTROL
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0005800, reg_names, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0005800, reg_names, 0)
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0005800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0005800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_LEN 1
#define DT_N_S_soc_S_gpio_e0005800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_e0005800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_e0005800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_e0005800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_e0005800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 1
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 8
#define DT_N_S_leds_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	7, /* /soc/gpio@e0005800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	9, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"
#define DT_N_S_leds_S_led_0_FULL_NAME_UNQUOTED led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_TOKEN led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_UPPER_TOKEN LED_0

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(led0)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(led0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_0_HASH kqSZv01Dnr_1hPdmxPVlr9u8kLMk_UWHIyVHG3GknSY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 9
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	7, /* /soc/gpio@e0005800 */ \
	8, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_led0 DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_e0005800
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_0, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_0, gpios, 0, flags)
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, gpios, 0, flags)
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "LED0"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED LED0
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN LED0
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN LED0
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "LED0"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/clock-outputs
 *
 * Node identifier: DT_N_S_soc_S_clock_outputs
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_outputs_PATH "/soc/clock-outputs"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_outputs_FULL_NAME "clock-outputs"
#define DT_N_S_soc_S_clock_outputs_FULL_NAME_UNQUOTED clock-outputs
#define DT_N_S_soc_S_clock_outputs_FULL_NAME_TOKEN clock_outputs
#define DT_N_S_soc_S_clock_outputs_FULL_NAME_UPPER_TOKEN CLOCK_OUTPUTS

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_outputs_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_outputs_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_outputs_NODELABEL_NUM 0
#define DT_N_S_soc_S_clock_outputs_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_clock_outputs_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_outputs_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_outputs_CHILD_NUM 2
#define DT_N_S_soc_S_clock_outputs_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_clock_outputs_HASH 0jYHpXzVUOxDGK3CbicEPfOhAQ27sTAm_3JMMWwGMzw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_outputs_ORD 10
#define DT_N_S_soc_S_clock_outputs_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_outputs_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_outputs_SUPPORTS_ORDS \
	11, /* /soc/clock-outputs/clock-controller@0 */ \
	12, /* /soc/clock-outputs/clock-controller@1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_outputs_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_outputs_REG_NUM 0
#define DT_N_S_soc_S_clock_outputs_RANGES_NUM 0
#define DT_N_S_soc_S_clock_outputs_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_outputs_IRQ_NUM 0
#define DT_N_S_soc_S_clock_outputs_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_outputs_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_outputs_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/clock-outputs/clock-controller@0
 *
 * Node identifier: DT_N_S_soc_S_clock_outputs_S_clock_controller_0
 *
 * Binding (compatible = litex,clkout):
 *   $ZEPHYR_BASE\dts\bindings\clock\litex,clkout.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_PATH "/soc/clock-outputs/clock-controller@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FULL_NAME "clock-controller@0"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FULL_NAME_UNQUOTED clock-controller@0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FULL_NAME_TOKEN clock_controller_0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_0

/* Node parent (/soc/clock-outputs) identifier: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_PARENT DT_N_S_soc_S_clock_outputs

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_NODELABEL(fn) fn(clk0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_CHILD_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_HASH 9xuNv5vZB1xI9oivr_XL71yN5YLftqFBpm772cSU5YY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_ORD 11
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_REQUIRES_ORDS \
	10, /* /soc/clock-outputs */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_SUPPORTS_ORDS \
	13, /* /soc/clock@e0004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_EXISTS 1
#define DT_N_INST_0_litex_clkout DT_N_S_soc_S_clock_outputs_S_clock_controller_0
#define DT_N_NODELABEL_clk0      DT_N_S_soc_S_clock_outputs_S_clock_controller_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_REG_NUM 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_RANGES_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_IRQ_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_COMPAT_MATCHES_litex_clkout 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_COMPAT_MODEL_IDX_0 "clkout"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names "CLK_0"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_STRING_UNQUOTED CLK_0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_STRING_TOKEN CLK_0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_STRING_UPPER_TOKEN CLK_0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_IDX_0 "CLK_0"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, clock_output_names, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, clock_output_names, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, clock_output_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, clock_output_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_clock_output_names_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_frequency 11289600
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_phase 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_phase_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_duty_num 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_duty_num_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_duty_den 2
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_duty_den_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_margin 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_margin_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_margin_exp 2
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_litex_clock_margin_exp_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status "okay"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, status, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, status, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_status_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible {"litex,clkout"}
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_IDX_0 "litex,clkout"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_IDX_0_STRING_UNQUOTED litex,clkout
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_IDX_0_STRING_TOKEN litex_clkout
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_CLKOUT
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, compatible, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, compatible, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_wakeup_source 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/clock-outputs/clock-controller@1
 *
 * Node identifier: DT_N_S_soc_S_clock_outputs_S_clock_controller_1
 *
 * Binding (compatible = litex,clkout):
 *   $ZEPHYR_BASE\dts\bindings\clock\litex,clkout.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_PATH "/soc/clock-outputs/clock-controller@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FULL_NAME "clock-controller@1"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FULL_NAME_UNQUOTED clock-controller@1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FULL_NAME_TOKEN clock_controller_1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_1

/* Node parent (/soc/clock-outputs) identifier: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_PARENT DT_N_S_soc_S_clock_outputs

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_NODELABEL(fn) fn(clk1)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_CHILD_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_HASH LjaqQFJpw4LzmLOWBvcfMt25MmOqNbBhba3gA7u0uBQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_ORD 12
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_REQUIRES_ORDS \
	10, /* /soc/clock-outputs */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_SUPPORTS_ORDS \
	13, /* /soc/clock@e0004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_EXISTS 1
#define DT_N_INST_1_litex_clkout DT_N_S_soc_S_clock_outputs_S_clock_controller_1
#define DT_N_NODELABEL_clk1      DT_N_S_soc_S_clock_outputs_S_clock_controller_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_REG_NUM 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_RANGES_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_IRQ_NUM 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_COMPAT_MATCHES_litex_clkout 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_COMPAT_MODEL_IDX_0 "clkout"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names "CLK_1"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_STRING_UNQUOTED CLK_1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_STRING_TOKEN CLK_1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_STRING_UPPER_TOKEN CLK_1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_IDX_0 "CLK_1"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, clock_output_names, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, clock_output_names, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, clock_output_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, clock_output_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_clock_output_names_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_frequency 22579200
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_phase 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_phase_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_duty_num 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_duty_num_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_duty_den 2
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_duty_den_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_margin 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_margin_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_margin_exp 2
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_litex_clock_margin_exp_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status "okay"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, status, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, status, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_status_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible {"litex,clkout"}
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_IDX_0 "litex,clkout"
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_IDX_0_STRING_UNQUOTED litex,clkout
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_IDX_0_STRING_TOKEN litex_clkout
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_CLKOUT
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, compatible, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, compatible, 0)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_wakeup_source 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_outputs_S_clock_controller_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/clock@e0004800
 *
 * Node identifier: DT_N_S_soc_S_clock_e0004800
 *
 * Binding (compatible = litex,clk):
 *   $ZEPHYR_BASE\dts\bindings\clock\litex,clk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_e0004800_PATH "/soc/clock@e0004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_e0004800_FULL_NAME "clock@e0004800"
#define DT_N_S_soc_S_clock_e0004800_FULL_NAME_UNQUOTED clock@e0004800
#define DT_N_S_soc_S_clock_e0004800_FULL_NAME_TOKEN clock_e0004800
#define DT_N_S_soc_S_clock_e0004800_FULL_NAME_UPPER_TOKEN CLOCK_E0004800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_e0004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_e0004800_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_e0004800_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_e0004800_FOREACH_NODELABEL(fn) fn(clock0)
#define DT_N_S_soc_S_clock_e0004800_FOREACH_NODELABEL_VARGS(fn, ...) fn(clock0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_e0004800_CHILD_NUM 0
#define DT_N_S_soc_S_clock_e0004800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_e0004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_clock_e0004800_HASH JAuMGm9tZ71w7ti8EHAnxPdX4efzTFId1gXIfycjfiE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_e0004800_ORD 13
#define DT_N_S_soc_S_clock_e0004800_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_e0004800_REQUIRES_ORDS \
	6, /* /soc */ \
	11, /* /soc/clock-outputs/clock-controller@0 */ \
	12, /* /soc/clock-outputs/clock-controller@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_e0004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_e0004800_EXISTS 1
#define DT_N_INST_0_litex_clk DT_N_S_soc_S_clock_e0004800
#define DT_N_NODELABEL_clock0 DT_N_S_soc_S_clock_e0004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_e0004800_REG_NUM 8
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_0_VAL_ADDRESS 3758114816 /* 0xe0004800 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_1_VAL_ADDRESS 3758114820 /* 0xe0004804 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_2_VAL_ADDRESS 3758114824 /* 0xe0004808 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_3_VAL_ADDRESS 3758114828 /* 0xe000480c */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_4_VAL_ADDRESS 3758114832 /* 0xe0004810 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_5_VAL_ADDRESS 3758114836 /* 0xe0004814 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_6_VAL_ADDRESS 3758114840 /* 0xe0004818 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_7_VAL_ADDRESS 3758114844 /* 0xe000481c */
#define DT_N_S_soc_S_clock_e0004800_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_reset_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_reset_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_reset_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_locked_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_locked_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_locked_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_read_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_read_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_read_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_write_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_write_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_write_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_drdy_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_drdy_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_drdy_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_adr_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_adr_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_adr_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_w_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_w_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_w_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_r_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_r_VAL_ADDRESS DT_N_S_soc_S_clock_e0004800_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_clock_e0004800_REG_NAME_drp_dat_r_VAL_SIZE DT_N_S_soc_S_clock_e0004800_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_clock_e0004800_RANGES_NUM 0
#define DT_N_S_soc_S_clock_e0004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_e0004800_IRQ_NUM 0
#define DT_N_S_soc_S_clock_e0004800_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_e0004800_COMPAT_MATCHES_litex_clk 1
#define DT_N_S_soc_S_clock_e0004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_clock_e0004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_COMPAT_MODEL_IDX_0 "clk"
#define DT_N_S_soc_S_clock_e0004800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_e0004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_e0004800_P_reg {3758114816 /* 0xe0004800 */, 4 /* 0x4 */, 3758114820 /* 0xe0004804 */, 4 /* 0x4 */, 3758114824 /* 0xe0004808 */, 4 /* 0x4 */, 3758114828 /* 0xe000480c */, 4 /* 0x4 */, 3758114832 /* 0xe0004810 */, 4 /* 0x4 */, 3758114836 /* 0xe0004814 */, 4 /* 0x4 */, 3758114840 /* 0xe0004818 */, 4 /* 0x4 */, 3758114844 /* 0xe000481c */, 4 /* 0x4 */}
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_0 3758114816
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_1 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_2 3758114820
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_3 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_4 3758114824
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_5 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_6 3758114828
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_7 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_8 3758114832
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_9 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_10 3758114836
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_11 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_12 3758114840
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_13 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_14 3758114844
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_IDX_15 4
#define DT_N_S_soc_S_clock_e0004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names {"CLK_0", "CLK_1"}
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_0 "CLK_0"
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_0_STRING_UNQUOTED CLK_0
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_0_STRING_TOKEN CLK_0
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_0_STRING_UPPER_TOKEN CLK_0
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_1 "CLK_1"
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_1_STRING_UNQUOTED CLK_1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_1_STRING_TOKEN CLK_1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_IDX_1_STRING_UPPER_TOKEN CLK_1
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 0) \
	fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 1)
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 1)
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, clock_output_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_LEN 2
#define DT_N_S_soc_S_clock_e0004800_P_clock_output_names_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_lock_timeout 10
#define DT_N_S_soc_S_clock_e0004800_P_litex_lock_timeout_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_drdy_timeout 10
#define DT_N_S_soc_S_clock_e0004800_P_litex_drdy_timeout_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_divclk_divide_min 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_divclk_divide_min_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_divclk_divide_max 107
#define DT_N_S_soc_S_clock_e0004800_P_litex_divclk_divide_max_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkfbout_mult_min 2
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkfbout_mult_min_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkfbout_mult_max 65
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkfbout_mult_max_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_freq_min 600000000
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_freq_min_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_freq_max 1200000000
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_freq_max_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkout_divide_min 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkout_divide_min_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkout_divide_max 126
#define DT_N_S_soc_S_clock_e0004800_P_litex_clkout_divide_max_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_margin 0
#define DT_N_S_soc_S_clock_e0004800_P_litex_vco_margin_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_status "okay"
#define DT_N_S_soc_S_clock_e0004800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_clock_e0004800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_clock_e0004800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_clock_e0004800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_clock_e0004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_clock_e0004800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_e0004800, status, 0)
#define DT_N_S_soc_S_clock_e0004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, status, 0)
#define DT_N_S_soc_S_clock_e0004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_e0004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_status_LEN 1
#define DT_N_S_soc_S_clock_e0004800_P_status_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_compatible {"litex,clk"}
#define DT_N_S_soc_S_clock_e0004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_compatible_IDX_0 "litex,clk"
#define DT_N_S_soc_S_clock_e0004800_P_compatible_IDX_0_STRING_UNQUOTED litex,clk
#define DT_N_S_soc_S_clock_e0004800_P_compatible_IDX_0_STRING_TOKEN litex_clk
#define DT_N_S_soc_S_clock_e0004800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_CLK
#define DT_N_S_soc_S_clock_e0004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_e0004800, compatible, 0)
#define DT_N_S_soc_S_clock_e0004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, compatible, 0)
#define DT_N_S_soc_S_clock_e0004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_e0004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_e0004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names {"drp_reset", "drp_locked", "drp_read", "drp_write", "drp_drdy", "drp_adr", "drp_dat_w", "drp_dat_r"}
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_0 "drp_reset"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_0_STRING_UNQUOTED drp_reset
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_0_STRING_TOKEN drp_reset
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_0_STRING_UPPER_TOKEN DRP_RESET
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_1 "drp_locked"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_1_STRING_UNQUOTED drp_locked
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_1_STRING_TOKEN drp_locked
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_1_STRING_UPPER_TOKEN DRP_LOCKED
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_2 "drp_read"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_2_STRING_UNQUOTED drp_read
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_2_STRING_TOKEN drp_read
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_2_STRING_UPPER_TOKEN DRP_READ
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_3 "drp_write"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_3_STRING_UNQUOTED drp_write
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_3_STRING_TOKEN drp_write
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_3_STRING_UPPER_TOKEN DRP_WRITE
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_4 "drp_drdy"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_4_STRING_UNQUOTED drp_drdy
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_4_STRING_TOKEN drp_drdy
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_4_STRING_UPPER_TOKEN DRP_DRDY
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_5 "drp_adr"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_5_STRING_UNQUOTED drp_adr
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_5_STRING_TOKEN drp_adr
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_5_STRING_UPPER_TOKEN DRP_ADR
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_6 "drp_dat_w"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_6_STRING_UNQUOTED drp_dat_w
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_6_STRING_TOKEN drp_dat_w
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_6_STRING_UPPER_TOKEN DRP_DAT_W
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_7 "drp_dat_r"
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_7_STRING_UNQUOTED drp_dat_r
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_7_STRING_TOKEN drp_dat_r
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_IDX_7_STRING_UPPER_TOKEN DRP_DAT_R
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_e0004800, reg_names, 0) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 1) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 2) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 3) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 4) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 5) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 6) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 7)
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 7)
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 7, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_e0004800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, reg_names, 7, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_LEN 8
#define DT_N_S_soc_S_clock_e0004800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_outputs_S_clock_controller_0
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_VAL_id 0
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0, id)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0, id)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_PH DT_N_S_soc_S_clock_outputs_S_clock_controller_1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_VAL_id 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_VAL_id_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_clock_e0004800, clocks, 1, id)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, clocks, 1, id)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_IDX_1_NUM_CELLS 1
#define DT_N_S_soc_S_clock_e0004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0) \
	fn(DT_N_S_soc_S_clock_e0004800, clocks, 1)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, clocks, 1)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_e0004800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_e0004800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_e0004800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_e0004800_P_clocks_LEN 2
#define DT_N_S_soc_S_clock_e0004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_clock_e0004800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_wakeup_source 0
#define DT_N_S_soc_S_clock_e0004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_e0004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_e0004800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dna@e0003800
 *
 * Node identifier: DT_N_S_soc_S_dna_e0003800
 *
 * Binding (compatible = litex,dna0):
 *   $ZEPHYR_BASE\dts\bindings\hwinfo\litex,dna0.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dna_e0003800_PATH "/soc/dna@e0003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dna_e0003800_FULL_NAME "dna@e0003800"
#define DT_N_S_soc_S_dna_e0003800_FULL_NAME_UNQUOTED dna@e0003800
#define DT_N_S_soc_S_dna_e0003800_FULL_NAME_TOKEN dna_e0003800
#define DT_N_S_soc_S_dna_e0003800_FULL_NAME_UPPER_TOKEN DNA_E0003800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dna_e0003800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dna_e0003800_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dna_e0003800_NODELABEL_NUM 1
#define DT_N_S_soc_S_dna_e0003800_FOREACH_NODELABEL(fn) fn(dna0)
#define DT_N_S_soc_S_dna_e0003800_FOREACH_NODELABEL_VARGS(fn, ...) fn(dna0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dna_e0003800_CHILD_NUM 0
#define DT_N_S_soc_S_dna_e0003800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dna_e0003800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dna_e0003800_HASH vsRByQiT0r_iI_knExk2ldFGsPq__Sn3wofgf0E7WAs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dna_e0003800_ORD 14
#define DT_N_S_soc_S_dna_e0003800_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dna_e0003800_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dna_e0003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dna_e0003800_EXISTS 1
#define DT_N_INST_0_litex_dna0 DT_N_S_soc_S_dna_e0003800
#define DT_N_NODELABEL_dna0    DT_N_S_soc_S_dna_e0003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dna_e0003800_REG_NUM 1
#define DT_N_S_soc_S_dna_e0003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_REG_IDX_0_VAL_ADDRESS 3758110720 /* 0xe0003800 */
#define DT_N_S_soc_S_dna_e0003800_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_dna_e0003800_REG_NAME_mem_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_REG_NAME_mem_VAL_ADDRESS DT_N_S_soc_S_dna_e0003800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_dna_e0003800_REG_NAME_mem_VAL_SIZE DT_N_S_soc_S_dna_e0003800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_dna_e0003800_RANGES_NUM 0
#define DT_N_S_soc_S_dna_e0003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dna_e0003800_IRQ_NUM 0
#define DT_N_S_soc_S_dna_e0003800_IRQ_LEVEL 0
#define DT_N_S_soc_S_dna_e0003800_COMPAT_MATCHES_litex_dna0 1
#define DT_N_S_soc_S_dna_e0003800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_dna_e0003800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_COMPAT_MODEL_IDX_0 "dna0"
#define DT_N_S_soc_S_dna_e0003800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dna_e0003800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dna_e0003800_P_reg {3758110720 /* 0xe0003800 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_dna_e0003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_reg_IDX_0 3758110720
#define DT_N_S_soc_S_dna_e0003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_reg_IDX_1 32
#define DT_N_S_soc_S_dna_e0003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_status "okay"
#define DT_N_S_soc_S_dna_e0003800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dna_e0003800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dna_e0003800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dna_e0003800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dna_e0003800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dna_e0003800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dna_e0003800, status, 0)
#define DT_N_S_soc_S_dna_e0003800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dna_e0003800, status, 0)
#define DT_N_S_soc_S_dna_e0003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dna_e0003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dna_e0003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_status_LEN 1
#define DT_N_S_soc_S_dna_e0003800_P_status_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_compatible {"litex,dna0"}
#define DT_N_S_soc_S_dna_e0003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_compatible_IDX_0 "litex,dna0"
#define DT_N_S_soc_S_dna_e0003800_P_compatible_IDX_0_STRING_UNQUOTED litex,dna0
#define DT_N_S_soc_S_dna_e0003800_P_compatible_IDX_0_STRING_TOKEN litex_dna0
#define DT_N_S_soc_S_dna_e0003800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_DNA0
#define DT_N_S_soc_S_dna_e0003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dna_e0003800, compatible, 0)
#define DT_N_S_soc_S_dna_e0003800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dna_e0003800, compatible, 0)
#define DT_N_S_soc_S_dna_e0003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dna_e0003800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dna_e0003800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_compatible_LEN 1
#define DT_N_S_soc_S_dna_e0003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_reg_names {"mem"}
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_IDX_0 "mem"
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_IDX_0_STRING_UNQUOTED mem
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_IDX_0_STRING_TOKEN mem
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_IDX_0_STRING_UPPER_TOKEN MEM
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dna_e0003800, reg_names, 0)
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dna_e0003800, reg_names, 0)
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dna_e0003800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dna_e0003800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_LEN 1
#define DT_N_S_soc_S_dna_e0003800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dna_e0003800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_wakeup_source 0
#define DT_N_S_soc_S_dna_e0003800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dna_e0003800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dna_e0003800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@bc0
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_bc0
 *
 * Binding (compatible = litex,vexriscv-intc0):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\litex,vexriscv-intc0.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_bc0_PATH "/soc/interrupt-controller@bc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_bc0_FULL_NAME "interrupt-controller@bc0"
#define DT_N_S_soc_S_interrupt_controller_bc0_FULL_NAME_UNQUOTED interrupt-controller@bc0
#define DT_N_S_soc_S_interrupt_controller_bc0_FULL_NAME_TOKEN interrupt_controller_bc0
#define DT_N_S_soc_S_interrupt_controller_bc0_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_BC0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_bc0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_bc0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_bc0_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_NODELABEL(fn) fn(intc0)
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(intc0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_bc0_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_bc0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_bc0_HASH u6McNFeFsXsn5lX2VhFkgGKJUk_NC3qkujYVRhhfac8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_bc0_ORD 15
#define DT_N_S_soc_S_interrupt_controller_bc0_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_bc0_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_bc0_SUPPORTS_ORDS \
	18, /* /soc/ethernet@e0009800 */ \
	19, /* /soc/gpio@e0006000 */ \
	21, /* /soc/i2c@e000d800 */ \
	22, /* /soc/i2s_rx@e000a800 */ \
	23, /* /soc/i2s_tx@e000b000 */ \
	26, /* /soc/serial@e0001800 */ \
	29, /* /soc/timer@e0002800 */ \
	30, /* /soc/watchdog@e000d000 */ \
	31, /* /soc/spi@e000c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_bc0_EXISTS 1
#define DT_N_INST_0_litex_vexriscv_intc0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_NODELABEL_intc0             DT_N_S_soc_S_interrupt_controller_bc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NUM 2
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_0_VAL_ADDRESS 3008 /* 0xbc0 */
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_1_VAL_ADDRESS 4032 /* 0xfc0 */
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_mask_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_mask_VAL_ADDRESS DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_mask_VAL_SIZE DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_pending_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_pending_VAL_ADDRESS DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_interrupt_controller_bc0_REG_NAME_irq_pending_VAL_SIZE DT_N_S_soc_S_interrupt_controller_bc0_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_interrupt_controller_bc0_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_bc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_bc0_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_bc0_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_bc0_COMPAT_MATCHES_litex_vexriscv_intc0 1
#define DT_N_S_soc_S_interrupt_controller_bc0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_interrupt_controller_bc0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_COMPAT_MODEL_IDX_0 "vexriscv-intc0"
#define DT_N_S_soc_S_interrupt_controller_bc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_bc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg {3008 /* 0xbc0 */, 4 /* 0x4 */, 4032 /* 0xfc0 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_0 3008
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_1 4
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_2 4032
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_IDX_3 4
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_riscv_max_priority 7
#define DT_N_S_soc_S_interrupt_controller_bc0_P_riscv_max_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible {"litex,vexriscv-intc0"}
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_IDX_0 "litex,vexriscv-intc0"
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_IDX_0_STRING_UNQUOTED litex,vexriscv-intc0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_IDX_0_STRING_TOKEN litex_vexriscv_intc0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_VEXRISCV_INTC0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_bc0, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_bc0, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names {"irq_mask", "irq_pending"}
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_0 "irq_mask"
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_0_STRING_UNQUOTED irq_mask
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_0_STRING_TOKEN irq_mask
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_0_STRING_UPPER_TOKEN IRQ_MASK
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_1 "irq_pending"
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_1_STRING_UNQUOTED irq_pending
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_1_STRING_TOKEN irq_pending
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_IDX_1_STRING_UPPER_TOKEN IRQ_PENDING
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 1)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 1)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_bc0, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_LEN 2
#define DT_N_S_soc_S_interrupt_controller_bc0_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_bc0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_bc0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdio@e0008000
 *
 * Node identifier: DT_N_S_soc_S_mdio_e0008000
 *
 * Binding (compatible = litex,liteeth-mdio):
 *   $ZEPHYR_BASE\dts\bindings\mdio\litex,liteeth-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_e0008000_PATH "/soc/mdio@e0008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_e0008000_FULL_NAME "mdio@e0008000"
#define DT_N_S_soc_S_mdio_e0008000_FULL_NAME_UNQUOTED mdio@e0008000
#define DT_N_S_soc_S_mdio_e0008000_FULL_NAME_TOKEN mdio_e0008000
#define DT_N_S_soc_S_mdio_e0008000_FULL_NAME_UPPER_TOKEN MDIO_E0008000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mdio_e0008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_e0008000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_e0008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_NODELABEL(fn) fn(mdio0)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mdio0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_e0008000_CHILD_NUM 1
#define DT_N_S_soc_S_mdio_e0008000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_mdio_e0008000_HASH AZZhd0uepy_z9zOrYozY6wN2yYKQq1hdp_RaJDdyDkY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_e0008000_ORD 16
#define DT_N_S_soc_S_mdio_e0008000_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_e0008000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_e0008000_SUPPORTS_ORDS \
	17, /* /soc/mdio@e0008000/ethernet-phy@1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_e0008000_EXISTS 1
#define DT_N_INST_0_litex_liteeth_mdio DT_N_S_soc_S_mdio_e0008000
#define DT_N_NODELABEL_mdio0           DT_N_S_soc_S_mdio_e0008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_e0008000_REG_NUM 3
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_0_VAL_ADDRESS 3758129152 /* 0xe0008000 */
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_1_VAL_ADDRESS 3758129156 /* 0xe0008004 */
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_2_VAL_ADDRESS 3758129160 /* 0xe0008008 */
#define DT_N_S_soc_S_mdio_e0008000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_crg_reset_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_crg_reset_VAL_ADDRESS DT_N_S_soc_S_mdio_e0008000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_crg_reset_VAL_SIZE DT_N_S_soc_S_mdio_e0008000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_w_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_w_VAL_ADDRESS DT_N_S_soc_S_mdio_e0008000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_w_VAL_SIZE DT_N_S_soc_S_mdio_e0008000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_r_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_r_VAL_ADDRESS DT_N_S_soc_S_mdio_e0008000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_mdio_e0008000_REG_NAME_mdio_r_VAL_SIZE DT_N_S_soc_S_mdio_e0008000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_mdio_e0008000_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_e0008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_e0008000_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_e0008000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_e0008000_COMPAT_MATCHES_litex_liteeth_mdio 1
#define DT_N_S_soc_S_mdio_e0008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_mdio_e0008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_COMPAT_MODEL_IDX_0 "liteeth-mdio"
#define DT_N_S_soc_S_mdio_e0008000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_e0008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_e0008000_P_suppress_preamble 0
#define DT_N_S_soc_S_mdio_e0008000_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_clock_frequency 2500000
#define DT_N_S_soc_S_mdio_e0008000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_status "okay"
#define DT_N_S_soc_S_mdio_e0008000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_e0008000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_e0008000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_e0008000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_e0008000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_mdio_e0008000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000, status, 0)
#define DT_N_S_soc_S_mdio_e0008000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000, status, 0)
#define DT_N_S_soc_S_mdio_e0008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_status_LEN 1
#define DT_N_S_soc_S_mdio_e0008000_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_compatible {"litex,liteeth-mdio"}
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_IDX_0 "litex,liteeth-mdio"
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_IDX_0_STRING_UNQUOTED litex,liteeth-mdio
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_IDX_0_STRING_TOKEN litex_liteeth_mdio
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_LITEETH_MDIO
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000, compatible, 0)
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000, compatible, 0)
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_e0008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg {3758129152 /* 0xe0008000 */, 4 /* 0x4 */, 3758129156 /* 0xe0008004 */, 4 /* 0x4 */, 3758129160 /* 0xe0008008 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_0 3758129152
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_1 4
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_2 3758129156
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_3 4
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_4 3758129160
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_IDX_5 4
#define DT_N_S_soc_S_mdio_e0008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names {"crg_reset", "mdio_w", "mdio_r"}
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_0 "crg_reset"
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_0_STRING_UNQUOTED crg_reset
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_0_STRING_TOKEN crg_reset
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_0_STRING_UPPER_TOKEN CRG_RESET
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_1 "mdio_w"
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_1_STRING_UNQUOTED mdio_w
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_1_STRING_TOKEN mdio_w
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MDIO_W
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_2 "mdio_r"
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_2_STRING_UNQUOTED mdio_r
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_2_STRING_TOKEN mdio_r
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MDIO_R
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 0) \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 1) \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 2)
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 2)
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_LEN 3
#define DT_N_S_soc_S_mdio_e0008000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_e0008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_e0008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_e0008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdio@e0008000/ethernet-phy@1
 *
 * Node identifier: DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1
 *
 * Binding (compatible = ethernet-phy):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\phy\ethernet-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_PATH "/soc/mdio@e0008000/ethernet-phy@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FULL_NAME "ethernet-phy@1"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FULL_NAME_UNQUOTED ethernet-phy@1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FULL_NAME_TOKEN ethernet_phy_1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FULL_NAME_UPPER_TOKEN ETHERNET_PHY_1

/* Node parent (/soc/mdio@e0008000) identifier: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_PARENT DT_N_S_soc_S_mdio_e0008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_NODELABEL(fn) fn(phy0)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_mdio_e0008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_CHILD_NUM 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_HASH xy_RpMvj9uUz6wvOmm3h2dNdpVyrhvK_WNyZ8_suZoo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_ORD 17
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_REQUIRES_ORDS \
	16, /* /soc/mdio@e0008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_SUPPORTS_ORDS \
	18, /* /soc/ethernet@e0009800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_EXISTS 1
#define DT_N_INST_0_ethernet_phy DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1
#define DT_N_NODELABEL_phy0      DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1

/* Bus info (controller: '/soc/mdio@e0008000', type: '['mdio']') */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_BUS_mdio 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_BUS DT_N_S_soc_S_mdio_e0008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_REG_NUM 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_COMPAT_MATCHES_ethernet_phy 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_no_reset 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds {"10BASE Half-Duplex", "10BASE Full-Duplex", "100BASE Half-Duplex", "100BASE Full-Duplex", "1000BASE Half-Duplex", "1000BASE Full-Duplex"}
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_ENUM_IDX 2
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_ENUM_IDX 3
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_ENUM_IDX 4
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_ENUM_IDX 5
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_ENUM_VAL_10base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_10base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_ENUM_VAL_10base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_10base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_ENUM_VAL_100base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_100base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_ENUM_VAL_100base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_100base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_ENUM_VAL_1000base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_1000base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_ENUM_VAL_1000base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_ENUM_VAL_1000base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0 "10BASE Half-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_STRING_UNQUOTED 10BASE Half-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_STRING_TOKEN 10BASE_Half_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_0_STRING_UPPER_TOKEN 10BASE_HALF_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1 "10BASE Full-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_STRING_UNQUOTED 10BASE Full-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_STRING_TOKEN 10BASE_Full_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_1_STRING_UPPER_TOKEN 10BASE_FULL_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2 "100BASE Half-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_STRING_UNQUOTED 100BASE Half-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_STRING_TOKEN 100BASE_Half_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_2_STRING_UPPER_TOKEN 100BASE_HALF_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3 "100BASE Full-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_STRING_UNQUOTED 100BASE Full-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_STRING_TOKEN 100BASE_Full_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_3_STRING_UPPER_TOKEN 100BASE_FULL_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4 "1000BASE Half-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_STRING_UNQUOTED 1000BASE Half-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_STRING_TOKEN 1000BASE_Half_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_4_STRING_UPPER_TOKEN 1000BASE_HALF_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5 "1000BASE Full-Duplex"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_STRING_UNQUOTED 1000BASE Full-Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_STRING_TOKEN 1000BASE_Full_Duplex
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_IDX_5_STRING_UPPER_TOKEN 1000BASE_FULL_DUPLEX
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 0) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 1) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 2) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 3) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 4) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 5)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 5)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 5, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, default_speeds, 5, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_LEN 6
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_default_speeds_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status "okay"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, status, 0)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, status, 0)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_LEN 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible {"ethernet-phy"}
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_IDX_0 "ethernet-phy"
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_IDX_0_STRING_UNQUOTED ethernet-phy
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_IDX_0_STRING_TOKEN ethernet_phy
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ETHERNET_PHY
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, compatible, 0)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, compatible, 0)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@e0009800
 *
 * Node identifier: DT_N_S_soc_S_ethernet_e0009800
 *
 * Binding (compatible = litex,liteeth):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\litex,liteeth.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_e0009800_PATH "/soc/ethernet@e0009800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_e0009800_FULL_NAME "ethernet@e0009800"
#define DT_N_S_soc_S_ethernet_e0009800_FULL_NAME_UNQUOTED ethernet@e0009800
#define DT_N_S_soc_S_ethernet_e0009800_FULL_NAME_TOKEN ethernet_e0009800
#define DT_N_S_soc_S_ethernet_e0009800_FULL_NAME_UPPER_TOKEN ETHERNET_E0009800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_e0009800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_e0009800_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_e0009800_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_NODELABEL(fn) fn(eth0)
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_NODELABEL_VARGS(fn, ...) fn(eth0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_e0009800_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_e0009800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_e0009800_HASH R3lKvd2WnJAA31t9pM55J3OLuu7U6FZ9Q8wMW1_lfPA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_e0009800_ORD 18
#define DT_N_S_soc_S_ethernet_e0009800_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_e0009800_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */ \
	17, /* /soc/mdio@e0008000/ethernet-phy@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_e0009800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_e0009800_EXISTS 1
#define DT_N_INST_0_litex_liteeth DT_N_S_soc_S_ethernet_e0009800
#define DT_N_NODELABEL_eth0       DT_N_S_soc_S_ethernet_e0009800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_e0009800_REG_NUM 15
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_0_VAL_ADDRESS 3758135296 /* 0xe0009800 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_1_VAL_ADDRESS 3758135300 /* 0xe0009804 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_2_VAL_ADDRESS 3758135304 /* 0xe0009808 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_3_VAL_ADDRESS 3758135308 /* 0xe000980c */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_4_VAL_ADDRESS 3758135312 /* 0xe0009810 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_5_VAL_ADDRESS 3758135316 /* 0xe0009814 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_6_VAL_ADDRESS 3758135320 /* 0xe0009818 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_7_VAL_ADDRESS 3758135324 /* 0xe000981c */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_8_VAL_ADDRESS 3758135328 /* 0xe0009820 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_8_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_9_VAL_ADDRESS 3758135332 /* 0xe0009824 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_9_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_10_VAL_ADDRESS 3758135336 /* 0xe0009828 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_10_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_11_VAL_ADDRESS 3758135340 /* 0xe000982c */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_11_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_12_VAL_ADDRESS 3758135344 /* 0xe0009830 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_12_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_13_VAL_ADDRESS 3758135348 /* 0xe0009834 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_13_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_14_VAL_ADDRESS 2952790016 /* 0xb0000000 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_IDX_14_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_slot_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_slot_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_slot_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_length_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_length_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_length_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_errors_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_errors_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_errors_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_status_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_status_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_pending_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_pending_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_pending_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_enable_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_enable_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_rx_ev_enable_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_start_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_start_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_start_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ready_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ready_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ready_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_level_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_level_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_8_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_level_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_8_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_slot_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_slot_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_9_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_slot_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_9_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_length_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_length_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_10_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_length_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_10_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_status_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_11_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_status_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_11_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_pending_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_pending_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_12_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_pending_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_12_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_enable_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_enable_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_13_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_tx_ev_enable_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_13_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_buffers_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_buffers_VAL_ADDRESS DT_N_S_soc_S_ethernet_e0009800_REG_IDX_14_VAL_ADDRESS
#define DT_N_S_soc_S_ethernet_e0009800_REG_NAME_buffers_VAL_SIZE DT_N_S_soc_S_ethernet_e0009800_REG_IDX_14_VAL_SIZE
#define DT_N_S_soc_S_ethernet_e0009800_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_e0009800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_ethernet_e0009800_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_e0009800_COMPAT_MATCHES_litex_liteeth 1
#define DT_N_S_soc_S_ethernet_e0009800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_ethernet_e0009800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_COMPAT_MODEL_IDX_0 "liteeth"
#define DT_N_S_soc_S_ethernet_e0009800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_e0009800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_e0009800_P_reg {3758135296 /* 0xe0009800 */, 4 /* 0x4 */, 3758135300 /* 0xe0009804 */, 4 /* 0x4 */, 3758135304 /* 0xe0009808 */, 4 /* 0x4 */, 3758135308 /* 0xe000980c */, 4 /* 0x4 */, 3758135312 /* 0xe0009810 */, 4 /* 0x4 */, 3758135316 /* 0xe0009814 */, 4 /* 0x4 */, 3758135320 /* 0xe0009818 */, 4 /* 0x4 */, 3758135324 /* 0xe000981c */, 4 /* 0x4 */, 3758135328 /* 0xe0009820 */, 4 /* 0x4 */, 3758135332 /* 0xe0009824 */, 4 /* 0x4 */, 3758135336 /* 0xe0009828 */, 4 /* 0x4 */, 3758135340 /* 0xe000982c */, 4 /* 0x4 */, 3758135344 /* 0xe0009830 */, 4 /* 0x4 */, 3758135348 /* 0xe0009834 */, 4 /* 0x4 */, 2952790016 /* 0xb0000000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_0 3758135296
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_1 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_2 3758135300
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_3 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_4 3758135304
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_5 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_6 3758135308
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_7 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_8 3758135312
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_9 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_10 3758135316
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_11 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_12 3758135320
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_13 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_14 3758135324
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_15 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_16_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_16 3758135328
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_17_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_17 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_18_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_18 3758135332
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_19_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_19 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_20_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_20 3758135336
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_21_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_21 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_22_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_22 3758135340
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_23_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_23 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_24_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_24 3758135344
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_25_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_25 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_26_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_26 3758135348
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_27_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_27 4
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_28_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_28 2952790016
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_29_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_IDX_29 8192
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address {16 /* 0x10 */, 226 /* 0xe2 */, 213 /* 0xd5 */, 0 /* 0x0 */, 0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_0 16
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_1 226
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_2 213
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_3 0
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_4 0
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_IDX_5 2
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 0) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 1) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 2) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 3) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 4) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_LEN 6
#define DT_N_S_soc_S_ethernet_e0009800_P_local_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_IDX_0 DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_IDX_0_PH DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_LEN 1
#define DT_N_S_soc_S_ethernet_e0009800_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_status "okay"
#define DT_N_S_soc_S_ethernet_e0009800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_e0009800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_e0009800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_e0009800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_e0009800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_e0009800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, status, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, status, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_e0009800_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible {"litex,liteeth"}
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_IDX_0 "litex,liteeth"
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_IDX_0_STRING_UNQUOTED litex,liteeth
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_IDX_0_STRING_TOKEN litex_liteeth
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_LITEETH
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, compatible, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, compatible, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_e0009800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names {"rx_slot", "rx_length", "rx_errors", "rx_ev_status", "rx_ev_pending", "rx_ev_enable", "tx_start", "tx_ready", "tx_level", "tx_slot", "tx_length", "tx_ev_status", "tx_ev_pending", "tx_ev_enable", "buffers"}
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_0 "rx_slot"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_0_STRING_UNQUOTED rx_slot
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_0_STRING_TOKEN rx_slot
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_0_STRING_UPPER_TOKEN RX_SLOT
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_1 "rx_length"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_1_STRING_UNQUOTED rx_length
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_1_STRING_TOKEN rx_length
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_1_STRING_UPPER_TOKEN RX_LENGTH
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_2 "rx_errors"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_2_STRING_UNQUOTED rx_errors
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_2_STRING_TOKEN rx_errors
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_2_STRING_UPPER_TOKEN RX_ERRORS
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_3 "rx_ev_status"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_3_STRING_UNQUOTED rx_ev_status
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_3_STRING_TOKEN rx_ev_status
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_3_STRING_UPPER_TOKEN RX_EV_STATUS
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_4 "rx_ev_pending"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_4_STRING_UNQUOTED rx_ev_pending
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_4_STRING_TOKEN rx_ev_pending
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_4_STRING_UPPER_TOKEN RX_EV_PENDING
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_5 "rx_ev_enable"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_5_STRING_UNQUOTED rx_ev_enable
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_5_STRING_TOKEN rx_ev_enable
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_5_STRING_UPPER_TOKEN RX_EV_ENABLE
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_6 "tx_start"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_6_STRING_UNQUOTED tx_start
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_6_STRING_TOKEN tx_start
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_6_STRING_UPPER_TOKEN TX_START
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_7 "tx_ready"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_7_STRING_UNQUOTED tx_ready
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_7_STRING_TOKEN tx_ready
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_7_STRING_UPPER_TOKEN TX_READY
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_8 "tx_level"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_8_STRING_UNQUOTED tx_level
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_8_STRING_TOKEN tx_level
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_8_STRING_UPPER_TOKEN TX_LEVEL
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_9 "tx_slot"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_9_STRING_UNQUOTED tx_slot
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_9_STRING_TOKEN tx_slot
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_9_STRING_UPPER_TOKEN TX_SLOT
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_10 "tx_length"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_10_STRING_UNQUOTED tx_length
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_10_STRING_TOKEN tx_length
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_10_STRING_UPPER_TOKEN TX_LENGTH
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_11 "tx_ev_status"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_11_STRING_UNQUOTED tx_ev_status
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_11_STRING_TOKEN tx_ev_status
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_11_STRING_UPPER_TOKEN TX_EV_STATUS
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_12 "tx_ev_pending"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_12_STRING_UNQUOTED tx_ev_pending
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_12_STRING_TOKEN tx_ev_pending
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_12_STRING_UPPER_TOKEN TX_EV_PENDING
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_13 "tx_ev_enable"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_13_STRING_UNQUOTED tx_ev_enable
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_13_STRING_TOKEN tx_ev_enable
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_13_STRING_UPPER_TOKEN TX_EV_ENABLE
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_14 "buffers"
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_14_STRING_UNQUOTED buffers
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_14_STRING_TOKEN buffers
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_IDX_14_STRING_UPPER_TOKEN BUFFERS
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 0) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 1) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 2) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 3) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 4) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 5) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 6) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 7) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 8) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 9) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 10) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 11) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 12) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 13) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 14)
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 14)
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 14, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_e0009800, reg_names, 14, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_LEN 15
#define DT_N_S_soc_S_ethernet_e0009800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_e0009800, interrupt_parent, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_e0009800, interrupt_parent, 0)
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_e0009800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_ethernet_e0009800_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_e0009800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_e0009800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@e0006000
 *
 * Node identifier: DT_N_S_soc_S_gpio_e0006000
 *
 * Binding (compatible = litex,gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\litex,gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_e0006000_PATH "/soc/gpio@e0006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_e0006000_FULL_NAME "gpio@e0006000"
#define DT_N_S_soc_S_gpio_e0006000_FULL_NAME_UNQUOTED gpio@e0006000
#define DT_N_S_soc_S_gpio_e0006000_FULL_NAME_TOKEN gpio_e0006000
#define DT_N_S_soc_S_gpio_e0006000_FULL_NAME_UPPER_TOKEN GPIO_E0006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_e0006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_e0006000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_e0006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_NODELABEL(fn) fn(gpio_in)
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio_in, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_e0006000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_e0006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_e0006000_HASH PGVqwI_fz1o52SYLN_4_W0c32nHNspWKrpWpazmIgcc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_e0006000_ORD 19
#define DT_N_S_soc_S_gpio_e0006000_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_e0006000_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_e0006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_e0006000_EXISTS 1
#define DT_N_INST_1_litex_gpio DT_N_S_soc_S_gpio_e0006000
#define DT_N_NODELABEL_gpio_in DT_N_S_soc_S_gpio_e0006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_e0006000_REG_NUM 5
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_0_VAL_ADDRESS 3758120960 /* 0xe0006000 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_1_VAL_ADDRESS 3758120964 /* 0xe0006004 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_2_VAL_ADDRESS 3758120968 /* 0xe0006008 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_3_VAL_ADDRESS 3758120976 /* 0xe0006010 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_4_VAL_ADDRESS 3758120980 /* 0xe0006014 */
#define DT_N_S_soc_S_gpio_e0006000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_base_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_base_VAL_ADDRESS DT_N_S_soc_S_gpio_e0006000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_base_VAL_SIZE DT_N_S_soc_S_gpio_e0006000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_mode_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_mode_VAL_ADDRESS DT_N_S_soc_S_gpio_e0006000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_mode_VAL_SIZE DT_N_S_soc_S_gpio_e0006000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_edge_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_edge_VAL_ADDRESS DT_N_S_soc_S_gpio_e0006000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_edge_VAL_SIZE DT_N_S_soc_S_gpio_e0006000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_pend_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_pend_VAL_ADDRESS DT_N_S_soc_S_gpio_e0006000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_pend_VAL_SIZE DT_N_S_soc_S_gpio_e0006000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_en_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_en_VAL_ADDRESS DT_N_S_soc_S_gpio_e0006000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_gpio_e0006000_REG_NAME_irq_en_VAL_SIZE DT_N_S_soc_S_gpio_e0006000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_gpio_e0006000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_e0006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_e0006000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_gpio_e0006000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_e0006000_COMPAT_MATCHES_litex_gpio 1
#define DT_N_S_soc_S_gpio_e0006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_gpio_e0006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_COMPAT_MODEL_IDX_0 "gpio"
#define DT_N_S_soc_S_gpio_e0006000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_e0006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_e0006000_P_port_is_output 0
#define DT_N_S_soc_S_gpio_e0006000_P_port_is_output_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg {3758120960 /* 0xe0006000 */, 4 /* 0x4 */, 3758120964 /* 0xe0006004 */, 4 /* 0x4 */, 3758120968 /* 0xe0006008 */, 4 /* 0x4 */, 3758120976 /* 0xe0006010 */, 4 /* 0x4 */, 3758120980 /* 0xe0006014 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_0 3758120960
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_1 4
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_2 3758120964
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_3 4
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_4 3758120968
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_5 4
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_6 3758120976
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_7 4
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_8 3758120980
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_IDX_9 4
#define DT_N_S_soc_S_gpio_e0006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_ngpios 4
#define DT_N_S_soc_S_gpio_e0006000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_e0006000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_status "okay"
#define DT_N_S_soc_S_gpio_e0006000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_e0006000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_e0006000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_e0006000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_e0006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_e0006000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0006000, status, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0006000, status, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_e0006000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_compatible {"litex,gpio"}
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_IDX_0 "litex,gpio"
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_IDX_0_STRING_UNQUOTED litex,gpio
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_IDX_0_STRING_TOKEN litex_gpio
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_GPIO
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0006000, compatible, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0006000, compatible, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_e0006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names {"base", "irq_mode", "irq_edge", "irq_pend", "irq_en"}
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_0 "base"
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_0_STRING_UNQUOTED base
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_0_STRING_TOKEN base
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_0_STRING_UPPER_TOKEN BASE
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_1 "irq_mode"
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_1_STRING_UNQUOTED irq_mode
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_1_STRING_TOKEN irq_mode
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_1_STRING_UPPER_TOKEN IRQ_MODE
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_2 "irq_edge"
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_2_STRING_UNQUOTED irq_edge
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_2_STRING_TOKEN irq_edge
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_2_STRING_UPPER_TOKEN IRQ_EDGE
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_3 "irq_pend"
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_3_STRING_UNQUOTED irq_pend
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_3_STRING_TOKEN irq_pend
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_3_STRING_UPPER_TOKEN IRQ_PEND
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_4 "irq_en"
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_4_STRING_UNQUOTED irq_en
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_4_STRING_TOKEN irq_en
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_IDX_4_STRING_UPPER_TOKEN IRQ_EN
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 0) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 1) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 2) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 3) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 4)
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 4)
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_e0006000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_LEN 5
#define DT_N_S_soc_S_gpio_e0006000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts {4 /* 0x4 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_e0006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_e0006000, interrupt_parent, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_e0006000, interrupt_parent, 0)
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_e0006000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_e0006000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_gpio_e0006000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_e0006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_e0006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_e0006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_e0006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@e0005000
 *
 * Node identifier: DT_N_S_soc_S_i2c_e0005000
 *
 * Binding (compatible = litex,i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\litex,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_e0005000_PATH "/soc/i2c@e0005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_e0005000_FULL_NAME "i2c@e0005000"
#define DT_N_S_soc_S_i2c_e0005000_FULL_NAME_UNQUOTED i2c@e0005000
#define DT_N_S_soc_S_i2c_e0005000_FULL_NAME_TOKEN i2c_e0005000
#define DT_N_S_soc_S_i2c_e0005000_FULL_NAME_UPPER_TOKEN I2C_E0005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_e0005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_e0005000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_e0005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_NODELABEL(fn) fn(i2c0)
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_e0005000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_e0005000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_e0005000_HASH SZqUKsgtrRGlrgZdIHqGcUxiB73W1OIbcgoLqodGOFQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_e0005000_ORD 20
#define DT_N_S_soc_S_i2c_e0005000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_e0005000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_e0005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_e0005000_EXISTS 1
#define DT_N_INST_0_litex_i2c DT_N_S_soc_S_i2c_e0005000
#define DT_N_NODELABEL_i2c0   DT_N_S_soc_S_i2c_e0005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_e0005000_REG_NUM 2
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_0_VAL_ADDRESS 3758116864 /* 0xe0005000 */
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_1_VAL_ADDRESS 3758116868 /* 0xe0005004 */
#define DT_N_S_soc_S_i2c_e0005000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_write_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_write_VAL_ADDRESS DT_N_S_soc_S_i2c_e0005000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_write_VAL_SIZE DT_N_S_soc_S_i2c_e0005000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_read_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_read_VAL_ADDRESS DT_N_S_soc_S_i2c_e0005000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e0005000_REG_NAME_read_VAL_SIZE DT_N_S_soc_S_i2c_e0005000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_i2c_e0005000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_e0005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_e0005000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_e0005000_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_e0005000_COMPAT_MATCHES_litex_i2c 1
#define DT_N_S_soc_S_i2c_e0005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_i2c_e0005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_COMPAT_MODEL_IDX_0 "i2c"
#define DT_N_S_soc_S_i2c_e0005000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_e0005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_e0005000_P_reg {3758116864 /* 0xe0005000 */, 4 /* 0x4 */, 3758116868 /* 0xe0005004 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_0 3758116864
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_1 4
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_2 3758116868
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_IDX_3 4
#define DT_N_S_soc_S_i2c_e0005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_e0005000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_sq_size 4
#define DT_N_S_soc_S_i2c_e0005000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_cq_size 4
#define DT_N_S_soc_S_i2c_e0005000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_status "okay"
#define DT_N_S_soc_S_i2c_e0005000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_e0005000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_e0005000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_e0005000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_e0005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_e0005000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e0005000, status, 0)
#define DT_N_S_soc_S_i2c_e0005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e0005000, status, 0)
#define DT_N_S_soc_S_i2c_e0005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e0005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e0005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_e0005000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_compatible {"litex,i2c"}
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_IDX_0 "litex,i2c"
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_IDX_0_STRING_UNQUOTED litex,i2c
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_IDX_0_STRING_TOKEN litex_i2c
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_I2C
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e0005000, compatible, 0)
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e0005000, compatible, 0)
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e0005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e0005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_e0005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names {"write", "read"}
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_0 "write"
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_0_STRING_UNQUOTED write
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_0_STRING_TOKEN write
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_0_STRING_UPPER_TOKEN WRITE
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_1 "read"
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_1_STRING_UNQUOTED read
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_1_STRING_TOKEN read
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_IDX_1_STRING_UPPER_TOKEN READ
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 0) \
	fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 1)
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 1)
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e0005000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_LEN 2
#define DT_N_S_soc_S_i2c_e0005000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_e0005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_e0005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_e0005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_e0005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@e000d800
 *
 * Node identifier: DT_N_S_soc_S_i2c_e000d800
 *
 * Binding (compatible = litex,litei2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\litex,litei2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_e000d800_PATH "/soc/i2c@e000d800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_e000d800_FULL_NAME "i2c@e000d800"
#define DT_N_S_soc_S_i2c_e000d800_FULL_NAME_UNQUOTED i2c@e000d800
#define DT_N_S_soc_S_i2c_e000d800_FULL_NAME_TOKEN i2c_e000d800
#define DT_N_S_soc_S_i2c_e000d800_FULL_NAME_UPPER_TOKEN I2C_E000D800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_e000d800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_e000d800_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_e000d800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_NODELABEL(fn) fn(i2c1)
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_e000d800_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_e000d800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_e000d800_HASH i1eiqtfyt_K_T2su5MDXHLt8c2AwzsxI6Xu5wXtZLEA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_e000d800_ORD 21
#define DT_N_S_soc_S_i2c_e000d800_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_e000d800_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_e000d800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_e000d800_EXISTS 1
#define DT_N_INST_0_litex_litei2c DT_N_S_soc_S_i2c_e000d800
#define DT_N_NODELABEL_i2c1       DT_N_S_soc_S_i2c_e000d800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_e000d800_REG_NUM 9
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_0_VAL_ADDRESS 3758151680 /* 0xe000d800 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_1_VAL_ADDRESS 3758151684 /* 0xe000d804 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_2_VAL_ADDRESS 3758151688 /* 0xe000d808 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_3_VAL_ADDRESS 3758151692 /* 0xe000d80c */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_4_VAL_ADDRESS 3758151696 /* 0xe000d810 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_5_VAL_ADDRESS 3758151700 /* 0xe000d814 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_6_VAL_ADDRESS 3758151704 /* 0xe000d818 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_7_VAL_ADDRESS 3758151708 /* 0xe000d81c */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_8_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_8_VAL_ADDRESS 3758151712 /* 0xe000d820 */
#define DT_N_S_soc_S_i2c_e000d800_REG_IDX_8_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_phy_speed_mode_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_phy_speed_mode_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_phy_speed_mode_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_active_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_active_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_active_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_settings_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_settings_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_settings_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_addr_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_addr_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_addr_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_rxtx_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_rxtx_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_rxtx_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_status_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_status_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_status_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_status_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_status_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_status_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_pending_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_pending_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_pending_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_enable_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_enable_VAL_ADDRESS DT_N_S_soc_S_i2c_e000d800_REG_IDX_8_VAL_ADDRESS
#define DT_N_S_soc_S_i2c_e000d800_REG_NAME_master_ev_enable_VAL_SIZE DT_N_S_soc_S_i2c_e000d800_REG_IDX_8_VAL_SIZE
#define DT_N_S_soc_S_i2c_e000d800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_e000d800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_e000d800_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2c_e000d800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_e000d800_COMPAT_MATCHES_litex_litei2c 1
#define DT_N_S_soc_S_i2c_e000d800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_i2c_e000d800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_COMPAT_MODEL_IDX_0 "litei2c"
#define DT_N_S_soc_S_i2c_e000d800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_e000d800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_e000d800_P_reg {3758151680 /* 0xe000d800 */, 4 /* 0x4 */, 3758151684 /* 0xe000d804 */, 4 /* 0x4 */, 3758151688 /* 0xe000d808 */, 4 /* 0x4 */, 3758151692 /* 0xe000d80c */, 4 /* 0x4 */, 3758151696 /* 0xe000d810 */, 4 /* 0x4 */, 3758151700 /* 0xe000d814 */, 4 /* 0x4 */, 3758151704 /* 0xe000d818 */, 4 /* 0x4 */, 3758151708 /* 0xe000d81c */, 4 /* 0x4 */, 3758151712 /* 0xe000d820 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_0 3758151680
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_1 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_2 3758151684
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_3 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_4 3758151688
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_5 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_6 3758151692
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_7 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_8 3758151696
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_9 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_10 3758151700
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_11 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_12 3758151704
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_13 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_14 3758151708
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_15 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_16_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_16 3758151712
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_17_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_IDX_17 4
#define DT_N_S_soc_S_i2c_e000d800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_e000d800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_sq_size 4
#define DT_N_S_soc_S_i2c_e000d800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_cq_size 4
#define DT_N_S_soc_S_i2c_e000d800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_status "okay"
#define DT_N_S_soc_S_i2c_e000d800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_e000d800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_e000d800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_e000d800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_e000d800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_e000d800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e000d800, status, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e000d800, status, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e000d800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e000d800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_e000d800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_compatible {"litex,litei2c"}
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_IDX_0 "litex,litei2c"
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_IDX_0_STRING_UNQUOTED litex,litei2c
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_IDX_0_STRING_TOKEN litex_litei2c
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_LITEI2C
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e000d800, compatible, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e000d800, compatible, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e000d800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e000d800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_e000d800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names {"phy_speed_mode", "master_active", "master_settings", "master_addr", "master_rxtx", "master_status", "master_ev_status", "master_ev_pending", "master_ev_enable"}
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_0 "phy_speed_mode"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_0_STRING_UNQUOTED phy_speed_mode
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_0_STRING_TOKEN phy_speed_mode
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_0_STRING_UPPER_TOKEN PHY_SPEED_MODE
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_1 "master_active"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_1_STRING_UNQUOTED master_active
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_1_STRING_TOKEN master_active
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_1_STRING_UPPER_TOKEN MASTER_ACTIVE
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_2 "master_settings"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_2_STRING_UNQUOTED master_settings
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_2_STRING_TOKEN master_settings
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_2_STRING_UPPER_TOKEN MASTER_SETTINGS
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_3 "master_addr"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_3_STRING_UNQUOTED master_addr
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_3_STRING_TOKEN master_addr
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_3_STRING_UPPER_TOKEN MASTER_ADDR
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_4 "master_rxtx"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_4_STRING_UNQUOTED master_rxtx
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_4_STRING_TOKEN master_rxtx
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_4_STRING_UPPER_TOKEN MASTER_RXTX
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_5 "master_status"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_5_STRING_UNQUOTED master_status
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_5_STRING_TOKEN master_status
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_5_STRING_UPPER_TOKEN MASTER_STATUS
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_6 "master_ev_status"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_6_STRING_UNQUOTED master_ev_status
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_6_STRING_TOKEN master_ev_status
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_6_STRING_UPPER_TOKEN MASTER_EV_STATUS
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_7 "master_ev_pending"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_7_STRING_UNQUOTED master_ev_pending
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_7_STRING_TOKEN master_ev_pending
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_7_STRING_UPPER_TOKEN MASTER_EV_PENDING
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_8 "master_ev_enable"
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_8_STRING_UNQUOTED master_ev_enable
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_8_STRING_TOKEN master_ev_enable
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_IDX_8_STRING_UPPER_TOKEN MASTER_EV_ENABLE
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 0) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 1) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 2) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 3) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 4) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 5) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 6) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 7) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 8)
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 8)
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_e000d800, reg_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_LEN 9
#define DT_N_S_soc_S_i2c_e000d800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_e000d800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_e000d800, interrupt_parent, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_e000d800, interrupt_parent, 0)
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_e000d800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_e000d800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_i2c_e000d800_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_e000d800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_e000d800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_e000d800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_e000d800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s_rx@e000a800
 *
 * Node identifier: DT_N_S_soc_S_i2s_rx_e000a800
 *
 * Binding (compatible = litex,i2s):
 *   $ZEPHYR_BASE\dts\bindings\i2s\litex,i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_rx_e000a800_PATH "/soc/i2s_rx@e000a800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_rx_e000a800_FULL_NAME "i2s_rx@e000a800"
#define DT_N_S_soc_S_i2s_rx_e000a800_FULL_NAME_UNQUOTED i2s_rx@e000a800
#define DT_N_S_soc_S_i2s_rx_e000a800_FULL_NAME_TOKEN i2s_rx_e000a800
#define DT_N_S_soc_S_i2s_rx_e000a800_FULL_NAME_UPPER_TOKEN I2S_RX_E000A800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_rx_e000a800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_rx_e000a800_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_rx_e000a800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_NODELABEL(fn) fn(i2s_rx)
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s_rx, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_rx_e000a800_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_rx_e000a800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_rx_e000a800_HASH 4gu0FRpMv2OzjmpPim3Gj9o7tG_lgBj6bEu7fLCG0ZM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_rx_e000a800_ORD 22
#define DT_N_S_soc_S_i2s_rx_e000a800_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_rx_e000a800_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_rx_e000a800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_rx_e000a800_EXISTS 1
#define DT_N_INST_0_litex_i2s DT_N_S_soc_S_i2s_rx_e000a800
#define DT_N_NODELABEL_i2s_rx DT_N_S_soc_S_i2s_rx_e000a800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NUM 7
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_0_VAL_ADDRESS 3758139392 /* 0xe000a800 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_1_VAL_ADDRESS 3758139396 /* 0xe000a804 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_2_VAL_ADDRESS 3758139400 /* 0xe000a808 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_3_VAL_ADDRESS 3758139404 /* 0xe000a80c */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_4_VAL_ADDRESS 3758139408 /* 0xe000a810 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_5_VAL_ADDRESS 3758139412 /* 0xe000a814 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_6_VAL_ADDRESS 2969567232 /* 0xb1000000 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_6_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_status_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_status_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_status_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_pending_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_pending_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_pending_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_enable_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_enable_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_ev_enable_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_ctl_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_ctl_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_ctl_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_stat_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_stat_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_stat_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_conf_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_conf_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_rx_conf_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_fifo_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_fifo_VAL_ADDRESS DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_rx_e000a800_REG_NAME_fifo_VAL_SIZE DT_N_S_soc_S_i2s_rx_e000a800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_i2s_rx_e000a800_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_rx_e000a800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_rx_e000a800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_rx_e000a800_COMPAT_MATCHES_litex_i2s 1
#define DT_N_S_soc_S_i2s_rx_e000a800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_i2s_rx_e000a800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_COMPAT_MODEL_IDX_0 "i2s"
#define DT_N_S_soc_S_i2s_rx_e000a800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_rx_e000a800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg {3758139392 /* 0xe000a800 */, 4 /* 0x4 */, 3758139396 /* 0xe000a804 */, 4 /* 0x4 */, 3758139400 /* 0xe000a808 */, 4 /* 0x4 */, 3758139404 /* 0xe000a80c */, 4 /* 0x4 */, 3758139408 /* 0xe000a810 */, 4 /* 0x4 */, 3758139412 /* 0xe000a814 */, 4 /* 0x4 */, 2969567232 /* 0xb1000000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_0 3758139392
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_1 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_2 3758139396
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_3 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_4 3758139400
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_5 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_6 3758139404
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_7 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_8 3758139408
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_9 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_10 3758139412
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_11 4
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_12 2969567232
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_IDX_13 262144
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_fifo_depth 256
#define DT_N_S_soc_S_i2s_rx_e000a800_P_fifo_depth_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status "okay"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_rx_e000a800, status, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_rx_e000a800, status, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_LEN 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible {"litex,i2s"}
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_IDX_0 "litex,i2s"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_IDX_0_STRING_UNQUOTED litex,i2s
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_IDX_0_STRING_TOKEN litex_i2s
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_I2S
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_rx_e000a800, compatible, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_rx_e000a800, compatible, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names {"ev_status", "ev_pending", "ev_enable", "rx_ctl", "rx_stat", "rx_conf", "fifo"}
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_0 "ev_status"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_0_STRING_UNQUOTED ev_status
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_0_STRING_TOKEN ev_status
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_0_STRING_UPPER_TOKEN EV_STATUS
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_1 "ev_pending"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_1_STRING_UNQUOTED ev_pending
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_1_STRING_TOKEN ev_pending
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_1_STRING_UPPER_TOKEN EV_PENDING
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_2 "ev_enable"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_2_STRING_UNQUOTED ev_enable
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_2_STRING_TOKEN ev_enable
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_2_STRING_UPPER_TOKEN EV_ENABLE
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_3 "rx_ctl"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_3_STRING_UNQUOTED rx_ctl
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_3_STRING_TOKEN rx_ctl
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_3_STRING_UPPER_TOKEN RX_CTL
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_4 "rx_stat"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_4_STRING_UNQUOTED rx_stat
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_4_STRING_TOKEN rx_stat
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_4_STRING_UPPER_TOKEN RX_STAT
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_5 "rx_conf"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_5_STRING_UNQUOTED rx_conf
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_5_STRING_TOKEN rx_conf
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_5_STRING_UPPER_TOKEN RX_CONF
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_6 "fifo"
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_6_STRING_UNQUOTED fifo
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_6_STRING_TOKEN fifo
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_IDX_6_STRING_UPPER_TOKEN FIFO
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 0) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 1) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 2) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 3) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 4) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 5) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 6)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 6)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_rx_e000a800, reg_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_LEN 7
#define DT_N_S_soc_S_i2s_rx_e000a800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts {6 /* 0x6 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_rx_e000a800, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_rx_e000a800, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_rx_e000a800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_rx_e000a800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s_tx@e000b000
 *
 * Node identifier: DT_N_S_soc_S_i2s_tx_e000b000
 *
 * Binding (compatible = litex,i2s):
 *   $ZEPHYR_BASE\dts\bindings\i2s\litex,i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_tx_e000b000_PATH "/soc/i2s_tx@e000b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_tx_e000b000_FULL_NAME "i2s_tx@e000b000"
#define DT_N_S_soc_S_i2s_tx_e000b000_FULL_NAME_UNQUOTED i2s_tx@e000b000
#define DT_N_S_soc_S_i2s_tx_e000b000_FULL_NAME_TOKEN i2s_tx_e000b000
#define DT_N_S_soc_S_i2s_tx_e000b000_FULL_NAME_UPPER_TOKEN I2S_TX_E000B000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_tx_e000b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_tx_e000b000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_tx_e000b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_NODELABEL(fn) fn(i2s_tx)
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s_tx, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_tx_e000b000_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_tx_e000b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_tx_e000b000_HASH 8ABdrSgdo__sEUGHzgRNZ2khWP7k1YN1OnHbQK1cJEk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_tx_e000b000_ORD 23
#define DT_N_S_soc_S_i2s_tx_e000b000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_tx_e000b000_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_tx_e000b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_tx_e000b000_EXISTS 1
#define DT_N_INST_1_litex_i2s DT_N_S_soc_S_i2s_tx_e000b000
#define DT_N_NODELABEL_i2s_tx DT_N_S_soc_S_i2s_tx_e000b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NUM 7
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_0_VAL_ADDRESS 3758141440 /* 0xe000b000 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_1_VAL_ADDRESS 3758141444 /* 0xe000b004 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_2_VAL_ADDRESS 3758141448 /* 0xe000b008 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_3_VAL_ADDRESS 3758141452 /* 0xe000b00c */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_4_VAL_ADDRESS 3758141456 /* 0xe000b010 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_5_VAL_ADDRESS 3758141460 /* 0xe000b014 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_6_VAL_ADDRESS 2986344448 /* 0xb2000000 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_6_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_status_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_status_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_status_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_pending_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_pending_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_pending_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_enable_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_enable_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_ev_enable_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_ctl_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_ctl_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_ctl_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_stat_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_stat_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_stat_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_conf_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_conf_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_tx_conf_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_fifo_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_fifo_VAL_ADDRESS DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_i2s_tx_e000b000_REG_NAME_fifo_VAL_SIZE DT_N_S_soc_S_i2s_tx_e000b000_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_i2s_tx_e000b000_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_tx_e000b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_tx_e000b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_tx_e000b000_COMPAT_MATCHES_litex_i2s 1
#define DT_N_S_soc_S_i2s_tx_e000b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_i2s_tx_e000b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_COMPAT_MODEL_IDX_0 "i2s"
#define DT_N_S_soc_S_i2s_tx_e000b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_tx_e000b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg {3758141440 /* 0xe000b000 */, 4 /* 0x4 */, 3758141444 /* 0xe000b004 */, 4 /* 0x4 */, 3758141448 /* 0xe000b008 */, 4 /* 0x4 */, 3758141452 /* 0xe000b00c */, 4 /* 0x4 */, 3758141456 /* 0xe000b010 */, 4 /* 0x4 */, 3758141460 /* 0xe000b014 */, 4 /* 0x4 */, 2986344448 /* 0xb2000000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_0 3758141440
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_1 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_2 3758141444
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_3 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_4 3758141448
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_5 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_6 3758141452
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_7 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_8 3758141456
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_9 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_10 3758141460
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_11 4
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_12 2986344448
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_IDX_13 262144
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_fifo_depth 256
#define DT_N_S_soc_S_i2s_tx_e000b000_P_fifo_depth_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status "okay"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_tx_e000b000, status, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_tx_e000b000, status, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_LEN 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible {"litex,i2s"}
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_IDX_0 "litex,i2s"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_IDX_0_STRING_UNQUOTED litex,i2s
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_IDX_0_STRING_TOKEN litex_i2s
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_I2S
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_tx_e000b000, compatible, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_tx_e000b000, compatible, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names {"ev_status", "ev_pending", "ev_enable", "tx_ctl", "tx_stat", "tx_conf", "fifo"}
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_0 "ev_status"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_0_STRING_UNQUOTED ev_status
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_0_STRING_TOKEN ev_status
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_0_STRING_UPPER_TOKEN EV_STATUS
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_1 "ev_pending"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_1_STRING_UNQUOTED ev_pending
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_1_STRING_TOKEN ev_pending
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_1_STRING_UPPER_TOKEN EV_PENDING
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_2 "ev_enable"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_2_STRING_UNQUOTED ev_enable
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_2_STRING_TOKEN ev_enable
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_2_STRING_UPPER_TOKEN EV_ENABLE
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_3 "tx_ctl"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_3_STRING_UNQUOTED tx_ctl
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_3_STRING_TOKEN tx_ctl
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_3_STRING_UPPER_TOKEN TX_CTL
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_4 "tx_stat"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_4_STRING_UNQUOTED tx_stat
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_4_STRING_TOKEN tx_stat
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_4_STRING_UPPER_TOKEN TX_STAT
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_5 "tx_conf"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_5_STRING_UNQUOTED tx_conf
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_5_STRING_TOKEN tx_conf
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_5_STRING_UPPER_TOKEN TX_CONF
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_6 "fifo"
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_6_STRING_UNQUOTED fifo
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_6_STRING_TOKEN fifo
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_IDX_6_STRING_UPPER_TOKEN FIFO
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 0) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 1) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 2) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 3) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 4) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 5) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 6)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 6)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_tx_e000b000, reg_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_LEN 7
#define DT_N_S_soc_S_i2s_tx_e000b000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts {7 /* 0x7 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_tx_e000b000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_tx_e000b000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_tx_e000b000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_tx_e000b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_tx_e000b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/prbs@e0006800
 *
 * Node identifier: DT_N_S_soc_S_prbs_e0006800
 *
 * Binding (compatible = litex,prbs):
 *   $ZEPHYR_BASE\dts\bindings\rng\litex,prbs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_prbs_e0006800_PATH "/soc/prbs@e0006800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_prbs_e0006800_FULL_NAME "prbs@e0006800"
#define DT_N_S_soc_S_prbs_e0006800_FULL_NAME_UNQUOTED prbs@e0006800
#define DT_N_S_soc_S_prbs_e0006800_FULL_NAME_TOKEN prbs_e0006800
#define DT_N_S_soc_S_prbs_e0006800_FULL_NAME_UPPER_TOKEN PRBS_E0006800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_prbs_e0006800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_prbs_e0006800_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_prbs_e0006800_NODELABEL_NUM 1
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_NODELABEL(fn) fn(prbs0)
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_NODELABEL_VARGS(fn, ...) fn(prbs0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_prbs_e0006800_CHILD_NUM 0
#define DT_N_S_soc_S_prbs_e0006800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_prbs_e0006800_HASH X_l4ACMaY0eF6Ubsf66seSnOdox1wfUodN6Ot5ya93s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_prbs_e0006800_ORD 24
#define DT_N_S_soc_S_prbs_e0006800_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_prbs_e0006800_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_prbs_e0006800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_prbs_e0006800_EXISTS 1
#define DT_N_INST_0_litex_prbs DT_N_S_soc_S_prbs_e0006800
#define DT_N_NODELABEL_prbs0   DT_N_S_soc_S_prbs_e0006800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_prbs_e0006800_REG_NUM 1
#define DT_N_S_soc_S_prbs_e0006800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_REG_IDX_0_VAL_ADDRESS 3758123008 /* 0xe0006800 */
#define DT_N_S_soc_S_prbs_e0006800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_prbs_e0006800_REG_NAME_status_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_REG_NAME_status_VAL_ADDRESS DT_N_S_soc_S_prbs_e0006800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_prbs_e0006800_REG_NAME_status_VAL_SIZE DT_N_S_soc_S_prbs_e0006800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_prbs_e0006800_RANGES_NUM 0
#define DT_N_S_soc_S_prbs_e0006800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_prbs_e0006800_IRQ_NUM 0
#define DT_N_S_soc_S_prbs_e0006800_IRQ_LEVEL 0
#define DT_N_S_soc_S_prbs_e0006800_COMPAT_MATCHES_litex_prbs 1
#define DT_N_S_soc_S_prbs_e0006800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_prbs_e0006800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_COMPAT_MODEL_IDX_0 "prbs"
#define DT_N_S_soc_S_prbs_e0006800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_prbs_e0006800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_prbs_e0006800_P_reg {3758123008 /* 0xe0006800 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_prbs_e0006800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_reg_IDX_0 3758123008
#define DT_N_S_soc_S_prbs_e0006800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_reg_IDX_1 4
#define DT_N_S_soc_S_prbs_e0006800_P_reg_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_status "okay"
#define DT_N_S_soc_S_prbs_e0006800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_prbs_e0006800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_prbs_e0006800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_prbs_e0006800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_prbs_e0006800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_prbs_e0006800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_prbs_e0006800, status, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_prbs_e0006800, status, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_prbs_e0006800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_prbs_e0006800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_status_LEN 1
#define DT_N_S_soc_S_prbs_e0006800_P_status_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_compatible {"litex,prbs"}
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_IDX_0 "litex,prbs"
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_IDX_0_STRING_UNQUOTED litex,prbs
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_IDX_0_STRING_TOKEN litex_prbs
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_PRBS
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_prbs_e0006800, compatible, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_prbs_e0006800, compatible, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_prbs_e0006800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_prbs_e0006800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_LEN 1
#define DT_N_S_soc_S_prbs_e0006800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names {"status"}
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_IDX_0 "status"
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_prbs_e0006800, reg_names, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_prbs_e0006800, reg_names, 0)
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_prbs_e0006800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_prbs_e0006800, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_LEN 1
#define DT_N_S_soc_S_prbs_e0006800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_prbs_e0006800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_wakeup_source 0
#define DT_N_S_soc_S_prbs_e0006800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_prbs_e0006800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_prbs_e0006800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@e0007000
 *
 * Node identifier: DT_N_S_soc_S_pwm_e0007000
 *
 * Binding (compatible = litex,pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\litex,pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_e0007000_PATH "/soc/pwm@e0007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_e0007000_FULL_NAME "pwm@e0007000"
#define DT_N_S_soc_S_pwm_e0007000_FULL_NAME_UNQUOTED pwm@e0007000
#define DT_N_S_soc_S_pwm_e0007000_FULL_NAME_TOKEN pwm_e0007000
#define DT_N_S_soc_S_pwm_e0007000_FULL_NAME_UPPER_TOKEN PWM_E0007000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_e0007000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_e0007000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm_e0007000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_NODELABEL(fn) fn(pwm0)
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_e0007000_CHILD_NUM 0
#define DT_N_S_soc_S_pwm_e0007000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm_e0007000_HASH Spy_la7IMkG9H5w2KonQ486p3hA3GbthhzoxLwSL1d8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_e0007000_ORD 25
#define DT_N_S_soc_S_pwm_e0007000_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_e0007000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_e0007000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_e0007000_EXISTS 1
#define DT_N_INST_0_litex_pwm DT_N_S_soc_S_pwm_e0007000
#define DT_N_NODELABEL_pwm0   DT_N_S_soc_S_pwm_e0007000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_e0007000_REG_NUM 3
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_0_VAL_ADDRESS 3758125056 /* 0xe0007000 */
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_1_VAL_ADDRESS 3758125060 /* 0xe0007004 */
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_1_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_2_VAL_ADDRESS 3758125076 /* 0xe0007014 */
#define DT_N_S_soc_S_pwm_e0007000_REG_IDX_2_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_enable_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_enable_VAL_ADDRESS DT_N_S_soc_S_pwm_e0007000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_enable_VAL_SIZE DT_N_S_soc_S_pwm_e0007000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_width_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_width_VAL_ADDRESS DT_N_S_soc_S_pwm_e0007000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_width_VAL_SIZE DT_N_S_soc_S_pwm_e0007000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_period_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_period_VAL_ADDRESS DT_N_S_soc_S_pwm_e0007000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_pwm_e0007000_REG_NAME_period_VAL_SIZE DT_N_S_soc_S_pwm_e0007000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_pwm_e0007000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_e0007000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_e0007000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_e0007000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm_e0007000_COMPAT_MATCHES_litex_pwm 1
#define DT_N_S_soc_S_pwm_e0007000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_pwm_e0007000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_COMPAT_MODEL_IDX_0 "pwm"
#define DT_N_S_soc_S_pwm_e0007000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_e0007000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_e0007000_P_reg {3758125056 /* 0xe0007000 */, 4 /* 0x4 */, 3758125060 /* 0xe0007004 */, 16 /* 0x10 */, 3758125076 /* 0xe0007014 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_0 3758125056
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_1 4
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_2 3758125060
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_3 16
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_4 3758125076
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_IDX_5 16
#define DT_N_S_soc_S_pwm_e0007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_status "okay"
#define DT_N_S_soc_S_pwm_e0007000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm_e0007000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm_e0007000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm_e0007000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm_e0007000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pwm_e0007000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_e0007000, status, 0)
#define DT_N_S_soc_S_pwm_e0007000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_e0007000, status, 0)
#define DT_N_S_soc_S_pwm_e0007000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_e0007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_e0007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_e0007000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_compatible {"litex,pwm"}
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_IDX_0 "litex,pwm"
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_IDX_0_STRING_UNQUOTED litex,pwm
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_IDX_0_STRING_TOKEN litex_pwm
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_PWM
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_e0007000, compatible, 0)
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_e0007000, compatible, 0)
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_e0007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_e0007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_e0007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names {"enable", "width", "period"}
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_0 "enable"
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_0_STRING_UNQUOTED enable
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_0_STRING_TOKEN enable
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_0_STRING_UPPER_TOKEN ENABLE
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_1 "width"
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_1_STRING_UNQUOTED width
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_1_STRING_TOKEN width
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_1_STRING_UPPER_TOKEN WIDTH
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_2 "period"
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_2_STRING_UNQUOTED period
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_2_STRING_TOKEN period
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_IDX_2_STRING_UPPER_TOKEN PERIOD
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 0) \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 1) \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 2)
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 2)
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_e0007000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_LEN 3
#define DT_N_S_soc_S_pwm_e0007000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm_e0007000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_e0007000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_e0007000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_e0007000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@e0001800
 *
 * Node identifier: DT_N_S_soc_S_serial_e0001800
 *
 * Binding (compatible = litex,uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\litex,uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_e0001800_PATH "/soc/serial@e0001800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_e0001800_FULL_NAME "serial@e0001800"
#define DT_N_S_soc_S_serial_e0001800_FULL_NAME_UNQUOTED serial@e0001800
#define DT_N_S_soc_S_serial_e0001800_FULL_NAME_TOKEN serial_e0001800
#define DT_N_S_soc_S_serial_e0001800_FULL_NAME_UPPER_TOKEN SERIAL_E0001800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_e0001800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_e0001800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_e0001800_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_e0001800_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_serial_e0001800_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_e0001800_CHILD_NUM 0
#define DT_N_S_soc_S_serial_e0001800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_e0001800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_e0001800_HASH TdZTf_xy2SiYrPfERTRjo5dutEAX_LODY_5EYmh7lfY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_e0001800_ORD 26
#define DT_N_S_soc_S_serial_e0001800_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_e0001800_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_e0001800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_e0001800_EXISTS 1
#define DT_N_INST_0_litex_uart DT_N_S_soc_S_serial_e0001800
#define DT_N_NODELABEL_uart0   DT_N_S_soc_S_serial_e0001800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_e0001800_REG_NUM 8
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_0_VAL_ADDRESS 3758102528 /* 0xe0001800 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_1_VAL_ADDRESS 3758102532 /* 0xe0001804 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_2_VAL_ADDRESS 3758102536 /* 0xe0001808 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_3_VAL_ADDRESS 3758102540 /* 0xe000180c */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_4_VAL_ADDRESS 3758102544 /* 0xe0001810 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_5_VAL_ADDRESS 3758102548 /* 0xe0001814 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_6_VAL_ADDRESS 3758102552 /* 0xe0001818 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_7_VAL_ADDRESS 3758102556 /* 0xe000181c */
#define DT_N_S_soc_S_serial_e0001800_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxtx_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxtx_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxtx_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txfull_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txfull_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txfull_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxempty_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxempty_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxempty_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_status_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_status_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_status_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_pending_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_pending_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_pending_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_enable_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_enable_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_ev_enable_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txempty_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txempty_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_txempty_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxfull_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxfull_VAL_ADDRESS DT_N_S_soc_S_serial_e0001800_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_serial_e0001800_REG_NAME_rxfull_VAL_SIZE DT_N_S_soc_S_serial_e0001800_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_serial_e0001800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_e0001800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_e0001800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_VAL_irq 2
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_VAL_priority 10
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_serial_e0001800_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_e0001800_COMPAT_MATCHES_litex_uart 1
#define DT_N_S_soc_S_serial_e0001800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_serial_e0001800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_COMPAT_MODEL_IDX_0 "uart"
#define DT_N_S_soc_S_serial_e0001800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_e0001800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_e0001800_P_reg {3758102528 /* 0xe0001800 */, 4 /* 0x4 */, 3758102532 /* 0xe0001804 */, 4 /* 0x4 */, 3758102536 /* 0xe0001808 */, 4 /* 0x4 */, 3758102540 /* 0xe000180c */, 4 /* 0x4 */, 3758102544 /* 0xe0001810 */, 4 /* 0x4 */, 3758102548 /* 0xe0001814 */, 4 /* 0x4 */, 3758102552 /* 0xe0001818 */, 4 /* 0x4 */, 3758102556 /* 0xe000181c */, 4 /* 0x4 */}
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_0 3758102528
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_1 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_2 3758102532
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_3 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_4 3758102536
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_5 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_6 3758102540
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_7 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_8 3758102544
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_9 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_10 3758102548
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_11 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_12 3758102552
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_13 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_14 3758102556
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_IDX_15 4
#define DT_N_S_soc_S_serial_e0001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupts {2 /* 0x2 */, 10 /* 0xa */}
#define DT_N_S_soc_S_serial_e0001800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupts_IDX_0 2
#define DT_N_S_soc_S_serial_e0001800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupts_IDX_1 10
#define DT_N_S_soc_S_serial_e0001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_rx_fifo_rx_we 0
#define DT_N_S_soc_S_serial_e0001800_P_rx_fifo_rx_we_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_current_speed 115200
#define DT_N_S_soc_S_serial_e0001800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_e0001800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_parity "none"
#define DT_N_S_soc_S_serial_e0001800_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_e0001800_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_e0001800_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_e0001800_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_e0001800_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_e0001800_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_e0001800, parity, 0)
#define DT_N_S_soc_S_serial_e0001800_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_e0001800, parity, 0)
#define DT_N_S_soc_S_serial_e0001800_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_e0001800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_parity_LEN 1
#define DT_N_S_soc_S_serial_e0001800_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_status "okay"
#define DT_N_S_soc_S_serial_e0001800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_e0001800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_e0001800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_e0001800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_e0001800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_e0001800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_e0001800, status, 0)
#define DT_N_S_soc_S_serial_e0001800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_e0001800, status, 0)
#define DT_N_S_soc_S_serial_e0001800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_e0001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_status_LEN 1
#define DT_N_S_soc_S_serial_e0001800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_compatible {"litex,uart"}
#define DT_N_S_soc_S_serial_e0001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_compatible_IDX_0 "litex,uart"
#define DT_N_S_soc_S_serial_e0001800_P_compatible_IDX_0_STRING_UNQUOTED litex,uart
#define DT_N_S_soc_S_serial_e0001800_P_compatible_IDX_0_STRING_TOKEN litex_uart
#define DT_N_S_soc_S_serial_e0001800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_UART
#define DT_N_S_soc_S_serial_e0001800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_e0001800, compatible, 0)
#define DT_N_S_soc_S_serial_e0001800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_e0001800, compatible, 0)
#define DT_N_S_soc_S_serial_e0001800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_e0001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_e0001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names {"rxtx", "txfull", "rxempty", "ev_status", "ev_pending", "ev_enable", "txempty", "rxfull"}
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_0 "rxtx"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_0_STRING_UNQUOTED rxtx
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_0_STRING_TOKEN rxtx
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_0_STRING_UPPER_TOKEN RXTX
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_1 "txfull"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_1_STRING_UNQUOTED txfull
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_1_STRING_TOKEN txfull
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_1_STRING_UPPER_TOKEN TXFULL
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_2 "rxempty"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_2_STRING_UNQUOTED rxempty
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_2_STRING_TOKEN rxempty
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_2_STRING_UPPER_TOKEN RXEMPTY
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_3 "ev_status"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_3_STRING_UNQUOTED ev_status
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_3_STRING_TOKEN ev_status
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_3_STRING_UPPER_TOKEN EV_STATUS
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_4 "ev_pending"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_4_STRING_UNQUOTED ev_pending
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_4_STRING_TOKEN ev_pending
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_4_STRING_UPPER_TOKEN EV_PENDING
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_5 "ev_enable"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_5_STRING_UNQUOTED ev_enable
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_5_STRING_TOKEN ev_enable
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_5_STRING_UPPER_TOKEN EV_ENABLE
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_6 "txempty"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_6_STRING_UNQUOTED txempty
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_6_STRING_TOKEN txempty
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_6_STRING_UPPER_TOKEN TXEMPTY
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_7 "rxfull"
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_7_STRING_UNQUOTED rxfull
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_7_STRING_TOKEN rxfull
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_IDX_7_STRING_UPPER_TOKEN RXFULL
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_e0001800, reg_names, 0) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 1) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 2) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 3) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 4) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 5) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 6) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 7)
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_e0001800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 7)
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_e0001800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_e0001800, reg_names, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_LEN 8
#define DT_N_S_soc_S_serial_e0001800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_e0001800, interrupt_parent, 0)
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_e0001800, interrupt_parent, 0)
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_e0001800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_serial_e0001800_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_e0001800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_e0001800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_e0001800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_e0001800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/soc_controller@e0000000
 *
 * Node identifier: DT_N_S_soc_S_soc_controller_e0000000
 *
 * Binding (compatible = litex,soc-controller):
 *   $ZEPHYR_BASE\dts\bindings\riscv\litex,soc-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_soc_controller_e0000000_PATH "/soc/soc_controller@e0000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_soc_controller_e0000000_FULL_NAME "soc_controller@e0000000"
#define DT_N_S_soc_S_soc_controller_e0000000_FULL_NAME_UNQUOTED soc_controller@e0000000
#define DT_N_S_soc_S_soc_controller_e0000000_FULL_NAME_TOKEN soc_controller_e0000000
#define DT_N_S_soc_S_soc_controller_e0000000_FULL_NAME_UPPER_TOKEN SOC_CONTROLLER_E0000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_soc_controller_e0000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_soc_controller_e0000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_soc_controller_e0000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_NODELABEL(fn) fn(ctrl0)
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctrl0, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_soc_controller_e0000000_CHILD_NUM 0
#define DT_N_S_soc_S_soc_controller_e0000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_soc_controller_e0000000_HASH C5Z_BeBfWzjFkjtlbWWYcHX_au_qjB2hJ5Kt8rmU8H4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_soc_controller_e0000000_ORD 27
#define DT_N_S_soc_S_soc_controller_e0000000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_soc_controller_e0000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_soc_controller_e0000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_soc_controller_e0000000_EXISTS 1
#define DT_N_INST_0_litex_soc_controller DT_N_S_soc_S_soc_controller_e0000000
#define DT_N_NODELABEL_ctrl0             DT_N_S_soc_S_soc_controller_e0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NUM 3
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_0_VAL_ADDRESS 3758096384 /* 0xe0000000 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_1_VAL_ADDRESS 3758096388 /* 0xe0000004 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_2_VAL_ADDRESS 3758096392 /* 0xe0000008 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_reset_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_reset_VAL_ADDRESS DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_reset_VAL_SIZE DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_scratch_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_scratch_VAL_ADDRESS DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_scratch_VAL_SIZE DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_bus_errors_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_bus_errors_VAL_ADDRESS DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_soc_controller_e0000000_REG_NAME_bus_errors_VAL_SIZE DT_N_S_soc_S_soc_controller_e0000000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_soc_controller_e0000000_RANGES_NUM 0
#define DT_N_S_soc_S_soc_controller_e0000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_soc_controller_e0000000_IRQ_NUM 0
#define DT_N_S_soc_S_soc_controller_e0000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_soc_controller_e0000000_COMPAT_MATCHES_litex_soc_controller 1
#define DT_N_S_soc_S_soc_controller_e0000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_soc_controller_e0000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_COMPAT_MODEL_IDX_0 "soc-controller"
#define DT_N_S_soc_S_soc_controller_e0000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_soc_controller_e0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg {3758096384 /* 0xe0000000 */, 4 /* 0x4 */, 3758096388 /* 0xe0000004 */, 4 /* 0x4 */, 3758096392 /* 0xe0000008 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_0 3758096384
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_1 4
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_2 3758096388
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_3 4
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_4 3758096392
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_IDX_5 4
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_status "okay"
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_soc_controller_e0000000, status, 0)
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_soc_controller_e0000000, status, 0)
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_LEN 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_status_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible {"litex,soc-controller"}
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_IDX_0 "litex,soc-controller"
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_IDX_0_STRING_UNQUOTED litex,soc-controller
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_IDX_0_STRING_TOKEN litex_soc_controller
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_SOC_CONTROLLER
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_soc_controller_e0000000, compatible, 0)
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_soc_controller_e0000000, compatible, 0)
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_LEN 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names {"reset", "scratch", "bus_errors"}
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_0 "reset"
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_0_STRING_UNQUOTED reset
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_0_STRING_TOKEN reset
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_0_STRING_UPPER_TOKEN RESET
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_1 "scratch"
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_1_STRING_UNQUOTED scratch
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_1_STRING_TOKEN scratch
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_1_STRING_UPPER_TOKEN SCRATCH
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_2 "bus_errors"
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_2_STRING_UNQUOTED bus_errors
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_2_STRING_TOKEN bus_errors
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_IDX_2_STRING_UPPER_TOKEN BUS_ERRORS
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 0) \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 1) \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 2)
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 2)
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_soc_controller_e0000000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_LEN 3
#define DT_N_S_soc_S_soc_controller_e0000000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_soc_controller_e0000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_wakeup_source 0
#define DT_N_S_soc_S_soc_controller_e0000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_soc_controller_e0000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_soc_controller_e0000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@e0002000
 *
 * Node identifier: DT_N_S_soc_S_spi_e0002000
 *
 * Binding (compatible = litex,spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\litex,spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_e0002000_PATH "/soc/spi@e0002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_e0002000_FULL_NAME "spi@e0002000"
#define DT_N_S_soc_S_spi_e0002000_FULL_NAME_UNQUOTED spi@e0002000
#define DT_N_S_soc_S_spi_e0002000_FULL_NAME_TOKEN spi_e0002000
#define DT_N_S_soc_S_spi_e0002000_FULL_NAME_UPPER_TOKEN SPI_E0002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_e0002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_e0002000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_e0002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_e0002000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_e0002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_e0002000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_e0002000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_e0002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_e0002000_HASH MyedVYtBX6x6ULVs481QKKcFvfZjhefwskhmJ1lkiqg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_e0002000_ORD 28
#define DT_N_S_soc_S_spi_e0002000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_e0002000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_e0002000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_e0002000_EXISTS 1
#define DT_N_INST_0_litex_spi DT_N_S_soc_S_spi_e0002000
#define DT_N_NODELABEL_spi0   DT_N_S_soc_S_spi_e0002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_e0002000_REG_NUM 6
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_0_VAL_ADDRESS 3758104576 /* 0xe0002000 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_1_VAL_ADDRESS 3758104580 /* 0xe0002004 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_2_VAL_ADDRESS 3758104584 /* 0xe0002008 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_3_VAL_ADDRESS 3758104588 /* 0xe000200c */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_4_VAL_ADDRESS 3758104592 /* 0xe0002010 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_5_VAL_ADDRESS 3758104596 /* 0xe0002014 */
#define DT_N_S_soc_S_spi_e0002000_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_control_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_control_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_control_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_status_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_status_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_status_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_mosi_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_mosi_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_mosi_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_miso_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_miso_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_miso_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_cs_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_cs_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_cs_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_loopback_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_loopback_VAL_ADDRESS DT_N_S_soc_S_spi_e0002000_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e0002000_REG_NAME_loopback_VAL_SIZE DT_N_S_soc_S_spi_e0002000_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_spi_e0002000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_e0002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_e0002000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_e0002000_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_e0002000_COMPAT_MATCHES_litex_spi 1
#define DT_N_S_soc_S_spi_e0002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_spi_e0002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_COMPAT_MODEL_IDX_0 "spi"
#define DT_N_S_soc_S_spi_e0002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_e0002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_e0002000_P_reg {3758104576 /* 0xe0002000 */, 4 /* 0x4 */, 3758104580 /* 0xe0002004 */, 4 /* 0x4 */, 3758104584 /* 0xe0002008 */, 4 /* 0x4 */, 3758104588 /* 0xe000200c */, 4 /* 0x4 */, 3758104592 /* 0xe0002010 */, 4 /* 0x4 */, 3758104596 /* 0xe0002014 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_0 3758104576
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_1 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_2 3758104580
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_3 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_4 3758104584
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_5 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_6 3758104588
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_7 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_8 3758104592
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_9 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_10 3758104596
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_IDX_11 4
#define DT_N_S_soc_S_spi_e0002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_data_width 8
#define DT_N_S_soc_S_spi_e0002000_P_data_width_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_max_cs 1
#define DT_N_S_soc_S_spi_e0002000_P_max_cs_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_status "okay"
#define DT_N_S_soc_S_spi_e0002000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_e0002000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_e0002000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_e0002000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_e0002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_e0002000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e0002000, status, 0)
#define DT_N_S_soc_S_spi_e0002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e0002000, status, 0)
#define DT_N_S_soc_S_spi_e0002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e0002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e0002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_status_LEN 1
#define DT_N_S_soc_S_spi_e0002000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_compatible {"litex,spi"}
#define DT_N_S_soc_S_spi_e0002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_compatible_IDX_0 "litex,spi"
#define DT_N_S_soc_S_spi_e0002000_P_compatible_IDX_0_STRING_UNQUOTED litex,spi
#define DT_N_S_soc_S_spi_e0002000_P_compatible_IDX_0_STRING_TOKEN litex_spi
#define DT_N_S_soc_S_spi_e0002000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_SPI
#define DT_N_S_soc_S_spi_e0002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e0002000, compatible, 0)
#define DT_N_S_soc_S_spi_e0002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e0002000, compatible, 0)
#define DT_N_S_soc_S_spi_e0002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e0002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e0002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_e0002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names {"control", "status", "mosi", "miso", "cs", "loopback"}
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_0 "control"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_0_STRING_UNQUOTED control
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_0_STRING_TOKEN control
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_0_STRING_UPPER_TOKEN CONTROL
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_1 "status"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_1_STRING_UNQUOTED status
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_1_STRING_TOKEN status
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_1_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_2 "mosi"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_2_STRING_UNQUOTED mosi
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_2_STRING_TOKEN mosi
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MOSI
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_3 "miso"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_3_STRING_UNQUOTED miso
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_3_STRING_TOKEN miso
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_3_STRING_UPPER_TOKEN MISO
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_4 "cs"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_4_STRING_UNQUOTED cs
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_4_STRING_TOKEN cs
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_4_STRING_UPPER_TOKEN CS
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_5 "loopback"
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_5_STRING_UNQUOTED loopback
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_5_STRING_TOKEN loopback
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_IDX_5_STRING_UPPER_TOKEN LOOPBACK
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e0002000, reg_names, 0) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 1) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 2) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 3) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 4) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 5)
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e0002000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 5)
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e0002000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e0002000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e0002000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_LEN 6
#define DT_N_S_soc_S_spi_e0002000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_e0002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_e0002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_e0002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_e0002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e0002800
 *
 * Node identifier: DT_N_S_soc_S_timer_e0002800
 *
 * Binding (compatible = litex,timer0):
 *   $ZEPHYR_BASE\dts\bindings\timer\litex,timer0.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e0002800_PATH "/soc/timer@e0002800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e0002800_FULL_NAME "timer@e0002800"
#define DT_N_S_soc_S_timer_e0002800_FULL_NAME_UNQUOTED timer@e0002800
#define DT_N_S_soc_S_timer_e0002800_FULL_NAME_TOKEN timer_e0002800
#define DT_N_S_soc_S_timer_e0002800_FULL_NAME_UPPER_TOKEN TIMER_E0002800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e0002800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e0002800_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e0002800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e0002800_FOREACH_NODELABEL(fn) fn(timer0)
#define DT_N_S_soc_S_timer_e0002800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e0002800_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e0002800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e0002800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e0002800_HASH Z9IWRHb53v0HF3Cn4XLI7g07Q13v_eopxhhgJpIf_s4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e0002800_ORD 29
#define DT_N_S_soc_S_timer_e0002800_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e0002800_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e0002800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e0002800_EXISTS 1
#define DT_N_INST_0_litex_timer0 DT_N_S_soc_S_timer_e0002800
#define DT_N_NODELABEL_timer0    DT_N_S_soc_S_timer_e0002800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e0002800_REG_NUM 10
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_0_VAL_ADDRESS 3758106624 /* 0xe0002800 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_1_VAL_ADDRESS 3758106628 /* 0xe0002804 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_2_VAL_ADDRESS 3758106632 /* 0xe0002808 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_3_VAL_ADDRESS 3758106636 /* 0xe000280c */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_4_VAL_ADDRESS 3758106640 /* 0xe0002810 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_5_VAL_ADDRESS 3758106644 /* 0xe0002814 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_6_VAL_ADDRESS 3758106648 /* 0xe0002818 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_7_VAL_ADDRESS 3758106652 /* 0xe000281c */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_8_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_8_VAL_ADDRESS 3758106656 /* 0xe0002820 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_8_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_9_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_9_VAL_ADDRESS 3758106660 /* 0xe0002824 */
#define DT_N_S_soc_S_timer_e0002800_REG_IDX_9_VAL_SIZE 8 /* 0x8 */
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_load_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_load_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_load_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_reload_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_reload_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_reload_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_en_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_en_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_en_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_update_value_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_update_value_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_update_value_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_value_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_value_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_value_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_status_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_status_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_status_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_pending_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_pending_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_pending_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_enable_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_enable_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_ev_enable_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_latch_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_latch_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_8_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_latch_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_8_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_cycles_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_cycles_VAL_ADDRESS DT_N_S_soc_S_timer_e0002800_REG_IDX_9_VAL_ADDRESS
#define DT_N_S_soc_S_timer_e0002800_REG_NAME_uptime_cycles_VAL_SIZE DT_N_S_soc_S_timer_e0002800_REG_IDX_9_VAL_SIZE
#define DT_N_S_soc_S_timer_e0002800_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e0002800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e0002800_IRQ_NUM 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_timer_e0002800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_e0002800_COMPAT_MATCHES_litex_timer0 1
#define DT_N_S_soc_S_timer_e0002800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_timer_e0002800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_COMPAT_MODEL_IDX_0 "timer0"
#define DT_N_S_soc_S_timer_e0002800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e0002800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e0002800_P_reg {3758106624 /* 0xe0002800 */, 4 /* 0x4 */, 3758106628 /* 0xe0002804 */, 4 /* 0x4 */, 3758106632 /* 0xe0002808 */, 4 /* 0x4 */, 3758106636 /* 0xe000280c */, 4 /* 0x4 */, 3758106640 /* 0xe0002810 */, 4 /* 0x4 */, 3758106644 /* 0xe0002814 */, 4 /* 0x4 */, 3758106648 /* 0xe0002818 */, 4 /* 0x4 */, 3758106652 /* 0xe000281c */, 4 /* 0x4 */, 3758106656 /* 0xe0002820 */, 4 /* 0x4 */, 3758106660 /* 0xe0002824 */, 8 /* 0x8 */}
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_0 3758106624
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_1 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_2 3758106628
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_3 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_4 3758106632
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_5 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_6 3758106636
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_7 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_8 3758106640
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_9 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_10 3758106644
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_11 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_12 3758106648
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_13 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_14 3758106652
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_15 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_16_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_16 3758106656
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_17_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_17 4
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_18_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_18 3758106660
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_19_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_IDX_19 8
#define DT_N_S_soc_S_timer_e0002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_e0002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_e0002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_status "okay"
#define DT_N_S_soc_S_timer_e0002800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timer_e0002800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timer_e0002800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timer_e0002800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timer_e0002800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_e0002800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e0002800, status, 0)
#define DT_N_S_soc_S_timer_e0002800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e0002800, status, 0)
#define DT_N_S_soc_S_timer_e0002800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e0002800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e0002800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_status_LEN 1
#define DT_N_S_soc_S_timer_e0002800_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_compatible {"litex,timer0"}
#define DT_N_S_soc_S_timer_e0002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_compatible_IDX_0 "litex,timer0"
#define DT_N_S_soc_S_timer_e0002800_P_compatible_IDX_0_STRING_UNQUOTED litex,timer0
#define DT_N_S_soc_S_timer_e0002800_P_compatible_IDX_0_STRING_TOKEN litex_timer0
#define DT_N_S_soc_S_timer_e0002800_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_TIMER0
#define DT_N_S_soc_S_timer_e0002800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e0002800, compatible, 0)
#define DT_N_S_soc_S_timer_e0002800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e0002800, compatible, 0)
#define DT_N_S_soc_S_timer_e0002800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e0002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e0002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e0002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names {"load", "reload", "en", "update_value", "value", "ev_status", "ev_pending", "ev_enable", "uptime_latch", "uptime_cycles"}
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_0 "load"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_0_STRING_UNQUOTED load
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_0_STRING_TOKEN load
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_0_STRING_UPPER_TOKEN LOAD
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_1 "reload"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_1_STRING_UNQUOTED reload
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_1_STRING_TOKEN reload
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_1_STRING_UPPER_TOKEN RELOAD
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_2 "en"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_2_STRING_UNQUOTED en
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_2_STRING_TOKEN en
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_2_STRING_UPPER_TOKEN EN
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_3 "update_value"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_3_STRING_UNQUOTED update_value
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_3_STRING_TOKEN update_value
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_3_STRING_UPPER_TOKEN UPDATE_VALUE
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_4 "value"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_4_STRING_UNQUOTED value
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_4_STRING_TOKEN value
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_4_STRING_UPPER_TOKEN VALUE
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_5 "ev_status"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_5_STRING_UNQUOTED ev_status
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_5_STRING_TOKEN ev_status
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_5_STRING_UPPER_TOKEN EV_STATUS
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_6 "ev_pending"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_6_STRING_UNQUOTED ev_pending
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_6_STRING_TOKEN ev_pending
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_6_STRING_UPPER_TOKEN EV_PENDING
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_7 "ev_enable"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_7_STRING_UNQUOTED ev_enable
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_7_STRING_TOKEN ev_enable
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_7_STRING_UPPER_TOKEN EV_ENABLE
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_8 "uptime_latch"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_8_STRING_UNQUOTED uptime_latch
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_8_STRING_TOKEN uptime_latch
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_8_STRING_UPPER_TOKEN UPTIME_LATCH
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_9_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_9 "uptime_cycles"
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_9_STRING_UNQUOTED uptime_cycles
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_9_STRING_TOKEN uptime_cycles
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_IDX_9_STRING_UPPER_TOKEN UPTIME_CYCLES
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e0002800, reg_names, 0) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 1) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 2) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 3) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 4) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 5) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 6) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 7) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 8) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 9)
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e0002800, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 9)
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e0002800, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 9, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e0002800, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e0002800, reg_names, 9, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_LEN 10
#define DT_N_S_soc_S_timer_e0002800_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e0002800, interrupt_parent, 0)
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e0002800, interrupt_parent, 0)
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e0002800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e0002800, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_timer_e0002800_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e0002800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e0002800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e0002800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e0002800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@e000d000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_e000d000
 *
 * Binding (compatible = litex,watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\litex,watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_e000d000_PATH "/soc/watchdog@e000d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_e000d000_FULL_NAME "watchdog@e000d000"
#define DT_N_S_soc_S_watchdog_e000d000_FULL_NAME_UNQUOTED watchdog@e000d000
#define DT_N_S_soc_S_watchdog_e000d000_FULL_NAME_TOKEN watchdog_e000d000
#define DT_N_S_soc_S_watchdog_e000d000_FULL_NAME_UPPER_TOKEN WATCHDOG_E000D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_e000d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_e000d000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_e000d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_NODELABEL(fn) fn(wdt0)
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_e000d000_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_e000d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_e000d000_HASH jAqS9hNfVsKb66wWe3q5E2hiUDNVKvWGaIL3VYxjRDI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_e000d000_ORD 30
#define DT_N_S_soc_S_watchdog_e000d000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_e000d000_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_e000d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_e000d000_EXISTS 1
#define DT_N_ALIAS_watchdog0       DT_N_S_soc_S_watchdog_e000d000
#define DT_N_INST_0_litex_watchdog DT_N_S_soc_S_watchdog_e000d000
#define DT_N_NODELABEL_wdt0        DT_N_S_soc_S_watchdog_e000d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_e000d000_REG_NUM 6
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_0_VAL_ADDRESS 3758149632 /* 0xe000d000 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_1_VAL_ADDRESS 3758149636 /* 0xe000d004 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_2_VAL_ADDRESS 3758149640 /* 0xe000d008 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_3_VAL_ADDRESS 3758149644 /* 0xe000d00c */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_4_VAL_ADDRESS 3758149648 /* 0xe000d010 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_5_VAL_ADDRESS 3758149652 /* 0xe000d014 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_control_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_control_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_control_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_cycles_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_cycles_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_cycles_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_remaining_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_remaining_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_remaining_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_status_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_status_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_pending_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_pending_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_pending_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_enable_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_enable_VAL_ADDRESS DT_N_S_soc_S_watchdog_e000d000_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_watchdog_e000d000_REG_NAME_ev_enable_VAL_SIZE DT_N_S_soc_S_watchdog_e000d000_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_watchdog_e000d000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_e000d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_VAL_priority 15
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_watchdog_e000d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_e000d000_COMPAT_MATCHES_litex_watchdog 1
#define DT_N_S_soc_S_watchdog_e000d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_watchdog_e000d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_COMPAT_MODEL_IDX_0 "watchdog"
#define DT_N_S_soc_S_watchdog_e000d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_e000d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_e000d000_P_reg {3758149632 /* 0xe000d000 */, 4 /* 0x4 */, 3758149636 /* 0xe000d004 */, 4 /* 0x4 */, 3758149640 /* 0xe000d008 */, 4 /* 0x4 */, 3758149644 /* 0xe000d00c */, 4 /* 0x4 */, 3758149648 /* 0xe000d010 */, 4 /* 0x4 */, 3758149652 /* 0xe000d014 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_0 3758149632
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_1 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_2 3758149636
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_3 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_4 3758149640
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_5 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_6 3758149644
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_7 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_8 3758149648
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_9 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_10 3758149652
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_IDX_11 4
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts {8 /* 0x8 */, 15 /* 0xf */}
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts_IDX_1 15
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_status "okay"
#define DT_N_S_soc_S_watchdog_e000d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_watchdog_e000d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_watchdog_e000d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_e000d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_watchdog_e000d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_watchdog_e000d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_e000d000, status, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_e000d000, status, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_e000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_e000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_e000d000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible {"litex,watchdog"}
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_IDX_0 "litex,watchdog"
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_IDX_0_STRING_UNQUOTED litex,watchdog
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_IDX_0_STRING_TOKEN litex_watchdog
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_WATCHDOG
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_e000d000, compatible, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_e000d000, compatible, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_e000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_e000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_e000d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names {"control", "cycles", "remaining", "ev_status", "ev_pending", "ev_enable"}
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_0 "control"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_0_STRING_UNQUOTED control
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_0_STRING_TOKEN control
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_0_STRING_UPPER_TOKEN CONTROL
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_1 "cycles"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_1_STRING_UNQUOTED cycles
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_1_STRING_TOKEN cycles
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_1_STRING_UPPER_TOKEN CYCLES
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_2 "remaining"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_2_STRING_UNQUOTED remaining
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_2_STRING_TOKEN remaining
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_2_STRING_UPPER_TOKEN REMAINING
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_3 "ev_status"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_3_STRING_UNQUOTED ev_status
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_3_STRING_TOKEN ev_status
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_3_STRING_UPPER_TOKEN EV_STATUS
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_4 "ev_pending"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_4_STRING_UNQUOTED ev_pending
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_4_STRING_TOKEN ev_pending
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_4_STRING_UPPER_TOKEN EV_PENDING
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_5 "ev_enable"
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_5_STRING_UNQUOTED ev_enable
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_5_STRING_TOKEN ev_enable
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_IDX_5_STRING_UPPER_TOKEN EV_ENABLE
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 0) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 1) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 2) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 3) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 4) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 5)
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 5)
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_e000d000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_LEN 6
#define DT_N_S_soc_S_watchdog_e000d000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_e000d000, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_e000d000, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_e000d000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_e000d000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_watchdog_e000d000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_e000d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_e000d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_e000d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_e000d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@e000c000
 *
 * Node identifier: DT_N_S_soc_S_spi_e000c000
 *
 * Binding (compatible = litex,spi-litespi):
 *   $ZEPHYR_BASE\dts\bindings\spi\litex,spi-litespi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_e000c000_PATH "/soc/spi@e000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_e000c000_FULL_NAME "spi@e000c000"
#define DT_N_S_soc_S_spi_e000c000_FULL_NAME_UNQUOTED spi@e000c000
#define DT_N_S_soc_S_spi_e000c000_FULL_NAME_TOKEN spi_e000c000
#define DT_N_S_soc_S_spi_e000c000_FULL_NAME_UPPER_TOKEN SPI_E000C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_e000c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_e000c000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_e000c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_e000c000_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_e000c000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_e000c000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_e000c000_HASH SM9myVajiUQBxqUOKF96p7jnGMSJUJ6W_ljZu_dn7Cc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_e000c000_ORD 31
#define DT_N_S_soc_S_spi_e000c000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_e000c000_REQUIRES_ORDS \
	6, /* /soc */ \
	15, /* /soc/interrupt-controller@bc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_e000c000_SUPPORTS_ORDS \
	32, /* /soc/spi@e000c000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_e000c000_EXISTS 1
#define DT_N_INST_0_litex_spi_litespi DT_N_S_soc_S_spi_e000c000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_e000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_e000c000_REG_NUM 10
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_0_VAL_ADDRESS 3758145536 /* 0xe000c000 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_1_VAL_ADDRESS 3758145540 /* 0xe000c004 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_2_VAL_ADDRESS 3758145544 /* 0xe000c008 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_3_VAL_ADDRESS 3758145548 /* 0xe000c00c */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_4_VAL_ADDRESS 3758145552 /* 0xe000c010 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_5_VAL_ADDRESS 3758145556 /* 0xe000c014 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_5_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_6_VAL_ADDRESS 3758145560 /* 0xe000c018 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_6_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_7_VAL_ADDRESS 3758145564 /* 0xe000c01c */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_7_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_8_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_8_VAL_ADDRESS 3758145568 /* 0xe000c020 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_8_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_9_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_9_VAL_ADDRESS 1610612736 /* 0x60000000 */
#define DT_N_S_soc_S_spi_e000c000_REG_IDX_9_VAL_SIZE 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_phy_clk_divisor_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_phy_clk_divisor_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_phy_clk_divisor_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_mmap_dummy_bits_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_mmap_dummy_bits_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_mmap_dummy_bits_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_cs_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_cs_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_cs_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_phyconfig_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_phyconfig_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_phyconfig_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_rxtx_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_rxtx_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_rxtx_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_status_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_status_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_status_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_status_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_status_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_6_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_status_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_6_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_pending_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_pending_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_7_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_pending_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_7_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_enable_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_enable_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_8_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_master_ev_enable_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_8_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_flash_mmap_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_flash_mmap_VAL_ADDRESS DT_N_S_soc_S_spi_e000c000_REG_IDX_9_VAL_ADDRESS
#define DT_N_S_soc_S_spi_e000c000_REG_NAME_flash_mmap_VAL_SIZE DT_N_S_soc_S_spi_e000c000_REG_IDX_9_VAL_SIZE
#define DT_N_S_soc_S_spi_e000c000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_e000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_e000c000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_spi_e000c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_e000c000_COMPAT_MATCHES_litex_spi_litespi 1
#define DT_N_S_soc_S_spi_e000c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_COMPAT_VENDOR_IDX_0 "LiteX SoC builder"
#define DT_N_S_soc_S_spi_e000c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_COMPAT_MODEL_IDX_0 "spi-litespi"
#define DT_N_S_soc_S_spi_e000c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_e000c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_e000c000_P_reg {3758145536 /* 0xe000c000 */, 4 /* 0x4 */, 3758145540 /* 0xe000c004 */, 4 /* 0x4 */, 3758145544 /* 0xe000c008 */, 4 /* 0x4 */, 3758145548 /* 0xe000c00c */, 4 /* 0x4 */, 3758145552 /* 0xe000c010 */, 4 /* 0x4 */, 3758145556 /* 0xe000c014 */, 4 /* 0x4 */, 3758145560 /* 0xe000c018 */, 4 /* 0x4 */, 3758145564 /* 0xe000c01c */, 4 /* 0x4 */, 3758145568 /* 0xe000c020 */, 4 /* 0x4 */, 1610612736 /* 0x60000000 */, 16777216 /* 0x1000000 */}
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_0 3758145536
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_1 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_2 3758145540
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_3 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_4 3758145544
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_5 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_6 3758145548
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_7 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_8 3758145552
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_9 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_10 3758145556
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_11 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_12_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_12 3758145560
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_13_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_13 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_14_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_14 3758145564
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_15_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_15 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_16_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_16 3758145568
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_17_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_17 4
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_18_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_18 1610612736
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_19_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_IDX_19 16777216
#define DT_N_S_soc_S_spi_e000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_compatible {"litex,spi-litespi"}
#define DT_N_S_soc_S_spi_e000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_compatible_IDX_0 "litex,spi-litespi"
#define DT_N_S_soc_S_spi_e000c000_P_compatible_IDX_0_STRING_UNQUOTED litex,spi-litespi
#define DT_N_S_soc_S_spi_e000c000_P_compatible_IDX_0_STRING_TOKEN litex_spi_litespi
#define DT_N_S_soc_S_spi_e000c000_P_compatible_IDX_0_STRING_UPPER_TOKEN LITEX_SPI_LITESPI
#define DT_N_S_soc_S_spi_e000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e000c000, compatible, 0)
#define DT_N_S_soc_S_spi_e000c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000, compatible, 0)
#define DT_N_S_soc_S_spi_e000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_e000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names {"phy_clk_divisor", "mmap_dummy_bits", "master_cs", "master_phyconfig", "master_rxtx", "master_status", "master_ev_status", "master_ev_pending", "master_ev_enable", "flash_mmap"}
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_0 "phy_clk_divisor"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_0_STRING_UNQUOTED phy_clk_divisor
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_0_STRING_TOKEN phy_clk_divisor
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_0_STRING_UPPER_TOKEN PHY_CLK_DIVISOR
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_1 "mmap_dummy_bits"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_1_STRING_UNQUOTED mmap_dummy_bits
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_1_STRING_TOKEN mmap_dummy_bits
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MMAP_DUMMY_BITS
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_2 "master_cs"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_2_STRING_UNQUOTED master_cs
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_2_STRING_TOKEN master_cs
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MASTER_CS
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_3 "master_phyconfig"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_3_STRING_UNQUOTED master_phyconfig
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_3_STRING_TOKEN master_phyconfig
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_3_STRING_UPPER_TOKEN MASTER_PHYCONFIG
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_4 "master_rxtx"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_4_STRING_UNQUOTED master_rxtx
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_4_STRING_TOKEN master_rxtx
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_4_STRING_UPPER_TOKEN MASTER_RXTX
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_5 "master_status"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_5_STRING_UNQUOTED master_status
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_5_STRING_TOKEN master_status
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_5_STRING_UPPER_TOKEN MASTER_STATUS
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_6 "master_ev_status"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_6_STRING_UNQUOTED master_ev_status
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_6_STRING_TOKEN master_ev_status
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_6_STRING_UPPER_TOKEN MASTER_EV_STATUS
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_7 "master_ev_pending"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_7_STRING_UNQUOTED master_ev_pending
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_7_STRING_TOKEN master_ev_pending
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_7_STRING_UPPER_TOKEN MASTER_EV_PENDING
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_8 "master_ev_enable"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_8_STRING_UNQUOTED master_ev_enable
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_8_STRING_TOKEN master_ev_enable
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_8_STRING_UPPER_TOKEN MASTER_EV_ENABLE
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_9_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_9 "flash_mmap"
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_9_STRING_UNQUOTED flash_mmap
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_9_STRING_TOKEN flash_mmap
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_IDX_9_STRING_UPPER_TOKEN FLASH_MMAP
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e000c000, reg_names, 0) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 1) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 2) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 3) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 4) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 5) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 6) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 7) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 8) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 9)
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 9)
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 9, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_e000c000, reg_names, 9, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_LEN 10
#define DT_N_S_soc_S_spi_e000c000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_e000c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_spi_e000c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_e000c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_bc0
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e000c000, interrupt_parent, 0)
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000, interrupt_parent, 0)
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_spi_e000c000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_e000c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_e000c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_e000c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@e000c000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_spi_e000c000_S_flash_0
 *
 * Binding (compatible = jedec,spi-nor):
 *   $ZEPHYR_BASE\dts\bindings\mtd\jedec,spi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_PATH "/soc/spi@e000c000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/spi@e000c000) identifier: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_PARENT DT_N_S_soc_S_spi_e000c000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_NODELABEL(fn) fn(spiflash0)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(spiflash0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_e000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_CHILD_NUM 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_HASH ftHiJd6DJyc8MZEDe6PE_QEkYgR6nFOELWIQsmgOKLY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_ORD 32
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_REQUIRES_ORDS \
	31, /* /soc/spi@e000c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_EXISTS 1
#define DT_N_INST_0_jedec_spi_nor DT_N_S_soc_S_spi_e000c000_S_flash_0
#define DT_N_NODELABEL_spiflash0  DT_N_S_soc_S_spi_e000c000_S_flash_0

/* Bus info (controller: '/soc/spi@e000c000', type: '['spi']') */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_BUS_spi 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_BUS DT_N_S_soc_S_spi_e000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_COMPAT_MATCHES_jedec_spi_nor 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_COMPAT_VENDOR_IDX_0 "JEDEC Solid State Technology Association"
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_COMPAT_MODEL_IDX_0 "spi-nor"
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_max_frequency 10000000
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cpol 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cpha 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_lsb_first 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_lsb_first_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cs_high 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_cs_high_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_interframe_delay_ns 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_spi_interframe_delay_ns_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible {"jedec,spi-nor"}
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_IDX_0 "jedec,spi-nor"
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED jedec,spi-nor
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN jedec_spi_nor
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN JEDEC_SPI_NOR
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_requires_ulbpr 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_has_dpd 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_has_dpd_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_4b_addr_opcodes 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_4b_addr_opcodes_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_flag_status_register 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_flag_status_register_EXISTS 1
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_fast_read 0
#define DT_N_S_soc_S_spi_e000c000_S_flash_0_P_use_fast_read_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_serial_e0001800
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_serial_e0001800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_40000000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_entropy           DT_N_S_soc_S_prbs_e0006800
#define DT_CHOSEN_zephyr_entropy_EXISTS    1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_bc0) fn(DT_N_S_soc_S_soc_controller_e0000000) fn(DT_N_S_soc_S_serial_e0001800) fn(DT_N_S_soc_S_timer_e0002800) fn(DT_N_S_soc_S_watchdog_e000d000) fn(DT_N_S_soc_S_mdio_e0008000) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1) fn(DT_N_S_soc_S_ethernet_e0009800) fn(DT_N_S_soc_S_dna_e0003800) fn(DT_N_S_soc_S_spi_e0002000) fn(DT_N_S_soc_S_spi_e000c000) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0) fn(DT_N_S_soc_S_prbs_e0006800) fn(DT_N_S_soc_S_i2c_e0005000) fn(DT_N_S_soc_S_i2c_e000d800) fn(DT_N_S_soc_S_pwm_e0007000) fn(DT_N_S_soc_S_gpio_e0005800) fn(DT_N_S_soc_S_gpio_e0006000) fn(DT_N_S_soc_S_i2s_rx_e000a800) fn(DT_N_S_soc_S_i2s_tx_e000b000) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1) fn(DT_N_S_soc_S_clock_e0004800) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_memory_40000000) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_bc0) fn(DT_N_S_soc_S_soc_controller_e0000000) fn(DT_N_S_soc_S_serial_e0001800) fn(DT_N_S_soc_S_timer_e0002800) fn(DT_N_S_soc_S_watchdog_e000d000) fn(DT_N_S_soc_S_mdio_e0008000) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1) fn(DT_N_S_soc_S_ethernet_e0009800) fn(DT_N_S_soc_S_dna_e0003800) fn(DT_N_S_soc_S_spi_e0002000) fn(DT_N_S_soc_S_spi_e000c000) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0) fn(DT_N_S_soc_S_prbs_e0006800) fn(DT_N_S_soc_S_i2c_e0005000) fn(DT_N_S_soc_S_i2c_e000d800) fn(DT_N_S_soc_S_pwm_e0007000) fn(DT_N_S_soc_S_gpio_e0005800) fn(DT_N_S_soc_S_gpio_e0006000) fn(DT_N_S_soc_S_i2s_rx_e000a800) fn(DT_N_S_soc_S_i2s_tx_e000b000) fn(DT_N_S_soc_S_clock_outputs) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1) fn(DT_N_S_soc_S_clock_e0004800) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_memory_40000000) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_memory_40000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__) fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__) fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_memory_40000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_litex_vexriscv 1
#define DT_COMPAT_HAS_OKAY_litex_vexriscv_standard 1
#define DT_COMPAT_HAS_OKAY_spinalhdl_vexriscv 1
#define DT_COMPAT_HAS_OKAY_riscv 1
#define DT_COMPAT_HAS_OKAY_litex_vexriscv_intc0 1
#define DT_COMPAT_HAS_OKAY_litex_soc_controller 1
#define DT_COMPAT_HAS_OKAY_litex_uart 1
#define DT_COMPAT_HAS_OKAY_litex_timer0 1
#define DT_COMPAT_HAS_OKAY_litex_watchdog 1
#define DT_COMPAT_HAS_OKAY_litex_liteeth_mdio 1
#define DT_COMPAT_HAS_OKAY_ethernet_phy 1
#define DT_COMPAT_HAS_OKAY_litex_liteeth 1
#define DT_COMPAT_HAS_OKAY_litex_dna0 1
#define DT_COMPAT_HAS_OKAY_litex_spi 1
#define DT_COMPAT_HAS_OKAY_litex_spi_litespi 1
#define DT_COMPAT_HAS_OKAY_jedec_spi_nor 1
#define DT_COMPAT_HAS_OKAY_litex_prbs 1
#define DT_COMPAT_HAS_OKAY_litex_i2c 1
#define DT_COMPAT_HAS_OKAY_litex_litei2c 1
#define DT_COMPAT_HAS_OKAY_litex_pwm 1
#define DT_COMPAT_HAS_OKAY_litex_gpio 1
#define DT_COMPAT_HAS_OKAY_litex_i2s 1
#define DT_COMPAT_HAS_OKAY_litex_clkout 1
#define DT_COMPAT_HAS_OKAY_litex_clk 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_litex_vexriscv_NUM_OKAY 2
#define DT_N_INST_litex_vexriscv_standard_NUM_OKAY 1
#define DT_N_INST_spinalhdl_vexriscv_NUM_OKAY 1
#define DT_N_INST_riscv_NUM_OKAY 1
#define DT_N_INST_litex_vexriscv_intc0_NUM_OKAY 1
#define DT_N_INST_litex_soc_controller_NUM_OKAY 1
#define DT_N_INST_litex_uart_NUM_OKAY 1
#define DT_N_INST_litex_timer0_NUM_OKAY 1
#define DT_N_INST_litex_watchdog_NUM_OKAY 1
#define DT_N_INST_litex_liteeth_mdio_NUM_OKAY 1
#define DT_N_INST_ethernet_phy_NUM_OKAY 1
#define DT_N_INST_litex_liteeth_NUM_OKAY 1
#define DT_N_INST_litex_dna0_NUM_OKAY 1
#define DT_N_INST_litex_spi_NUM_OKAY 1
#define DT_N_INST_litex_spi_litespi_NUM_OKAY 1
#define DT_N_INST_jedec_spi_nor_NUM_OKAY 1
#define DT_N_INST_litex_prbs_NUM_OKAY 1
#define DT_N_INST_litex_i2c_NUM_OKAY 1
#define DT_N_INST_litex_litei2c_NUM_OKAY 1
#define DT_N_INST_litex_pwm_NUM_OKAY 1
#define DT_N_INST_litex_gpio_NUM_OKAY 2
#define DT_N_INST_litex_i2s_NUM_OKAY 2
#define DT_N_INST_litex_clkout_NUM_OKAY 2
#define DT_N_INST_litex_clk_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_litex_vexriscv(fn) fn(DT_N) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_litex_vexriscv(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_vexriscv(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_litex_vexriscv(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_vexriscv_standard(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_litex_vexriscv_standard(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_vexriscv_standard(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_vexriscv_standard(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_spinalhdl_vexriscv(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_spinalhdl_vexriscv(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_spinalhdl_vexriscv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_spinalhdl_vexriscv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_riscv(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_riscv(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_riscv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_riscv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_vexriscv_intc0(fn) fn(DT_N_S_soc_S_interrupt_controller_bc0)
#define DT_FOREACH_OKAY_VARGS_litex_vexriscv_intc0(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_bc0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_vexriscv_intc0(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_vexriscv_intc0(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_soc_controller(fn) fn(DT_N_S_soc_S_soc_controller_e0000000)
#define DT_FOREACH_OKAY_VARGS_litex_soc_controller(fn, ...) fn(DT_N_S_soc_S_soc_controller_e0000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_soc_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_soc_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_uart(fn) fn(DT_N_S_soc_S_serial_e0001800)
#define DT_FOREACH_OKAY_VARGS_litex_uart(fn, ...) fn(DT_N_S_soc_S_serial_e0001800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_timer0(fn) fn(DT_N_S_soc_S_timer_e0002800)
#define DT_FOREACH_OKAY_VARGS_litex_timer0(fn, ...) fn(DT_N_S_soc_S_timer_e0002800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_timer0(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_timer0(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_watchdog(fn) fn(DT_N_S_soc_S_watchdog_e000d000)
#define DT_FOREACH_OKAY_VARGS_litex_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_e000d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_liteeth_mdio(fn) fn(DT_N_S_soc_S_mdio_e0008000)
#define DT_FOREACH_OKAY_VARGS_litex_liteeth_mdio(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_liteeth_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_liteeth_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_ethernet_phy(fn) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1)
#define DT_FOREACH_OKAY_VARGS_ethernet_phy(fn, ...) fn(DT_N_S_soc_S_mdio_e0008000_S_ethernet_phy_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ethernet_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ethernet_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_liteeth(fn) fn(DT_N_S_soc_S_ethernet_e0009800)
#define DT_FOREACH_OKAY_VARGS_litex_liteeth(fn, ...) fn(DT_N_S_soc_S_ethernet_e0009800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_liteeth(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_liteeth(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_dna0(fn) fn(DT_N_S_soc_S_dna_e0003800)
#define DT_FOREACH_OKAY_VARGS_litex_dna0(fn, ...) fn(DT_N_S_soc_S_dna_e0003800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_dna0(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_dna0(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_spi(fn) fn(DT_N_S_soc_S_spi_e0002000)
#define DT_FOREACH_OKAY_VARGS_litex_spi(fn, ...) fn(DT_N_S_soc_S_spi_e0002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_spi_litespi(fn) fn(DT_N_S_soc_S_spi_e000c000)
#define DT_FOREACH_OKAY_VARGS_litex_spi_litespi(fn, ...) fn(DT_N_S_soc_S_spi_e000c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_spi_litespi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_spi_litespi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_jedec_spi_nor(fn) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_jedec_spi_nor(fn, ...) fn(DT_N_S_soc_S_spi_e000c000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_jedec_spi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_jedec_spi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_prbs(fn) fn(DT_N_S_soc_S_prbs_e0006800)
#define DT_FOREACH_OKAY_VARGS_litex_prbs(fn, ...) fn(DT_N_S_soc_S_prbs_e0006800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_prbs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_prbs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_i2c(fn) fn(DT_N_S_soc_S_i2c_e0005000)
#define DT_FOREACH_OKAY_VARGS_litex_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_e0005000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_litei2c(fn) fn(DT_N_S_soc_S_i2c_e000d800)
#define DT_FOREACH_OKAY_VARGS_litex_litei2c(fn, ...) fn(DT_N_S_soc_S_i2c_e000d800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_litei2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_litei2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_pwm(fn) fn(DT_N_S_soc_S_pwm_e0007000)
#define DT_FOREACH_OKAY_VARGS_litex_pwm(fn, ...) fn(DT_N_S_soc_S_pwm_e0007000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_gpio(fn) fn(DT_N_S_soc_S_gpio_e0005800) fn(DT_N_S_soc_S_gpio_e0006000)
#define DT_FOREACH_OKAY_VARGS_litex_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_e0005800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_e0006000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_gpio(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_litex_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_i2s(fn) fn(DT_N_S_soc_S_i2s_rx_e000a800) fn(DT_N_S_soc_S_i2s_tx_e000b000)
#define DT_FOREACH_OKAY_VARGS_litex_i2s(fn, ...) fn(DT_N_S_soc_S_i2s_rx_e000a800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_tx_e000b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_i2s(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_litex_i2s(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_clkout(fn) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1)
#define DT_FOREACH_OKAY_VARGS_litex_clkout(fn, ...) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_clock_outputs_S_clock_controller_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_clkout(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_litex_clkout(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_litex_clk(fn) fn(DT_N_S_soc_S_clock_e0004800)
#define DT_FOREACH_OKAY_VARGS_litex_clk(fn, ...) fn(DT_N_S_soc_S_clock_e0004800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_litex_clk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_litex_clk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_ethernet_phy_BUS_mdio 1
#define DT_COMPAT_jedec_spi_nor_BUS_spi 1
