
MicroRosMCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011718  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bec  080118a8  080118a8  000128a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012494  08012494  00014110  2**0
                  CONTENTS
  4 .ARM          00000008  08012494  08012494  00013494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801249c  0801249c  00014110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801249c  0801249c  0001349c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080124a4  080124a4  000134a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000110  20000000  080124a8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00014110  2**0
                  CONTENTS
 10 .bss          0000dbe4  20000110  20000110  00014110  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000dcf4  2000dcf4  00014110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00014110  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ba0a  00000000  00000000  00014140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004249  00000000  00000000  0002fb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  00033d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000114a  00000000  00000000  00035418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e25  00000000  00000000  00036562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ce6b  00000000  00000000  0005d387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df4a7  00000000  00000000  0007a1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000076  00000000  00000000  00159699  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a70  00000000  00000000  00159710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00160180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011890 	.word	0x08011890

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	08011890 	.word	0x08011890

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9b5 	b.w	800062c <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b96a 	b.w	800062c <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9d08      	ldr	r5, [sp, #32]
 8000376:	460c      	mov	r4, r1
 8000378:	2b00      	cmp	r3, #0
 800037a:	d14e      	bne.n	800041a <__udivmoddi4+0xaa>
 800037c:	4694      	mov	ip, r2
 800037e:	458c      	cmp	ip, r1
 8000380:	4686      	mov	lr, r0
 8000382:	fab2 f282 	clz	r2, r2
 8000386:	d962      	bls.n	800044e <__udivmoddi4+0xde>
 8000388:	b14a      	cbz	r2, 800039e <__udivmoddi4+0x2e>
 800038a:	f1c2 0320 	rsb	r3, r2, #32
 800038e:	4091      	lsls	r1, r2
 8000390:	fa20 f303 	lsr.w	r3, r0, r3
 8000394:	fa0c fc02 	lsl.w	ip, ip, r2
 8000398:	4319      	orrs	r1, r3
 800039a:	fa00 fe02 	lsl.w	lr, r0, r2
 800039e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a2:	fa1f f68c 	uxth.w	r6, ip
 80003a6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003aa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ae:	fb07 1114 	mls	r1, r7, r4, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb04 f106 	mul.w	r1, r4, r6
 80003ba:	4299      	cmp	r1, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x64>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f104 30ff 	add.w	r0, r4, #4294967295
 80003c6:	f080 8112 	bcs.w	80005ee <__udivmoddi4+0x27e>
 80003ca:	4299      	cmp	r1, r3
 80003cc:	f240 810f 	bls.w	80005ee <__udivmoddi4+0x27e>
 80003d0:	3c02      	subs	r4, #2
 80003d2:	4463      	add	r3, ip
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	fa1f f38e 	uxth.w	r3, lr
 80003da:	fbb1 f0f7 	udiv	r0, r1, r7
 80003de:	fb07 1110 	mls	r1, r7, r0, r1
 80003e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003e6:	fb00 f606 	mul.w	r6, r0, r6
 80003ea:	429e      	cmp	r6, r3
 80003ec:	d90a      	bls.n	8000404 <__udivmoddi4+0x94>
 80003ee:	eb1c 0303 	adds.w	r3, ip, r3
 80003f2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003f6:	f080 80fc 	bcs.w	80005f2 <__udivmoddi4+0x282>
 80003fa:	429e      	cmp	r6, r3
 80003fc:	f240 80f9 	bls.w	80005f2 <__udivmoddi4+0x282>
 8000400:	4463      	add	r3, ip
 8000402:	3802      	subs	r0, #2
 8000404:	1b9b      	subs	r3, r3, r6
 8000406:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800040a:	2100      	movs	r1, #0
 800040c:	b11d      	cbz	r5, 8000416 <__udivmoddi4+0xa6>
 800040e:	40d3      	lsrs	r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	e9c5 3200 	strd	r3, r2, [r5]
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	428b      	cmp	r3, r1
 800041c:	d905      	bls.n	800042a <__udivmoddi4+0xba>
 800041e:	b10d      	cbz	r5, 8000424 <__udivmoddi4+0xb4>
 8000420:	e9c5 0100 	strd	r0, r1, [r5]
 8000424:	2100      	movs	r1, #0
 8000426:	4608      	mov	r0, r1
 8000428:	e7f5      	b.n	8000416 <__udivmoddi4+0xa6>
 800042a:	fab3 f183 	clz	r1, r3
 800042e:	2900      	cmp	r1, #0
 8000430:	d146      	bne.n	80004c0 <__udivmoddi4+0x150>
 8000432:	42a3      	cmp	r3, r4
 8000434:	d302      	bcc.n	800043c <__udivmoddi4+0xcc>
 8000436:	4290      	cmp	r0, r2
 8000438:	f0c0 80f0 	bcc.w	800061c <__udivmoddi4+0x2ac>
 800043c:	1a86      	subs	r6, r0, r2
 800043e:	eb64 0303 	sbc.w	r3, r4, r3
 8000442:	2001      	movs	r0, #1
 8000444:	2d00      	cmp	r5, #0
 8000446:	d0e6      	beq.n	8000416 <__udivmoddi4+0xa6>
 8000448:	e9c5 6300 	strd	r6, r3, [r5]
 800044c:	e7e3      	b.n	8000416 <__udivmoddi4+0xa6>
 800044e:	2a00      	cmp	r2, #0
 8000450:	f040 8090 	bne.w	8000574 <__udivmoddi4+0x204>
 8000454:	eba1 040c 	sub.w	r4, r1, ip
 8000458:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800045c:	fa1f f78c 	uxth.w	r7, ip
 8000460:	2101      	movs	r1, #1
 8000462:	fbb4 f6f8 	udiv	r6, r4, r8
 8000466:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800046a:	fb08 4416 	mls	r4, r8, r6, r4
 800046e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000472:	fb07 f006 	mul.w	r0, r7, r6
 8000476:	4298      	cmp	r0, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x11c>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x11a>
 8000484:	4298      	cmp	r0, r3
 8000486:	f200 80cd 	bhi.w	8000624 <__udivmoddi4+0x2b4>
 800048a:	4626      	mov	r6, r4
 800048c:	1a1c      	subs	r4, r3, r0
 800048e:	fa1f f38e 	uxth.w	r3, lr
 8000492:	fbb4 f0f8 	udiv	r0, r4, r8
 8000496:	fb08 4410 	mls	r4, r8, r0, r4
 800049a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800049e:	fb00 f707 	mul.w	r7, r0, r7
 80004a2:	429f      	cmp	r7, r3
 80004a4:	d908      	bls.n	80004b8 <__udivmoddi4+0x148>
 80004a6:	eb1c 0303 	adds.w	r3, ip, r3
 80004aa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ae:	d202      	bcs.n	80004b6 <__udivmoddi4+0x146>
 80004b0:	429f      	cmp	r7, r3
 80004b2:	f200 80b0 	bhi.w	8000616 <__udivmoddi4+0x2a6>
 80004b6:	4620      	mov	r0, r4
 80004b8:	1bdb      	subs	r3, r3, r7
 80004ba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004be:	e7a5      	b.n	800040c <__udivmoddi4+0x9c>
 80004c0:	f1c1 0620 	rsb	r6, r1, #32
 80004c4:	408b      	lsls	r3, r1
 80004c6:	fa22 f706 	lsr.w	r7, r2, r6
 80004ca:	431f      	orrs	r7, r3
 80004cc:	fa20 fc06 	lsr.w	ip, r0, r6
 80004d0:	fa04 f301 	lsl.w	r3, r4, r1
 80004d4:	ea43 030c 	orr.w	r3, r3, ip
 80004d8:	40f4      	lsrs	r4, r6
 80004da:	fa00 f801 	lsl.w	r8, r0, r1
 80004de:	0c38      	lsrs	r0, r7, #16
 80004e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004e4:	fbb4 fef0 	udiv	lr, r4, r0
 80004e8:	fa1f fc87 	uxth.w	ip, r7
 80004ec:	fb00 441e 	mls	r4, r0, lr, r4
 80004f0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004f4:	fb0e f90c 	mul.w	r9, lr, ip
 80004f8:	45a1      	cmp	r9, r4
 80004fa:	fa02 f201 	lsl.w	r2, r2, r1
 80004fe:	d90a      	bls.n	8000516 <__udivmoddi4+0x1a6>
 8000500:	193c      	adds	r4, r7, r4
 8000502:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000506:	f080 8084 	bcs.w	8000612 <__udivmoddi4+0x2a2>
 800050a:	45a1      	cmp	r9, r4
 800050c:	f240 8081 	bls.w	8000612 <__udivmoddi4+0x2a2>
 8000510:	f1ae 0e02 	sub.w	lr, lr, #2
 8000514:	443c      	add	r4, r7
 8000516:	eba4 0409 	sub.w	r4, r4, r9
 800051a:	fa1f f983 	uxth.w	r9, r3
 800051e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000522:	fb00 4413 	mls	r4, r0, r3, r4
 8000526:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800052a:	fb03 fc0c 	mul.w	ip, r3, ip
 800052e:	45a4      	cmp	ip, r4
 8000530:	d907      	bls.n	8000542 <__udivmoddi4+0x1d2>
 8000532:	193c      	adds	r4, r7, r4
 8000534:	f103 30ff 	add.w	r0, r3, #4294967295
 8000538:	d267      	bcs.n	800060a <__udivmoddi4+0x29a>
 800053a:	45a4      	cmp	ip, r4
 800053c:	d965      	bls.n	800060a <__udivmoddi4+0x29a>
 800053e:	3b02      	subs	r3, #2
 8000540:	443c      	add	r4, r7
 8000542:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000546:	fba0 9302 	umull	r9, r3, r0, r2
 800054a:	eba4 040c 	sub.w	r4, r4, ip
 800054e:	429c      	cmp	r4, r3
 8000550:	46ce      	mov	lr, r9
 8000552:	469c      	mov	ip, r3
 8000554:	d351      	bcc.n	80005fa <__udivmoddi4+0x28a>
 8000556:	d04e      	beq.n	80005f6 <__udivmoddi4+0x286>
 8000558:	b155      	cbz	r5, 8000570 <__udivmoddi4+0x200>
 800055a:	ebb8 030e 	subs.w	r3, r8, lr
 800055e:	eb64 040c 	sbc.w	r4, r4, ip
 8000562:	fa04 f606 	lsl.w	r6, r4, r6
 8000566:	40cb      	lsrs	r3, r1
 8000568:	431e      	orrs	r6, r3
 800056a:	40cc      	lsrs	r4, r1
 800056c:	e9c5 6400 	strd	r6, r4, [r5]
 8000570:	2100      	movs	r1, #0
 8000572:	e750      	b.n	8000416 <__udivmoddi4+0xa6>
 8000574:	f1c2 0320 	rsb	r3, r2, #32
 8000578:	fa20 f103 	lsr.w	r1, r0, r3
 800057c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000580:	fa24 f303 	lsr.w	r3, r4, r3
 8000584:	4094      	lsls	r4, r2
 8000586:	430c      	orrs	r4, r1
 8000588:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800058c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000590:	fa1f f78c 	uxth.w	r7, ip
 8000594:	fbb3 f0f8 	udiv	r0, r3, r8
 8000598:	fb08 3110 	mls	r1, r8, r0, r3
 800059c:	0c23      	lsrs	r3, r4, #16
 800059e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005a2:	fb00 f107 	mul.w	r1, r0, r7
 80005a6:	4299      	cmp	r1, r3
 80005a8:	d908      	bls.n	80005bc <__udivmoddi4+0x24c>
 80005aa:	eb1c 0303 	adds.w	r3, ip, r3
 80005ae:	f100 36ff 	add.w	r6, r0, #4294967295
 80005b2:	d22c      	bcs.n	800060e <__udivmoddi4+0x29e>
 80005b4:	4299      	cmp	r1, r3
 80005b6:	d92a      	bls.n	800060e <__udivmoddi4+0x29e>
 80005b8:	3802      	subs	r0, #2
 80005ba:	4463      	add	r3, ip
 80005bc:	1a5b      	subs	r3, r3, r1
 80005be:	b2a4      	uxth	r4, r4
 80005c0:	fbb3 f1f8 	udiv	r1, r3, r8
 80005c4:	fb08 3311 	mls	r3, r8, r1, r3
 80005c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005cc:	fb01 f307 	mul.w	r3, r1, r7
 80005d0:	42a3      	cmp	r3, r4
 80005d2:	d908      	bls.n	80005e6 <__udivmoddi4+0x276>
 80005d4:	eb1c 0404 	adds.w	r4, ip, r4
 80005d8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005dc:	d213      	bcs.n	8000606 <__udivmoddi4+0x296>
 80005de:	42a3      	cmp	r3, r4
 80005e0:	d911      	bls.n	8000606 <__udivmoddi4+0x296>
 80005e2:	3902      	subs	r1, #2
 80005e4:	4464      	add	r4, ip
 80005e6:	1ae4      	subs	r4, r4, r3
 80005e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005ec:	e739      	b.n	8000462 <__udivmoddi4+0xf2>
 80005ee:	4604      	mov	r4, r0
 80005f0:	e6f0      	b.n	80003d4 <__udivmoddi4+0x64>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e706      	b.n	8000404 <__udivmoddi4+0x94>
 80005f6:	45c8      	cmp	r8, r9
 80005f8:	d2ae      	bcs.n	8000558 <__udivmoddi4+0x1e8>
 80005fa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005fe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000602:	3801      	subs	r0, #1
 8000604:	e7a8      	b.n	8000558 <__udivmoddi4+0x1e8>
 8000606:	4631      	mov	r1, r6
 8000608:	e7ed      	b.n	80005e6 <__udivmoddi4+0x276>
 800060a:	4603      	mov	r3, r0
 800060c:	e799      	b.n	8000542 <__udivmoddi4+0x1d2>
 800060e:	4630      	mov	r0, r6
 8000610:	e7d4      	b.n	80005bc <__udivmoddi4+0x24c>
 8000612:	46d6      	mov	lr, sl
 8000614:	e77f      	b.n	8000516 <__udivmoddi4+0x1a6>
 8000616:	4463      	add	r3, ip
 8000618:	3802      	subs	r0, #2
 800061a:	e74d      	b.n	80004b8 <__udivmoddi4+0x148>
 800061c:	4606      	mov	r6, r0
 800061e:	4623      	mov	r3, r4
 8000620:	4608      	mov	r0, r1
 8000622:	e70f      	b.n	8000444 <__udivmoddi4+0xd4>
 8000624:	3e02      	subs	r6, #2
 8000626:	4463      	add	r3, ip
 8000628:	e730      	b.n	800048c <__udivmoddi4+0x11c>
 800062a:	bf00      	nop

0800062c <__aeabi_idiv0>:
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_DMA_Init+0x4c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a0f      	ldr	r2, [pc, #60]	@ (800067c <MX_DMA_Init+0x4c>)
 8000640:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b0d      	ldr	r3, [pc, #52]	@ (800067c <MX_DMA_Init+0x4c>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000652:	2200      	movs	r2, #0
 8000654:	2105      	movs	r1, #5
 8000656:	203a      	movs	r0, #58	@ 0x3a
 8000658:	f001 f9b4 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800065c:	203a      	movs	r0, #58	@ 0x3a
 800065e:	f001 f9cd 	bl	80019fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8000662:	2200      	movs	r2, #0
 8000664:	2105      	movs	r1, #5
 8000666:	2046      	movs	r0, #70	@ 0x46
 8000668:	f001 f9ac 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800066c:	2046      	movs	r0, #70	@ 0x46
 800066e:	f001 f9c5 	bl	80019fc <HAL_NVIC_EnableIRQ>

}
 8000672:	bf00      	nop
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40023800 	.word	0x40023800

08000680 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000684:	4a04      	ldr	r2, [pc, #16]	@ (8000698 <MX_FREERTOS_Init+0x18>)
 8000686:	2100      	movs	r1, #0
 8000688:	4804      	ldr	r0, [pc, #16]	@ (800069c <MX_FREERTOS_Init+0x1c>)
 800068a:	f004 f975 	bl	8004978 <osThreadNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a03      	ldr	r2, [pc, #12]	@ (80006a0 <MX_FREERTOS_Init+0x20>)
 8000692:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	08011940 	.word	0x08011940
 800069c:	080006a5 	.word	0x080006a5
 80006a0:	2000012c 	.word	0x2000012c

080006a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006a4:	b5b0      	push	{r4, r5, r7, lr}
 80006a6:	b0a8      	sub	sp, #160	@ 0xa0
 80006a8:	af02      	add	r7, sp, #8
 80006aa:	61f8      	str	r0, [r7, #28]
  /* USER CODE BEGIN StartDefaultTask */
	// micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <StartDefaultTask+0xdc>)
 80006ae:	9301      	str	r3, [sp, #4]
 80006b0:	4b34      	ldr	r3, [pc, #208]	@ (8000784 <StartDefaultTask+0xe0>)
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	4b34      	ldr	r3, [pc, #208]	@ (8000788 <StartDefaultTask+0xe4>)
 80006b6:	4a35      	ldr	r2, [pc, #212]	@ (800078c <StartDefaultTask+0xe8>)
 80006b8:	4935      	ldr	r1, [pc, #212]	@ (8000790 <StartDefaultTask+0xec>)
 80006ba:	2001      	movs	r0, #1
 80006bc:	f007 f91c 	bl	80078f8 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80006c0:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80006c4:	4618      	mov	r0, r3
 80006c6:	f007 f897 	bl	80077f8 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80006ca:	4b32      	ldr	r3, [pc, #200]	@ (8000794 <StartDefaultTask+0xf0>)
 80006cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80006d0:	4b31      	ldr	r3, [pc, #196]	@ (8000798 <StartDefaultTask+0xf4>)
 80006d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	  freeRTOS_allocator.reallocate = microros_reallocate;
 80006d6:	4b31      	ldr	r3, [pc, #196]	@ (800079c <StartDefaultTask+0xf8>)
 80006d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80006dc:	4b30      	ldr	r3, [pc, #192]	@ (80007a0 <StartDefaultTask+0xfc>)
 80006de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80006e2:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80006e6:	4618      	mov	r0, r3
 80006e8:	f007 f894 	bl	8007814 <rcutils_set_default_allocator>
 80006ec:	4603      	mov	r3, r0
 80006ee:	f083 0301 	eor.w	r3, r3, #1
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d003      	beq.n	8000700 <StartDefaultTask+0x5c>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 80006f8:	21a1      	movs	r1, #161	@ 0xa1
 80006fa:	482a      	ldr	r0, [pc, #168]	@ (80007a4 <StartDefaultTask+0x100>)
 80006fc:	f00f fff8 	bl	80106f0 <iprintf>
	  std_msgs__msg__Int32 msg;
	  rclc_support_t support;
	  rcl_allocator_t allocator;
	  rcl_node_t node;

	  allocator = rcl_get_default_allocator();
 8000700:	463b      	mov	r3, r7
 8000702:	4618      	mov	r0, r3
 8000704:	f007 f8a4 	bl	8007850 <rcutils_get_default_allocator>
 8000708:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800070c:	463d      	mov	r5, r7
 800070e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000712:	682b      	ldr	r3, [r5, #0]
 8000714:	6023      	str	r3, [r4, #0]

	  //create init_options
	  rclc_support_init(&support, 0, NULL, &allocator);
 8000716:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800071a:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800071e:	2200      	movs	r2, #0
 8000720:	2100      	movs	r1, #0
 8000722:	f006 ffa7 	bl	8007674 <rclc_support_init>

	  // create node
	  rclc_node_init_default(&node, "cubemx_node", "", &support);
 8000726:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800072a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800072e:	4a1e      	ldr	r2, [pc, #120]	@ (80007a8 <StartDefaultTask+0x104>)
 8000730:	491e      	ldr	r1, [pc, #120]	@ (80007ac <StartDefaultTask+0x108>)
 8000732:	f006 ffe9 	bl	8007708 <rclc_node_init_default>

	  // create publisher
	  rclc_publisher_init_default(
 8000736:	f007 fd65 	bl	8008204 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 800073a:	4602      	mov	r2, r0
 800073c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000740:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <StartDefaultTask+0x10c>)
 8000746:	f007 f81b 	bl	8007780 <rclc_publisher_init_default>
	    &publisher,
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
	    "cubemx_publisher");

	  msg.data = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	67bb      	str	r3, [r7, #120]	@ 0x78

	  for(;;)
	  {
	    rcl_ret_t ret = rcl_publish(&publisher, &msg, NULL);
 800074e:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8000752:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000756:	2200      	movs	r2, #0
 8000758:	4618      	mov	r0, r3
 800075a:	f006 ff67 	bl	800762c <rcl_publish>
 800075e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (ret != RCL_RET_OK)
 8000762:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000766:	2b00      	cmp	r3, #0
 8000768:	d003      	beq.n	8000772 <StartDefaultTask+0xce>
	    {
	      printf("Error publishing (line %d)\n", __LINE__);
 800076a:	21c2      	movs	r1, #194	@ 0xc2
 800076c:	4811      	ldr	r0, [pc, #68]	@ (80007b4 <StartDefaultTask+0x110>)
 800076e:	f00f ffbf 	bl	80106f0 <iprintf>
	    }

	    msg.data++;
 8000772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000774:	3301      	adds	r3, #1
 8000776:	67bb      	str	r3, [r7, #120]	@ 0x78
	    osDelay(100);
 8000778:	2064      	movs	r0, #100	@ 0x64
 800077a:	f004 f98f 	bl	8004a9c <osDelay>
	  {
 800077e:	e7e6      	b.n	800074e <StartDefaultTask+0xaa>
 8000780:	080016fd 	.word	0x080016fd
 8000784:	08001695 	.word	0x08001695
 8000788:	08001675 	.word	0x08001675
 800078c:	08001649 	.word	0x08001649
 8000790:	20000180 	.word	0x20000180
 8000794:	08001381 	.word	0x08001381
 8000798:	080013c5 	.word	0x080013c5
 800079c:	080013fd 	.word	0x080013fd
 80007a0:	08001469 	.word	0x08001469
 80007a4:	080118b4 	.word	0x080118b4
 80007a8:	080118dc 	.word	0x080118dc
 80007ac:	080118e0 	.word	0x080118e0
 80007b0:	080118ec 	.word	0x080118ec
 80007b4:	08011900 	.word	0x08011900

080007b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <MX_GPIO_Init+0x68>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a08      	ldr	r2, [pc, #32]	@ (8000820 <MX_GPIO_Init+0x68>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <MX_GPIO_Init+0x68>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

}
 8000812:	bf00      	nop
 8000814:	3714      	adds	r7, #20
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800

08000824 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000828:	f000 ffd2 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082c:	f000 f80e 	bl	800084c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000830:	f7ff ffc2 	bl	80007b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000834:	f7ff fefc 	bl	8000630 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000838:	f000 fa46 	bl	8000cc8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800083c:	f004 f852 	bl	80048e4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000840:	f7ff ff1e 	bl	8000680 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000844:	f004 f872 	bl	800492c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <main+0x24>

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b094      	sub	sp, #80	@ 0x50
 8000850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000852:	f107 0320 	add.w	r3, r7, #32
 8000856:	2230      	movs	r2, #48	@ 0x30
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f010 f80a 	bl	8010874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <SystemClock_Config+0xcc>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000878:	4a27      	ldr	r2, [pc, #156]	@ (8000918 <SystemClock_Config+0xcc>)
 800087a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000880:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <SystemClock_Config+0xcc>)
 8000882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000888:	60bb      	str	r3, [r7, #8]
 800088a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800088c:	2300      	movs	r3, #0
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	4b22      	ldr	r3, [pc, #136]	@ (800091c <SystemClock_Config+0xd0>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a21      	ldr	r2, [pc, #132]	@ (800091c <SystemClock_Config+0xd0>)
 8000896:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089a:	6013      	str	r3, [r2, #0]
 800089c:	4b1f      	ldr	r3, [pc, #124]	@ (800091c <SystemClock_Config+0xd0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008a8:	2302      	movs	r3, #2
 80008aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ac:	2301      	movs	r3, #1
 80008ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b0:	2310      	movs	r3, #16
 80008b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b4:	2302      	movs	r3, #2
 80008b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008b8:	2300      	movs	r3, #0
 80008ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008bc:	2308      	movs	r3, #8
 80008be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008c0:	23a8      	movs	r3, #168	@ 0xa8
 80008c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008c4:	2302      	movs	r3, #2
 80008c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008c8:	2304      	movs	r3, #4
 80008ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008cc:	f107 0320 	add.w	r3, r7, #32
 80008d0:	4618      	mov	r0, r3
 80008d2:	f001 fe3f 	bl	8002554 <HAL_RCC_OscConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008dc:	f000 f832 	bl	8000944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e0:	230f      	movs	r3, #15
 80008e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e4:	2302      	movs	r3, #2
 80008e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008f8:	f107 030c 	add.w	r3, r7, #12
 80008fc:	2105      	movs	r1, #5
 80008fe:	4618      	mov	r0, r3
 8000900:	f002 f8a0 	bl	8002a44 <HAL_RCC_ClockConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800090a:	f000 f81b 	bl	8000944 <Error_Handler>
  }
}
 800090e:	bf00      	nop
 8000910:	3750      	adds	r7, #80	@ 0x50
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800
 800091c:	40007000 	.word	0x40007000

08000920 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a04      	ldr	r2, [pc, #16]	@ (8000940 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d101      	bne.n	8000936 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000932:	f000 ff6f 	bl	8001814 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40010000 	.word	0x40010000

08000944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000948:	b672      	cpsid	i
}
 800094a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <Error_Handler+0x8>

08000950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	4b12      	ldr	r3, [pc, #72]	@ (80009a4 <HAL_MspInit+0x54>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095e:	4a11      	ldr	r2, [pc, #68]	@ (80009a4 <HAL_MspInit+0x54>)
 8000960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000964:	6453      	str	r3, [r2, #68]	@ 0x44
 8000966:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <HAL_MspInit+0x54>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	4b0b      	ldr	r3, [pc, #44]	@ (80009a4 <HAL_MspInit+0x54>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <HAL_MspInit+0x54>)
 800097c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000980:	6413      	str	r3, [r2, #64]	@ 0x40
 8000982:	4b08      	ldr	r3, [pc, #32]	@ (80009a4 <HAL_MspInit+0x54>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	210f      	movs	r1, #15
 8000992:	f06f 0001 	mvn.w	r0, #1
 8000996:	f001 f815 	bl	80019c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40023800 	.word	0x40023800

080009a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08c      	sub	sp, #48	@ 0x30
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009b8:	2300      	movs	r3, #0
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	4b2f      	ldr	r3, [pc, #188]	@ (8000a7c <HAL_InitTick+0xd4>)
 80009be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009c0:	4a2e      	ldr	r2, [pc, #184]	@ (8000a7c <HAL_InitTick+0xd4>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80009c8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a7c <HAL_InitTick+0xd4>)
 80009ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009d4:	f107 020c 	add.w	r2, r7, #12
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	4611      	mov	r1, r2
 80009de:	4618      	mov	r0, r3
 80009e0:	f002 fa10 	bl	8002e04 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80009e4:	f002 f9fa 	bl	8002ddc <HAL_RCC_GetPCLK2Freq>
 80009e8:	4603      	mov	r3, r0
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f0:	4a23      	ldr	r2, [pc, #140]	@ (8000a80 <HAL_InitTick+0xd8>)
 80009f2:	fba2 2303 	umull	r2, r3, r2, r3
 80009f6:	0c9b      	lsrs	r3, r3, #18
 80009f8:	3b01      	subs	r3, #1
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009fc:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <HAL_InitTick+0xdc>)
 80009fe:	4a22      	ldr	r2, [pc, #136]	@ (8000a88 <HAL_InitTick+0xe0>)
 8000a00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a02:	4b20      	ldr	r3, [pc, #128]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a0e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a10:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b1b      	ldr	r3, [pc, #108]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a22:	4818      	ldr	r0, [pc, #96]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a24:	f002 fa20 	bl	8002e68 <HAL_TIM_Base_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d11b      	bne.n	8000a6e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a36:	4813      	ldr	r0, [pc, #76]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a38:	f002 fa70 	bl	8002f1c <HAL_TIM_Base_Start_IT>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d111      	bne.n	8000a6e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a4a:	2019      	movs	r0, #25
 8000a4c:	f000 ffd6 	bl	80019fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b0f      	cmp	r3, #15
 8000a54:	d808      	bhi.n	8000a68 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a56:	2200      	movs	r2, #0
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	2019      	movs	r0, #25
 8000a5c:	f000 ffb2 	bl	80019c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a60:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <HAL_InitTick+0xe4>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6013      	str	r3, [r2, #0]
 8000a66:	e002      	b.n	8000a6e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3730      	adds	r7, #48	@ 0x30
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	431bde83 	.word	0x431bde83
 8000a84:	20000130 	.word	0x20000130
 8000a88:	40010000 	.word	0x40010000
 8000a8c:	20000008 	.word	0x20000008

08000a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <NMI_Handler+0x4>

08000a98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <HardFault_Handler+0x4>

08000aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <MemManage_Handler+0x4>

08000aa8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <BusFault_Handler+0x4>

08000ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <UsageFault_Handler+0x4>

08000ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
	...

08000ac8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000acc:	4802      	ldr	r0, [pc, #8]	@ (8000ad8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ace:	f002 fa95 	bl	8002ffc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000130 	.word	0x20000130

08000adc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <USART1_IRQHandler+0x10>)
 8000ae2:	f002 fdc7 	bl	8003674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000180 	.word	0x20000180

08000af0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000af4:	4802      	ldr	r0, [pc, #8]	@ (8000b00 <DMA2_Stream2_IRQHandler+0x10>)
 8000af6:	f001 f927 	bl	8001d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200001c8 	.word	0x200001c8

08000b04 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000b08:	4802      	ldr	r0, [pc, #8]	@ (8000b14 <DMA2_Stream7_IRQHandler+0x10>)
 8000b0a:	f001 f91d 	bl	8001d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000228 	.word	0x20000228

08000b18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return 1;
 8000b1c:	2301      	movs	r3, #1
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <_kill>:

int _kill(int pid, int sig)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b32:	f00f ff89 	bl	8010a48 <__errno>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2216      	movs	r2, #22
 8000b3a:	601a      	str	r2, [r3, #0]
  return -1;
 8000b3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_exit>:

void _exit (int status)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b50:	f04f 31ff 	mov.w	r1, #4294967295
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f7ff ffe7 	bl	8000b28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b5a:	bf00      	nop
 8000b5c:	e7fd      	b.n	8000b5a <_exit+0x12>

08000b5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	e00a      	b.n	8000b86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b70:	f3af 8000 	nop.w
 8000b74:	4601      	mov	r1, r0
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	1c5a      	adds	r2, r3, #1
 8000b7a:	60ba      	str	r2, [r7, #8]
 8000b7c:	b2ca      	uxtb	r2, r1
 8000b7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	3301      	adds	r3, #1
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	dbf0      	blt.n	8000b70 <_read+0x12>
  }

  return len;
 8000b8e:	687b      	ldr	r3, [r7, #4]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	e009      	b.n	8000bbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	1c5a      	adds	r2, r3, #1
 8000bae:	60ba      	str	r2, [r7, #8]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	dbf1      	blt.n	8000baa <_write+0x12>
  }
  return len;
 8000bc6:	687b      	ldr	r3, [r7, #4]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <_close>:

int _close(int file)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bf8:	605a      	str	r2, [r3, #4]
  return 0;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <_isatty>:

int _isatty(int file)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c10:	2301      	movs	r3, #1
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b085      	sub	sp, #20
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	60f8      	str	r0, [r7, #12]
 8000c26:	60b9      	str	r1, [r7, #8]
 8000c28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c2a:	2300      	movs	r3, #0
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c40:	4a14      	ldr	r2, [pc, #80]	@ (8000c94 <_sbrk+0x5c>)
 8000c42:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <_sbrk+0x60>)
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c4c:	4b13      	ldr	r3, [pc, #76]	@ (8000c9c <_sbrk+0x64>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d102      	bne.n	8000c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c54:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <_sbrk+0x64>)
 8000c56:	4a12      	ldr	r2, [pc, #72]	@ (8000ca0 <_sbrk+0x68>)
 8000c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c5a:	4b10      	ldr	r3, [pc, #64]	@ (8000c9c <_sbrk+0x64>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d207      	bcs.n	8000c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c68:	f00f feee 	bl	8010a48 <__errno>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	220c      	movs	r2, #12
 8000c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295
 8000c76:	e009      	b.n	8000c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c78:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7e:	4b07      	ldr	r3, [pc, #28]	@ (8000c9c <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	4a05      	ldr	r2, [pc, #20]	@ (8000c9c <_sbrk+0x64>)
 8000c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20020000 	.word	0x20020000
 8000c98:	00000400 	.word	0x00000400
 8000c9c:	2000017c 	.word	0x2000017c
 8000ca0:	2000dcf8 	.word	0x2000dcf8

08000ca4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <SystemInit+0x20>)
 8000caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cae:	4a05      	ldr	r2, [pc, #20]	@ (8000cc4 <SystemInit+0x20>)
 8000cb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	@ (8000d18 <MX_USART1_UART_Init+0x50>)
 8000cd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cee:	220c      	movs	r2, #12
 8000cf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_USART1_UART_Init+0x4c>)
 8000d00:	f002 fb54 	bl	80033ac <HAL_UART_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d0a:	f7ff fe1b 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000180 	.word	0x20000180
 8000d18:	40011000 	.word	0x40011000

08000d1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	@ 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a4d      	ldr	r2, [pc, #308]	@ (8000e70 <HAL_UART_MspInit+0x154>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	f040 8093 	bne.w	8000e66 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d40:	2300      	movs	r3, #0
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	4b4b      	ldr	r3, [pc, #300]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d48:	4a4a      	ldr	r2, [pc, #296]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d4a:	f043 0310 	orr.w	r3, r3, #16
 8000d4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d50:	4b48      	ldr	r3, [pc, #288]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d54:	f003 0310 	and.w	r3, r3, #16
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	4b44      	ldr	r3, [pc, #272]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d64:	4a43      	ldr	r2, [pc, #268]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6c:	4b41      	ldr	r3, [pc, #260]	@ (8000e74 <HAL_UART_MspInit+0x158>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d78:	23c0      	movs	r3, #192	@ 0xc0
 8000d7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d84:	2303      	movs	r3, #3
 8000d86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d88:	2307      	movs	r3, #7
 8000d8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	4619      	mov	r1, r3
 8000d92:	4839      	ldr	r0, [pc, #228]	@ (8000e78 <HAL_UART_MspInit+0x15c>)
 8000d94:	f001 fa42 	bl	800221c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000d98:	4b38      	ldr	r3, [pc, #224]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000d9a:	4a39      	ldr	r2, [pc, #228]	@ (8000e80 <HAL_UART_MspInit+0x164>)
 8000d9c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000d9e:	4b37      	ldr	r3, [pc, #220]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000da0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000da4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000da6:	4b35      	ldr	r3, [pc, #212]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dac:	4b33      	ldr	r3, [pc, #204]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000db2:	4b32      	ldr	r3, [pc, #200]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000db4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000db8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dba:	4b30      	ldr	r3, [pc, #192]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dcc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000dce:	4b2b      	ldr	r3, [pc, #172]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dd0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000dd4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dd6:	4b29      	ldr	r3, [pc, #164]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ddc:	4827      	ldr	r0, [pc, #156]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000dde:	f000 fe1b 	bl	8001a18 <HAL_DMA_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8000de8:	f7ff fdac 	bl	8000944 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a23      	ldr	r2, [pc, #140]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000df0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000df2:	4a22      	ldr	r2, [pc, #136]	@ (8000e7c <HAL_UART_MspInit+0x160>)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8000df8:	4b22      	ldr	r3, [pc, #136]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000dfa:	4a23      	ldr	r2, [pc, #140]	@ (8000e88 <HAL_UART_MspInit+0x16c>)
 8000dfc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8000dfe:	4b21      	ldr	r3, [pc, #132]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e00:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e04:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e06:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e08:	2240      	movs	r2, #64	@ 0x40
 8000e0a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e12:	4b1c      	ldr	r3, [pc, #112]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e18:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e20:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000e26:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000e2c:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e2e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000e32:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e34:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000e3a:	4812      	ldr	r0, [pc, #72]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e3c:	f000 fdec 	bl	8001a18 <HAL_DMA_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8000e46:	f7ff fd7d 	bl	8000944 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e4e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e50:	4a0c      	ldr	r2, [pc, #48]	@ (8000e84 <HAL_UART_MspInit+0x168>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2105      	movs	r1, #5
 8000e5a:	2025      	movs	r0, #37	@ 0x25
 8000e5c:	f000 fdb2 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e60:	2025      	movs	r0, #37	@ 0x25
 8000e62:	f000 fdcb 	bl	80019fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	@ 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40011000 	.word	0x40011000
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40020400 	.word	0x40020400
 8000e7c:	200001c8 	.word	0x200001c8
 8000e80:	40026440 	.word	0x40026440
 8000e84:	20000228 	.word	0x20000228
 8000e88:	400264b8 	.word	0x400264b8

08000e8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ec4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e90:	f7ff ff08 	bl	8000ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e94:	480c      	ldr	r0, [pc, #48]	@ (8000ec8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e96:	490d      	ldr	r1, [pc, #52]	@ (8000ecc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e9c:	e002      	b.n	8000ea4 <LoopCopyDataInit>

08000e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea2:	3304      	adds	r3, #4

08000ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea8:	d3f9      	bcc.n	8000e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eac:	4c0a      	ldr	r4, [pc, #40]	@ (8000ed8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb0:	e001      	b.n	8000eb6 <LoopFillZerobss>

08000eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb4:	3204      	adds	r2, #4

08000eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb8:	d3fb      	bcc.n	8000eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eba:	f00f fdcb 	bl	8010a54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ebe:	f7ff fcb1 	bl	8000824 <main>
  bx  lr    
 8000ec2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ec4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ecc:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8000ed0:	080124a8 	.word	0x080124a8
  ldr r2, =_sbss
 8000ed4:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8000ed8:	2000dcf4 	.word	0x2000dcf4

08000edc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000edc:	e7fe      	b.n	8000edc <ADC_IRQHandler>
	...

08000ee0 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000eec:	f004 fe38 	bl	8005b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000ef0:	4b5a      	ldr	r3, [pc, #360]	@ (800105c <pvPortMallocMicroROS+0x17c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d101      	bne.n	8000efc <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000ef8:	f000 f986 	bl	8001208 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000efc:	4b58      	ldr	r3, [pc, #352]	@ (8001060 <pvPortMallocMicroROS+0x180>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f040 8090 	bne.w	800102a <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d01e      	beq.n	8000f4e <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8000f10:	2208      	movs	r2, #8
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d015      	beq.n	8000f4e <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f023 0307 	bic.w	r3, r3, #7
 8000f28:	3308      	adds	r3, #8
 8000f2a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d00b      	beq.n	8000f4e <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f3a:	f383 8811 	msr	BASEPRI, r3
 8000f3e:	f3bf 8f6f 	isb	sy
 8000f42:	f3bf 8f4f 	dsb	sy
 8000f46:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	e7fd      	b.n	8000f4a <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d06a      	beq.n	800102a <pvPortMallocMicroROS+0x14a>
 8000f54:	4b43      	ldr	r3, [pc, #268]	@ (8001064 <pvPortMallocMicroROS+0x184>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d865      	bhi.n	800102a <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8000f5e:	4b42      	ldr	r3, [pc, #264]	@ (8001068 <pvPortMallocMicroROS+0x188>)
 8000f60:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000f62:	4b41      	ldr	r3, [pc, #260]	@ (8001068 <pvPortMallocMicroROS+0x188>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000f68:	e004      	b.n	8000f74 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8000f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d903      	bls.n	8000f86 <pvPortMallocMicroROS+0xa6>
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f1      	bne.n	8000f6a <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000f86:	4b35      	ldr	r3, [pc, #212]	@ (800105c <pvPortMallocMicroROS+0x17c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d04c      	beq.n	800102a <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000f90:	6a3b      	ldr	r3, [r7, #32]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2208      	movs	r2, #8
 8000f96:	4413      	add	r3, r2
 8000f98:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	6a3b      	ldr	r3, [r7, #32]
 8000fa0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	1ad2      	subs	r2, r2, r3
 8000faa:	2308      	movs	r3, #8
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d920      	bls.n	8000ff4 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00b      	beq.n	8000fdc <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8000fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fc8:	f383 8811 	msr	BASEPRI, r3
 8000fcc:	f3bf 8f6f 	isb	sy
 8000fd0:	f3bf 8f4f 	dsb	sy
 8000fd4:	613b      	str	r3, [r7, #16]
}
 8000fd6:	bf00      	nop
 8000fd8:	bf00      	nop
 8000fda:	e7fd      	b.n	8000fd8 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	1ad2      	subs	r2, r2, r3
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000fee:	69b8      	ldr	r0, [r7, #24]
 8000ff0:	f000 f96c 	bl	80012cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8001064 <pvPortMallocMicroROS+0x184>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	4a19      	ldr	r2, [pc, #100]	@ (8001064 <pvPortMallocMicroROS+0x184>)
 8001000:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001002:	4b18      	ldr	r3, [pc, #96]	@ (8001064 <pvPortMallocMicroROS+0x184>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b19      	ldr	r3, [pc, #100]	@ (800106c <pvPortMallocMicroROS+0x18c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	429a      	cmp	r2, r3
 800100c:	d203      	bcs.n	8001016 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800100e:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <pvPortMallocMicroROS+0x184>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a16      	ldr	r2, [pc, #88]	@ (800106c <pvPortMallocMicroROS+0x18c>)
 8001014:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <pvPortMallocMicroROS+0x180>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	431a      	orrs	r2, r3
 8001020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001022:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800102a:	f004 fda7 	bl	8005b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00b      	beq.n	8001050 <pvPortMallocMicroROS+0x170>
	__asm volatile
 8001038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800103c:	f383 8811 	msr	BASEPRI, r3
 8001040:	f3bf 8f6f 	isb	sy
 8001044:	f3bf 8f4f 	dsb	sy
 8001048:	60fb      	str	r3, [r7, #12]
}
 800104a:	bf00      	nop
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8001050:	69fb      	ldr	r3, [r7, #28]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3728      	adds	r7, #40	@ 0x28
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20003e90 	.word	0x20003e90
 8001060:	20003e9c 	.word	0x20003e9c
 8001064:	20003e94 	.word	0x20003e94
 8001068:	20003e88 	.word	0x20003e88
 800106c:	20003e98 	.word	0x20003e98

08001070 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d04a      	beq.n	8001118 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001082:	2308      	movs	r3, #8
 8001084:	425b      	negs	r3, r3
 8001086:	697a      	ldr	r2, [r7, #20]
 8001088:	4413      	add	r3, r2
 800108a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <vPortFreeMicroROS+0xb0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4013      	ands	r3, r2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10b      	bne.n	80010b6 <vPortFreeMicroROS+0x46>
	__asm volatile
 800109e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010a2:	f383 8811 	msr	BASEPRI, r3
 80010a6:	f3bf 8f6f 	isb	sy
 80010aa:	f3bf 8f4f 	dsb	sy
 80010ae:	60fb      	str	r3, [r7, #12]
}
 80010b0:	bf00      	nop
 80010b2:	bf00      	nop
 80010b4:	e7fd      	b.n	80010b2 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00b      	beq.n	80010d6 <vPortFreeMicroROS+0x66>
	__asm volatile
 80010be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010c2:	f383 8811 	msr	BASEPRI, r3
 80010c6:	f3bf 8f6f 	isb	sy
 80010ca:	f3bf 8f4f 	dsb	sy
 80010ce:	60bb      	str	r3, [r7, #8]
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	e7fd      	b.n	80010d2 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <vPortFreeMicroROS+0xb0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4013      	ands	r3, r2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d019      	beq.n	8001118 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d115      	bne.n	8001118 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <vPortFreeMicroROS+0xb0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	43db      	mvns	r3, r3
 80010f6:	401a      	ands	r2, r3
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80010fc:	f004 fd30 	bl	8005b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	4b07      	ldr	r3, [pc, #28]	@ (8001124 <vPortFreeMicroROS+0xb4>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4413      	add	r3, r2
 800110a:	4a06      	ldr	r2, [pc, #24]	@ (8001124 <vPortFreeMicroROS+0xb4>)
 800110c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800110e:	6938      	ldr	r0, [r7, #16]
 8001110:	f000 f8dc 	bl	80012cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001114:	f004 fd32 	bl	8005b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001118:	bf00      	nop
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20003e9c 	.word	0x20003e9c
 8001124:	20003e94 	.word	0x20003e94

08001128 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8001128:	b480      	push	{r7}
 800112a:	b087      	sub	sp, #28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001134:	2308      	movs	r3, #8
 8001136:	425b      	negs	r3, r3
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	4413      	add	r3, r2
 800113c:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	685a      	ldr	r2, [r3, #4]
 8001146:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <getBlockSize+0x38>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	43db      	mvns	r3, r3
 800114c:	4013      	ands	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]

	return count;
 8001150:	68fb      	ldr	r3, [r7, #12]
}
 8001152:	4618      	mov	r0, r3
 8001154:	371c      	adds	r7, #28
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20003e9c 	.word	0x20003e9c

08001164 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800116e:	f004 fcf7 	bl	8005b60 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001172:	6838      	ldr	r0, [r7, #0]
 8001174:	f7ff feb4 	bl	8000ee0 <pvPortMallocMicroROS>
 8001178:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d017      	beq.n	80011b0 <pvPortReallocMicroROS+0x4c>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d014      	beq.n	80011b0 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffce 	bl	8001128 <getBlockSize>
 800118c:	4603      	mov	r3, r0
 800118e:	2208      	movs	r2, #8
 8001190:	1a9b      	subs	r3, r3, r2
 8001192:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d201      	bcs.n	80011a0 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	6879      	ldr	r1, [r7, #4]
 80011a4:	68b8      	ldr	r0, [r7, #8]
 80011a6:	f00f fc84 	bl	8010ab2 <memcpy>

		vPortFreeMicroROS(pv);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ff60 	bl	8001070 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 80011b0:	f004 fce4 	bl	8005b7c <xTaskResumeAll>

	return newmem;
 80011b4:	68bb      	ldr	r3, [r7, #8]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80011c8:	f004 fcca 	bl	8005b60 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	fb02 f303 	mul.w	r3, r2, r3
 80011d4:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80011d6:	6978      	ldr	r0, [r7, #20]
 80011d8:	f7ff fe82 	bl	8000ee0 <pvPortMallocMicroROS>
 80011dc:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	613b      	str	r3, [r7, #16]

  	while(count--)
 80011e2:	e004      	b.n	80011ee <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	613a      	str	r2, [r7, #16]
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	1e5a      	subs	r2, r3, #1
 80011f2:	617a      	str	r2, [r7, #20]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f5      	bne.n	80011e4 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80011f8:	f004 fcc0 	bl	8005b7c <xTaskResumeAll>
  	return mem;
 80011fc:	68fb      	ldr	r3, [r7, #12]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800120e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001212:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001214:	4b27      	ldr	r3, [pc, #156]	@ (80012b4 <prvHeapInit+0xac>)
 8001216:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00c      	beq.n	800123c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3307      	adds	r3, #7
 8001226:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f023 0307 	bic.w	r3, r3, #7
 800122e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	4a1f      	ldr	r2, [pc, #124]	@ (80012b4 <prvHeapInit+0xac>)
 8001238:	4413      	add	r3, r2
 800123a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001240:	4a1d      	ldr	r2, [pc, #116]	@ (80012b8 <prvHeapInit+0xb0>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001246:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <prvHeapInit+0xb0>)
 8001248:	2200      	movs	r2, #0
 800124a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	4413      	add	r3, r2
 8001252:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001254:	2208      	movs	r2, #8
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	1a9b      	subs	r3, r3, r2
 800125a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f023 0307 	bic.w	r3, r3, #7
 8001262:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4a15      	ldr	r2, [pc, #84]	@ (80012bc <prvHeapInit+0xb4>)
 8001268:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <prvHeapInit+0xb4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2200      	movs	r2, #0
 8001270:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <prvHeapInit+0xb4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	1ad2      	subs	r2, r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <prvHeapInit+0xb4>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	4a0a      	ldr	r2, [pc, #40]	@ (80012c0 <prvHeapInit+0xb8>)
 8001296:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	4a09      	ldr	r2, [pc, #36]	@ (80012c4 <prvHeapInit+0xbc>)
 800129e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <prvHeapInit+0xc0>)
 80012a2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80012a6:	601a      	str	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	20000288 	.word	0x20000288
 80012b8:	20003e88 	.word	0x20003e88
 80012bc:	20003e90 	.word	0x20003e90
 80012c0:	20003e98 	.word	0x20003e98
 80012c4:	20003e94 	.word	0x20003e94
 80012c8:	20003e9c 	.word	0x20003e9c

080012cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80012d4:	4b28      	ldr	r3, [pc, #160]	@ (8001378 <prvInsertBlockIntoFreeList+0xac>)
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	e002      	b.n	80012e0 <prvInsertBlockIntoFreeList+0x14>
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d8f7      	bhi.n	80012da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	4413      	add	r3, r2
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d108      	bne.n	800130e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	441a      	add	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	441a      	add	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d118      	bne.n	8001354 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4b15      	ldr	r3, [pc, #84]	@ (800137c <prvInsertBlockIntoFreeList+0xb0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	429a      	cmp	r2, r3
 800132c:	d00d      	beq.n	800134a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	441a      	add	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e008      	b.n	800135c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800134a:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <prvInsertBlockIntoFreeList+0xb0>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	e003      	b.n	800135c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	429a      	cmp	r2, r3
 8001362:	d002      	beq.n	800136a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20003e88 	.word	0x20003e88
 800137c:	20003e90 	.word	0x20003e90

08001380 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <microros_allocate+0x3c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	461a      	mov	r2, r3
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <microros_allocate+0x3c>)
 8001398:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800139a:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <microros_allocate+0x40>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <microros_allocate+0x40>)
 80013a8:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff fd98 	bl	8000ee0 <pvPortMallocMicroROS>
 80013b0:	4603      	mov	r3, r0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20003ea0 	.word	0x20003ea0
 80013c0:	20003ea4 	.word	0x20003ea4

080013c4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d00c      	beq.n	80013ee <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff fea7 	bl	8001128 <getBlockSize>
 80013da:	4603      	mov	r3, r0
 80013dc:	4a06      	ldr	r2, [pc, #24]	@ (80013f8 <microros_deallocate+0x34>)
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <microros_deallocate+0x34>)
 80013e6:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff fe41 	bl	8001070 <vPortFreeMicroROS>
  }
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20003ea4 	.word	0x20003ea4

080013fc <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001408:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <microros_reallocate+0x64>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	4413      	add	r3, r2
 8001412:	461a      	mov	r2, r3
 8001414:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <microros_reallocate+0x64>)
 8001416:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <microros_reallocate+0x68>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	4413      	add	r3, r2
 8001422:	461a      	mov	r2, r3
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <microros_reallocate+0x68>)
 8001426:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d104      	bne.n	8001438 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f7ff fd56 	bl	8000ee0 <pvPortMallocMicroROS>
 8001434:	4603      	mov	r3, r0
 8001436:	e00e      	b.n	8001456 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f7ff fe75 	bl	8001128 <getBlockSize>
 800143e:	4603      	mov	r3, r0
 8001440:	4a08      	ldr	r2, [pc, #32]	@ (8001464 <microros_reallocate+0x68>)
 8001442:	6812      	ldr	r2, [r2, #0]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	461a      	mov	r2, r3
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <microros_reallocate+0x68>)
 800144a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 800144c:	68b9      	ldr	r1, [r7, #8]
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f7ff fe88 	bl	8001164 <pvPortReallocMicroROS>
 8001454:	4603      	mov	r3, r0
  }
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20003ea0 	.word	0x20003ea0
 8001464:	20003ea4 	.word	0x20003ea4

08001468 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	fb02 f303 	mul.w	r3, r2, r3
 800147c:	4a0c      	ldr	r2, [pc, #48]	@ (80014b0 <microros_zero_allocate+0x48>)
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	4413      	add	r3, r2
 8001482:	461a      	mov	r2, r3
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <microros_zero_allocate+0x48>)
 8001486:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	fb02 f303 	mul.w	r3, r2, r3
 8001490:	4a08      	ldr	r2, [pc, #32]	@ (80014b4 <microros_zero_allocate+0x4c>)
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	4413      	add	r3, r2
 8001496:	461a      	mov	r2, r3
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <microros_zero_allocate+0x4c>)
 800149a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f7ff fe8d 	bl	80011be <pvPortCallocMicroROS>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20003ea0 	.word	0x20003ea0
 80014b4:	20003ea4 	.word	0x20003ea4

080014b8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80014b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80014ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014ce:	a320      	add	r3, pc, #128	@ (adr r3, 8001550 <UTILS_NanosecondsToTimespec+0x98>)
 80014d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d4:	f7fe fee4 	bl	80002a0 <__aeabi_ldivmod>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80014e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014e6:	a31a      	add	r3, pc, #104	@ (adr r3, 8001550 <UTILS_NanosecondsToTimespec+0x98>)
 80014e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ec:	f7fe fed8 	bl	80002a0 <__aeabi_ldivmod>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	da20      	bge.n	800153e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	4a11      	ldr	r2, [pc, #68]	@ (8001548 <UTILS_NanosecondsToTimespec+0x90>)
 8001502:	fb82 1203 	smull	r1, r2, r2, r3
 8001506:	1712      	asrs	r2, r2, #28
 8001508:	17db      	asrs	r3, r3, #31
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	3301      	adds	r3, #1
 800150e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001516:	6979      	ldr	r1, [r7, #20]
 8001518:	17c8      	asrs	r0, r1, #31
 800151a:	460c      	mov	r4, r1
 800151c:	4605      	mov	r5, r0
 800151e:	ebb2 0804 	subs.w	r8, r2, r4
 8001522:	eb63 0905 	sbc.w	r9, r3, r5
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689a      	ldr	r2, [r3, #8]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	4906      	ldr	r1, [pc, #24]	@ (800154c <UTILS_NanosecondsToTimespec+0x94>)
 8001534:	fb01 f303 	mul.w	r3, r1, r3
 8001538:	441a      	add	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	609a      	str	r2, [r3, #8]
    }
}
 800153e:	bf00      	nop
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001548:	44b82fa1 	.word	0x44b82fa1
 800154c:	3b9aca00 	.word	0x3b9aca00
 8001550:	3b9aca00 	.word	0x3b9aca00
 8001554:	00000000 	.word	0x00000000

08001558 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8001558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800155c:	b08e      	sub	sp, #56	@ 0x38
 800155e:	af00      	add	r7, sp, #0
 8001560:	6278      	str	r0, [r7, #36]	@ 0x24
 8001562:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8001564:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001568:	2300      	movs	r3, #0
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	f04f 0300 	mov.w	r3, #0
 8001576:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800157a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800157e:	4618      	mov	r0, r3
 8001580:	f004 fd80 	bl	8006084 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8001584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001586:	17da      	asrs	r2, r3, #31
 8001588:	61bb      	str	r3, [r7, #24]
 800158a:	61fa      	str	r2, [r7, #28]
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	f04f 0300 	mov.w	r3, #0
 8001594:	69b9      	ldr	r1, [r7, #24]
 8001596:	000b      	movs	r3, r1
 8001598:	2200      	movs	r2, #0
 800159a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800159e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a0:	2200      	movs	r2, #0
 80015a2:	461c      	mov	r4, r3
 80015a4:	4615      	mov	r5, r2
 80015a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015aa:	1911      	adds	r1, r2, r4
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	416b      	adcs	r3, r5
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80015b6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80015ba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	f04f 0400 	mov.w	r4, #0
 80015c6:	f04f 0500 	mov.w	r5, #0
 80015ca:	015d      	lsls	r5, r3, #5
 80015cc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80015d0:	0154      	lsls	r4, r2, #5
 80015d2:	4622      	mov	r2, r4
 80015d4:	462b      	mov	r3, r5
 80015d6:	ebb2 0800 	subs.w	r8, r2, r0
 80015da:	eb63 0901 	sbc.w	r9, r3, r1
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80015ea:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80015ee:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80015f2:	4690      	mov	r8, r2
 80015f4:	4699      	mov	r9, r3
 80015f6:	eb18 0a00 	adds.w	sl, r8, r0
 80015fa:	eb49 0b01 	adc.w	fp, r9, r1
 80015fe:	f04f 0200 	mov.w	r2, #0
 8001602:	f04f 0300 	mov.w	r3, #0
 8001606:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800160a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800160e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001612:	ebb2 040a 	subs.w	r4, r2, sl
 8001616:	603c      	str	r4, [r7, #0]
 8001618:	eb63 030b 	sbc.w	r3, r3, fp
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001622:	4623      	mov	r3, r4
 8001624:	181b      	adds	r3, r3, r0
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	462b      	mov	r3, r5
 800162a:	eb41 0303 	adc.w	r3, r1, r3
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	6a3a      	ldr	r2, [r7, #32]
 8001632:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001636:	f7ff ff3f 	bl	80014b8 <UTILS_NanosecondsToTimespec>

    return 0;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3738      	adds	r7, #56	@ 0x38
 8001640:	46bd      	mov	sp, r7
 8001642:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001648 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001656:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001658:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800165c:	4904      	ldr	r1, [pc, #16]	@ (8001670 <cubemx_transport_open+0x28>)
 800165e:	68f8      	ldr	r0, [r7, #12]
 8001660:	f001 ff64 	bl	800352c <HAL_UART_Receive_DMA>
    return true;
 8001664:	2301      	movs	r3, #1
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20003ea8 	.word	0x20003ea8

08001674 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001682:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f001 ff76 	bl	8003576 <HAL_UART_DMAStop>
    return true;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80016a8:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b20      	cmp	r3, #32
 80016b4:	d11c      	bne.n	80016f0 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	6978      	ldr	r0, [r7, #20]
 80016c0:	f001 fec4 	bl	800344c <HAL_UART_Transmit_DMA>
 80016c4:	4603      	mov	r3, r0
 80016c6:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80016c8:	e002      	b.n	80016d0 <cubemx_transport_write+0x3c>
            osDelay(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f003 f9e6 	bl	8004a9c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80016d0:	7cfb      	ldrb	r3, [r7, #19]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d105      	bne.n	80016e2 <cubemx_transport_write+0x4e>
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b20      	cmp	r3, #32
 80016e0:	d1f3      	bne.n	80016ca <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 80016e2:	7cfb      	ldrb	r3, [r7, #19]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d101      	bne.n	80016ec <cubemx_transport_write+0x58>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	e002      	b.n	80016f2 <cubemx_transport_write+0x5e>
 80016ec:	2300      	movs	r3, #0
 80016ee:	e000      	b.n	80016f2 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 80016f0:	2300      	movs	r3, #0
    }
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
 8001708:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001710:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001716:	b672      	cpsid	i
}
 8001718:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001726:	4a1c      	ldr	r2, [pc, #112]	@ (8001798 <cubemx_transport_read+0x9c>)
 8001728:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800172a:	b662      	cpsie	i
}
 800172c:	bf00      	nop
        __enable_irq();
        ms_used++;
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	3301      	adds	r3, #1
 8001732:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001734:	2001      	movs	r0, #1
 8001736:	f003 f9b1 	bl	8004a9c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <cubemx_transport_read+0xa0>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <cubemx_transport_read+0x9c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d103      	bne.n	800174e <cubemx_transport_read+0x52>
 8001746:	69fa      	ldr	r2, [r7, #28]
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	dbe3      	blt.n	8001716 <cubemx_transport_read+0x1a>
    size_t wrote = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001752:	e011      	b.n	8001778 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <cubemx_transport_read+0xa0>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	440b      	add	r3, r1
 800175e:	4910      	ldr	r1, [pc, #64]	@ (80017a0 <cubemx_transport_read+0xa4>)
 8001760:	5c8a      	ldrb	r2, [r1, r2]
 8001762:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001764:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <cubemx_transport_read+0xa0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	3301      	adds	r3, #1
 800176a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800176e:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <cubemx_transport_read+0xa0>)
 8001770:	6013      	str	r3, [r2, #0]
        wrote++;
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	3301      	adds	r3, #1
 8001776:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <cubemx_transport_read+0xa0>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <cubemx_transport_read+0x9c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	429a      	cmp	r2, r3
 8001782:	d003      	beq.n	800178c <cubemx_transport_read+0x90>
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3e3      	bcc.n	8001754 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 800178c:	69bb      	ldr	r3, [r7, #24]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200046ac 	.word	0x200046ac
 800179c:	200046a8 	.word	0x200046a8
 80017a0:	20003ea8 	.word	0x20003ea8

080017a4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a06      	ldr	r2, [pc, #24]	@ (80017c8 <HAL_UART_RxCpltCallback+0x24>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d105      	bne.n	80017c0 <HAL_UART_RxCpltCallback+0x1c>
	{
		HAL_UART_Receive_DMA(&huart1, dma_buffer, UART_DMA_BUFFER_SIZE);
 80017b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017b8:	4904      	ldr	r1, [pc, #16]	@ (80017cc <HAL_UART_RxCpltCallback+0x28>)
 80017ba:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <HAL_UART_RxCpltCallback+0x24>)
 80017bc:	f001 feb6 	bl	800352c <HAL_UART_Receive_DMA>
	}

}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000180 	.word	0x20000180
 80017cc:	20003ea8 	.word	0x20003ea8

080017d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <HAL_Init+0x40>)
 80017da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <HAL_Init+0x40>)
 80017e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ec:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <HAL_Init+0x40>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_Init+0x40>)
 80017f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f8:	2003      	movs	r0, #3
 80017fa:	f000 f8d8 	bl	80019ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fe:	200f      	movs	r0, #15
 8001800:	f7ff f8d2 	bl	80009a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001804:	f7ff f8a4 	bl	8000950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023c00 	.word	0x40023c00

08001814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <HAL_IncTick+0x20>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_IncTick+0x24>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <HAL_IncTick+0x24>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	2000000c 	.word	0x2000000c
 8001838:	200046b0 	.word	0x200046b0

0800183c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return uwTick;
 8001840:	4b03      	ldr	r3, [pc, #12]	@ (8001850 <HAL_GetTick+0x14>)
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	200046b0 	.word	0x200046b0

08001854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001870:	4013      	ands	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800187c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001886:	4a04      	ldr	r2, [pc, #16]	@ (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60d3      	str	r3, [r2, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <__NVIC_GetPriorityGrouping+0x18>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	f003 0307 	and.w	r3, r3, #7
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	db0b      	blt.n	80018e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	f003 021f 	and.w	r2, r3, #31
 80018d0:	4907      	ldr	r1, [pc, #28]	@ (80018f0 <__NVIC_EnableIRQ+0x38>)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	095b      	lsrs	r3, r3, #5
 80018d8:	2001      	movs	r0, #1
 80018da:	fa00 f202 	lsl.w	r2, r0, r2
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	@ (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	@ (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	@ 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	@ 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ff4c 	bl	8001854 <__NVIC_SetPriorityGrouping>
}
 80019bc:	bf00      	nop
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d6:	f7ff ff61 	bl	800189c <__NVIC_GetPriorityGrouping>
 80019da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	68b9      	ldr	r1, [r7, #8]
 80019e0:	6978      	ldr	r0, [r7, #20]
 80019e2:	f7ff ffb1 	bl	8001948 <NVIC_EncodePriority>
 80019e6:	4602      	mov	r2, r0
 80019e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ff80 	bl	80018f4 <__NVIC_SetPriority>
}
 80019f4:	bf00      	nop
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ff54 	bl	80018b8 <__NVIC_EnableIRQ>
}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a24:	f7ff ff0a 	bl	800183c <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e099      	b.n	8001b68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2202      	movs	r2, #2
 8001a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a54:	e00f      	b.n	8001a76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a56:	f7ff fef1 	bl	800183c <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b05      	cmp	r3, #5
 8001a62:	d908      	bls.n	8001a76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2220      	movs	r2, #32
 8001a68:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e078      	b.n	8001b68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1e8      	bne.n	8001a56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <HAL_DMA_Init+0x158>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d107      	bne.n	8001ae0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f023 0307 	bic.w	r3, r3, #7
 8001af6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d117      	bne.n	8001b3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d00e      	beq.n	8001b3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 fb01 	bl	8002124 <DMA_CheckFifoParam>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d008      	beq.n	8001b3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2240      	movs	r2, #64	@ 0x40
 8001b2c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b36:	2301      	movs	r3, #1
 8001b38:	e016      	b.n	8001b68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 fab8 	bl	80020b8 <DMA_CalcBaseAndBitshift>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b50:	223f      	movs	r2, #63	@ 0x3f
 8001b52:	409a      	lsls	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	f010803f 	.word	0xf010803f

08001b74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
 8001b80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d101      	bne.n	8001b9a <HAL_DMA_Start_IT+0x26>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e040      	b.n	8001c1c <HAL_DMA_Start_IT+0xa8>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d12f      	bne.n	8001c0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	68b9      	ldr	r1, [r7, #8]
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f000 fa4a 	bl	800205c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bcc:	223f      	movs	r2, #63	@ 0x3f
 8001bce:	409a      	lsls	r2, r3
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 0216 	orr.w	r2, r2, #22
 8001be2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d007      	beq.n	8001bfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f042 0208 	orr.w	r2, r2, #8
 8001bfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 0201 	orr.w	r2, r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	e005      	b.n	8001c1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c16:	2302      	movs	r3, #2
 8001c18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c32:	f7ff fe03 	bl	800183c <HAL_GetTick>
 8001c36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d008      	beq.n	8001c56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2280      	movs	r2, #128	@ 0x80
 8001c48:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e052      	b.n	8001cfc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0216 	bic.w	r2, r2, #22
 8001c64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	695a      	ldr	r2, [r3, #20]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d103      	bne.n	8001c86 <HAL_DMA_Abort+0x62>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d007      	beq.n	8001c96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0208 	bic.w	r2, r2, #8
 8001c94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 0201 	bic.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ca6:	e013      	b.n	8001cd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ca8:	f7ff fdc8 	bl	800183c <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d90c      	bls.n	8001cd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e015      	b.n	8001cfc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1e4      	bne.n	8001ca8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce2:	223f      	movs	r2, #63	@ 0x3f
 8001ce4:	409a      	lsls	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d004      	beq.n	8001d22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2280      	movs	r2, #128	@ 0x80
 8001d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e00c      	b.n	8001d3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2205      	movs	r2, #5
 8001d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0201 	bic.w	r2, r2, #1
 8001d38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d54:	4b8e      	ldr	r3, [pc, #568]	@ (8001f90 <HAL_DMA_IRQHandler+0x248>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a8e      	ldr	r2, [pc, #568]	@ (8001f94 <HAL_DMA_IRQHandler+0x24c>)
 8001d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d5e:	0a9b      	lsrs	r3, r3, #10
 8001d60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d72:	2208      	movs	r2, #8
 8001d74:	409a      	lsls	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d01a      	beq.n	8001db4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d013      	beq.n	8001db4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0204 	bic.w	r2, r2, #4
 8001d9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da0:	2208      	movs	r2, #8
 8001da2:	409a      	lsls	r2, r3
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dac:	f043 0201 	orr.w	r2, r3, #1
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db8:	2201      	movs	r2, #1
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d012      	beq.n	8001dea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00b      	beq.n	8001dea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	409a      	lsls	r2, r3
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de2:	f043 0202 	orr.w	r2, r3, #2
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dee:	2204      	movs	r2, #4
 8001df0:	409a      	lsls	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4013      	ands	r3, r2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d012      	beq.n	8001e20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d00b      	beq.n	8001e20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e18:	f043 0204 	orr.w	r2, r3, #4
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e24:	2210      	movs	r2, #16
 8001e26:	409a      	lsls	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d043      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0308 	and.w	r3, r3, #8
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d03c      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e42:	2210      	movs	r2, #16
 8001e44:	409a      	lsls	r2, r3
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d018      	beq.n	8001e8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d108      	bne.n	8001e78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d024      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	4798      	blx	r3
 8001e76:	e01f      	b.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d01b      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	4798      	blx	r3
 8001e88:	e016      	b.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d107      	bne.n	8001ea8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0208 	bic.w	r2, r2, #8
 8001ea6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f000 808f 	beq.w	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 8087 	beq.w	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ede:	2220      	movs	r2, #32
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b05      	cmp	r3, #5
 8001ef0:	d136      	bne.n	8001f60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 0216 	bic.w	r2, r2, #22
 8001f00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	695a      	ldr	r2, [r3, #20]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d103      	bne.n	8001f22 <HAL_DMA_IRQHandler+0x1da>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d007      	beq.n	8001f32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0208 	bic.w	r2, r2, #8
 8001f30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f36:	223f      	movs	r2, #63	@ 0x3f
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d07e      	beq.n	8002054 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	4798      	blx	r3
        }
        return;
 8001f5e:	e079      	b.n	8002054 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d01d      	beq.n	8001faa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d10d      	bne.n	8001f98 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d031      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
 8001f8c:	e02c      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
 8001f8e:	bf00      	nop
 8001f90:	20000004 	.word	0x20000004
 8001f94:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d023      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	4798      	blx	r3
 8001fa8:	e01e      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10f      	bne.n	8001fd8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0210 	bic.w	r2, r2, #16
 8001fc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d003      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d032      	beq.n	8002056 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d022      	beq.n	8002042 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2205      	movs	r2, #5
 8002000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0201 	bic.w	r2, r2, #1
 8002012:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	3301      	adds	r3, #1
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	429a      	cmp	r2, r3
 800201e:	d307      	bcc.n	8002030 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f2      	bne.n	8002014 <HAL_DMA_IRQHandler+0x2cc>
 800202e:	e000      	b.n	8002032 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002030:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	4798      	blx	r3
 8002052:	e000      	b.n	8002056 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002054:	bf00      	nop
    }
  }
}
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002078:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b40      	cmp	r3, #64	@ 0x40
 8002088:	d108      	bne.n	800209c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800209a:	e007      	b.n	80020ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	60da      	str	r2, [r3, #12]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	3b10      	subs	r3, #16
 80020c8:	4a14      	ldr	r2, [pc, #80]	@ (800211c <DMA_CalcBaseAndBitshift+0x64>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020d2:	4a13      	ldr	r2, [pc, #76]	@ (8002120 <DMA_CalcBaseAndBitshift+0x68>)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	461a      	mov	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d909      	bls.n	80020fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020ee:	f023 0303 	bic.w	r3, r3, #3
 80020f2:	1d1a      	adds	r2, r3, #4
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80020f8:	e007      	b.n	800210a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002102:	f023 0303 	bic.w	r3, r3, #3
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	aaaaaaab 	.word	0xaaaaaaab
 8002120:	0801197c 	.word	0x0801197c

08002124 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002134:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d11f      	bne.n	800217e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d856      	bhi.n	80021f2 <DMA_CheckFifoParam+0xce>
 8002144:	a201      	add	r2, pc, #4	@ (adr r2, 800214c <DMA_CheckFifoParam+0x28>)
 8002146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214a:	bf00      	nop
 800214c:	0800215d 	.word	0x0800215d
 8002150:	0800216f 	.word	0x0800216f
 8002154:	0800215d 	.word	0x0800215d
 8002158:	080021f3 	.word	0x080021f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d046      	beq.n	80021f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800216c:	e043      	b.n	80021f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002172:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002176:	d140      	bne.n	80021fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800217c:	e03d      	b.n	80021fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002186:	d121      	bne.n	80021cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d837      	bhi.n	80021fe <DMA_CheckFifoParam+0xda>
 800218e:	a201      	add	r2, pc, #4	@ (adr r2, 8002194 <DMA_CheckFifoParam+0x70>)
 8002190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002194:	080021a5 	.word	0x080021a5
 8002198:	080021ab 	.word	0x080021ab
 800219c:	080021a5 	.word	0x080021a5
 80021a0:	080021bd 	.word	0x080021bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	73fb      	strb	r3, [r7, #15]
      break;
 80021a8:	e030      	b.n	800220c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d025      	beq.n	8002202 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021ba:	e022      	b.n	8002202 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021c4:	d11f      	bne.n	8002206 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021ca:	e01c      	b.n	8002206 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d903      	bls.n	80021da <DMA_CheckFifoParam+0xb6>
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	2b03      	cmp	r3, #3
 80021d6:	d003      	beq.n	80021e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021d8:	e018      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	73fb      	strb	r3, [r7, #15]
      break;
 80021de:	e015      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00e      	beq.n	800220a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
      break;
 80021f0:	e00b      	b.n	800220a <DMA_CheckFifoParam+0xe6>
      break;
 80021f2:	bf00      	nop
 80021f4:	e00a      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;
 80021f6:	bf00      	nop
 80021f8:	e008      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;
 80021fa:	bf00      	nop
 80021fc:	e006      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;
 80021fe:	bf00      	nop
 8002200:	e004      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;
 8002202:	bf00      	nop
 8002204:	e002      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;   
 8002206:	bf00      	nop
 8002208:	e000      	b.n	800220c <DMA_CheckFifoParam+0xe8>
      break;
 800220a:	bf00      	nop
    }
  } 
  
  return status; 
 800220c:	7bfb      	ldrb	r3, [r7, #15]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b480      	push	{r7}
 800221e:	b089      	sub	sp, #36	@ 0x24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	e16b      	b.n	8002510 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002238:	2201      	movs	r2, #1
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	429a      	cmp	r2, r3
 8002252:	f040 815a 	bne.w	800250a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b01      	cmp	r3, #1
 8002260:	d005      	beq.n	800226e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226a:	2b02      	cmp	r3, #2
 800226c:	d130      	bne.n	80022d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	2203      	movs	r2, #3
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4013      	ands	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a4:	2201      	movs	r2, #1
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4013      	ands	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	091b      	lsrs	r3, r3, #4
 80022ba:	f003 0201 	and.w	r2, r3, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 0303 	and.w	r3, r3, #3
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d017      	beq.n	800230c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	2203      	movs	r2, #3
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d123      	bne.n	8002360 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	08da      	lsrs	r2, r3, #3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3208      	adds	r2, #8
 8002320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	220f      	movs	r2, #15
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	691a      	ldr	r2, [r3, #16]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	08da      	lsrs	r2, r3, #3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3208      	adds	r2, #8
 800235a:	69b9      	ldr	r1, [r7, #24]
 800235c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	2203      	movs	r2, #3
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0203 	and.w	r2, r3, #3
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 80b4 	beq.w	800250a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b60      	ldr	r3, [pc, #384]	@ (8002528 <HAL_GPIO_Init+0x30c>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023aa:	4a5f      	ldr	r2, [pc, #380]	@ (8002528 <HAL_GPIO_Init+0x30c>)
 80023ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002528 <HAL_GPIO_Init+0x30c>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023be:	4a5b      	ldr	r2, [pc, #364]	@ (800252c <HAL_GPIO_Init+0x310>)
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	089b      	lsrs	r3, r3, #2
 80023c4:	3302      	adds	r3, #2
 80023c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f003 0303 	and.w	r3, r3, #3
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	220f      	movs	r2, #15
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a52      	ldr	r2, [pc, #328]	@ (8002530 <HAL_GPIO_Init+0x314>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d02b      	beq.n	8002442 <HAL_GPIO_Init+0x226>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a51      	ldr	r2, [pc, #324]	@ (8002534 <HAL_GPIO_Init+0x318>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d025      	beq.n	800243e <HAL_GPIO_Init+0x222>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a50      	ldr	r2, [pc, #320]	@ (8002538 <HAL_GPIO_Init+0x31c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d01f      	beq.n	800243a <HAL_GPIO_Init+0x21e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a4f      	ldr	r2, [pc, #316]	@ (800253c <HAL_GPIO_Init+0x320>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d019      	beq.n	8002436 <HAL_GPIO_Init+0x21a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a4e      	ldr	r2, [pc, #312]	@ (8002540 <HAL_GPIO_Init+0x324>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d013      	beq.n	8002432 <HAL_GPIO_Init+0x216>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a4d      	ldr	r2, [pc, #308]	@ (8002544 <HAL_GPIO_Init+0x328>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00d      	beq.n	800242e <HAL_GPIO_Init+0x212>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a4c      	ldr	r2, [pc, #304]	@ (8002548 <HAL_GPIO_Init+0x32c>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d007      	beq.n	800242a <HAL_GPIO_Init+0x20e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a4b      	ldr	r2, [pc, #300]	@ (800254c <HAL_GPIO_Init+0x330>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d101      	bne.n	8002426 <HAL_GPIO_Init+0x20a>
 8002422:	2307      	movs	r3, #7
 8002424:	e00e      	b.n	8002444 <HAL_GPIO_Init+0x228>
 8002426:	2308      	movs	r3, #8
 8002428:	e00c      	b.n	8002444 <HAL_GPIO_Init+0x228>
 800242a:	2306      	movs	r3, #6
 800242c:	e00a      	b.n	8002444 <HAL_GPIO_Init+0x228>
 800242e:	2305      	movs	r3, #5
 8002430:	e008      	b.n	8002444 <HAL_GPIO_Init+0x228>
 8002432:	2304      	movs	r3, #4
 8002434:	e006      	b.n	8002444 <HAL_GPIO_Init+0x228>
 8002436:	2303      	movs	r3, #3
 8002438:	e004      	b.n	8002444 <HAL_GPIO_Init+0x228>
 800243a:	2302      	movs	r3, #2
 800243c:	e002      	b.n	8002444 <HAL_GPIO_Init+0x228>
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <HAL_GPIO_Init+0x228>
 8002442:	2300      	movs	r3, #0
 8002444:	69fa      	ldr	r2, [r7, #28]
 8002446:	f002 0203 	and.w	r2, r2, #3
 800244a:	0092      	lsls	r2, r2, #2
 800244c:	4093      	lsls	r3, r2
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002454:	4935      	ldr	r1, [pc, #212]	@ (800252c <HAL_GPIO_Init+0x310>)
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	089b      	lsrs	r3, r3, #2
 800245a:	3302      	adds	r3, #2
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002462:	4b3b      	ldr	r3, [pc, #236]	@ (8002550 <HAL_GPIO_Init+0x334>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002486:	4a32      	ldr	r2, [pc, #200]	@ (8002550 <HAL_GPIO_Init+0x334>)
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800248c:	4b30      	ldr	r3, [pc, #192]	@ (8002550 <HAL_GPIO_Init+0x334>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024b0:	4a27      	ldr	r2, [pc, #156]	@ (8002550 <HAL_GPIO_Init+0x334>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024b6:	4b26      	ldr	r3, [pc, #152]	@ (8002550 <HAL_GPIO_Init+0x334>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	43db      	mvns	r3, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4013      	ands	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024da:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <HAL_GPIO_Init+0x334>)
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002550 <HAL_GPIO_Init+0x334>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	4313      	orrs	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002504:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <HAL_GPIO_Init+0x334>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3301      	adds	r3, #1
 800250e:	61fb      	str	r3, [r7, #28]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	2b0f      	cmp	r3, #15
 8002514:	f67f ae90 	bls.w	8002238 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002518:	bf00      	nop
 800251a:	bf00      	nop
 800251c:	3724      	adds	r7, #36	@ 0x24
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	40023800 	.word	0x40023800
 800252c:	40013800 	.word	0x40013800
 8002530:	40020000 	.word	0x40020000
 8002534:	40020400 	.word	0x40020400
 8002538:	40020800 	.word	0x40020800
 800253c:	40020c00 	.word	0x40020c00
 8002540:	40021000 	.word	0x40021000
 8002544:	40021400 	.word	0x40021400
 8002548:	40021800 	.word	0x40021800
 800254c:	40021c00 	.word	0x40021c00
 8002550:	40013c00 	.word	0x40013c00

08002554 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e267      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b00      	cmp	r3, #0
 8002570:	d075      	beq.n	800265e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002572:	4b88      	ldr	r3, [pc, #544]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	2b04      	cmp	r3, #4
 800257c:	d00c      	beq.n	8002598 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800257e:	4b85      	ldr	r3, [pc, #532]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002586:	2b08      	cmp	r3, #8
 8002588:	d112      	bne.n	80025b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800258a:	4b82      	ldr	r3, [pc, #520]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002592:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002596:	d10b      	bne.n	80025b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002598:	4b7e      	ldr	r3, [pc, #504]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d05b      	beq.n	800265c <HAL_RCC_OscConfig+0x108>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d157      	bne.n	800265c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e242      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b8:	d106      	bne.n	80025c8 <HAL_RCC_OscConfig+0x74>
 80025ba:	4b76      	ldr	r3, [pc, #472]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a75      	ldr	r2, [pc, #468]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	e01d      	b.n	8002604 <HAL_RCC_OscConfig+0xb0>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025d0:	d10c      	bne.n	80025ec <HAL_RCC_OscConfig+0x98>
 80025d2:	4b70      	ldr	r3, [pc, #448]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6f      	ldr	r2, [pc, #444]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	4b6d      	ldr	r3, [pc, #436]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a6c      	ldr	r2, [pc, #432]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e00b      	b.n	8002604 <HAL_RCC_OscConfig+0xb0>
 80025ec:	4b69      	ldr	r3, [pc, #420]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a68      	ldr	r2, [pc, #416]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b66      	ldr	r3, [pc, #408]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a65      	ldr	r2, [pc, #404]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002602:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d013      	beq.n	8002634 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7ff f916 	bl	800183c <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002614:	f7ff f912 	bl	800183c <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b64      	cmp	r3, #100	@ 0x64
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e207      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002626:	4b5b      	ldr	r3, [pc, #364]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0xc0>
 8002632:	e014      	b.n	800265e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002634:	f7ff f902 	bl	800183c <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800263c:	f7ff f8fe 	bl	800183c <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b64      	cmp	r3, #100	@ 0x64
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e1f3      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264e:	4b51      	ldr	r3, [pc, #324]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0xe8>
 800265a:	e000      	b.n	800265e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800265c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d063      	beq.n	8002732 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800266a:	4b4a      	ldr	r3, [pc, #296]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002676:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800267e:	2b08      	cmp	r3, #8
 8002680:	d11c      	bne.n	80026bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002682:	4b44      	ldr	r3, [pc, #272]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d116      	bne.n	80026bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800268e:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d005      	beq.n	80026a6 <HAL_RCC_OscConfig+0x152>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d001      	beq.n	80026a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e1c7      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	4937      	ldr	r1, [pc, #220]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ba:	e03a      	b.n	8002732 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d020      	beq.n	8002706 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c4:	4b34      	ldr	r3, [pc, #208]	@ (8002798 <HAL_RCC_OscConfig+0x244>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ca:	f7ff f8b7 	bl	800183c <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d2:	f7ff f8b3 	bl	800183c <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e1a8      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f0      	beq.n	80026d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f0:	4b28      	ldr	r3, [pc, #160]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	4925      	ldr	r1, [pc, #148]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002700:	4313      	orrs	r3, r2
 8002702:	600b      	str	r3, [r1, #0]
 8002704:	e015      	b.n	8002732 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002706:	4b24      	ldr	r3, [pc, #144]	@ (8002798 <HAL_RCC_OscConfig+0x244>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7ff f896 	bl	800183c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002714:	f7ff f892 	bl	800183c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e187      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002726:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b00      	cmp	r3, #0
 800273c:	d036      	beq.n	80027ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d016      	beq.n	8002774 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <HAL_RCC_OscConfig+0x248>)
 8002748:	2201      	movs	r2, #1
 800274a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7ff f876 	bl	800183c <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002754:	f7ff f872 	bl	800183c <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e167      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002766:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x200>
 8002772:	e01b      	b.n	80027ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <HAL_RCC_OscConfig+0x248>)
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277a:	f7ff f85f 	bl	800183c <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002780:	e00e      	b.n	80027a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff f85b 	bl	800183c <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d907      	bls.n	80027a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e150      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
 8002794:	40023800 	.word	0x40023800
 8002798:	42470000 	.word	0x42470000
 800279c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a0:	4b88      	ldr	r3, [pc, #544]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1ea      	bne.n	8002782 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 8097 	beq.w	80028e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027be:	4b81      	ldr	r3, [pc, #516]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10f      	bne.n	80027ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	4b7d      	ldr	r3, [pc, #500]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	4a7c      	ldr	r2, [pc, #496]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	4b7a      	ldr	r3, [pc, #488]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	60bb      	str	r3, [r7, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027e6:	2301      	movs	r3, #1
 80027e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ea:	4b77      	ldr	r3, [pc, #476]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d118      	bne.n	8002828 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027f6:	4b74      	ldr	r3, [pc, #464]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a73      	ldr	r2, [pc, #460]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002802:	f7ff f81b 	bl	800183c <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280a:	f7ff f817 	bl	800183c <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e10c      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281c:	4b6a      	ldr	r3, [pc, #424]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d106      	bne.n	800283e <HAL_RCC_OscConfig+0x2ea>
 8002830:	4b64      	ldr	r3, [pc, #400]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002834:	4a63      	ldr	r2, [pc, #396]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6713      	str	r3, [r2, #112]	@ 0x70
 800283c:	e01c      	b.n	8002878 <HAL_RCC_OscConfig+0x324>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x30c>
 8002846:	4b5f      	ldr	r3, [pc, #380]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284a:	4a5e      	ldr	r2, [pc, #376]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800284c:	f043 0304 	orr.w	r3, r3, #4
 8002850:	6713      	str	r3, [r2, #112]	@ 0x70
 8002852:	4b5c      	ldr	r3, [pc, #368]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002856:	4a5b      	ldr	r2, [pc, #364]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6713      	str	r3, [r2, #112]	@ 0x70
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0x324>
 8002860:	4b58      	ldr	r3, [pc, #352]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002864:	4a57      	ldr	r2, [pc, #348]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	6713      	str	r3, [r2, #112]	@ 0x70
 800286c:	4b55      	ldr	r3, [pc, #340]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800286e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002870:	4a54      	ldr	r2, [pc, #336]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002872:	f023 0304 	bic.w	r3, r3, #4
 8002876:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d015      	beq.n	80028ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002880:	f7fe ffdc 	bl	800183c <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002886:	e00a      	b.n	800289e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002888:	f7fe ffd8 	bl	800183c <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e0cb      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289e:	4b49      	ldr	r3, [pc, #292]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0ee      	beq.n	8002888 <HAL_RCC_OscConfig+0x334>
 80028aa:	e014      	b.n	80028d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ac:	f7fe ffc6 	bl	800183c <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7fe ffc2 	bl	800183c <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e0b5      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ca:	4b3e      	ldr	r3, [pc, #248]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1ee      	bne.n	80028b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028d6:	7dfb      	ldrb	r3, [r7, #23]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d105      	bne.n	80028e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028dc:	4b39      	ldr	r3, [pc, #228]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e0:	4a38      	ldr	r2, [pc, #224]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80a1 	beq.w	8002a34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028f2:	4b34      	ldr	r3, [pc, #208]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 030c 	and.w	r3, r3, #12
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d05c      	beq.n	80029b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d141      	bne.n	800298a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002906:	4b31      	ldr	r3, [pc, #196]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7fe ff96 	bl	800183c <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002914:	f7fe ff92 	bl	800183c <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e087      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002926:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69da      	ldr	r2, [r3, #28]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	019b      	lsls	r3, r3, #6
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	3b01      	subs	r3, #1
 800294c:	041b      	lsls	r3, r3, #16
 800294e:	431a      	orrs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002954:	061b      	lsls	r3, r3, #24
 8002956:	491b      	ldr	r1, [pc, #108]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002958:	4313      	orrs	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7fe ff6b 	bl	800183c <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe ff67 	bl	800183c <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e05c      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800297c:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x416>
 8002988:	e054      	b.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7fe ff54 	bl	800183c <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002998:	f7fe ff50 	bl	800183c <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e045      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x444>
 80029b6:	e03d      	b.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d107      	bne.n	80029d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e038      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40007000 	.word	0x40007000
 80029cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a40 <HAL_RCC_OscConfig+0x4ec>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d028      	beq.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d121      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d11a      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a00:	4013      	ands	r3, r2
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d111      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	085b      	lsrs	r3, r3, #1
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d107      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800

08002a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0cc      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a58:	4b68      	ldr	r3, [pc, #416]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d90c      	bls.n	8002a80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a66:	4b65      	ldr	r3, [pc, #404]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a6e:	4b63      	ldr	r3, [pc, #396]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0b8      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d020      	beq.n	8002ace <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a98:	4b59      	ldr	r3, [pc, #356]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	4a58      	ldr	r2, [pc, #352]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002aa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab0:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	4a52      	ldr	r2, [pc, #328]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002aba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abc:	4b50      	ldr	r3, [pc, #320]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	494d      	ldr	r1, [pc, #308]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d044      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	4b47      	ldr	r3, [pc, #284]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d119      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e07f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d003      	beq.n	8002b02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d107      	bne.n	8002b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e06f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b12:	4b3b      	ldr	r3, [pc, #236]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e067      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b22:	4b37      	ldr	r3, [pc, #220]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f023 0203 	bic.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	4934      	ldr	r1, [pc, #208]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b34:	f7fe fe82 	bl	800183c <HAL_GetTick>
 8002b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b3c:	f7fe fe7e 	bl	800183c <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e04f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b52:	4b2b      	ldr	r3, [pc, #172]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 020c 	and.w	r2, r3, #12
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d1eb      	bne.n	8002b3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b64:	4b25      	ldr	r3, [pc, #148]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d20c      	bcs.n	8002b8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b22      	ldr	r3, [pc, #136]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	4b20      	ldr	r3, [pc, #128]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e032      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b98:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	4916      	ldr	r1, [pc, #88]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d009      	beq.n	8002bca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bb6:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	490e      	ldr	r1, [pc, #56]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bca:	f000 f821 	bl	8002c10 <HAL_RCC_GetSysClockFreq>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	490a      	ldr	r1, [pc, #40]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	5ccb      	ldrb	r3, [r1, r3]
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	4a09      	ldr	r2, [pc, #36]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002be6:	4b09      	ldr	r3, [pc, #36]	@ (8002c0c <HAL_RCC_ClockConfig+0x1c8>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fd fedc 	bl	80009a8 <HAL_InitTick>

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023c00 	.word	0x40023c00
 8002c00:	40023800 	.word	0x40023800
 8002c04:	08011964 	.word	0x08011964
 8002c08:	20000004 	.word	0x20000004
 8002c0c:	20000008 	.word	0x20000008

08002c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c14:	b090      	sub	sp, #64	@ 0x40
 8002c16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c20:	2300      	movs	r3, #0
 8002c22:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c28:	4b59      	ldr	r3, [pc, #356]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f003 030c 	and.w	r3, r3, #12
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d00d      	beq.n	8002c50 <HAL_RCC_GetSysClockFreq+0x40>
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	f200 80a1 	bhi.w	8002d7c <HAL_RCC_GetSysClockFreq+0x16c>
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <HAL_RCC_GetSysClockFreq+0x34>
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d003      	beq.n	8002c4a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c42:	e09b      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c44:	4b53      	ldr	r3, [pc, #332]	@ (8002d94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c46:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8002c48:	e09b      	b.n	8002d82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c4a:	4b53      	ldr	r3, [pc, #332]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c4e:	e098      	b.n	8002d82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c50:	4b4f      	ldr	r3, [pc, #316]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c58:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d028      	beq.n	8002cb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c66:	4b4a      	ldr	r3, [pc, #296]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	099b      	lsrs	r3, r3, #6
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	623b      	str	r3, [r7, #32]
 8002c70:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4b47      	ldr	r3, [pc, #284]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c7c:	fb03 f201 	mul.w	r2, r3, r1
 8002c80:	2300      	movs	r3, #0
 8002c82:	fb00 f303 	mul.w	r3, r0, r3
 8002c86:	4413      	add	r3, r2
 8002c88:	4a43      	ldr	r2, [pc, #268]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c8a:	fba0 1202 	umull	r1, r2, r0, r2
 8002c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c90:	460a      	mov	r2, r1
 8002c92:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002c94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c96:	4413      	add	r3, r2
 8002c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	61bb      	str	r3, [r7, #24]
 8002ca0:	61fa      	str	r2, [r7, #28]
 8002ca2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002caa:	f7fd fb49 	bl	8000340 <__aeabi_uldivmod>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cb6:	e053      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cb8:	4b35      	ldr	r3, [pc, #212]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	099b      	lsrs	r3, r3, #6
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	617a      	str	r2, [r7, #20]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002cca:	f04f 0b00 	mov.w	fp, #0
 8002cce:	4652      	mov	r2, sl
 8002cd0:	465b      	mov	r3, fp
 8002cd2:	f04f 0000 	mov.w	r0, #0
 8002cd6:	f04f 0100 	mov.w	r1, #0
 8002cda:	0159      	lsls	r1, r3, #5
 8002cdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ce0:	0150      	lsls	r0, r2, #5
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	ebb2 080a 	subs.w	r8, r2, sl
 8002cea:	eb63 090b 	sbc.w	r9, r3, fp
 8002cee:	f04f 0200 	mov.w	r2, #0
 8002cf2:	f04f 0300 	mov.w	r3, #0
 8002cf6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cfa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cfe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d02:	ebb2 0408 	subs.w	r4, r2, r8
 8002d06:	eb63 0509 	sbc.w	r5, r3, r9
 8002d0a:	f04f 0200 	mov.w	r2, #0
 8002d0e:	f04f 0300 	mov.w	r3, #0
 8002d12:	00eb      	lsls	r3, r5, #3
 8002d14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d18:	00e2      	lsls	r2, r4, #3
 8002d1a:	4614      	mov	r4, r2
 8002d1c:	461d      	mov	r5, r3
 8002d1e:	eb14 030a 	adds.w	r3, r4, sl
 8002d22:	603b      	str	r3, [r7, #0]
 8002d24:	eb45 030b 	adc.w	r3, r5, fp
 8002d28:	607b      	str	r3, [r7, #4]
 8002d2a:	f04f 0200 	mov.w	r2, #0
 8002d2e:	f04f 0300 	mov.w	r3, #0
 8002d32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d36:	4629      	mov	r1, r5
 8002d38:	028b      	lsls	r3, r1, #10
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d40:	4621      	mov	r1, r4
 8002d42:	028a      	lsls	r2, r1, #10
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60bb      	str	r3, [r7, #8]
 8002d4e:	60fa      	str	r2, [r7, #12]
 8002d50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d54:	f7fd faf4 	bl	8000340 <__aeabi_uldivmod>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	0c1b      	lsrs	r3, r3, #16
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002d70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d7a:	e002      	b.n	8002d82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d7c:	4b05      	ldr	r3, [pc, #20]	@ (8002d94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3740      	adds	r7, #64	@ 0x40
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023800 	.word	0x40023800
 8002d94:	00f42400 	.word	0x00f42400
 8002d98:	017d7840 	.word	0x017d7840

08002d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002da0:	4b03      	ldr	r3, [pc, #12]	@ (8002db0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002da2:	681b      	ldr	r3, [r3, #0]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	20000004 	.word	0x20000004

08002db4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002db8:	f7ff fff0 	bl	8002d9c <HAL_RCC_GetHCLKFreq>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	4b05      	ldr	r3, [pc, #20]	@ (8002dd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	0a9b      	lsrs	r3, r3, #10
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	4903      	ldr	r1, [pc, #12]	@ (8002dd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dca:	5ccb      	ldrb	r3, [r1, r3]
 8002dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	08011974 	.word	0x08011974

08002ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002de0:	f7ff ffdc 	bl	8002d9c <HAL_RCC_GetHCLKFreq>
 8002de4:	4602      	mov	r2, r0
 8002de6:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	0b5b      	lsrs	r3, r3, #13
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	4903      	ldr	r1, [pc, #12]	@ (8002e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002df2:	5ccb      	ldrb	r3, [r1, r3]
 8002df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	08011974 	.word	0x08011974

08002e04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	220f      	movs	r2, #15
 8002e12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e14:	4b12      	ldr	r3, [pc, #72]	@ (8002e60 <HAL_RCC_GetClockConfig+0x5c>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 0203 	and.w	r2, r3, #3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e20:	4b0f      	ldr	r3, [pc, #60]	@ (8002e60 <HAL_RCC_GetClockConfig+0x5c>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <HAL_RCC_GetClockConfig+0x5c>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e38:	4b09      	ldr	r3, [pc, #36]	@ (8002e60 <HAL_RCC_GetClockConfig+0x5c>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	08db      	lsrs	r3, r3, #3
 8002e3e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e46:	4b07      	ldr	r3, [pc, #28]	@ (8002e64 <HAL_RCC_GetClockConfig+0x60>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0207 	and.w	r2, r3, #7
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	601a      	str	r2, [r3, #0]
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	40023800 	.word	0x40023800
 8002e64:	40023c00 	.word	0x40023c00

08002e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e041      	b.n	8002efe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f839 	bl	8002f06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2202      	movs	r2, #2
 8002e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	f000 f9c0 	bl	800322c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d001      	beq.n	8002f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e04e      	b.n	8002fd2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a23      	ldr	r2, [pc, #140]	@ (8002fe0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d022      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5e:	d01d      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d018      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1e      	ldr	r2, [pc, #120]	@ (8002fe8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d013      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1c      	ldr	r2, [pc, #112]	@ (8002fec <HAL_TIM_Base_Start_IT+0xd0>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d00e      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a1b      	ldr	r2, [pc, #108]	@ (8002ff0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d009      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	@ (8002ff4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d004      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0x80>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a18      	ldr	r2, [pc, #96]	@ (8002ff8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d111      	bne.n	8002fc0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b06      	cmp	r3, #6
 8002fac:	d010      	beq.n	8002fd0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f042 0201 	orr.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fbe:	e007      	b.n	8002fd0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	40010000 	.word	0x40010000
 8002fe4:	40000400 	.word	0x40000400
 8002fe8:	40000800 	.word	0x40000800
 8002fec:	40000c00 	.word	0x40000c00
 8002ff0:	40010400 	.word	0x40010400
 8002ff4:	40014000 	.word	0x40014000
 8002ff8:	40001800 	.word	0x40001800

08002ffc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d020      	beq.n	8003060 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01b      	beq.n	8003060 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f06f 0202 	mvn.w	r2, #2
 8003030:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f8d2 	bl	80031f0 <HAL_TIM_IC_CaptureCallback>
 800304c:	e005      	b.n	800305a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f8c4 	bl	80031dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f8d5 	bl	8003204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	2b00      	cmp	r3, #0
 8003068:	d020      	beq.n	80030ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d01b      	beq.n	80030ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0204 	mvn.w	r2, #4
 800307c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2202      	movs	r2, #2
 8003082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f8ac 	bl	80031f0 <HAL_TIM_IC_CaptureCallback>
 8003098:	e005      	b.n	80030a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f89e 	bl	80031dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 f8af 	bl	8003204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d020      	beq.n	80030f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f003 0308 	and.w	r3, r3, #8
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01b      	beq.n	80030f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0208 	mvn.w	r2, #8
 80030c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2204      	movs	r2, #4
 80030ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f886 	bl	80031f0 <HAL_TIM_IC_CaptureCallback>
 80030e4:	e005      	b.n	80030f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f878 	bl	80031dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f889 	bl	8003204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 0310 	and.w	r3, r3, #16
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d020      	beq.n	8003144 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0210 	mvn.w	r2, #16
 8003114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2208      	movs	r2, #8
 800311a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f860 	bl	80031f0 <HAL_TIM_IC_CaptureCallback>
 8003130:	e005      	b.n	800313e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f852 	bl	80031dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 f863 	bl	8003204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00c      	beq.n	8003168 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d007      	beq.n	8003168 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0201 	mvn.w	r2, #1
 8003160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fd fbdc 	bl	8000920 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00c      	beq.n	800318c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f906 	bl	8003398 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00c      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80031a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f834 	bl	8003218 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00c      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d007      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f06f 0220 	mvn.w	r2, #32
 80031cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f8d8 	bl	8003384 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031d4:	bf00      	nop
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a46      	ldr	r2, [pc, #280]	@ (8003358 <TIM_Base_SetConfig+0x12c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800324a:	d00f      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a43      	ldr	r2, [pc, #268]	@ (800335c <TIM_Base_SetConfig+0x130>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00b      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a42      	ldr	r2, [pc, #264]	@ (8003360 <TIM_Base_SetConfig+0x134>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d007      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a41      	ldr	r2, [pc, #260]	@ (8003364 <TIM_Base_SetConfig+0x138>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d003      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a40      	ldr	r2, [pc, #256]	@ (8003368 <TIM_Base_SetConfig+0x13c>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d108      	bne.n	800327e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003272:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a35      	ldr	r2, [pc, #212]	@ (8003358 <TIM_Base_SetConfig+0x12c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d02b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800328c:	d027      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a32      	ldr	r2, [pc, #200]	@ (800335c <TIM_Base_SetConfig+0x130>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d023      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a31      	ldr	r2, [pc, #196]	@ (8003360 <TIM_Base_SetConfig+0x134>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d01f      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a30      	ldr	r2, [pc, #192]	@ (8003364 <TIM_Base_SetConfig+0x138>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d01b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003368 <TIM_Base_SetConfig+0x13c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d017      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a2e      	ldr	r2, [pc, #184]	@ (800336c <TIM_Base_SetConfig+0x140>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d013      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003370 <TIM_Base_SetConfig+0x144>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00f      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003374 <TIM_Base_SetConfig+0x148>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d00b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003378 <TIM_Base_SetConfig+0x14c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d007      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a2a      	ldr	r2, [pc, #168]	@ (800337c <TIM_Base_SetConfig+0x150>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d003      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a29      	ldr	r2, [pc, #164]	@ (8003380 <TIM_Base_SetConfig+0x154>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d108      	bne.n	80032f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a10      	ldr	r2, [pc, #64]	@ (8003358 <TIM_Base_SetConfig+0x12c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d003      	beq.n	8003324 <TIM_Base_SetConfig+0xf8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a12      	ldr	r2, [pc, #72]	@ (8003368 <TIM_Base_SetConfig+0x13c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d103      	bne.n	800332c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b01      	cmp	r3, #1
 800333c:	d105      	bne.n	800334a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	f023 0201 	bic.w	r2, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	611a      	str	r2, [r3, #16]
  }
}
 800334a:	bf00      	nop
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40010000 	.word	0x40010000
 800335c:	40000400 	.word	0x40000400
 8003360:	40000800 	.word	0x40000800
 8003364:	40000c00 	.word	0x40000c00
 8003368:	40010400 	.word	0x40010400
 800336c:	40014000 	.word	0x40014000
 8003370:	40014400 	.word	0x40014400
 8003374:	40014800 	.word	0x40014800
 8003378:	40001800 	.word	0x40001800
 800337c:	40001c00 	.word	0x40001c00
 8003380:	40002000 	.word	0x40002000

08003384 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e042      	b.n	8003444 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fd fca2 	bl	8000d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2224      	movs	r2, #36	@ 0x24
 80033dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 ffbf 	bl	8004374 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003404:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695a      	ldr	r2, [r3, #20]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003414:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68da      	ldr	r2, [r3, #12]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003424:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08c      	sub	sp, #48	@ 0x30
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	4613      	mov	r3, r2
 8003458:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b20      	cmp	r3, #32
 8003464:	d156      	bne.n	8003514 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <HAL_UART_Transmit_DMA+0x26>
 800346c:	88fb      	ldrh	r3, [r7, #6]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e04f      	b.n	8003516 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	88fa      	ldrh	r2, [r7, #6]
 8003480:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	88fa      	ldrh	r2, [r7, #6]
 8003486:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2221      	movs	r2, #33	@ 0x21
 8003492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349a:	4a21      	ldr	r2, [pc, #132]	@ (8003520 <HAL_UART_Transmit_DMA+0xd4>)
 800349c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a2:	4a20      	ldr	r2, [pc, #128]	@ (8003524 <HAL_UART_Transmit_DMA+0xd8>)
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034aa:	4a1f      	ldr	r2, [pc, #124]	@ (8003528 <HAL_UART_Transmit_DMA+0xdc>)
 80034ac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b2:	2200      	movs	r2, #0
 80034b4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80034b6:	f107 0308 	add.w	r3, r7, #8
 80034ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80034c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034c2:	6819      	ldr	r1, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3304      	adds	r3, #4
 80034ca:	461a      	mov	r2, r3
 80034cc:	88fb      	ldrh	r3, [r7, #6]
 80034ce:	f7fe fb51 	bl	8001b74 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80034da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	3314      	adds	r3, #20
 80034e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	e853 3f00 	ldrex	r3, [r3]
 80034ea:	617b      	str	r3, [r7, #20]
   return(result);
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	3314      	adds	r3, #20
 80034fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80034fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003500:	6a39      	ldr	r1, [r7, #32]
 8003502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003504:	e841 2300 	strex	r3, r2, [r1]
 8003508:	61fb      	str	r3, [r7, #28]
   return(result);
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1e5      	bne.n	80034dc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	e000      	b.n	8003516 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003514:	2302      	movs	r3, #2
  }
}
 8003516:	4618      	mov	r0, r3
 8003518:	3730      	adds	r7, #48	@ 0x30
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	08003c01 	.word	0x08003c01
 8003524:	08003c9b 	.word	0x08003c9b
 8003528:	08003e1f 	.word	0x08003e1f

0800352c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b20      	cmp	r3, #32
 8003544:	d112      	bne.n	800356c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <HAL_UART_Receive_DMA+0x26>
 800354c:	88fb      	ldrh	r3, [r7, #6]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e00b      	b.n	800356e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	461a      	mov	r2, r3
 8003560:	68b9      	ldr	r1, [r7, #8]
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 fca6 	bl	8003eb4 <UART_Start_Receive_DMA>
 8003568:	4603      	mov	r3, r0
 800356a:	e000      	b.n	800356e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800356c:	2302      	movs	r3, #2
  }
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b090      	sub	sp, #64	@ 0x40
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800357e:	2300      	movs	r3, #0
 8003580:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800358c:	2b80      	cmp	r3, #128	@ 0x80
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b21      	cmp	r3, #33	@ 0x21
 80035a2:	d128      	bne.n	80035f6 <HAL_UART_DMAStop+0x80>
 80035a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d025      	beq.n	80035f6 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	3314      	adds	r3, #20
 80035b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	e853 3f00 	ldrex	r3, [r3]
 80035b8:	623b      	str	r3, [r7, #32]
   return(result);
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3314      	adds	r3, #20
 80035c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80035cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035d2:	e841 2300 	strex	r3, r2, [r1]
 80035d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1e5      	bne.n	80035aa <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d004      	beq.n	80035f0 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe fb1a 	bl	8001c24 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 fcf9 	bl	8003fe8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003600:	2b40      	cmp	r3, #64	@ 0x40
 8003602:	bf0c      	ite	eq
 8003604:	2301      	moveq	r3, #1
 8003606:	2300      	movne	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b22      	cmp	r3, #34	@ 0x22
 8003616:	d128      	bne.n	800366a <HAL_UART_DMAStop+0xf4>
 8003618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800361a:	2b00      	cmp	r3, #0
 800361c:	d025      	beq.n	800366a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	3314      	adds	r3, #20
 8003624:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	e853 3f00 	ldrex	r3, [r3]
 800362c:	60fb      	str	r3, [r7, #12]
   return(result);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003634:	637b      	str	r3, [r7, #52]	@ 0x34
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3314      	adds	r3, #20
 800363c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800363e:	61fa      	str	r2, [r7, #28]
 8003640:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003642:	69b9      	ldr	r1, [r7, #24]
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	e841 2300 	strex	r3, r2, [r1]
 800364a:	617b      	str	r3, [r7, #20]
   return(result);
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1e5      	bne.n	800361e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003656:	2b00      	cmp	r3, #0
 8003658:	d004      	beq.n	8003664 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe fae0 	bl	8001c24 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 fce7 	bl	8004038 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3740      	adds	r7, #64	@ 0x40
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b0ba      	sub	sp, #232	@ 0xe8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80036a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036aa:	f003 030f 	and.w	r3, r3, #15
 80036ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80036b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10f      	bne.n	80036da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d009      	beq.n	80036da <HAL_UART_IRQHandler+0x66>
 80036c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ca:	f003 0320 	and.w	r3, r3, #32
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 fd8f 	bl	80041f6 <UART_Receive_IT>
      return;
 80036d8:	e25b      	b.n	8003b92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80036da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 80de 	beq.w	80038a0 <HAL_UART_IRQHandler+0x22c>
 80036e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 80d1 	beq.w	80038a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00b      	beq.n	8003722 <HAL_UART_IRQHandler+0xae>
 800370a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800370e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003712:	2b00      	cmp	r3, #0
 8003714:	d005      	beq.n	8003722 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371a:	f043 0201 	orr.w	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00b      	beq.n	8003746 <HAL_UART_IRQHandler+0xd2>
 800372e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d005      	beq.n	8003746 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373e:	f043 0202 	orr.w	r2, r3, #2
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00b      	beq.n	800376a <HAL_UART_IRQHandler+0xf6>
 8003752:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d005      	beq.n	800376a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003762:	f043 0204 	orr.w	r2, r3, #4
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800376a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d011      	beq.n	800379a <HAL_UART_IRQHandler+0x126>
 8003776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800377a:	f003 0320 	and.w	r3, r3, #32
 800377e:	2b00      	cmp	r3, #0
 8003780:	d105      	bne.n	800378e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003782:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d005      	beq.n	800379a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003792:	f043 0208 	orr.w	r2, r3, #8
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 81f2 	beq.w	8003b88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d008      	beq.n	80037c2 <HAL_UART_IRQHandler+0x14e>
 80037b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037b4:	f003 0320 	and.w	r3, r3, #32
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d002      	beq.n	80037c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fd1a 	bl	80041f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037cc:	2b40      	cmp	r3, #64	@ 0x40
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d103      	bne.n	80037ee <HAL_UART_IRQHandler+0x17a>
 80037e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d04f      	beq.n	800388e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fc22 	bl	8004038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037fe:	2b40      	cmp	r3, #64	@ 0x40
 8003800:	d141      	bne.n	8003886 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3314      	adds	r3, #20
 8003808:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003810:	e853 3f00 	ldrex	r3, [r3]
 8003814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003818:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800381c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003820:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	3314      	adds	r3, #20
 800382a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800382e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003832:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003836:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800383a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800383e:	e841 2300 	strex	r3, r2, [r1]
 8003842:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003846:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1d9      	bne.n	8003802 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003852:	2b00      	cmp	r3, #0
 8003854:	d013      	beq.n	800387e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800385a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a54 <HAL_UART_IRQHandler+0x3e0>)
 800385c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003862:	4618      	mov	r0, r3
 8003864:	f7fe fa4e 	bl	8001d04 <HAL_DMA_Abort_IT>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d016      	beq.n	800389c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003878:	4610      	mov	r0, r2
 800387a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800387c:	e00e      	b.n	800389c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 f9a8 	bl	8003bd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003884:	e00a      	b.n	800389c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 f9a4 	bl	8003bd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388c:	e006      	b.n	800389c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f9a0 	bl	8003bd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800389a:	e175      	b.n	8003b88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800389c:	bf00      	nop
    return;
 800389e:	e173      	b.n	8003b88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	f040 814f 	bne.w	8003b48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ae:	f003 0310 	and.w	r3, r3, #16
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 8148 	beq.w	8003b48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80038b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 8141 	beq.w	8003b48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	60bb      	str	r3, [r7, #8]
 80038da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e6:	2b40      	cmp	r3, #64	@ 0x40
 80038e8:	f040 80b6 	bne.w	8003a58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 8145 	beq.w	8003b8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800390a:	429a      	cmp	r2, r3
 800390c:	f080 813e 	bcs.w	8003b8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003916:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800391c:	69db      	ldr	r3, [r3, #28]
 800391e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003922:	f000 8088 	beq.w	8003a36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003930:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800393c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003944:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	330c      	adds	r3, #12
 800394e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003952:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003956:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800395e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003962:	e841 2300 	strex	r3, r2, [r1]
 8003966:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800396a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1d9      	bne.n	8003926 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3314      	adds	r3, #20
 8003978:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800397c:	e853 3f00 	ldrex	r3, [r3]
 8003980:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003984:	f023 0301 	bic.w	r3, r3, #1
 8003988:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	3314      	adds	r3, #20
 8003992:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003996:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800399a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800399e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80039a2:	e841 2300 	strex	r3, r2, [r1]
 80039a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1e1      	bne.n	8003972 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	3314      	adds	r3, #20
 80039b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039b8:	e853 3f00 	ldrex	r3, [r3]
 80039bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80039be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	3314      	adds	r3, #20
 80039ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80039d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80039d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039da:	e841 2300 	strex	r3, r2, [r1]
 80039de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80039e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1e3      	bne.n	80039ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	330c      	adds	r3, #12
 80039fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039fe:	e853 3f00 	ldrex	r3, [r3]
 8003a02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a06:	f023 0310 	bic.w	r3, r3, #16
 8003a0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	330c      	adds	r3, #12
 8003a14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a18:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a1a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a20:	e841 2300 	strex	r3, r2, [r1]
 8003a24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1e3      	bne.n	80039f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe f8f7 	bl	8001c24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f8cb 	bl	8003be8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a52:	e09b      	b.n	8003b8c <HAL_UART_IRQHandler+0x518>
 8003a54:	080040ff 	.word	0x080040ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 808e 	beq.w	8003b90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003a74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 8089 	beq.w	8003b90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	330c      	adds	r3, #12
 8003a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a88:	e853 3f00 	ldrex	r3, [r3]
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003aa2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003aa4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003aa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003aaa:	e841 2300 	strex	r3, r2, [r1]
 8003aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1e3      	bne.n	8003a7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	3314      	adds	r3, #20
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	e853 3f00 	ldrex	r3, [r3]
 8003ac4:	623b      	str	r3, [r7, #32]
   return(result);
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	f023 0301 	bic.w	r3, r3, #1
 8003acc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	3314      	adds	r3, #20
 8003ad6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ada:	633a      	str	r2, [r7, #48]	@ 0x30
 8003adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ade:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae2:	e841 2300 	strex	r3, r2, [r1]
 8003ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1e3      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2220      	movs	r2, #32
 8003af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	330c      	adds	r3, #12
 8003b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f023 0310 	bic.w	r3, r3, #16
 8003b12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003b20:	61fa      	str	r2, [r7, #28]
 8003b22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	69b9      	ldr	r1, [r7, #24]
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e3      	bne.n	8003afc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b3e:	4619      	mov	r1, r3
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f851 	bl	8003be8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b46:	e023      	b.n	8003b90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d009      	beq.n	8003b68 <HAL_UART_IRQHandler+0x4f4>
 8003b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d003      	beq.n	8003b68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 fae0 	bl	8004126 <UART_Transmit_IT>
    return;
 8003b66:	e014      	b.n	8003b92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00e      	beq.n	8003b92 <HAL_UART_IRQHandler+0x51e>
 8003b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fb20 	bl	80041c6 <UART_EndTransmit_IT>
    return;
 8003b86:	e004      	b.n	8003b92 <HAL_UART_IRQHandler+0x51e>
    return;
 8003b88:	bf00      	nop
 8003b8a:	e002      	b.n	8003b92 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b8c:	bf00      	nop
 8003b8e:	e000      	b.n	8003b92 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b90:	bf00      	nop
  }
}
 8003b92:	37e8      	adds	r7, #232	@ 0xe8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b090      	sub	sp, #64	@ 0x40
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d137      	bne.n	8003c8c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1e:	2200      	movs	r2, #0
 8003c20:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	3314      	adds	r3, #20
 8003c28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2c:	e853 3f00 	ldrex	r3, [r3]
 8003c30:	623b      	str	r3, [r7, #32]
   return(result);
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3314      	adds	r3, #20
 8003c40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c42:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c4a:	e841 2300 	strex	r3, r2, [r1]
 8003c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e5      	bne.n	8003c22 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	330c      	adds	r3, #12
 8003c5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c76:	61fa      	str	r2, [r7, #28]
 8003c78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	69b9      	ldr	r1, [r7, #24]
 8003c7c:	69fa      	ldr	r2, [r7, #28]
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	617b      	str	r3, [r7, #20]
   return(result);
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e5      	bne.n	8003c56 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c8a:	e002      	b.n	8003c92 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003c8c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003c8e:	f7ff ff83 	bl	8003b98 <HAL_UART_TxCpltCallback>
}
 8003c92:	bf00      	nop
 8003c94:	3740      	adds	r7, #64	@ 0x40
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b084      	sub	sp, #16
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f7ff ff7f 	bl	8003bac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b09c      	sub	sp, #112	@ 0x70
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d172      	bne.n	8003db8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003cd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	330c      	adds	r3, #12
 8003cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ce2:	e853 3f00 	ldrex	r3, [r3]
 8003ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cee:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	330c      	adds	r3, #12
 8003cf6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003cf8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003cfa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cfe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d00:	e841 2300 	strex	r3, r2, [r1]
 8003d04:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1e5      	bne.n	8003cd8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	3314      	adds	r3, #20
 8003d12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d16:	e853 3f00 	ldrex	r3, [r3]
 8003d1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d1e:	f023 0301 	bic.w	r3, r3, #1
 8003d22:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	3314      	adds	r3, #20
 8003d2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003d2c:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d2e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d34:	e841 2300 	strex	r3, r2, [r1]
 8003d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1e5      	bne.n	8003d0c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	3314      	adds	r3, #20
 8003d46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d56:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3314      	adds	r3, #20
 8003d5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d60:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d68:	e841 2300 	strex	r3, r2, [r1]
 8003d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e5      	bne.n	8003d40 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d119      	bne.n	8003db8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	330c      	adds	r3, #12
 8003d8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	e853 3f00 	ldrex	r3, [r3]
 8003d92:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f023 0310 	bic.w	r3, r3, #16
 8003d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	330c      	adds	r3, #12
 8003da2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003da4:	61fa      	str	r2, [r7, #28]
 8003da6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da8:	69b9      	ldr	r1, [r7, #24]
 8003daa:	69fa      	ldr	r2, [r7, #28]
 8003dac:	e841 2300 	strex	r3, r2, [r1]
 8003db0:	617b      	str	r3, [r7, #20]
   return(result);
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1e5      	bne.n	8003d84 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dba:	2200      	movs	r2, #0
 8003dbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d106      	bne.n	8003dd4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003dca:	4619      	mov	r1, r3
 8003dcc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003dce:	f7ff ff0b 	bl	8003be8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003dd2:	e002      	b.n	8003dda <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003dd4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003dd6:	f7fd fce5 	bl	80017a4 <HAL_UART_RxCpltCallback>
}
 8003dda:	bf00      	nop
 8003ddc:	3770      	adds	r7, #112	@ 0x70
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dee:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2201      	movs	r2, #1
 8003df4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d108      	bne.n	8003e10 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e02:	085b      	lsrs	r3, r3, #1
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	4619      	mov	r1, r3
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f7ff feed 	bl	8003be8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e0e:	e002      	b.n	8003e16 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f7ff fed5 	bl	8003bc0 <HAL_UART_RxHalfCpltCallback>
}
 8003e16:	bf00      	nop
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b084      	sub	sp, #16
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b80      	cmp	r3, #128	@ 0x80
 8003e3c:	bf0c      	ite	eq
 8003e3e:	2301      	moveq	r3, #1
 8003e40:	2300      	movne	r3, #0
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b21      	cmp	r3, #33	@ 0x21
 8003e50:	d108      	bne.n	8003e64 <UART_DMAError+0x46>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003e5e:	68b8      	ldr	r0, [r7, #8]
 8003e60:	f000 f8c2 	bl	8003fe8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e6e:	2b40      	cmp	r3, #64	@ 0x40
 8003e70:	bf0c      	ite	eq
 8003e72:	2301      	moveq	r3, #1
 8003e74:	2300      	movne	r3, #0
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b22      	cmp	r3, #34	@ 0x22
 8003e84:	d108      	bne.n	8003e98 <UART_DMAError+0x7a>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003e92:	68b8      	ldr	r0, [r7, #8]
 8003e94:	f000 f8d0 	bl	8004038 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9c:	f043 0210 	orr.w	r2, r3, #16
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ea4:	68b8      	ldr	r0, [r7, #8]
 8003ea6:	f7ff fe95 	bl	8003bd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003eaa:	bf00      	nop
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
	...

08003eb4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b098      	sub	sp, #96	@ 0x60
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	88fa      	ldrh	r2, [r7, #6]
 8003ecc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2222      	movs	r2, #34	@ 0x22
 8003ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee0:	4a3e      	ldr	r2, [pc, #248]	@ (8003fdc <UART_Start_Receive_DMA+0x128>)
 8003ee2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee8:	4a3d      	ldr	r2, [pc, #244]	@ (8003fe0 <UART_Start_Receive_DMA+0x12c>)
 8003eea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef0:	4a3c      	ldr	r2, [pc, #240]	@ (8003fe4 <UART_Start_Receive_DMA+0x130>)
 8003ef2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef8:	2200      	movs	r2, #0
 8003efa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003efc:	f107 0308 	add.w	r3, r7, #8
 8003f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	88fb      	ldrh	r3, [r7, #6]
 8003f14:	f7fd fe2e 	bl	8001b74 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003f18:	2300      	movs	r3, #0
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	613b      	str	r3, [r7, #16]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d019      	beq.n	8003f6a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	330c      	adds	r3, #12
 8003f3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f40:	e853 3f00 	ldrex	r3, [r3]
 8003f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	330c      	adds	r3, #12
 8003f54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f56:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003f58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003f5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f5e:	e841 2300 	strex	r3, r2, [r1]
 8003f62:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1e5      	bne.n	8003f36 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3314      	adds	r3, #20
 8003f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f74:	e853 3f00 	ldrex	r3, [r3]
 8003f78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7c:	f043 0301 	orr.w	r3, r3, #1
 8003f80:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3314      	adds	r3, #20
 8003f88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003f8a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003f90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e5      	bne.n	8003f6a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3314      	adds	r3, #20
 8003fa4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	e853 3f00 	ldrex	r3, [r3]
 8003fac:	617b      	str	r3, [r7, #20]
   return(result);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fb4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3314      	adds	r3, #20
 8003fbc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003fbe:	627a      	str	r2, [r7, #36]	@ 0x24
 8003fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc2:	6a39      	ldr	r1, [r7, #32]
 8003fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc6:	e841 2300 	strex	r3, r2, [r1]
 8003fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1e5      	bne.n	8003f9e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3760      	adds	r7, #96	@ 0x60
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	08003cb7 	.word	0x08003cb7
 8003fe0:	08003de3 	.word	0x08003de3
 8003fe4:	08003e1f 	.word	0x08003e1f

08003fe8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	@ 0x24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	330c      	adds	r3, #12
 8003ff6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	e853 3f00 	ldrex	r3, [r3]
 8003ffe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	69fa      	ldr	r2, [r7, #28]
 8004010:	61ba      	str	r2, [r7, #24]
 8004012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004014:	6979      	ldr	r1, [r7, #20]
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	e841 2300 	strex	r3, r2, [r1]
 800401c:	613b      	str	r3, [r7, #16]
   return(result);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1e5      	bne.n	8003ff0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800402c:	bf00      	nop
 800402e:	3724      	adds	r7, #36	@ 0x24
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004038:	b480      	push	{r7}
 800403a:	b095      	sub	sp, #84	@ 0x54
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	330c      	adds	r3, #12
 8004046:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800404a:	e853 3f00 	ldrex	r3, [r3]
 800404e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004052:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004056:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	330c      	adds	r3, #12
 800405e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004060:	643a      	str	r2, [r7, #64]	@ 0x40
 8004062:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004064:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004066:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004068:	e841 2300 	strex	r3, r2, [r1]
 800406c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800406e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e5      	bne.n	8004040 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3314      	adds	r3, #20
 800407a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	e853 3f00 	ldrex	r3, [r3]
 8004082:	61fb      	str	r3, [r7, #28]
   return(result);
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	f023 0301 	bic.w	r3, r3, #1
 800408a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3314      	adds	r3, #20
 8004092:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004094:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004096:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800409a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800409c:	e841 2300 	strex	r3, r2, [r1]
 80040a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e5      	bne.n	8004074 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d119      	bne.n	80040e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	330c      	adds	r3, #12
 80040b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	60bb      	str	r3, [r7, #8]
   return(result);
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f023 0310 	bic.w	r3, r3, #16
 80040c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	330c      	adds	r3, #12
 80040ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040d0:	61ba      	str	r2, [r7, #24]
 80040d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d4:	6979      	ldr	r1, [r7, #20]
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	e841 2300 	strex	r3, r2, [r1]
 80040dc:	613b      	str	r3, [r7, #16]
   return(result);
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1e5      	bne.n	80040b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80040f2:	bf00      	nop
 80040f4:	3754      	adds	r7, #84	@ 0x54
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b084      	sub	sp, #16
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f7ff fd5b 	bl	8003bd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800411e:	bf00      	nop
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004126:	b480      	push	{r7}
 8004128:	b085      	sub	sp, #20
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b21      	cmp	r3, #33	@ 0x21
 8004138:	d13e      	bne.n	80041b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004142:	d114      	bne.n	800416e <UART_Transmit_IT+0x48>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d110      	bne.n	800416e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004160:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	621a      	str	r2, [r3, #32]
 800416c:	e008      	b.n	8004180 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	1c59      	adds	r1, r3, #1
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	6211      	str	r1, [r2, #32]
 8004178:	781a      	ldrb	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29b      	uxth	r3, r3
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4619      	mov	r1, r3
 800418e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10f      	bne.n	80041b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	e000      	b.n	80041ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80041b8:	2302      	movs	r3, #2
  }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68da      	ldr	r2, [r3, #12]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7ff fcd6 	bl	8003b98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b08c      	sub	sp, #48	@ 0x30
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b22      	cmp	r3, #34	@ 0x22
 8004208:	f040 80ae 	bne.w	8004368 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004214:	d117      	bne.n	8004246 <UART_Receive_IT+0x50>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d113      	bne.n	8004246 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800421e:	2300      	movs	r3, #0
 8004220:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	b29b      	uxth	r3, r3
 8004230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004234:	b29a      	uxth	r2, r3
 8004236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004238:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423e:	1c9a      	adds	r2, r3, #2
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	629a      	str	r2, [r3, #40]	@ 0x28
 8004244:	e026      	b.n	8004294 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800424c:	2300      	movs	r3, #0
 800424e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004258:	d007      	beq.n	800426a <UART_Receive_IT+0x74>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10a      	bne.n	8004278 <UART_Receive_IT+0x82>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	e008      	b.n	800428a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004284:	b2da      	uxtb	r2, r3
 8004286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004288:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004298:	b29b      	uxth	r3, r3
 800429a:	3b01      	subs	r3, #1
 800429c:	b29b      	uxth	r3, r3
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	4619      	mov	r1, r3
 80042a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d15d      	bne.n	8004364 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0220 	bic.w	r2, r2, #32
 80042b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68da      	ldr	r2, [r3, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695a      	ldr	r2, [r3, #20]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0201 	bic.w	r2, r2, #1
 80042d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d135      	bne.n	800435a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	330c      	adds	r3, #12
 80042fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	e853 3f00 	ldrex	r3, [r3]
 8004302:	613b      	str	r3, [r7, #16]
   return(result);
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f023 0310 	bic.w	r3, r3, #16
 800430a:	627b      	str	r3, [r7, #36]	@ 0x24
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	330c      	adds	r3, #12
 8004312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004314:	623a      	str	r2, [r7, #32]
 8004316:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004318:	69f9      	ldr	r1, [r7, #28]
 800431a:	6a3a      	ldr	r2, [r7, #32]
 800431c:	e841 2300 	strex	r3, r2, [r1]
 8004320:	61bb      	str	r3, [r7, #24]
   return(result);
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1e5      	bne.n	80042f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	2b10      	cmp	r3, #16
 8004334:	d10a      	bne.n	800434c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004336:	2300      	movs	r3, #0
 8004338:	60fb      	str	r3, [r7, #12]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	60fb      	str	r3, [r7, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004350:	4619      	mov	r1, r3
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fc48 	bl	8003be8 <HAL_UARTEx_RxEventCallback>
 8004358:	e002      	b.n	8004360 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7fd fa22 	bl	80017a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004360:	2300      	movs	r3, #0
 8004362:	e002      	b.n	800436a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	e000      	b.n	800436a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004368:	2302      	movs	r3, #2
  }
}
 800436a:	4618      	mov	r0, r3
 800436c:	3730      	adds	r7, #48	@ 0x30
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004378:	b0c0      	sub	sp, #256	@ 0x100
 800437a:	af00      	add	r7, sp, #0
 800437c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004390:	68d9      	ldr	r1, [r3, #12]
 8004392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	ea40 0301 	orr.w	r3, r0, r1
 800439c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800439e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	431a      	orrs	r2, r3
 80043ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80043cc:	f021 010c 	bic.w	r1, r1, #12
 80043d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043da:	430b      	orrs	r3, r1
 80043dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ee:	6999      	ldr	r1, [r3, #24]
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	ea40 0301 	orr.w	r3, r0, r1
 80043fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	4b8f      	ldr	r3, [pc, #572]	@ (8004640 <UART_SetConfig+0x2cc>)
 8004404:	429a      	cmp	r2, r3
 8004406:	d005      	beq.n	8004414 <UART_SetConfig+0xa0>
 8004408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4b8d      	ldr	r3, [pc, #564]	@ (8004644 <UART_SetConfig+0x2d0>)
 8004410:	429a      	cmp	r2, r3
 8004412:	d104      	bne.n	800441e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004414:	f7fe fce2 	bl	8002ddc <HAL_RCC_GetPCLK2Freq>
 8004418:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800441c:	e003      	b.n	8004426 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800441e:	f7fe fcc9 	bl	8002db4 <HAL_RCC_GetPCLK1Freq>
 8004422:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004430:	f040 810c 	bne.w	800464c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004438:	2200      	movs	r2, #0
 800443a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800443e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004442:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004446:	4622      	mov	r2, r4
 8004448:	462b      	mov	r3, r5
 800444a:	1891      	adds	r1, r2, r2
 800444c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800444e:	415b      	adcs	r3, r3
 8004450:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004452:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004456:	4621      	mov	r1, r4
 8004458:	eb12 0801 	adds.w	r8, r2, r1
 800445c:	4629      	mov	r1, r5
 800445e:	eb43 0901 	adc.w	r9, r3, r1
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	f04f 0300 	mov.w	r3, #0
 800446a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800446e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004472:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004476:	4690      	mov	r8, r2
 8004478:	4699      	mov	r9, r3
 800447a:	4623      	mov	r3, r4
 800447c:	eb18 0303 	adds.w	r3, r8, r3
 8004480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004484:	462b      	mov	r3, r5
 8004486:	eb49 0303 	adc.w	r3, r9, r3
 800448a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800448e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800449a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800449e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80044a2:	460b      	mov	r3, r1
 80044a4:	18db      	adds	r3, r3, r3
 80044a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80044a8:	4613      	mov	r3, r2
 80044aa:	eb42 0303 	adc.w	r3, r2, r3
 80044ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80044b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80044b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80044b8:	f7fb ff42 	bl	8000340 <__aeabi_uldivmod>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4b61      	ldr	r3, [pc, #388]	@ (8004648 <UART_SetConfig+0x2d4>)
 80044c2:	fba3 2302 	umull	r2, r3, r3, r2
 80044c6:	095b      	lsrs	r3, r3, #5
 80044c8:	011c      	lsls	r4, r3, #4
 80044ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044ce:	2200      	movs	r2, #0
 80044d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044dc:	4642      	mov	r2, r8
 80044de:	464b      	mov	r3, r9
 80044e0:	1891      	adds	r1, r2, r2
 80044e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044e4:	415b      	adcs	r3, r3
 80044e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044ec:	4641      	mov	r1, r8
 80044ee:	eb12 0a01 	adds.w	sl, r2, r1
 80044f2:	4649      	mov	r1, r9
 80044f4:	eb43 0b01 	adc.w	fp, r3, r1
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	f04f 0300 	mov.w	r3, #0
 8004500:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004504:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004508:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800450c:	4692      	mov	sl, r2
 800450e:	469b      	mov	fp, r3
 8004510:	4643      	mov	r3, r8
 8004512:	eb1a 0303 	adds.w	r3, sl, r3
 8004516:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800451a:	464b      	mov	r3, r9
 800451c:	eb4b 0303 	adc.w	r3, fp, r3
 8004520:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004530:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004534:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004538:	460b      	mov	r3, r1
 800453a:	18db      	adds	r3, r3, r3
 800453c:	643b      	str	r3, [r7, #64]	@ 0x40
 800453e:	4613      	mov	r3, r2
 8004540:	eb42 0303 	adc.w	r3, r2, r3
 8004544:	647b      	str	r3, [r7, #68]	@ 0x44
 8004546:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800454a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800454e:	f7fb fef7 	bl	8000340 <__aeabi_uldivmod>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4611      	mov	r1, r2
 8004558:	4b3b      	ldr	r3, [pc, #236]	@ (8004648 <UART_SetConfig+0x2d4>)
 800455a:	fba3 2301 	umull	r2, r3, r3, r1
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2264      	movs	r2, #100	@ 0x64
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	1acb      	subs	r3, r1, r3
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800456e:	4b36      	ldr	r3, [pc, #216]	@ (8004648 <UART_SetConfig+0x2d4>)
 8004570:	fba3 2302 	umull	r2, r3, r3, r2
 8004574:	095b      	lsrs	r3, r3, #5
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800457c:	441c      	add	r4, r3
 800457e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004582:	2200      	movs	r2, #0
 8004584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004588:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800458c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004590:	4642      	mov	r2, r8
 8004592:	464b      	mov	r3, r9
 8004594:	1891      	adds	r1, r2, r2
 8004596:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004598:	415b      	adcs	r3, r3
 800459a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800459c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80045a0:	4641      	mov	r1, r8
 80045a2:	1851      	adds	r1, r2, r1
 80045a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80045a6:	4649      	mov	r1, r9
 80045a8:	414b      	adcs	r3, r1
 80045aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	f04f 0300 	mov.w	r3, #0
 80045b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80045b8:	4659      	mov	r1, fp
 80045ba:	00cb      	lsls	r3, r1, #3
 80045bc:	4651      	mov	r1, sl
 80045be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045c2:	4651      	mov	r1, sl
 80045c4:	00ca      	lsls	r2, r1, #3
 80045c6:	4610      	mov	r0, r2
 80045c8:	4619      	mov	r1, r3
 80045ca:	4603      	mov	r3, r0
 80045cc:	4642      	mov	r2, r8
 80045ce:	189b      	adds	r3, r3, r2
 80045d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045d4:	464b      	mov	r3, r9
 80045d6:	460a      	mov	r2, r1
 80045d8:	eb42 0303 	adc.w	r3, r2, r3
 80045dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045f4:	460b      	mov	r3, r1
 80045f6:	18db      	adds	r3, r3, r3
 80045f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045fa:	4613      	mov	r3, r2
 80045fc:	eb42 0303 	adc.w	r3, r2, r3
 8004600:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004606:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800460a:	f7fb fe99 	bl	8000340 <__aeabi_uldivmod>
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4b0d      	ldr	r3, [pc, #52]	@ (8004648 <UART_SetConfig+0x2d4>)
 8004614:	fba3 1302 	umull	r1, r3, r3, r2
 8004618:	095b      	lsrs	r3, r3, #5
 800461a:	2164      	movs	r1, #100	@ 0x64
 800461c:	fb01 f303 	mul.w	r3, r1, r3
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	3332      	adds	r3, #50	@ 0x32
 8004626:	4a08      	ldr	r2, [pc, #32]	@ (8004648 <UART_SetConfig+0x2d4>)
 8004628:	fba2 2303 	umull	r2, r3, r2, r3
 800462c:	095b      	lsrs	r3, r3, #5
 800462e:	f003 0207 	and.w	r2, r3, #7
 8004632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4422      	add	r2, r4
 800463a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800463c:	e106      	b.n	800484c <UART_SetConfig+0x4d8>
 800463e:	bf00      	nop
 8004640:	40011000 	.word	0x40011000
 8004644:	40011400 	.word	0x40011400
 8004648:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800464c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004650:	2200      	movs	r2, #0
 8004652:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004656:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800465a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800465e:	4642      	mov	r2, r8
 8004660:	464b      	mov	r3, r9
 8004662:	1891      	adds	r1, r2, r2
 8004664:	6239      	str	r1, [r7, #32]
 8004666:	415b      	adcs	r3, r3
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
 800466a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800466e:	4641      	mov	r1, r8
 8004670:	1854      	adds	r4, r2, r1
 8004672:	4649      	mov	r1, r9
 8004674:	eb43 0501 	adc.w	r5, r3, r1
 8004678:	f04f 0200 	mov.w	r2, #0
 800467c:	f04f 0300 	mov.w	r3, #0
 8004680:	00eb      	lsls	r3, r5, #3
 8004682:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004686:	00e2      	lsls	r2, r4, #3
 8004688:	4614      	mov	r4, r2
 800468a:	461d      	mov	r5, r3
 800468c:	4643      	mov	r3, r8
 800468e:	18e3      	adds	r3, r4, r3
 8004690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004694:	464b      	mov	r3, r9
 8004696:	eb45 0303 	adc.w	r3, r5, r3
 800469a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800469e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80046ba:	4629      	mov	r1, r5
 80046bc:	008b      	lsls	r3, r1, #2
 80046be:	4621      	mov	r1, r4
 80046c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046c4:	4621      	mov	r1, r4
 80046c6:	008a      	lsls	r2, r1, #2
 80046c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80046cc:	f7fb fe38 	bl	8000340 <__aeabi_uldivmod>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4b60      	ldr	r3, [pc, #384]	@ (8004858 <UART_SetConfig+0x4e4>)
 80046d6:	fba3 2302 	umull	r2, r3, r3, r2
 80046da:	095b      	lsrs	r3, r3, #5
 80046dc:	011c      	lsls	r4, r3, #4
 80046de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046e2:	2200      	movs	r2, #0
 80046e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046f0:	4642      	mov	r2, r8
 80046f2:	464b      	mov	r3, r9
 80046f4:	1891      	adds	r1, r2, r2
 80046f6:	61b9      	str	r1, [r7, #24]
 80046f8:	415b      	adcs	r3, r3
 80046fa:	61fb      	str	r3, [r7, #28]
 80046fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004700:	4641      	mov	r1, r8
 8004702:	1851      	adds	r1, r2, r1
 8004704:	6139      	str	r1, [r7, #16]
 8004706:	4649      	mov	r1, r9
 8004708:	414b      	adcs	r3, r1
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004718:	4659      	mov	r1, fp
 800471a:	00cb      	lsls	r3, r1, #3
 800471c:	4651      	mov	r1, sl
 800471e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004722:	4651      	mov	r1, sl
 8004724:	00ca      	lsls	r2, r1, #3
 8004726:	4610      	mov	r0, r2
 8004728:	4619      	mov	r1, r3
 800472a:	4603      	mov	r3, r0
 800472c:	4642      	mov	r2, r8
 800472e:	189b      	adds	r3, r3, r2
 8004730:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004734:	464b      	mov	r3, r9
 8004736:	460a      	mov	r2, r1
 8004738:	eb42 0303 	adc.w	r3, r2, r3
 800473c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	67bb      	str	r3, [r7, #120]	@ 0x78
 800474a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	f04f 0300 	mov.w	r3, #0
 8004754:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004758:	4649      	mov	r1, r9
 800475a:	008b      	lsls	r3, r1, #2
 800475c:	4641      	mov	r1, r8
 800475e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004762:	4641      	mov	r1, r8
 8004764:	008a      	lsls	r2, r1, #2
 8004766:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800476a:	f7fb fde9 	bl	8000340 <__aeabi_uldivmod>
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	4611      	mov	r1, r2
 8004774:	4b38      	ldr	r3, [pc, #224]	@ (8004858 <UART_SetConfig+0x4e4>)
 8004776:	fba3 2301 	umull	r2, r3, r3, r1
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	2264      	movs	r2, #100	@ 0x64
 800477e:	fb02 f303 	mul.w	r3, r2, r3
 8004782:	1acb      	subs	r3, r1, r3
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	3332      	adds	r3, #50	@ 0x32
 8004788:	4a33      	ldr	r2, [pc, #204]	@ (8004858 <UART_SetConfig+0x4e4>)
 800478a:	fba2 2303 	umull	r2, r3, r2, r3
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004794:	441c      	add	r4, r3
 8004796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800479a:	2200      	movs	r2, #0
 800479c:	673b      	str	r3, [r7, #112]	@ 0x70
 800479e:	677a      	str	r2, [r7, #116]	@ 0x74
 80047a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80047a4:	4642      	mov	r2, r8
 80047a6:	464b      	mov	r3, r9
 80047a8:	1891      	adds	r1, r2, r2
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	415b      	adcs	r3, r3
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047b4:	4641      	mov	r1, r8
 80047b6:	1851      	adds	r1, r2, r1
 80047b8:	6039      	str	r1, [r7, #0]
 80047ba:	4649      	mov	r1, r9
 80047bc:	414b      	adcs	r3, r1
 80047be:	607b      	str	r3, [r7, #4]
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047cc:	4659      	mov	r1, fp
 80047ce:	00cb      	lsls	r3, r1, #3
 80047d0:	4651      	mov	r1, sl
 80047d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047d6:	4651      	mov	r1, sl
 80047d8:	00ca      	lsls	r2, r1, #3
 80047da:	4610      	mov	r0, r2
 80047dc:	4619      	mov	r1, r3
 80047de:	4603      	mov	r3, r0
 80047e0:	4642      	mov	r2, r8
 80047e2:	189b      	adds	r3, r3, r2
 80047e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047e6:	464b      	mov	r3, r9
 80047e8:	460a      	mov	r2, r1
 80047ea:	eb42 0303 	adc.w	r3, r2, r3
 80047ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80047fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80047fc:	f04f 0200 	mov.w	r2, #0
 8004800:	f04f 0300 	mov.w	r3, #0
 8004804:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004808:	4649      	mov	r1, r9
 800480a:	008b      	lsls	r3, r1, #2
 800480c:	4641      	mov	r1, r8
 800480e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004812:	4641      	mov	r1, r8
 8004814:	008a      	lsls	r2, r1, #2
 8004816:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800481a:	f7fb fd91 	bl	8000340 <__aeabi_uldivmod>
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	4b0d      	ldr	r3, [pc, #52]	@ (8004858 <UART_SetConfig+0x4e4>)
 8004824:	fba3 1302 	umull	r1, r3, r3, r2
 8004828:	095b      	lsrs	r3, r3, #5
 800482a:	2164      	movs	r1, #100	@ 0x64
 800482c:	fb01 f303 	mul.w	r3, r1, r3
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	3332      	adds	r3, #50	@ 0x32
 8004836:	4a08      	ldr	r2, [pc, #32]	@ (8004858 <UART_SetConfig+0x4e4>)
 8004838:	fba2 2303 	umull	r2, r3, r2, r3
 800483c:	095b      	lsrs	r3, r3, #5
 800483e:	f003 020f 	and.w	r2, r3, #15
 8004842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4422      	add	r2, r4
 800484a:	609a      	str	r2, [r3, #8]
}
 800484c:	bf00      	nop
 800484e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004852:	46bd      	mov	sp, r7
 8004854:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004858:	51eb851f 	.word	0x51eb851f

0800485c <__NVIC_SetPriority>:
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	6039      	str	r1, [r7, #0]
 8004866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486c:	2b00      	cmp	r3, #0
 800486e:	db0a      	blt.n	8004886 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	490c      	ldr	r1, [pc, #48]	@ (80048a8 <__NVIC_SetPriority+0x4c>)
 8004876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487a:	0112      	lsls	r2, r2, #4
 800487c:	b2d2      	uxtb	r2, r2
 800487e:	440b      	add	r3, r1
 8004880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004884:	e00a      	b.n	800489c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	b2da      	uxtb	r2, r3
 800488a:	4908      	ldr	r1, [pc, #32]	@ (80048ac <__NVIC_SetPriority+0x50>)
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	3b04      	subs	r3, #4
 8004894:	0112      	lsls	r2, r2, #4
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	440b      	add	r3, r1
 800489a:	761a      	strb	r2, [r3, #24]
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	e000e100 	.word	0xe000e100
 80048ac:	e000ed00 	.word	0xe000ed00

080048b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <SysTick_Handler+0x1c>)
 80048b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80048b8:	f001 fd6e 	bl	8006398 <xTaskGetSchedulerState>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d001      	beq.n	80048c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80048c2:	f002 fb69 	bl	8006f98 <xPortSysTickHandler>
  }
}
 80048c6:	bf00      	nop
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	e000e010 	.word	0xe000e010

080048d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80048d4:	2100      	movs	r1, #0
 80048d6:	f06f 0004 	mvn.w	r0, #4
 80048da:	f7ff ffbf 	bl	800485c <__NVIC_SetPriority>
#endif
}
 80048de:	bf00      	nop
 80048e0:	bd80      	pop	{r7, pc}
	...

080048e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ea:	f3ef 8305 	mrs	r3, IPSR
 80048ee:	603b      	str	r3, [r7, #0]
  return(result);
 80048f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d003      	beq.n	80048fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80048f6:	f06f 0305 	mvn.w	r3, #5
 80048fa:	607b      	str	r3, [r7, #4]
 80048fc:	e00c      	b.n	8004918 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80048fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004928 <osKernelInitialize+0x44>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d105      	bne.n	8004912 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004906:	4b08      	ldr	r3, [pc, #32]	@ (8004928 <osKernelInitialize+0x44>)
 8004908:	2201      	movs	r2, #1
 800490a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800490c:	2300      	movs	r3, #0
 800490e:	607b      	str	r3, [r7, #4]
 8004910:	e002      	b.n	8004918 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004912:	f04f 33ff 	mov.w	r3, #4294967295
 8004916:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004918:	687b      	ldr	r3, [r7, #4]
}
 800491a:	4618      	mov	r0, r3
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	200046b4 	.word	0x200046b4

0800492c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004932:	f3ef 8305 	mrs	r3, IPSR
 8004936:	603b      	str	r3, [r7, #0]
  return(result);
 8004938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <osKernelStart+0x1a>
    stat = osErrorISR;
 800493e:	f06f 0305 	mvn.w	r3, #5
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	e010      	b.n	8004968 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004946:	4b0b      	ldr	r3, [pc, #44]	@ (8004974 <osKernelStart+0x48>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d109      	bne.n	8004962 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800494e:	f7ff ffbf 	bl	80048d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004952:	4b08      	ldr	r3, [pc, #32]	@ (8004974 <osKernelStart+0x48>)
 8004954:	2202      	movs	r2, #2
 8004956:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004958:	f001 f892 	bl	8005a80 <vTaskStartScheduler>
      stat = osOK;
 800495c:	2300      	movs	r3, #0
 800495e:	607b      	str	r3, [r7, #4]
 8004960:	e002      	b.n	8004968 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004962:	f04f 33ff 	mov.w	r3, #4294967295
 8004966:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004968:	687b      	ldr	r3, [r7, #4]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	200046b4 	.word	0x200046b4

08004978 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004978:	b580      	push	{r7, lr}
 800497a:	b08e      	sub	sp, #56	@ 0x38
 800497c:	af04      	add	r7, sp, #16
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004984:	2300      	movs	r3, #0
 8004986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004988:	f3ef 8305 	mrs	r3, IPSR
 800498c:	617b      	str	r3, [r7, #20]
  return(result);
 800498e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004990:	2b00      	cmp	r3, #0
 8004992:	d17e      	bne.n	8004a92 <osThreadNew+0x11a>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d07b      	beq.n	8004a92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800499a:	2380      	movs	r3, #128	@ 0x80
 800499c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800499e:	2318      	movs	r3, #24
 80049a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80049a6:	f04f 33ff 	mov.w	r3, #4294967295
 80049aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d045      	beq.n	8004a3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <osThreadNew+0x48>
        name = attr->name;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d008      	beq.n	80049e6 <osThreadNew+0x6e>
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	2b38      	cmp	r3, #56	@ 0x38
 80049d8:	d805      	bhi.n	80049e6 <osThreadNew+0x6e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <osThreadNew+0x72>
        return (NULL);
 80049e6:	2300      	movs	r3, #0
 80049e8:	e054      	b.n	8004a94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	089b      	lsrs	r3, r3, #2
 80049f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00e      	beq.n	8004a20 <osThreadNew+0xa8>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	2ba7      	cmp	r3, #167	@ 0xa7
 8004a08:	d90a      	bls.n	8004a20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d006      	beq.n	8004a20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <osThreadNew+0xa8>
        mem = 1;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	61bb      	str	r3, [r7, #24]
 8004a1e:	e010      	b.n	8004a42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10c      	bne.n	8004a42 <osThreadNew+0xca>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d108      	bne.n	8004a42 <osThreadNew+0xca>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d104      	bne.n	8004a42 <osThreadNew+0xca>
          mem = 0;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	61bb      	str	r3, [r7, #24]
 8004a3c:	e001      	b.n	8004a42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d110      	bne.n	8004a6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a50:	9202      	str	r2, [sp, #8]
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	6a3a      	ldr	r2, [r7, #32]
 8004a5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 fe1a 	bl	8005698 <xTaskCreateStatic>
 8004a64:	4603      	mov	r3, r0
 8004a66:	613b      	str	r3, [r7, #16]
 8004a68:	e013      	b.n	8004a92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d110      	bne.n	8004a92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	f107 0310 	add.w	r3, r7, #16
 8004a78:	9301      	str	r3, [sp, #4]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 fe68 	bl	8005758 <xTaskCreate>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d001      	beq.n	8004a92 <osThreadNew+0x11a>
            hTask = NULL;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004a92:	693b      	ldr	r3, [r7, #16]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3728      	adds	r7, #40	@ 0x28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aa4:	f3ef 8305 	mrs	r3, IPSR
 8004aa8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004aaa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <osDelay+0x1c>
    stat = osErrorISR;
 8004ab0:	f06f 0305 	mvn.w	r3, #5
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	e007      	b.n	8004ac8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d002      	beq.n	8004ac8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 ffa6 	bl	8005a14 <vTaskDelay>
    }
  }

  return (stat);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4a07      	ldr	r2, [pc, #28]	@ (8004b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8004ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4a06      	ldr	r2, [pc, #24]	@ (8004b04 <vApplicationGetIdleTaskMemory+0x30>)
 8004aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2280      	movs	r2, #128	@ 0x80
 8004af0:	601a      	str	r2, [r3, #0]
}
 8004af2:	bf00      	nop
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	200046b8 	.word	0x200046b8
 8004b04:	20004760 	.word	0x20004760

08004b08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4a07      	ldr	r2, [pc, #28]	@ (8004b34 <vApplicationGetTimerTaskMemory+0x2c>)
 8004b18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	4a06      	ldr	r2, [pc, #24]	@ (8004b38 <vApplicationGetTimerTaskMemory+0x30>)
 8004b1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b26:	601a      	str	r2, [r3, #0]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	20004960 	.word	0x20004960
 8004b38:	20004a08 	.word	0x20004a08

08004b3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f103 0208 	add.w	r2, r3, #8
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f04f 32ff 	mov.w	r2, #4294967295
 8004b54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f103 0208 	add.w	r2, r3, #8
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f103 0208 	add.w	r2, r3, #8
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b8a:	bf00      	nop
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b96:	b480      	push	{r7}
 8004b98:	b085      	sub	sp, #20
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
 8004b9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	601a      	str	r2, [r3, #0]
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bde:	b480      	push	{r7}
 8004be0:	b085      	sub	sp, #20
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf4:	d103      	bne.n	8004bfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	e00c      	b.n	8004c18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	3308      	adds	r3, #8
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	e002      	b.n	8004c0c <vListInsert+0x2e>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d2f6      	bcs.n	8004c06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	1c5a      	adds	r2, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	601a      	str	r2, [r3, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c50:	b480      	push	{r7}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	6892      	ldr	r2, [r2, #8]
 8004c66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6852      	ldr	r2, [r2, #4]
 8004c70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d103      	bne.n	8004c84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	1e5a      	subs	r2, r3, #1
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10b      	bne.n	8004cd0 <xQueueGenericReset+0x2c>
	__asm volatile
 8004cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	60bb      	str	r3, [r7, #8]
}
 8004cca:	bf00      	nop
 8004ccc:	bf00      	nop
 8004cce:	e7fd      	b.n	8004ccc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004cd0:	f002 f8d2 	bl	8006e78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cdc:	68f9      	ldr	r1, [r7, #12]
 8004cde:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ce0:	fb01 f303 	mul.w	r3, r1, r3
 8004ce4:	441a      	add	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d00:	3b01      	subs	r3, #1
 8004d02:	68f9      	ldr	r1, [r7, #12]
 8004d04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d06:	fb01 f303 	mul.w	r3, r1, r3
 8004d0a:	441a      	add	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	22ff      	movs	r2, #255	@ 0xff
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	22ff      	movs	r2, #255	@ 0xff
 8004d1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d114      	bne.n	8004d50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d01a      	beq.n	8004d64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	3310      	adds	r3, #16
 8004d32:	4618      	mov	r0, r3
 8004d34:	f001 f942 	bl	8005fbc <xTaskRemoveFromEventList>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d012      	beq.n	8004d64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <xQueueGenericReset+0xd0>)
 8004d40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	f3bf 8f6f 	isb	sy
 8004d4e:	e009      	b.n	8004d64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3310      	adds	r3, #16
 8004d54:	4618      	mov	r0, r3
 8004d56:	f7ff fef1 	bl	8004b3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3324      	adds	r3, #36	@ 0x24
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff feec 	bl	8004b3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d64:	f002 f8ba 	bl	8006edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d68:	2301      	movs	r3, #1
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	e000ed04 	.word	0xe000ed04

08004d78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08e      	sub	sp, #56	@ 0x38
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10b      	bne.n	8004da4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d90:	f383 8811 	msr	BASEPRI, r3
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d9e:	bf00      	nop
 8004da0:	bf00      	nop
 8004da2:	e7fd      	b.n	8004da0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10b      	bne.n	8004dc2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	e7fd      	b.n	8004dbe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d002      	beq.n	8004dce <xQueueGenericCreateStatic+0x56>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <xQueueGenericCreateStatic+0x5a>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <xQueueGenericCreateStatic+0x5c>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10b      	bne.n	8004df0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	623b      	str	r3, [r7, #32]
}
 8004dea:	bf00      	nop
 8004dec:	bf00      	nop
 8004dee:	e7fd      	b.n	8004dec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d102      	bne.n	8004dfc <xQueueGenericCreateStatic+0x84>
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <xQueueGenericCreateStatic+0x88>
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e000      	b.n	8004e02 <xQueueGenericCreateStatic+0x8a>
 8004e00:	2300      	movs	r3, #0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10b      	bne.n	8004e1e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	61fb      	str	r3, [r7, #28]
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004e1e:	2350      	movs	r3, #80	@ 0x50
 8004e20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2b50      	cmp	r3, #80	@ 0x50
 8004e26:	d00b      	beq.n	8004e40 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2c:	f383 8811 	msr	BASEPRI, r3
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	61bb      	str	r3, [r7, #24]
}
 8004e3a:	bf00      	nop
 8004e3c:	bf00      	nop
 8004e3e:	e7fd      	b.n	8004e3c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004e40:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00d      	beq.n	8004e68 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004e54:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	68b9      	ldr	r1, [r7, #8]
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 f805 	bl	8004e72 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3730      	adds	r7, #48	@ 0x30
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b084      	sub	sp, #16
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	607a      	str	r2, [r7, #4]
 8004e7e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d103      	bne.n	8004e8e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e002      	b.n	8004e94 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	69b8      	ldr	r0, [r7, #24]
 8004ea4:	f7ff fefe 	bl	8004ca4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	78fa      	ldrb	r2, [r7, #3]
 8004eac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b08e      	sub	sp, #56	@ 0x38
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10b      	bne.n	8004eec <xQueueGenericSend+0x34>
	__asm volatile
 8004ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ee6:	bf00      	nop
 8004ee8:	bf00      	nop
 8004eea:	e7fd      	b.n	8004ee8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d103      	bne.n	8004efa <xQueueGenericSend+0x42>
 8004ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <xQueueGenericSend+0x46>
 8004efa:	2301      	movs	r3, #1
 8004efc:	e000      	b.n	8004f00 <xQueueGenericSend+0x48>
 8004efe:	2300      	movs	r3, #0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10b      	bne.n	8004f1c <xQueueGenericSend+0x64>
	__asm volatile
 8004f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f16:	bf00      	nop
 8004f18:	bf00      	nop
 8004f1a:	e7fd      	b.n	8004f18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d103      	bne.n	8004f2a <xQueueGenericSend+0x72>
 8004f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <xQueueGenericSend+0x76>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <xQueueGenericSend+0x78>
 8004f2e:	2300      	movs	r3, #0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <xQueueGenericSend+0x94>
	__asm volatile
 8004f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f38:	f383 8811 	msr	BASEPRI, r3
 8004f3c:	f3bf 8f6f 	isb	sy
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	623b      	str	r3, [r7, #32]
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f4c:	f001 fa24 	bl	8006398 <xTaskGetSchedulerState>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d102      	bne.n	8004f5c <xQueueGenericSend+0xa4>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <xQueueGenericSend+0xa8>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <xQueueGenericSend+0xaa>
 8004f60:	2300      	movs	r3, #0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <xQueueGenericSend+0xc6>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	61fb      	str	r3, [r7, #28]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f7e:	f001 ff7b 	bl	8006e78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d302      	bcc.n	8004f94 <xQueueGenericSend+0xdc>
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d129      	bne.n	8004fe8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f9a:	f000 fa0f 	bl	80053bc <prvCopyDataToQueue>
 8004f9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d010      	beq.n	8004fca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004faa:	3324      	adds	r3, #36	@ 0x24
 8004fac:	4618      	mov	r0, r3
 8004fae:	f001 f805 	bl	8005fbc <xTaskRemoveFromEventList>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d013      	beq.n	8004fe0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fb8:	4b3f      	ldr	r3, [pc, #252]	@ (80050b8 <xQueueGenericSend+0x200>)
 8004fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	e00a      	b.n	8004fe0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d007      	beq.n	8004fe0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004fd0:	4b39      	ldr	r3, [pc, #228]	@ (80050b8 <xQueueGenericSend+0x200>)
 8004fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004fe0:	f001 ff7c 	bl	8006edc <vPortExitCritical>
				return pdPASS;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e063      	b.n	80050b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d103      	bne.n	8004ff6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004fee:	f001 ff75 	bl	8006edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e05c      	b.n	80050b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d106      	bne.n	800500a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ffc:	f107 0314 	add.w	r3, r7, #20
 8005000:	4618      	mov	r0, r3
 8005002:	f001 f867 	bl	80060d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005006:	2301      	movs	r3, #1
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800500a:	f001 ff67 	bl	8006edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800500e:	f000 fda7 	bl	8005b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005012:	f001 ff31 	bl	8006e78 <vPortEnterCritical>
 8005016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005018:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800501c:	b25b      	sxtb	r3, r3
 800501e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005022:	d103      	bne.n	800502c <xQueueGenericSend+0x174>
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800502c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005032:	b25b      	sxtb	r3, r3
 8005034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005038:	d103      	bne.n	8005042 <xQueueGenericSend+0x18a>
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005042:	f001 ff4b 	bl	8006edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005046:	1d3a      	adds	r2, r7, #4
 8005048:	f107 0314 	add.w	r3, r7, #20
 800504c:	4611      	mov	r1, r2
 800504e:	4618      	mov	r0, r3
 8005050:	f001 f856 	bl	8006100 <xTaskCheckForTimeOut>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d124      	bne.n	80050a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800505a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800505c:	f000 faa6 	bl	80055ac <prvIsQueueFull>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d018      	beq.n	8005098 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005068:	3310      	adds	r3, #16
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	4611      	mov	r1, r2
 800506e:	4618      	mov	r0, r3
 8005070:	f000 ff52 	bl	8005f18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005074:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005076:	f000 fa31 	bl	80054dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800507a:	f000 fd7f 	bl	8005b7c <xTaskResumeAll>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	f47f af7c 	bne.w	8004f7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005086:	4b0c      	ldr	r3, [pc, #48]	@ (80050b8 <xQueueGenericSend+0x200>)
 8005088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	e772      	b.n	8004f7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800509a:	f000 fa1f 	bl	80054dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800509e:	f000 fd6d 	bl	8005b7c <xTaskResumeAll>
 80050a2:	e76c      	b.n	8004f7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80050a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050a6:	f000 fa19 	bl	80054dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050aa:	f000 fd67 	bl	8005b7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80050ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3738      	adds	r7, #56	@ 0x38
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	e000ed04 	.word	0xe000ed04

080050bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b090      	sub	sp, #64	@ 0x40
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
 80050c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80050ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <xQueueGenericSendFromISR+0x3e>
 80050f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <xQueueGenericSendFromISR+0x42>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e000      	b.n	8005100 <xQueueGenericSendFromISR+0x44>
 80050fe:	2300      	movs	r3, #0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005116:	bf00      	nop
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d103      	bne.n	800512a <xQueueGenericSendFromISR+0x6e>
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	2b01      	cmp	r3, #1
 8005128:	d101      	bne.n	800512e <xQueueGenericSendFromISR+0x72>
 800512a:	2301      	movs	r3, #1
 800512c:	e000      	b.n	8005130 <xQueueGenericSendFromISR+0x74>
 800512e:	2300      	movs	r3, #0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10b      	bne.n	800514c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	623b      	str	r3, [r7, #32]
}
 8005146:	bf00      	nop
 8005148:	bf00      	nop
 800514a:	e7fd      	b.n	8005148 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800514c:	f001 ff74 	bl	8007038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005150:	f3ef 8211 	mrs	r2, BASEPRI
 8005154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005158:	f383 8811 	msr	BASEPRI, r3
 800515c:	f3bf 8f6f 	isb	sy
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	61fa      	str	r2, [r7, #28]
 8005166:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005168:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800516a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005174:	429a      	cmp	r2, r3
 8005176:	d302      	bcc.n	800517e <xQueueGenericSendFromISR+0xc2>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	2b02      	cmp	r3, #2
 800517c:	d12f      	bne.n	80051de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800517e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005180:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005184:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005194:	f000 f912 	bl	80053bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005198:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800519c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a0:	d112      	bne.n	80051c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d016      	beq.n	80051d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ac:	3324      	adds	r3, #36	@ 0x24
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 ff04 	bl	8005fbc <xTaskRemoveFromEventList>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00e      	beq.n	80051d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00b      	beq.n	80051d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	e007      	b.n	80051d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80051cc:	3301      	adds	r3, #1
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	b25a      	sxtb	r2, r3
 80051d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051d8:	2301      	movs	r3, #1
 80051da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80051dc:	e001      	b.n	80051e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051de:	2300      	movs	r3, #0
 80051e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80051ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3740      	adds	r7, #64	@ 0x40
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08c      	sub	sp, #48	@ 0x30
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005204:	2300      	movs	r3, #0
 8005206:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <xQueueReceive+0x32>
	__asm volatile
 8005212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	623b      	str	r3, [r7, #32]
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	e7fd      	b.n	8005226 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d103      	bne.n	8005238 <xQueueReceive+0x40>
 8005230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <xQueueReceive+0x44>
 8005238:	2301      	movs	r3, #1
 800523a:	e000      	b.n	800523e <xQueueReceive+0x46>
 800523c:	2300      	movs	r3, #0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10b      	bne.n	800525a <xQueueReceive+0x62>
	__asm volatile
 8005242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	61fb      	str	r3, [r7, #28]
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop
 8005258:	e7fd      	b.n	8005256 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800525a:	f001 f89d 	bl	8006398 <xTaskGetSchedulerState>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d102      	bne.n	800526a <xQueueReceive+0x72>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <xQueueReceive+0x76>
 800526a:	2301      	movs	r3, #1
 800526c:	e000      	b.n	8005270 <xQueueReceive+0x78>
 800526e:	2300      	movs	r3, #0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10b      	bne.n	800528c <xQueueReceive+0x94>
	__asm volatile
 8005274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005278:	f383 8811 	msr	BASEPRI, r3
 800527c:	f3bf 8f6f 	isb	sy
 8005280:	f3bf 8f4f 	dsb	sy
 8005284:	61bb      	str	r3, [r7, #24]
}
 8005286:	bf00      	nop
 8005288:	bf00      	nop
 800528a:	e7fd      	b.n	8005288 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800528c:	f001 fdf4 	bl	8006e78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005294:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d01f      	beq.n	80052dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052a0:	f000 f8f6 	bl	8005490 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	1e5a      	subs	r2, r3, #1
 80052a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00f      	beq.n	80052d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b6:	3310      	adds	r3, #16
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 fe7f 	bl	8005fbc <xTaskRemoveFromEventList>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80052c4:	4b3c      	ldr	r3, [pc, #240]	@ (80053b8 <xQueueReceive+0x1c0>)
 80052c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052d4:	f001 fe02 	bl	8006edc <vPortExitCritical>
				return pdPASS;
 80052d8:	2301      	movs	r3, #1
 80052da:	e069      	b.n	80053b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d103      	bne.n	80052ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052e2:	f001 fdfb 	bl	8006edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052e6:	2300      	movs	r3, #0
 80052e8:	e062      	b.n	80053b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d106      	bne.n	80052fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052f0:	f107 0310 	add.w	r3, r7, #16
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 feed 	bl	80060d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052fa:	2301      	movs	r3, #1
 80052fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052fe:	f001 fded 	bl	8006edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005302:	f000 fc2d 	bl	8005b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005306:	f001 fdb7 	bl	8006e78 <vPortEnterCritical>
 800530a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005310:	b25b      	sxtb	r3, r3
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d103      	bne.n	8005320 <xQueueReceive+0x128>
 8005318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005322:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005326:	b25b      	sxtb	r3, r3
 8005328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532c:	d103      	bne.n	8005336 <xQueueReceive+0x13e>
 800532e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005336:	f001 fdd1 	bl	8006edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800533a:	1d3a      	adds	r2, r7, #4
 800533c:	f107 0310 	add.w	r3, r7, #16
 8005340:	4611      	mov	r1, r2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fedc 	bl	8006100 <xTaskCheckForTimeOut>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d123      	bne.n	8005396 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800534e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005350:	f000 f916 	bl	8005580 <prvIsQueueEmpty>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d017      	beq.n	800538a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800535a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535c:	3324      	adds	r3, #36	@ 0x24
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	4611      	mov	r1, r2
 8005362:	4618      	mov	r0, r3
 8005364:	f000 fdd8 	bl	8005f18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005368:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800536a:	f000 f8b7 	bl	80054dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800536e:	f000 fc05 	bl	8005b7c <xTaskResumeAll>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d189      	bne.n	800528c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005378:	4b0f      	ldr	r3, [pc, #60]	@ (80053b8 <xQueueReceive+0x1c0>)
 800537a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	e780      	b.n	800528c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800538a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800538c:	f000 f8a6 	bl	80054dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005390:	f000 fbf4 	bl	8005b7c <xTaskResumeAll>
 8005394:	e77a      	b.n	800528c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005398:	f000 f8a0 	bl	80054dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800539c:	f000 fbee 	bl	8005b7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053a2:	f000 f8ed 	bl	8005580 <prvIsQueueEmpty>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f43f af6f 	beq.w	800528c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3730      	adds	r7, #48	@ 0x30
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	e000ed04 	.word	0xe000ed04

080053bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80053c8:	2300      	movs	r3, #0
 80053ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10d      	bne.n	80053f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d14d      	bne.n	800547e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 fff4 	bl	80063d4 <xTaskPriorityDisinherit>
 80053ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	609a      	str	r2, [r3, #8]
 80053f4:	e043      	b.n	800547e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d119      	bne.n	8005430 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6858      	ldr	r0, [r3, #4]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	461a      	mov	r2, r3
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	f00b fb53 	bl	8010ab2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005414:	441a      	add	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	429a      	cmp	r2, r3
 8005424:	d32b      	bcc.n	800547e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	e026      	b.n	800547e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68d8      	ldr	r0, [r3, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005438:	461a      	mov	r2, r3
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	f00b fb39 	bl	8010ab2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	68da      	ldr	r2, [r3, #12]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005448:	425b      	negs	r3, r3
 800544a:	441a      	add	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	429a      	cmp	r2, r3
 800545a:	d207      	bcs.n	800546c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005464:	425b      	negs	r3, r3
 8005466:	441a      	add	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b02      	cmp	r3, #2
 8005470:	d105      	bne.n	800547e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	3b01      	subs	r3, #1
 800547c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005486:	697b      	ldr	r3, [r7, #20]
}
 8005488:	4618      	mov	r0, r3
 800548a:	3718      	adds	r7, #24
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d018      	beq.n	80054d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	441a      	add	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d303      	bcc.n	80054c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68d9      	ldr	r1, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054cc:	461a      	mov	r2, r3
 80054ce:	6838      	ldr	r0, [r7, #0]
 80054d0:	f00b faef 	bl	8010ab2 <memcpy>
	}
}
 80054d4:	bf00      	nop
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80054e4:	f001 fcc8 	bl	8006e78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054f0:	e011      	b.n	8005516 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d012      	beq.n	8005520 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	3324      	adds	r3, #36	@ 0x24
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fd5c 	bl	8005fbc <xTaskRemoveFromEventList>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800550a:	f000 fe5d 	bl	80061c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800550e:	7bfb      	ldrb	r3, [r7, #15]
 8005510:	3b01      	subs	r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800551a:	2b00      	cmp	r3, #0
 800551c:	dce9      	bgt.n	80054f2 <prvUnlockQueue+0x16>
 800551e:	e000      	b.n	8005522 <prvUnlockQueue+0x46>
					break;
 8005520:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	22ff      	movs	r2, #255	@ 0xff
 8005526:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800552a:	f001 fcd7 	bl	8006edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800552e:	f001 fca3 	bl	8006e78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005538:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800553a:	e011      	b.n	8005560 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d012      	beq.n	800556a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3310      	adds	r3, #16
 8005548:	4618      	mov	r0, r3
 800554a:	f000 fd37 	bl	8005fbc <xTaskRemoveFromEventList>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005554:	f000 fe38 	bl	80061c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005558:	7bbb      	ldrb	r3, [r7, #14]
 800555a:	3b01      	subs	r3, #1
 800555c:	b2db      	uxtb	r3, r3
 800555e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005560:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005564:	2b00      	cmp	r3, #0
 8005566:	dce9      	bgt.n	800553c <prvUnlockQueue+0x60>
 8005568:	e000      	b.n	800556c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800556a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	22ff      	movs	r2, #255	@ 0xff
 8005570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005574:	f001 fcb2 	bl	8006edc <vPortExitCritical>
}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005588:	f001 fc76 	bl	8006e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005590:	2b00      	cmp	r3, #0
 8005592:	d102      	bne.n	800559a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005594:	2301      	movs	r3, #1
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	e001      	b.n	800559e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800559e:	f001 fc9d 	bl	8006edc <vPortExitCritical>

	return xReturn;
 80055a2:	68fb      	ldr	r3, [r7, #12]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3710      	adds	r7, #16
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055b4:	f001 fc60 	bl	8006e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d102      	bne.n	80055ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80055c4:	2301      	movs	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	e001      	b.n	80055ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80055ca:	2300      	movs	r3, #0
 80055cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055ce:	f001 fc85 	bl	8006edc <vPortExitCritical>

	return xReturn;
 80055d2:	68fb      	ldr	r3, [r7, #12]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]
 80055ea:	e014      	b.n	8005616 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80055ec:	4a0f      	ldr	r2, [pc, #60]	@ (800562c <vQueueAddToRegistry+0x50>)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10b      	bne.n	8005610 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80055f8:	490c      	ldr	r1, [pc, #48]	@ (800562c <vQueueAddToRegistry+0x50>)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005602:	4a0a      	ldr	r2, [pc, #40]	@ (800562c <vQueueAddToRegistry+0x50>)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	4413      	add	r3, r2
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800560e:	e006      	b.n	800561e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	3301      	adds	r3, #1
 8005614:	60fb      	str	r3, [r7, #12]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2b07      	cmp	r3, #7
 800561a:	d9e7      	bls.n	80055ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800561c:	bf00      	nop
 800561e:	bf00      	nop
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	20004e08 	.word	0x20004e08

08005630 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005640:	f001 fc1a 	bl	8006e78 <vPortEnterCritical>
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800564a:	b25b      	sxtb	r3, r3
 800564c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005650:	d103      	bne.n	800565a <vQueueWaitForMessageRestricted+0x2a>
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005660:	b25b      	sxtb	r3, r3
 8005662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005666:	d103      	bne.n	8005670 <vQueueWaitForMessageRestricted+0x40>
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005670:	f001 fc34 	bl	8006edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	2b00      	cmp	r3, #0
 800567a:	d106      	bne.n	800568a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	3324      	adds	r3, #36	@ 0x24
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	68b9      	ldr	r1, [r7, #8]
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fc6d 	bl	8005f64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800568a:	6978      	ldr	r0, [r7, #20]
 800568c:	f7ff ff26 	bl	80054dc <prvUnlockQueue>
	}
 8005690:	bf00      	nop
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08e      	sub	sp, #56	@ 0x38
 800569c:	af04      	add	r7, sp, #16
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
 80056a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80056a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10b      	bne.n	80056c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80056ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b0:	f383 8811 	msr	BASEPRI, r3
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	f3bf 8f4f 	dsb	sy
 80056bc:	623b      	str	r3, [r7, #32]
}
 80056be:	bf00      	nop
 80056c0:	bf00      	nop
 80056c2:	e7fd      	b.n	80056c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80056c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10b      	bne.n	80056e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80056ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ce:	f383 8811 	msr	BASEPRI, r3
 80056d2:	f3bf 8f6f 	isb	sy
 80056d6:	f3bf 8f4f 	dsb	sy
 80056da:	61fb      	str	r3, [r7, #28]
}
 80056dc:	bf00      	nop
 80056de:	bf00      	nop
 80056e0:	e7fd      	b.n	80056de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80056e2:	23a8      	movs	r3, #168	@ 0xa8
 80056e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80056ea:	d00b      	beq.n	8005704 <xTaskCreateStatic+0x6c>
	__asm volatile
 80056ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	61bb      	str	r3, [r7, #24]
}
 80056fe:	bf00      	nop
 8005700:	bf00      	nop
 8005702:	e7fd      	b.n	8005700 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005704:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01e      	beq.n	800574a <xTaskCreateStatic+0xb2>
 800570c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800570e:	2b00      	cmp	r3, #0
 8005710:	d01b      	beq.n	800574a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005714:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800571a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800571c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571e:	2202      	movs	r2, #2
 8005720:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005724:	2300      	movs	r3, #0
 8005726:	9303      	str	r3, [sp, #12]
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	9302      	str	r3, [sp, #8]
 800572c:	f107 0314 	add.w	r3, r7, #20
 8005730:	9301      	str	r3, [sp, #4]
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	68b9      	ldr	r1, [r7, #8]
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f000 f851 	bl	80057e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005742:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005744:	f000 f8f6 	bl	8005934 <prvAddNewTaskToReadyList>
 8005748:	e001      	b.n	800574e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800574e:	697b      	ldr	r3, [r7, #20]
	}
 8005750:	4618      	mov	r0, r3
 8005752:	3728      	adds	r7, #40	@ 0x28
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08c      	sub	sp, #48	@ 0x30
 800575c:	af04      	add	r7, sp, #16
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	4613      	mov	r3, r2
 8005766:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005768:	88fb      	ldrh	r3, [r7, #6]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	4618      	mov	r0, r3
 800576e:	f001 fca5 	bl	80070bc <pvPortMalloc>
 8005772:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00e      	beq.n	8005798 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800577a:	20a8      	movs	r0, #168	@ 0xa8
 800577c:	f001 fc9e 	bl	80070bc <pvPortMalloc>
 8005780:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	631a      	str	r2, [r3, #48]	@ 0x30
 800578e:	e005      	b.n	800579c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005790:	6978      	ldr	r0, [r7, #20]
 8005792:	f001 fd61 	bl	8007258 <vPortFree>
 8005796:	e001      	b.n	800579c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005798:	2300      	movs	r3, #0
 800579a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d017      	beq.n	80057d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80057aa:	88fa      	ldrh	r2, [r7, #6]
 80057ac:	2300      	movs	r3, #0
 80057ae:	9303      	str	r3, [sp, #12]
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	9302      	str	r3, [sp, #8]
 80057b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b6:	9301      	str	r3, [sp, #4]
 80057b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ba:	9300      	str	r3, [sp, #0]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f80f 	bl	80057e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057c6:	69f8      	ldr	r0, [r7, #28]
 80057c8:	f000 f8b4 	bl	8005934 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80057cc:	2301      	movs	r3, #1
 80057ce:	61bb      	str	r3, [r7, #24]
 80057d0:	e002      	b.n	80057d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80057d2:	f04f 33ff 	mov.w	r3, #4294967295
 80057d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80057d8:	69bb      	ldr	r3, [r7, #24]
	}
 80057da:	4618      	mov	r0, r3
 80057dc:	3720      	adds	r7, #32
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b088      	sub	sp, #32
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	461a      	mov	r2, r3
 80057fc:	21a5      	movs	r1, #165	@ 0xa5
 80057fe:	f00b f839 	bl	8010874 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800580c:	3b01      	subs	r3, #1
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	f023 0307 	bic.w	r3, r3, #7
 800581a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	f003 0307 	and.w	r3, r3, #7
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00b      	beq.n	800583e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582a:	f383 8811 	msr	BASEPRI, r3
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f3bf 8f4f 	dsb	sy
 8005836:	617b      	str	r3, [r7, #20]
}
 8005838:	bf00      	nop
 800583a:	bf00      	nop
 800583c:	e7fd      	b.n	800583a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01f      	beq.n	8005884 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005844:	2300      	movs	r3, #0
 8005846:	61fb      	str	r3, [r7, #28]
 8005848:	e012      	b.n	8005870 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	4413      	add	r3, r2
 8005850:	7819      	ldrb	r1, [r3, #0]
 8005852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	4413      	add	r3, r2
 8005858:	3334      	adds	r3, #52	@ 0x34
 800585a:	460a      	mov	r2, r1
 800585c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	4413      	add	r3, r2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d006      	beq.n	8005878 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	3301      	adds	r3, #1
 800586e:	61fb      	str	r3, [r7, #28]
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	2b0f      	cmp	r3, #15
 8005874:	d9e9      	bls.n	800584a <prvInitialiseNewTask+0x66>
 8005876:	e000      	b.n	800587a <prvInitialiseNewTask+0x96>
			{
				break;
 8005878:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800587a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005882:	e003      	b.n	800588c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800588c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588e:	2b37      	cmp	r3, #55	@ 0x37
 8005890:	d901      	bls.n	8005896 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005892:	2337      	movs	r3, #55	@ 0x37
 8005894:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800589a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	2200      	movs	r2, #0
 80058a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	3304      	adds	r3, #4
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff f965 	bl	8004b7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80058b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b4:	3318      	adds	r3, #24
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7ff f960 	bl	8004b7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80058bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80058cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80058d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d4:	2200      	movs	r2, #0
 80058d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80058da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80058e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e4:	3354      	adds	r3, #84	@ 0x54
 80058e6:	224c      	movs	r2, #76	@ 0x4c
 80058e8:	2100      	movs	r1, #0
 80058ea:	4618      	mov	r0, r3
 80058ec:	f00a ffc2 	bl	8010874 <memset>
 80058f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005928 <prvInitialiseNewTask+0x144>)
 80058f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	4a0c      	ldr	r2, [pc, #48]	@ (800592c <prvInitialiseNewTask+0x148>)
 80058fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80058fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005930 <prvInitialiseNewTask+0x14c>)
 8005900:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005902:	683a      	ldr	r2, [r7, #0]
 8005904:	68f9      	ldr	r1, [r7, #12]
 8005906:	69b8      	ldr	r0, [r7, #24]
 8005908:	f001 f982 	bl	8006c10 <pxPortInitialiseStack>
 800590c:	4602      	mov	r2, r0
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800591c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800591e:	bf00      	nop
 8005920:	3720      	adds	r7, #32
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	2000dbb0 	.word	0x2000dbb0
 800592c:	2000dc18 	.word	0x2000dc18
 8005930:	2000dc80 	.word	0x2000dc80

08005934 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800593c:	f001 fa9c 	bl	8006e78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005940:	4b2d      	ldr	r3, [pc, #180]	@ (80059f8 <prvAddNewTaskToReadyList+0xc4>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3301      	adds	r3, #1
 8005946:	4a2c      	ldr	r2, [pc, #176]	@ (80059f8 <prvAddNewTaskToReadyList+0xc4>)
 8005948:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800594a:	4b2c      	ldr	r3, [pc, #176]	@ (80059fc <prvAddNewTaskToReadyList+0xc8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d109      	bne.n	8005966 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005952:	4a2a      	ldr	r2, [pc, #168]	@ (80059fc <prvAddNewTaskToReadyList+0xc8>)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005958:	4b27      	ldr	r3, [pc, #156]	@ (80059f8 <prvAddNewTaskToReadyList+0xc4>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d110      	bne.n	8005982 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005960:	f000 fc56 	bl	8006210 <prvInitialiseTaskLists>
 8005964:	e00d      	b.n	8005982 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005966:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <prvAddNewTaskToReadyList+0xcc>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d109      	bne.n	8005982 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800596e:	4b23      	ldr	r3, [pc, #140]	@ (80059fc <prvAddNewTaskToReadyList+0xc8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005978:	429a      	cmp	r2, r3
 800597a:	d802      	bhi.n	8005982 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800597c:	4a1f      	ldr	r2, [pc, #124]	@ (80059fc <prvAddNewTaskToReadyList+0xc8>)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005982:	4b20      	ldr	r3, [pc, #128]	@ (8005a04 <prvAddNewTaskToReadyList+0xd0>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3301      	adds	r3, #1
 8005988:	4a1e      	ldr	r2, [pc, #120]	@ (8005a04 <prvAddNewTaskToReadyList+0xd0>)
 800598a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800598c:	4b1d      	ldr	r3, [pc, #116]	@ (8005a04 <prvAddNewTaskToReadyList+0xd0>)
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005998:	4b1b      	ldr	r3, [pc, #108]	@ (8005a08 <prvAddNewTaskToReadyList+0xd4>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	429a      	cmp	r2, r3
 800599e:	d903      	bls.n	80059a8 <prvAddNewTaskToReadyList+0x74>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a4:	4a18      	ldr	r2, [pc, #96]	@ (8005a08 <prvAddNewTaskToReadyList+0xd4>)
 80059a6:	6013      	str	r3, [r2, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ac:	4613      	mov	r3, r2
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4a15      	ldr	r2, [pc, #84]	@ (8005a0c <prvAddNewTaskToReadyList+0xd8>)
 80059b6:	441a      	add	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3304      	adds	r3, #4
 80059bc:	4619      	mov	r1, r3
 80059be:	4610      	mov	r0, r2
 80059c0:	f7ff f8e9 	bl	8004b96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80059c4:	f001 fa8a 	bl	8006edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80059c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005a00 <prvAddNewTaskToReadyList+0xcc>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00e      	beq.n	80059ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80059d0:	4b0a      	ldr	r3, [pc, #40]	@ (80059fc <prvAddNewTaskToReadyList+0xc8>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059da:	429a      	cmp	r2, r3
 80059dc:	d207      	bcs.n	80059ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80059de:	4b0c      	ldr	r3, [pc, #48]	@ (8005a10 <prvAddNewTaskToReadyList+0xdc>)
 80059e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	2000531c 	.word	0x2000531c
 80059fc:	20004e48 	.word	0x20004e48
 8005a00:	20005328 	.word	0x20005328
 8005a04:	20005338 	.word	0x20005338
 8005a08:	20005324 	.word	0x20005324
 8005a0c:	20004e4c 	.word	0x20004e4c
 8005a10:	e000ed04 	.word	0xe000ed04

08005a14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d018      	beq.n	8005a58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a26:	4b14      	ldr	r3, [pc, #80]	@ (8005a78 <vTaskDelay+0x64>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00b      	beq.n	8005a46 <vTaskDelay+0x32>
	__asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	60bb      	str	r3, [r7, #8]
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	e7fd      	b.n	8005a42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005a46:	f000 f88b 	bl	8005b60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fd31 	bl	80064b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005a52:	f000 f893 	bl	8005b7c <xTaskResumeAll>
 8005a56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d107      	bne.n	8005a6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005a5e:	4b07      	ldr	r3, [pc, #28]	@ (8005a7c <vTaskDelay+0x68>)
 8005a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a6e:	bf00      	nop
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	20005344 	.word	0x20005344
 8005a7c:	e000ed04 	.word	0xe000ed04

08005a80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	@ 0x28
 8005a84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a86:	2300      	movs	r3, #0
 8005a88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a8e:	463a      	mov	r2, r7
 8005a90:	1d39      	adds	r1, r7, #4
 8005a92:	f107 0308 	add.w	r3, r7, #8
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff f81c 	bl	8004ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005a9c:	6839      	ldr	r1, [r7, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	9202      	str	r2, [sp, #8]
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	460a      	mov	r2, r1
 8005aae:	4924      	ldr	r1, [pc, #144]	@ (8005b40 <vTaskStartScheduler+0xc0>)
 8005ab0:	4824      	ldr	r0, [pc, #144]	@ (8005b44 <vTaskStartScheduler+0xc4>)
 8005ab2:	f7ff fdf1 	bl	8005698 <xTaskCreateStatic>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	4a23      	ldr	r2, [pc, #140]	@ (8005b48 <vTaskStartScheduler+0xc8>)
 8005aba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005abc:	4b22      	ldr	r3, [pc, #136]	@ (8005b48 <vTaskStartScheduler+0xc8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	e001      	b.n	8005ace <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005aca:	2300      	movs	r3, #0
 8005acc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d102      	bne.n	8005ada <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ad4:	f000 fd42 	bl	800655c <xTimerCreateTimerTask>
 8005ad8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d11b      	bne.n	8005b18 <vTaskStartScheduler+0x98>
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	613b      	str	r3, [r7, #16]
}
 8005af2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005af4:	4b15      	ldr	r3, [pc, #84]	@ (8005b4c <vTaskStartScheduler+0xcc>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3354      	adds	r3, #84	@ 0x54
 8005afa:	4a15      	ldr	r2, [pc, #84]	@ (8005b50 <vTaskStartScheduler+0xd0>)
 8005afc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005afe:	4b15      	ldr	r3, [pc, #84]	@ (8005b54 <vTaskStartScheduler+0xd4>)
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295
 8005b04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b06:	4b14      	ldr	r3, [pc, #80]	@ (8005b58 <vTaskStartScheduler+0xd8>)
 8005b08:	2201      	movs	r2, #1
 8005b0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b0c:	4b13      	ldr	r3, [pc, #76]	@ (8005b5c <vTaskStartScheduler+0xdc>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b12:	f001 f90d 	bl	8006d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b16:	e00f      	b.n	8005b38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1e:	d10b      	bne.n	8005b38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	60fb      	str	r3, [r7, #12]
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <vTaskStartScheduler+0xb4>
}
 8005b38:	bf00      	nop
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	0801191c 	.word	0x0801191c
 8005b44:	080061e1 	.word	0x080061e1
 8005b48:	20005340 	.word	0x20005340
 8005b4c:	20004e48 	.word	0x20004e48
 8005b50:	200000c0 	.word	0x200000c0
 8005b54:	2000533c 	.word	0x2000533c
 8005b58:	20005328 	.word	0x20005328
 8005b5c:	20005320 	.word	0x20005320

08005b60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b60:	b480      	push	{r7}
 8005b62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005b64:	4b04      	ldr	r3, [pc, #16]	@ (8005b78 <vTaskSuspendAll+0x18>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	4a03      	ldr	r2, [pc, #12]	@ (8005b78 <vTaskSuspendAll+0x18>)
 8005b6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005b6e:	bf00      	nop
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	20005344 	.word	0x20005344

08005b7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005b82:	2300      	movs	r3, #0
 8005b84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b86:	2300      	movs	r3, #0
 8005b88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b8a:	4b42      	ldr	r3, [pc, #264]	@ (8005c94 <xTaskResumeAll+0x118>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10b      	bne.n	8005baa <xTaskResumeAll+0x2e>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	603b      	str	r3, [r7, #0]
}
 8005ba4:	bf00      	nop
 8005ba6:	bf00      	nop
 8005ba8:	e7fd      	b.n	8005ba6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005baa:	f001 f965 	bl	8006e78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bae:	4b39      	ldr	r3, [pc, #228]	@ (8005c94 <xTaskResumeAll+0x118>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	4a37      	ldr	r2, [pc, #220]	@ (8005c94 <xTaskResumeAll+0x118>)
 8005bb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bb8:	4b36      	ldr	r3, [pc, #216]	@ (8005c94 <xTaskResumeAll+0x118>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d162      	bne.n	8005c86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005bc0:	4b35      	ldr	r3, [pc, #212]	@ (8005c98 <xTaskResumeAll+0x11c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d05e      	beq.n	8005c86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bc8:	e02f      	b.n	8005c2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bca:	4b34      	ldr	r3, [pc, #208]	@ (8005c9c <xTaskResumeAll+0x120>)
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	3318      	adds	r3, #24
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7ff f83a 	bl	8004c50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	3304      	adds	r3, #4
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff f835 	bl	8004c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bea:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca0 <xTaskResumeAll+0x124>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d903      	bls.n	8005bfa <xTaskResumeAll+0x7e>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8005ca0 <xTaskResumeAll+0x124>)
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfe:	4613      	mov	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	4413      	add	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4a27      	ldr	r2, [pc, #156]	@ (8005ca4 <xTaskResumeAll+0x128>)
 8005c08:	441a      	add	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	4619      	mov	r1, r3
 8005c10:	4610      	mov	r0, r2
 8005c12:	f7fe ffc0 	bl	8004b96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1a:	4b23      	ldr	r3, [pc, #140]	@ (8005ca8 <xTaskResumeAll+0x12c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d302      	bcc.n	8005c2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005c24:	4b21      	ldr	r3, [pc, #132]	@ (8005cac <xTaskResumeAll+0x130>)
 8005c26:	2201      	movs	r2, #1
 8005c28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c9c <xTaskResumeAll+0x120>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1cb      	bne.n	8005bca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c38:	f000 fb8e 	bl	8006358 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb0 <xTaskResumeAll+0x134>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d010      	beq.n	8005c6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c48:	f000 f846 	bl	8005cd8 <xTaskIncrementTick>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005c52:	4b16      	ldr	r3, [pc, #88]	@ (8005cac <xTaskResumeAll+0x130>)
 8005c54:	2201      	movs	r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1f1      	bne.n	8005c48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005c64:	4b12      	ldr	r3, [pc, #72]	@ (8005cb0 <xTaskResumeAll+0x134>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c6a:	4b10      	ldr	r3, [pc, #64]	@ (8005cac <xTaskResumeAll+0x130>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d009      	beq.n	8005c86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005c72:	2301      	movs	r3, #1
 8005c74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005c76:	4b0f      	ldr	r3, [pc, #60]	@ (8005cb4 <xTaskResumeAll+0x138>)
 8005c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c86:	f001 f929 	bl	8006edc <vPortExitCritical>

	return xAlreadyYielded;
 8005c8a:	68bb      	ldr	r3, [r7, #8]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	20005344 	.word	0x20005344
 8005c98:	2000531c 	.word	0x2000531c
 8005c9c:	200052dc 	.word	0x200052dc
 8005ca0:	20005324 	.word	0x20005324
 8005ca4:	20004e4c 	.word	0x20004e4c
 8005ca8:	20004e48 	.word	0x20004e48
 8005cac:	20005330 	.word	0x20005330
 8005cb0:	2000532c 	.word	0x2000532c
 8005cb4:	e000ed04 	.word	0xe000ed04

08005cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005cbe:	4b05      	ldr	r3, [pc, #20]	@ (8005cd4 <xTaskGetTickCount+0x1c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005cc4:	687b      	ldr	r3, [r7, #4]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	20005320 	.word	0x20005320

08005cd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce2:	4b4f      	ldr	r3, [pc, #316]	@ (8005e20 <xTaskIncrementTick+0x148>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f040 8090 	bne.w	8005e0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005cec:	4b4d      	ldr	r3, [pc, #308]	@ (8005e24 <xTaskIncrementTick+0x14c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005cf4:	4a4b      	ldr	r2, [pc, #300]	@ (8005e24 <xTaskIncrementTick+0x14c>)
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d121      	bne.n	8005d44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d00:	4b49      	ldr	r3, [pc, #292]	@ (8005e28 <xTaskIncrementTick+0x150>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00b      	beq.n	8005d22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0e:	f383 8811 	msr	BASEPRI, r3
 8005d12:	f3bf 8f6f 	isb	sy
 8005d16:	f3bf 8f4f 	dsb	sy
 8005d1a:	603b      	str	r3, [r7, #0]
}
 8005d1c:	bf00      	nop
 8005d1e:	bf00      	nop
 8005d20:	e7fd      	b.n	8005d1e <xTaskIncrementTick+0x46>
 8005d22:	4b41      	ldr	r3, [pc, #260]	@ (8005e28 <xTaskIncrementTick+0x150>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	4b40      	ldr	r3, [pc, #256]	@ (8005e2c <xTaskIncrementTick+0x154>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a3e      	ldr	r2, [pc, #248]	@ (8005e28 <xTaskIncrementTick+0x150>)
 8005d2e:	6013      	str	r3, [r2, #0]
 8005d30:	4a3e      	ldr	r2, [pc, #248]	@ (8005e2c <xTaskIncrementTick+0x154>)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	4b3e      	ldr	r3, [pc, #248]	@ (8005e30 <xTaskIncrementTick+0x158>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	4a3c      	ldr	r2, [pc, #240]	@ (8005e30 <xTaskIncrementTick+0x158>)
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	f000 fb0a 	bl	8006358 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d44:	4b3b      	ldr	r3, [pc, #236]	@ (8005e34 <xTaskIncrementTick+0x15c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d349      	bcc.n	8005de2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d4e:	4b36      	ldr	r3, [pc, #216]	@ (8005e28 <xTaskIncrementTick+0x150>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d104      	bne.n	8005d62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d58:	4b36      	ldr	r3, [pc, #216]	@ (8005e34 <xTaskIncrementTick+0x15c>)
 8005d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5e:	601a      	str	r2, [r3, #0]
					break;
 8005d60:	e03f      	b.n	8005de2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d62:	4b31      	ldr	r3, [pc, #196]	@ (8005e28 <xTaskIncrementTick+0x150>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d203      	bcs.n	8005d82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005e34 <xTaskIncrementTick+0x15c>)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005d80:	e02f      	b.n	8005de2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	3304      	adds	r3, #4
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fe ff62 	bl	8004c50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d004      	beq.n	8005d9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	3318      	adds	r3, #24
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fe ff59 	bl	8004c50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005da2:	4b25      	ldr	r3, [pc, #148]	@ (8005e38 <xTaskIncrementTick+0x160>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d903      	bls.n	8005db2 <xTaskIncrementTick+0xda>
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dae:	4a22      	ldr	r2, [pc, #136]	@ (8005e38 <xTaskIncrementTick+0x160>)
 8005db0:	6013      	str	r3, [r2, #0]
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db6:	4613      	mov	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8005e3c <xTaskIncrementTick+0x164>)
 8005dc0:	441a      	add	r2, r3
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	4610      	mov	r0, r2
 8005dca:	f7fe fee4 	bl	8004b96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e40 <xTaskIncrementTick+0x168>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d3b8      	bcc.n	8005d4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005de0:	e7b5      	b.n	8005d4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005de2:	4b17      	ldr	r3, [pc, #92]	@ (8005e40 <xTaskIncrementTick+0x168>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005de8:	4914      	ldr	r1, [pc, #80]	@ (8005e3c <xTaskIncrementTick+0x164>)
 8005dea:	4613      	mov	r3, r2
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	4413      	add	r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	440b      	add	r3, r1
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d901      	bls.n	8005dfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005dfe:	4b11      	ldr	r3, [pc, #68]	@ (8005e44 <xTaskIncrementTick+0x16c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d007      	beq.n	8005e16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005e06:	2301      	movs	r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	e004      	b.n	8005e16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e48 <xTaskIncrementTick+0x170>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3301      	adds	r3, #1
 8005e12:	4a0d      	ldr	r2, [pc, #52]	@ (8005e48 <xTaskIncrementTick+0x170>)
 8005e14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e16:	697b      	ldr	r3, [r7, #20]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3718      	adds	r7, #24
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	20005344 	.word	0x20005344
 8005e24:	20005320 	.word	0x20005320
 8005e28:	200052d4 	.word	0x200052d4
 8005e2c:	200052d8 	.word	0x200052d8
 8005e30:	20005334 	.word	0x20005334
 8005e34:	2000533c 	.word	0x2000533c
 8005e38:	20005324 	.word	0x20005324
 8005e3c:	20004e4c 	.word	0x20004e4c
 8005e40:	20004e48 	.word	0x20004e48
 8005e44:	20005330 	.word	0x20005330
 8005e48:	2000532c 	.word	0x2000532c

08005e4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e52:	4b2b      	ldr	r3, [pc, #172]	@ (8005f00 <vTaskSwitchContext+0xb4>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8005f04 <vTaskSwitchContext+0xb8>)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e60:	e047      	b.n	8005ef2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005e62:	4b28      	ldr	r3, [pc, #160]	@ (8005f04 <vTaskSwitchContext+0xb8>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e68:	4b27      	ldr	r3, [pc, #156]	@ (8005f08 <vTaskSwitchContext+0xbc>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	60fb      	str	r3, [r7, #12]
 8005e6e:	e011      	b.n	8005e94 <vTaskSwitchContext+0x48>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10b      	bne.n	8005e8e <vTaskSwitchContext+0x42>
	__asm volatile
 8005e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	607b      	str	r3, [r7, #4]
}
 8005e88:	bf00      	nop
 8005e8a:	bf00      	nop
 8005e8c:	e7fd      	b.n	8005e8a <vTaskSwitchContext+0x3e>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3b01      	subs	r3, #1
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	491d      	ldr	r1, [pc, #116]	@ (8005f0c <vTaskSwitchContext+0xc0>)
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0e3      	beq.n	8005e70 <vTaskSwitchContext+0x24>
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	4413      	add	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4a16      	ldr	r2, [pc, #88]	@ (8005f0c <vTaskSwitchContext+0xc0>)
 8005eb4:	4413      	add	r3, r2
 8005eb6:	60bb      	str	r3, [r7, #8]
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	605a      	str	r2, [r3, #4]
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	3308      	adds	r3, #8
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d104      	bne.n	8005ed8 <vTaskSwitchContext+0x8c>
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	605a      	str	r2, [r3, #4]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	4a0c      	ldr	r2, [pc, #48]	@ (8005f10 <vTaskSwitchContext+0xc4>)
 8005ee0:	6013      	str	r3, [r2, #0]
 8005ee2:	4a09      	ldr	r2, [pc, #36]	@ (8005f08 <vTaskSwitchContext+0xbc>)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ee8:	4b09      	ldr	r3, [pc, #36]	@ (8005f10 <vTaskSwitchContext+0xc4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3354      	adds	r3, #84	@ 0x54
 8005eee:	4a09      	ldr	r2, [pc, #36]	@ (8005f14 <vTaskSwitchContext+0xc8>)
 8005ef0:	6013      	str	r3, [r2, #0]
}
 8005ef2:	bf00      	nop
 8005ef4:	3714      	adds	r7, #20
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	20005344 	.word	0x20005344
 8005f04:	20005330 	.word	0x20005330
 8005f08:	20005324 	.word	0x20005324
 8005f0c:	20004e4c 	.word	0x20004e4c
 8005f10:	20004e48 	.word	0x20004e48
 8005f14:	200000c0 	.word	0x200000c0

08005f18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10b      	bne.n	8005f40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	60fb      	str	r3, [r7, #12]
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f40:	4b07      	ldr	r3, [pc, #28]	@ (8005f60 <vTaskPlaceOnEventList+0x48>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3318      	adds	r3, #24
 8005f46:	4619      	mov	r1, r3
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f7fe fe48 	bl	8004bde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005f4e:	2101      	movs	r1, #1
 8005f50:	6838      	ldr	r0, [r7, #0]
 8005f52:	f000 faaf 	bl	80064b4 <prvAddCurrentTaskToDelayedList>
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20004e48 	.word	0x20004e48

08005f64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10b      	bne.n	8005f8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	617b      	str	r3, [r7, #20]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3318      	adds	r3, #24
 8005f94:	4619      	mov	r1, r3
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f7fe fdfd 	bl	8004b96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d002      	beq.n	8005fa8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fa6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005fa8:	6879      	ldr	r1, [r7, #4]
 8005faa:	68b8      	ldr	r0, [r7, #8]
 8005fac:	f000 fa82 	bl	80064b4 <prvAddCurrentTaskToDelayedList>
	}
 8005fb0:	bf00      	nop
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	20004e48 	.word	0x20004e48

08005fbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10b      	bne.n	8005fea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	60fb      	str	r3, [r7, #12]
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	e7fd      	b.n	8005fe6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	3318      	adds	r3, #24
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fe fe2e 	bl	8004c50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800606c <xTaskRemoveFromEventList+0xb0>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d11d      	bne.n	8006038 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4618      	mov	r0, r3
 8006002:	f7fe fe25 	bl	8004c50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600a:	4b19      	ldr	r3, [pc, #100]	@ (8006070 <xTaskRemoveFromEventList+0xb4>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d903      	bls.n	800601a <xTaskRemoveFromEventList+0x5e>
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006016:	4a16      	ldr	r2, [pc, #88]	@ (8006070 <xTaskRemoveFromEventList+0xb4>)
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601e:	4613      	mov	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	4413      	add	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4a13      	ldr	r2, [pc, #76]	@ (8006074 <xTaskRemoveFromEventList+0xb8>)
 8006028:	441a      	add	r2, r3
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	3304      	adds	r3, #4
 800602e:	4619      	mov	r1, r3
 8006030:	4610      	mov	r0, r2
 8006032:	f7fe fdb0 	bl	8004b96 <vListInsertEnd>
 8006036:	e005      	b.n	8006044 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	3318      	adds	r3, #24
 800603c:	4619      	mov	r1, r3
 800603e:	480e      	ldr	r0, [pc, #56]	@ (8006078 <xTaskRemoveFromEventList+0xbc>)
 8006040:	f7fe fda9 	bl	8004b96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006048:	4b0c      	ldr	r3, [pc, #48]	@ (800607c <xTaskRemoveFromEventList+0xc0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604e:	429a      	cmp	r2, r3
 8006050:	d905      	bls.n	800605e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006052:	2301      	movs	r3, #1
 8006054:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006056:	4b0a      	ldr	r3, [pc, #40]	@ (8006080 <xTaskRemoveFromEventList+0xc4>)
 8006058:	2201      	movs	r2, #1
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	e001      	b.n	8006062 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006062:	697b      	ldr	r3, [r7, #20]
}
 8006064:	4618      	mov	r0, r3
 8006066:	3718      	adds	r7, #24
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	20005344 	.word	0x20005344
 8006070:	20005324 	.word	0x20005324
 8006074:	20004e4c 	.word	0x20004e4c
 8006078:	200052dc 	.word	0x200052dc
 800607c:	20004e48 	.word	0x20004e48
 8006080:	20005330 	.word	0x20005330

08006084 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10b      	bne.n	80060aa <vTaskSetTimeOutState+0x26>
	__asm volatile
 8006092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006096:	f383 8811 	msr	BASEPRI, r3
 800609a:	f3bf 8f6f 	isb	sy
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	60fb      	str	r3, [r7, #12]
}
 80060a4:	bf00      	nop
 80060a6:	bf00      	nop
 80060a8:	e7fd      	b.n	80060a6 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 80060aa:	f000 fee5 	bl	8006e78 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060ae:	4b07      	ldr	r3, [pc, #28]	@ (80060cc <vTaskSetTimeOutState+0x48>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80060b6:	4b06      	ldr	r3, [pc, #24]	@ (80060d0 <vTaskSetTimeOutState+0x4c>)
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80060be:	f000 ff0d 	bl	8006edc <vPortExitCritical>
}
 80060c2:	bf00      	nop
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20005334 	.word	0x20005334
 80060d0:	20005320 	.word	0x20005320

080060d4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060dc:	4b06      	ldr	r3, [pc, #24]	@ (80060f8 <vTaskInternalSetTimeOutState+0x24>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060e4:	4b05      	ldr	r3, [pc, #20]	@ (80060fc <vTaskInternalSetTimeOutState+0x28>)
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	605a      	str	r2, [r3, #4]
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	20005334 	.word	0x20005334
 80060fc:	20005320 	.word	0x20005320

08006100 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b088      	sub	sp, #32
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d10b      	bne.n	8006128 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006114:	f383 8811 	msr	BASEPRI, r3
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	f3bf 8f4f 	dsb	sy
 8006120:	613b      	str	r3, [r7, #16]
}
 8006122:	bf00      	nop
 8006124:	bf00      	nop
 8006126:	e7fd      	b.n	8006124 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10b      	bne.n	8006146 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800612e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006132:	f383 8811 	msr	BASEPRI, r3
 8006136:	f3bf 8f6f 	isb	sy
 800613a:	f3bf 8f4f 	dsb	sy
 800613e:	60fb      	str	r3, [r7, #12]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006146:	f000 fe97 	bl	8006e78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800614a:	4b1d      	ldr	r3, [pc, #116]	@ (80061c0 <xTaskCheckForTimeOut+0xc0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006162:	d102      	bne.n	800616a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006164:	2300      	movs	r3, #0
 8006166:	61fb      	str	r3, [r7, #28]
 8006168:	e023      	b.n	80061b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	4b15      	ldr	r3, [pc, #84]	@ (80061c4 <xTaskCheckForTimeOut+0xc4>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	429a      	cmp	r2, r3
 8006174:	d007      	beq.n	8006186 <xTaskCheckForTimeOut+0x86>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	429a      	cmp	r2, r3
 800617e:	d302      	bcc.n	8006186 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006180:	2301      	movs	r3, #1
 8006182:	61fb      	str	r3, [r7, #28]
 8006184:	e015      	b.n	80061b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	429a      	cmp	r2, r3
 800618e:	d20b      	bcs.n	80061a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	1ad2      	subs	r2, r2, r3
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f7ff ff99 	bl	80060d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	61fb      	str	r3, [r7, #28]
 80061a6:	e004      	b.n	80061b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061ae:	2301      	movs	r3, #1
 80061b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061b2:	f000 fe93 	bl	8006edc <vPortExitCritical>

	return xReturn;
 80061b6:	69fb      	ldr	r3, [r7, #28]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3720      	adds	r7, #32
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	20005320 	.word	0x20005320
 80061c4:	20005334 	.word	0x20005334

080061c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061cc:	4b03      	ldr	r3, [pc, #12]	@ (80061dc <vTaskMissedYield+0x14>)
 80061ce:	2201      	movs	r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
}
 80061d2:	bf00      	nop
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	20005330 	.word	0x20005330

080061e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061e8:	f000 f852 	bl	8006290 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061ec:	4b06      	ldr	r3, [pc, #24]	@ (8006208 <prvIdleTask+0x28>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d9f9      	bls.n	80061e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <prvIdleTask+0x2c>)
 80061f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006204:	e7f0      	b.n	80061e8 <prvIdleTask+0x8>
 8006206:	bf00      	nop
 8006208:	20004e4c 	.word	0x20004e4c
 800620c:	e000ed04 	.word	0xe000ed04

08006210 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006216:	2300      	movs	r3, #0
 8006218:	607b      	str	r3, [r7, #4]
 800621a:	e00c      	b.n	8006236 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	4613      	mov	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	4413      	add	r3, r2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4a12      	ldr	r2, [pc, #72]	@ (8006270 <prvInitialiseTaskLists+0x60>)
 8006228:	4413      	add	r3, r2
 800622a:	4618      	mov	r0, r3
 800622c:	f7fe fc86 	bl	8004b3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	3301      	adds	r3, #1
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b37      	cmp	r3, #55	@ 0x37
 800623a:	d9ef      	bls.n	800621c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800623c:	480d      	ldr	r0, [pc, #52]	@ (8006274 <prvInitialiseTaskLists+0x64>)
 800623e:	f7fe fc7d 	bl	8004b3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006242:	480d      	ldr	r0, [pc, #52]	@ (8006278 <prvInitialiseTaskLists+0x68>)
 8006244:	f7fe fc7a 	bl	8004b3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006248:	480c      	ldr	r0, [pc, #48]	@ (800627c <prvInitialiseTaskLists+0x6c>)
 800624a:	f7fe fc77 	bl	8004b3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800624e:	480c      	ldr	r0, [pc, #48]	@ (8006280 <prvInitialiseTaskLists+0x70>)
 8006250:	f7fe fc74 	bl	8004b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006254:	480b      	ldr	r0, [pc, #44]	@ (8006284 <prvInitialiseTaskLists+0x74>)
 8006256:	f7fe fc71 	bl	8004b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800625a:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <prvInitialiseTaskLists+0x78>)
 800625c:	4a05      	ldr	r2, [pc, #20]	@ (8006274 <prvInitialiseTaskLists+0x64>)
 800625e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006260:	4b0a      	ldr	r3, [pc, #40]	@ (800628c <prvInitialiseTaskLists+0x7c>)
 8006262:	4a05      	ldr	r2, [pc, #20]	@ (8006278 <prvInitialiseTaskLists+0x68>)
 8006264:	601a      	str	r2, [r3, #0]
}
 8006266:	bf00      	nop
 8006268:	3708      	adds	r7, #8
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	20004e4c 	.word	0x20004e4c
 8006274:	200052ac 	.word	0x200052ac
 8006278:	200052c0 	.word	0x200052c0
 800627c:	200052dc 	.word	0x200052dc
 8006280:	200052f0 	.word	0x200052f0
 8006284:	20005308 	.word	0x20005308
 8006288:	200052d4 	.word	0x200052d4
 800628c:	200052d8 	.word	0x200052d8

08006290 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006296:	e019      	b.n	80062cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006298:	f000 fdee 	bl	8006e78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800629c:	4b10      	ldr	r3, [pc, #64]	@ (80062e0 <prvCheckTasksWaitingTermination+0x50>)
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3304      	adds	r3, #4
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fe fcd1 	bl	8004c50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062ae:	4b0d      	ldr	r3, [pc, #52]	@ (80062e4 <prvCheckTasksWaitingTermination+0x54>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3b01      	subs	r3, #1
 80062b4:	4a0b      	ldr	r2, [pc, #44]	@ (80062e4 <prvCheckTasksWaitingTermination+0x54>)
 80062b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80062b8:	4b0b      	ldr	r3, [pc, #44]	@ (80062e8 <prvCheckTasksWaitingTermination+0x58>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	3b01      	subs	r3, #1
 80062be:	4a0a      	ldr	r2, [pc, #40]	@ (80062e8 <prvCheckTasksWaitingTermination+0x58>)
 80062c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062c2:	f000 fe0b 	bl	8006edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f810 	bl	80062ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062cc:	4b06      	ldr	r3, [pc, #24]	@ (80062e8 <prvCheckTasksWaitingTermination+0x58>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1e1      	bne.n	8006298 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062d4:	bf00      	nop
 80062d6:	bf00      	nop
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	200052f0 	.word	0x200052f0
 80062e4:	2000531c 	.word	0x2000531c
 80062e8:	20005304 	.word	0x20005304

080062ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	3354      	adds	r3, #84	@ 0x54
 80062f8:	4618      	mov	r0, r3
 80062fa:	f00a fb09 	bl	8010910 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006304:	2b00      	cmp	r3, #0
 8006306:	d108      	bne.n	800631a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800630c:	4618      	mov	r0, r3
 800630e:	f000 ffa3 	bl	8007258 <vPortFree>
				vPortFree( pxTCB );
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 ffa0 	bl	8007258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006318:	e019      	b.n	800634e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006320:	2b01      	cmp	r3, #1
 8006322:	d103      	bne.n	800632c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 ff97 	bl	8007258 <vPortFree>
	}
 800632a:	e010      	b.n	800634e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006332:	2b02      	cmp	r3, #2
 8006334:	d00b      	beq.n	800634e <prvDeleteTCB+0x62>
	__asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	60fb      	str	r3, [r7, #12]
}
 8006348:	bf00      	nop
 800634a:	bf00      	nop
 800634c:	e7fd      	b.n	800634a <prvDeleteTCB+0x5e>
	}
 800634e:	bf00      	nop
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800635e:	4b0c      	ldr	r3, [pc, #48]	@ (8006390 <prvResetNextTaskUnblockTime+0x38>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d104      	bne.n	8006372 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006368:	4b0a      	ldr	r3, [pc, #40]	@ (8006394 <prvResetNextTaskUnblockTime+0x3c>)
 800636a:	f04f 32ff 	mov.w	r2, #4294967295
 800636e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006370:	e008      	b.n	8006384 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006372:	4b07      	ldr	r3, [pc, #28]	@ (8006390 <prvResetNextTaskUnblockTime+0x38>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	4a04      	ldr	r2, [pc, #16]	@ (8006394 <prvResetNextTaskUnblockTime+0x3c>)
 8006382:	6013      	str	r3, [r2, #0]
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr
 8006390:	200052d4 	.word	0x200052d4
 8006394:	2000533c 	.word	0x2000533c

08006398 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800639e:	4b0b      	ldr	r3, [pc, #44]	@ (80063cc <xTaskGetSchedulerState+0x34>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d102      	bne.n	80063ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063a6:	2301      	movs	r3, #1
 80063a8:	607b      	str	r3, [r7, #4]
 80063aa:	e008      	b.n	80063be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063ac:	4b08      	ldr	r3, [pc, #32]	@ (80063d0 <xTaskGetSchedulerState+0x38>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d102      	bne.n	80063ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063b4:	2302      	movs	r3, #2
 80063b6:	607b      	str	r3, [r7, #4]
 80063b8:	e001      	b.n	80063be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063ba:	2300      	movs	r3, #0
 80063bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063be:	687b      	ldr	r3, [r7, #4]
	}
 80063c0:	4618      	mov	r0, r3
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	20005328 	.word	0x20005328
 80063d0:	20005344 	.word	0x20005344

080063d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80063e0:	2300      	movs	r3, #0
 80063e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d058      	beq.n	800649c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80063ea:	4b2f      	ldr	r3, [pc, #188]	@ (80064a8 <xTaskPriorityDisinherit+0xd4>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d00b      	beq.n	800640c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80063f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f8:	f383 8811 	msr	BASEPRI, r3
 80063fc:	f3bf 8f6f 	isb	sy
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	60fb      	str	r3, [r7, #12]
}
 8006406:	bf00      	nop
 8006408:	bf00      	nop
 800640a:	e7fd      	b.n	8006408 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10b      	bne.n	800642c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	60bb      	str	r3, [r7, #8]
}
 8006426:	bf00      	nop
 8006428:	bf00      	nop
 800642a:	e7fd      	b.n	8006428 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006430:	1e5a      	subs	r2, r3, #1
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800643e:	429a      	cmp	r2, r3
 8006440:	d02c      	beq.n	800649c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006446:	2b00      	cmp	r3, #0
 8006448:	d128      	bne.n	800649c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	3304      	adds	r3, #4
 800644e:	4618      	mov	r0, r3
 8006450:	f7fe fbfe 	bl	8004c50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800646c:	4b0f      	ldr	r3, [pc, #60]	@ (80064ac <xTaskPriorityDisinherit+0xd8>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	429a      	cmp	r2, r3
 8006472:	d903      	bls.n	800647c <xTaskPriorityDisinherit+0xa8>
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006478:	4a0c      	ldr	r2, [pc, #48]	@ (80064ac <xTaskPriorityDisinherit+0xd8>)
 800647a:	6013      	str	r3, [r2, #0]
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006480:	4613      	mov	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4413      	add	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4a09      	ldr	r2, [pc, #36]	@ (80064b0 <xTaskPriorityDisinherit+0xdc>)
 800648a:	441a      	add	r2, r3
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	3304      	adds	r3, #4
 8006490:	4619      	mov	r1, r3
 8006492:	4610      	mov	r0, r2
 8006494:	f7fe fb7f 	bl	8004b96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006498:	2301      	movs	r3, #1
 800649a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800649c:	697b      	ldr	r3, [r7, #20]
	}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20004e48 	.word	0x20004e48
 80064ac:	20005324 	.word	0x20005324
 80064b0:	20004e4c 	.word	0x20004e4c

080064b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80064be:	4b21      	ldr	r3, [pc, #132]	@ (8006544 <prvAddCurrentTaskToDelayedList+0x90>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064c4:	4b20      	ldr	r3, [pc, #128]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x94>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	3304      	adds	r3, #4
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fe fbc0 	bl	8004c50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d6:	d10a      	bne.n	80064ee <prvAddCurrentTaskToDelayedList+0x3a>
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d007      	beq.n	80064ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064de:	4b1a      	ldr	r3, [pc, #104]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x94>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	3304      	adds	r3, #4
 80064e4:	4619      	mov	r1, r3
 80064e6:	4819      	ldr	r0, [pc, #100]	@ (800654c <prvAddCurrentTaskToDelayedList+0x98>)
 80064e8:	f7fe fb55 	bl	8004b96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80064ec:	e026      	b.n	800653c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4413      	add	r3, r2
 80064f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80064f6:	4b14      	ldr	r3, [pc, #80]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x94>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68ba      	ldr	r2, [r7, #8]
 80064fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	429a      	cmp	r2, r3
 8006504:	d209      	bcs.n	800651a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006506:	4b12      	ldr	r3, [pc, #72]	@ (8006550 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	4b0f      	ldr	r3, [pc, #60]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x94>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3304      	adds	r3, #4
 8006510:	4619      	mov	r1, r3
 8006512:	4610      	mov	r0, r2
 8006514:	f7fe fb63 	bl	8004bde <vListInsert>
}
 8006518:	e010      	b.n	800653c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800651a:	4b0e      	ldr	r3, [pc, #56]	@ (8006554 <prvAddCurrentTaskToDelayedList+0xa0>)
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	4b0a      	ldr	r3, [pc, #40]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x94>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3304      	adds	r3, #4
 8006524:	4619      	mov	r1, r3
 8006526:	4610      	mov	r0, r2
 8006528:	f7fe fb59 	bl	8004bde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800652c:	4b0a      	ldr	r3, [pc, #40]	@ (8006558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	429a      	cmp	r2, r3
 8006534:	d202      	bcs.n	800653c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006536:	4a08      	ldr	r2, [pc, #32]	@ (8006558 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	6013      	str	r3, [r2, #0]
}
 800653c:	bf00      	nop
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	20005320 	.word	0x20005320
 8006548:	20004e48 	.word	0x20004e48
 800654c:	20005308 	.word	0x20005308
 8006550:	200052d8 	.word	0x200052d8
 8006554:	200052d4 	.word	0x200052d4
 8006558:	2000533c 	.word	0x2000533c

0800655c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b08a      	sub	sp, #40	@ 0x28
 8006560:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006562:	2300      	movs	r3, #0
 8006564:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006566:	f000 fb13 	bl	8006b90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800656a:	4b1d      	ldr	r3, [pc, #116]	@ (80065e0 <xTimerCreateTimerTask+0x84>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d021      	beq.n	80065b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006572:	2300      	movs	r3, #0
 8006574:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006576:	2300      	movs	r3, #0
 8006578:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800657a:	1d3a      	adds	r2, r7, #4
 800657c:	f107 0108 	add.w	r1, r7, #8
 8006580:	f107 030c 	add.w	r3, r7, #12
 8006584:	4618      	mov	r0, r3
 8006586:	f7fe fabf 	bl	8004b08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800658a:	6879      	ldr	r1, [r7, #4]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	9202      	str	r2, [sp, #8]
 8006592:	9301      	str	r3, [sp, #4]
 8006594:	2302      	movs	r3, #2
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	2300      	movs	r3, #0
 800659a:	460a      	mov	r2, r1
 800659c:	4911      	ldr	r1, [pc, #68]	@ (80065e4 <xTimerCreateTimerTask+0x88>)
 800659e:	4812      	ldr	r0, [pc, #72]	@ (80065e8 <xTimerCreateTimerTask+0x8c>)
 80065a0:	f7ff f87a 	bl	8005698 <xTaskCreateStatic>
 80065a4:	4603      	mov	r3, r0
 80065a6:	4a11      	ldr	r2, [pc, #68]	@ (80065ec <xTimerCreateTimerTask+0x90>)
 80065a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80065aa:	4b10      	ldr	r3, [pc, #64]	@ (80065ec <xTimerCreateTimerTask+0x90>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80065b2:	2301      	movs	r3, #1
 80065b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10b      	bne.n	80065d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	613b      	str	r3, [r7, #16]
}
 80065ce:	bf00      	nop
 80065d0:	bf00      	nop
 80065d2:	e7fd      	b.n	80065d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80065d4:	697b      	ldr	r3, [r7, #20]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	20005378 	.word	0x20005378
 80065e4:	08011924 	.word	0x08011924
 80065e8:	08006729 	.word	0x08006729
 80065ec:	2000537c 	.word	0x2000537c

080065f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b08a      	sub	sp, #40	@ 0x28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80065fe:	2300      	movs	r3, #0
 8006600:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10b      	bne.n	8006620 <xTimerGenericCommand+0x30>
	__asm volatile
 8006608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660c:	f383 8811 	msr	BASEPRI, r3
 8006610:	f3bf 8f6f 	isb	sy
 8006614:	f3bf 8f4f 	dsb	sy
 8006618:	623b      	str	r3, [r7, #32]
}
 800661a:	bf00      	nop
 800661c:	bf00      	nop
 800661e:	e7fd      	b.n	800661c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006620:	4b19      	ldr	r3, [pc, #100]	@ (8006688 <xTimerGenericCommand+0x98>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d02a      	beq.n	800667e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	2b05      	cmp	r3, #5
 8006638:	dc18      	bgt.n	800666c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800663a:	f7ff fead 	bl	8006398 <xTaskGetSchedulerState>
 800663e:	4603      	mov	r3, r0
 8006640:	2b02      	cmp	r3, #2
 8006642:	d109      	bne.n	8006658 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006644:	4b10      	ldr	r3, [pc, #64]	@ (8006688 <xTimerGenericCommand+0x98>)
 8006646:	6818      	ldr	r0, [r3, #0]
 8006648:	f107 0110 	add.w	r1, r7, #16
 800664c:	2300      	movs	r3, #0
 800664e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006650:	f7fe fc32 	bl	8004eb8 <xQueueGenericSend>
 8006654:	6278      	str	r0, [r7, #36]	@ 0x24
 8006656:	e012      	b.n	800667e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006658:	4b0b      	ldr	r3, [pc, #44]	@ (8006688 <xTimerGenericCommand+0x98>)
 800665a:	6818      	ldr	r0, [r3, #0]
 800665c:	f107 0110 	add.w	r1, r7, #16
 8006660:	2300      	movs	r3, #0
 8006662:	2200      	movs	r2, #0
 8006664:	f7fe fc28 	bl	8004eb8 <xQueueGenericSend>
 8006668:	6278      	str	r0, [r7, #36]	@ 0x24
 800666a:	e008      	b.n	800667e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800666c:	4b06      	ldr	r3, [pc, #24]	@ (8006688 <xTimerGenericCommand+0x98>)
 800666e:	6818      	ldr	r0, [r3, #0]
 8006670:	f107 0110 	add.w	r1, r7, #16
 8006674:	2300      	movs	r3, #0
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	f7fe fd20 	bl	80050bc <xQueueGenericSendFromISR>
 800667c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800667e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006680:	4618      	mov	r0, r3
 8006682:	3728      	adds	r7, #40	@ 0x28
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	20005378 	.word	0x20005378

0800668c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b088      	sub	sp, #32
 8006690:	af02      	add	r7, sp, #8
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006696:	4b23      	ldr	r3, [pc, #140]	@ (8006724 <prvProcessExpiredTimer+0x98>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	3304      	adds	r3, #4
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7fe fad3 	bl	8004c50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066b0:	f003 0304 	and.w	r3, r3, #4
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d023      	beq.n	8006700 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	699a      	ldr	r2, [r3, #24]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	18d1      	adds	r1, r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	683a      	ldr	r2, [r7, #0]
 80066c4:	6978      	ldr	r0, [r7, #20]
 80066c6:	f000 f8d5 	bl	8006874 <prvInsertTimerInActiveList>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d020      	beq.n	8006712 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066d0:	2300      	movs	r3, #0
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	2300      	movs	r3, #0
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	2100      	movs	r1, #0
 80066da:	6978      	ldr	r0, [r7, #20]
 80066dc:	f7ff ff88 	bl	80065f0 <xTimerGenericCommand>
 80066e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d114      	bne.n	8006712 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	60fb      	str	r3, [r7, #12]
}
 80066fa:	bf00      	nop
 80066fc:	bf00      	nop
 80066fe:	e7fd      	b.n	80066fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006706:	f023 0301 	bic.w	r3, r3, #1
 800670a:	b2da      	uxtb	r2, r3
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	6978      	ldr	r0, [r7, #20]
 8006718:	4798      	blx	r3
}
 800671a:	bf00      	nop
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	20005370 	.word	0x20005370

08006728 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006730:	f107 0308 	add.w	r3, r7, #8
 8006734:	4618      	mov	r0, r3
 8006736:	f000 f859 	bl	80067ec <prvGetNextExpireTime>
 800673a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	4619      	mov	r1, r3
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 f805 	bl	8006750 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006746:	f000 f8d7 	bl	80068f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800674a:	bf00      	nop
 800674c:	e7f0      	b.n	8006730 <prvTimerTask+0x8>
	...

08006750 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800675a:	f7ff fa01 	bl	8005b60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800675e:	f107 0308 	add.w	r3, r7, #8
 8006762:	4618      	mov	r0, r3
 8006764:	f000 f866 	bl	8006834 <prvSampleTimeNow>
 8006768:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d130      	bne.n	80067d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10a      	bne.n	800678c <prvProcessTimerOrBlockTask+0x3c>
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	429a      	cmp	r2, r3
 800677c:	d806      	bhi.n	800678c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800677e:	f7ff f9fd 	bl	8005b7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006782:	68f9      	ldr	r1, [r7, #12]
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f7ff ff81 	bl	800668c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800678a:	e024      	b.n	80067d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d008      	beq.n	80067a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006792:	4b13      	ldr	r3, [pc, #76]	@ (80067e0 <prvProcessTimerOrBlockTask+0x90>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d101      	bne.n	80067a0 <prvProcessTimerOrBlockTask+0x50>
 800679c:	2301      	movs	r3, #1
 800679e:	e000      	b.n	80067a2 <prvProcessTimerOrBlockTask+0x52>
 80067a0:	2300      	movs	r3, #0
 80067a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067a4:	4b0f      	ldr	r3, [pc, #60]	@ (80067e4 <prvProcessTimerOrBlockTask+0x94>)
 80067a6:	6818      	ldr	r0, [r3, #0]
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	683a      	ldr	r2, [r7, #0]
 80067b0:	4619      	mov	r1, r3
 80067b2:	f7fe ff3d 	bl	8005630 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80067b6:	f7ff f9e1 	bl	8005b7c <xTaskResumeAll>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80067c0:	4b09      	ldr	r3, [pc, #36]	@ (80067e8 <prvProcessTimerOrBlockTask+0x98>)
 80067c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	f3bf 8f6f 	isb	sy
}
 80067d0:	e001      	b.n	80067d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80067d2:	f7ff f9d3 	bl	8005b7c <xTaskResumeAll>
}
 80067d6:	bf00      	nop
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	20005374 	.word	0x20005374
 80067e4:	20005378 	.word	0x20005378
 80067e8:	e000ed04 	.word	0xe000ed04

080067ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80067f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006830 <prvGetNextExpireTime+0x44>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d101      	bne.n	8006802 <prvGetNextExpireTime+0x16>
 80067fe:	2201      	movs	r2, #1
 8006800:	e000      	b.n	8006804 <prvGetNextExpireTime+0x18>
 8006802:	2200      	movs	r2, #0
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d105      	bne.n	800681c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006810:	4b07      	ldr	r3, [pc, #28]	@ (8006830 <prvGetNextExpireTime+0x44>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	60fb      	str	r3, [r7, #12]
 800681a:	e001      	b.n	8006820 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006820:	68fb      	ldr	r3, [r7, #12]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	20005370 	.word	0x20005370

08006834 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800683c:	f7ff fa3c 	bl	8005cb8 <xTaskGetTickCount>
 8006840:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006842:	4b0b      	ldr	r3, [pc, #44]	@ (8006870 <prvSampleTimeNow+0x3c>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	429a      	cmp	r2, r3
 800684a:	d205      	bcs.n	8006858 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800684c:	f000 f93a 	bl	8006ac4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	e002      	b.n	800685e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800685e:	4a04      	ldr	r2, [pc, #16]	@ (8006870 <prvSampleTimeNow+0x3c>)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006864:	68fb      	ldr	r3, [r7, #12]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	20005380 	.word	0x20005380

08006874 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d812      	bhi.n	80068c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	1ad2      	subs	r2, r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d302      	bcc.n	80068ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80068a8:	2301      	movs	r3, #1
 80068aa:	617b      	str	r3, [r7, #20]
 80068ac:	e01b      	b.n	80068e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068ae:	4b10      	ldr	r3, [pc, #64]	@ (80068f0 <prvInsertTimerInActiveList+0x7c>)
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3304      	adds	r3, #4
 80068b6:	4619      	mov	r1, r3
 80068b8:	4610      	mov	r0, r2
 80068ba:	f7fe f990 	bl	8004bde <vListInsert>
 80068be:	e012      	b.n	80068e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d206      	bcs.n	80068d6 <prvInsertTimerInActiveList+0x62>
 80068c8:	68ba      	ldr	r2, [r7, #8]
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d302      	bcc.n	80068d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80068d0:	2301      	movs	r3, #1
 80068d2:	617b      	str	r3, [r7, #20]
 80068d4:	e007      	b.n	80068e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068d6:	4b07      	ldr	r3, [pc, #28]	@ (80068f4 <prvInsertTimerInActiveList+0x80>)
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	3304      	adds	r3, #4
 80068de:	4619      	mov	r1, r3
 80068e0:	4610      	mov	r0, r2
 80068e2:	f7fe f97c 	bl	8004bde <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068e6:	697b      	ldr	r3, [r7, #20]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20005374 	.word	0x20005374
 80068f4:	20005370 	.word	0x20005370

080068f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08e      	sub	sp, #56	@ 0x38
 80068fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80068fe:	e0ce      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	da19      	bge.n	800693a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006906:	1d3b      	adds	r3, r7, #4
 8006908:	3304      	adds	r3, #4
 800690a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800690c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10b      	bne.n	800692a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	61fb      	str	r3, [r7, #28]
}
 8006924:	bf00      	nop
 8006926:	bf00      	nop
 8006928:	e7fd      	b.n	8006926 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800692a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006930:	6850      	ldr	r0, [r2, #4]
 8006932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006934:	6892      	ldr	r2, [r2, #8]
 8006936:	4611      	mov	r1, r2
 8006938:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	f2c0 80ae 	blt.w	8006a9e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d004      	beq.n	8006958 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800694e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006950:	3304      	adds	r3, #4
 8006952:	4618      	mov	r0, r3
 8006954:	f7fe f97c 	bl	8004c50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006958:	463b      	mov	r3, r7
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff ff6a 	bl	8006834 <prvSampleTimeNow>
 8006960:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b09      	cmp	r3, #9
 8006966:	f200 8097 	bhi.w	8006a98 <prvProcessReceivedCommands+0x1a0>
 800696a:	a201      	add	r2, pc, #4	@ (adr r2, 8006970 <prvProcessReceivedCommands+0x78>)
 800696c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006970:	08006999 	.word	0x08006999
 8006974:	08006999 	.word	0x08006999
 8006978:	08006999 	.word	0x08006999
 800697c:	08006a0f 	.word	0x08006a0f
 8006980:	08006a23 	.word	0x08006a23
 8006984:	08006a6f 	.word	0x08006a6f
 8006988:	08006999 	.word	0x08006999
 800698c:	08006999 	.word	0x08006999
 8006990:	08006a0f 	.word	0x08006a0f
 8006994:	08006a23 	.word	0x08006a23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800699e:	f043 0301 	orr.w	r3, r3, #1
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	18d1      	adds	r1, r2, r3
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069b8:	f7ff ff5c 	bl	8006874 <prvInsertTimerInActiveList>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d06c      	beq.n	8006a9c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069d0:	f003 0304 	and.w	r3, r3, #4
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d061      	beq.n	8006a9c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	441a      	add	r2, r3
 80069e0:	2300      	movs	r3, #0
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	2300      	movs	r3, #0
 80069e6:	2100      	movs	r1, #0
 80069e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069ea:	f7ff fe01 	bl	80065f0 <xTimerGenericCommand>
 80069ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d152      	bne.n	8006a9c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80069f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fa:	f383 8811 	msr	BASEPRI, r3
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	61bb      	str	r3, [r7, #24]
}
 8006a08:	bf00      	nop
 8006a0a:	bf00      	nop
 8006a0c:	e7fd      	b.n	8006a0a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a14:	f023 0301 	bic.w	r3, r3, #1
 8006a18:	b2da      	uxtb	r2, r3
 8006a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a20:	e03d      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a28:	f043 0301 	orr.w	r3, r3, #1
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10b      	bne.n	8006a5a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a46:	f383 8811 	msr	BASEPRI, r3
 8006a4a:	f3bf 8f6f 	isb	sy
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	617b      	str	r3, [r7, #20]
}
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop
 8006a58:	e7fd      	b.n	8006a56 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5c:	699a      	ldr	r2, [r3, #24]
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a60:	18d1      	adds	r1, r2, r3
 8006a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a68:	f7ff ff04 	bl	8006874 <prvInsertTimerInActiveList>
					break;
 8006a6c:	e017      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d103      	bne.n	8006a84 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006a7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a7e:	f000 fbeb 	bl	8007258 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a82:	e00c      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a8a:	f023 0301 	bic.w	r3, r3, #1
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a96:	e002      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006a98:	bf00      	nop
 8006a9a:	e000      	b.n	8006a9e <prvProcessReceivedCommands+0x1a6>
					break;
 8006a9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a9e:	4b08      	ldr	r3, [pc, #32]	@ (8006ac0 <prvProcessReceivedCommands+0x1c8>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	1d39      	adds	r1, r7, #4
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fe fba6 	bl	80051f8 <xQueueReceive>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f47f af26 	bne.w	8006900 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006ab4:	bf00      	nop
 8006ab6:	bf00      	nop
 8006ab8:	3730      	adds	r7, #48	@ 0x30
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	20005378 	.word	0x20005378

08006ac4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b088      	sub	sp, #32
 8006ac8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006aca:	e049      	b.n	8006b60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006acc:	4b2e      	ldr	r3, [pc, #184]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	3304      	adds	r3, #4
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7fe f8b3 	bl	8004c50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d02f      	beq.n	8006b60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	4413      	add	r3, r2
 8006b08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b0a:	68ba      	ldr	r2, [r7, #8]
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d90e      	bls.n	8006b30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	68ba      	ldr	r2, [r7, #8]
 8006b16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	3304      	adds	r3, #4
 8006b26:	4619      	mov	r1, r3
 8006b28:	4610      	mov	r0, r2
 8006b2a:	f7fe f858 	bl	8004bde <vListInsert>
 8006b2e:	e017      	b.n	8006b60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b30:	2300      	movs	r3, #0
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	2300      	movs	r3, #0
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	2100      	movs	r1, #0
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f7ff fd58 	bl	80065f0 <xTimerGenericCommand>
 8006b40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10b      	bne.n	8006b60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4c:	f383 8811 	msr	BASEPRI, r3
 8006b50:	f3bf 8f6f 	isb	sy
 8006b54:	f3bf 8f4f 	dsb	sy
 8006b58:	603b      	str	r3, [r7, #0]
}
 8006b5a:	bf00      	nop
 8006b5c:	bf00      	nop
 8006b5e:	e7fd      	b.n	8006b5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b60:	4b09      	ldr	r3, [pc, #36]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1b0      	bne.n	8006acc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b6a:	4b07      	ldr	r3, [pc, #28]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b70:	4b06      	ldr	r3, [pc, #24]	@ (8006b8c <prvSwitchTimerLists+0xc8>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a04      	ldr	r2, [pc, #16]	@ (8006b88 <prvSwitchTimerLists+0xc4>)
 8006b76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b78:	4a04      	ldr	r2, [pc, #16]	@ (8006b8c <prvSwitchTimerLists+0xc8>)
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	6013      	str	r3, [r2, #0]
}
 8006b7e:	bf00      	nop
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	20005370 	.word	0x20005370
 8006b8c:	20005374 	.word	0x20005374

08006b90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006b96:	f000 f96f 	bl	8006e78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006b9a:	4b15      	ldr	r3, [pc, #84]	@ (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d120      	bne.n	8006be4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ba2:	4814      	ldr	r0, [pc, #80]	@ (8006bf4 <prvCheckForValidListAndQueue+0x64>)
 8006ba4:	f7fd ffca 	bl	8004b3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ba8:	4813      	ldr	r0, [pc, #76]	@ (8006bf8 <prvCheckForValidListAndQueue+0x68>)
 8006baa:	f7fd ffc7 	bl	8004b3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bae:	4b13      	ldr	r3, [pc, #76]	@ (8006bfc <prvCheckForValidListAndQueue+0x6c>)
 8006bb0:	4a10      	ldr	r2, [pc, #64]	@ (8006bf4 <prvCheckForValidListAndQueue+0x64>)
 8006bb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bb4:	4b12      	ldr	r3, [pc, #72]	@ (8006c00 <prvCheckForValidListAndQueue+0x70>)
 8006bb6:	4a10      	ldr	r2, [pc, #64]	@ (8006bf8 <prvCheckForValidListAndQueue+0x68>)
 8006bb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bba:	2300      	movs	r3, #0
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	4b11      	ldr	r3, [pc, #68]	@ (8006c04 <prvCheckForValidListAndQueue+0x74>)
 8006bc0:	4a11      	ldr	r2, [pc, #68]	@ (8006c08 <prvCheckForValidListAndQueue+0x78>)
 8006bc2:	2110      	movs	r1, #16
 8006bc4:	200a      	movs	r0, #10
 8006bc6:	f7fe f8d7 	bl	8004d78 <xQueueGenericCreateStatic>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	4a08      	ldr	r2, [pc, #32]	@ (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006bd0:	4b07      	ldr	r3, [pc, #28]	@ (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d005      	beq.n	8006be4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006bd8:	4b05      	ldr	r3, [pc, #20]	@ (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	490b      	ldr	r1, [pc, #44]	@ (8006c0c <prvCheckForValidListAndQueue+0x7c>)
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe fcfc 	bl	80055dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006be4:	f000 f97a 	bl	8006edc <vPortExitCritical>
}
 8006be8:	bf00      	nop
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	20005378 	.word	0x20005378
 8006bf4:	20005348 	.word	0x20005348
 8006bf8:	2000535c 	.word	0x2000535c
 8006bfc:	20005370 	.word	0x20005370
 8006c00:	20005374 	.word	0x20005374
 8006c04:	20005424 	.word	0x20005424
 8006c08:	20005384 	.word	0x20005384
 8006c0c:	0801192c 	.word	0x0801192c

08006c10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3b04      	subs	r3, #4
 8006c20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3b04      	subs	r3, #4
 8006c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f023 0201 	bic.w	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3b04      	subs	r3, #4
 8006c3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c40:	4a0c      	ldr	r2, [pc, #48]	@ (8006c74 <pxPortInitialiseStack+0x64>)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	3b14      	subs	r3, #20
 8006c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3b04      	subs	r3, #4
 8006c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f06f 0202 	mvn.w	r2, #2
 8006c5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3b20      	subs	r3, #32
 8006c64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c66:	68fb      	ldr	r3, [r7, #12]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3714      	adds	r7, #20
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	08006c79 	.word	0x08006c79

08006c78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c82:	4b13      	ldr	r3, [pc, #76]	@ (8006cd0 <prvTaskExitError+0x58>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d00b      	beq.n	8006ca4 <prvTaskExitError+0x2c>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	60fb      	str	r3, [r7, #12]
}
 8006c9e:	bf00      	nop
 8006ca0:	bf00      	nop
 8006ca2:	e7fd      	b.n	8006ca0 <prvTaskExitError+0x28>
	__asm volatile
 8006ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca8:	f383 8811 	msr	BASEPRI, r3
 8006cac:	f3bf 8f6f 	isb	sy
 8006cb0:	f3bf 8f4f 	dsb	sy
 8006cb4:	60bb      	str	r3, [r7, #8]
}
 8006cb6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006cb8:	bf00      	nop
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d0fc      	beq.n	8006cba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
 8006cc4:	3714      	adds	r7, #20
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	20000010 	.word	0x20000010
	...

08006ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ce0:	4b07      	ldr	r3, [pc, #28]	@ (8006d00 <pxCurrentTCBConst2>)
 8006ce2:	6819      	ldr	r1, [r3, #0]
 8006ce4:	6808      	ldr	r0, [r1, #0]
 8006ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cea:	f380 8809 	msr	PSP, r0
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f04f 0000 	mov.w	r0, #0
 8006cf6:	f380 8811 	msr	BASEPRI, r0
 8006cfa:	4770      	bx	lr
 8006cfc:	f3af 8000 	nop.w

08006d00 <pxCurrentTCBConst2>:
 8006d00:	20004e48 	.word	0x20004e48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d08:	4808      	ldr	r0, [pc, #32]	@ (8006d2c <prvPortStartFirstTask+0x24>)
 8006d0a:	6800      	ldr	r0, [r0, #0]
 8006d0c:	6800      	ldr	r0, [r0, #0]
 8006d0e:	f380 8808 	msr	MSP, r0
 8006d12:	f04f 0000 	mov.w	r0, #0
 8006d16:	f380 8814 	msr	CONTROL, r0
 8006d1a:	b662      	cpsie	i
 8006d1c:	b661      	cpsie	f
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	df00      	svc	0
 8006d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d2a:	bf00      	nop
 8006d2c:	e000ed08 	.word	0xe000ed08

08006d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d36:	4b47      	ldr	r3, [pc, #284]	@ (8006e54 <xPortStartScheduler+0x124>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a47      	ldr	r2, [pc, #284]	@ (8006e58 <xPortStartScheduler+0x128>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d10b      	bne.n	8006d58 <xPortStartScheduler+0x28>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	613b      	str	r3, [r7, #16]
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d58:	4b3e      	ldr	r3, [pc, #248]	@ (8006e54 <xPortStartScheduler+0x124>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8006e5c <xPortStartScheduler+0x12c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d10b      	bne.n	8006d7a <xPortStartScheduler+0x4a>
	__asm volatile
 8006d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	60fb      	str	r3, [r7, #12]
}
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
 8006d78:	e7fd      	b.n	8006d76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d7a:	4b39      	ldr	r3, [pc, #228]	@ (8006e60 <xPortStartScheduler+0x130>)
 8006d7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	22ff      	movs	r2, #255	@ 0xff
 8006d8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d94:	78fb      	ldrb	r3, [r7, #3]
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	4b31      	ldr	r3, [pc, #196]	@ (8006e64 <xPortStartScheduler+0x134>)
 8006da0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006da2:	4b31      	ldr	r3, [pc, #196]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006da4:	2207      	movs	r2, #7
 8006da6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006da8:	e009      	b.n	8006dbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006daa:	4b2f      	ldr	r3, [pc, #188]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	4a2d      	ldr	r2, [pc, #180]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006db2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006db4:	78fb      	ldrb	r3, [r7, #3]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006dbe:	78fb      	ldrb	r3, [r7, #3]
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc6:	2b80      	cmp	r3, #128	@ 0x80
 8006dc8:	d0ef      	beq.n	8006daa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dca:	4b27      	ldr	r3, [pc, #156]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f1c3 0307 	rsb	r3, r3, #7
 8006dd2:	2b04      	cmp	r3, #4
 8006dd4:	d00b      	beq.n	8006dee <xPortStartScheduler+0xbe>
	__asm volatile
 8006dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dda:	f383 8811 	msr	BASEPRI, r3
 8006dde:	f3bf 8f6f 	isb	sy
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	60bb      	str	r3, [r7, #8]
}
 8006de8:	bf00      	nop
 8006dea:	bf00      	nop
 8006dec:	e7fd      	b.n	8006dea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006dee:	4b1e      	ldr	r3, [pc, #120]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	021b      	lsls	r3, r3, #8
 8006df4:	4a1c      	ldr	r2, [pc, #112]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006df6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006df8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e00:	4a19      	ldr	r2, [pc, #100]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006e02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e0c:	4b17      	ldr	r3, [pc, #92]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a16      	ldr	r2, [pc, #88]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e18:	4b14      	ldr	r3, [pc, #80]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a13      	ldr	r2, [pc, #76]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e24:	f000 f8da 	bl	8006fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e28:	4b11      	ldr	r3, [pc, #68]	@ (8006e70 <xPortStartScheduler+0x140>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e2e:	f000 f8f9 	bl	8007024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e32:	4b10      	ldr	r3, [pc, #64]	@ (8006e74 <xPortStartScheduler+0x144>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a0f      	ldr	r2, [pc, #60]	@ (8006e74 <xPortStartScheduler+0x144>)
 8006e38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006e3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e3e:	f7ff ff63 	bl	8006d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e42:	f7ff f803 	bl	8005e4c <vTaskSwitchContext>
	prvTaskExitError();
 8006e46:	f7ff ff17 	bl	8006c78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3718      	adds	r7, #24
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	e000ed00 	.word	0xe000ed00
 8006e58:	410fc271 	.word	0x410fc271
 8006e5c:	410fc270 	.word	0x410fc270
 8006e60:	e000e400 	.word	0xe000e400
 8006e64:	20005474 	.word	0x20005474
 8006e68:	20005478 	.word	0x20005478
 8006e6c:	e000ed20 	.word	0xe000ed20
 8006e70:	20000010 	.word	0x20000010
 8006e74:	e000ef34 	.word	0xe000ef34

08006e78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	607b      	str	r3, [r7, #4]
}
 8006e90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e92:	4b10      	ldr	r3, [pc, #64]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3301      	adds	r3, #1
 8006e98:	4a0e      	ldr	r2, [pc, #56]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d110      	bne.n	8006ec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed8 <vPortEnterCritical+0x60>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00b      	beq.n	8006ec6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	603b      	str	r3, [r7, #0]
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	e7fd      	b.n	8006ec2 <vPortEnterCritical+0x4a>
	}
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	20000010 	.word	0x20000010
 8006ed8:	e000ed04 	.word	0xe000ed04

08006edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ee2:	4b12      	ldr	r3, [pc, #72]	@ (8006f2c <vPortExitCritical+0x50>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <vPortExitCritical+0x26>
	__asm volatile
 8006eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	607b      	str	r3, [r7, #4]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f02:	4b0a      	ldr	r3, [pc, #40]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3b01      	subs	r3, #1
 8006f08:	4a08      	ldr	r2, [pc, #32]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f0c:	4b07      	ldr	r3, [pc, #28]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d105      	bne.n	8006f20 <vPortExitCritical+0x44>
 8006f14:	2300      	movs	r3, #0
 8006f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	f383 8811 	msr	BASEPRI, r3
}
 8006f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	20000010 	.word	0x20000010

08006f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f30:	f3ef 8009 	mrs	r0, PSP
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	4b15      	ldr	r3, [pc, #84]	@ (8006f90 <pxCurrentTCBConst>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	f01e 0f10 	tst.w	lr, #16
 8006f40:	bf08      	it	eq
 8006f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4a:	6010      	str	r0, [r2, #0]
 8006f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f54:	f380 8811 	msr	BASEPRI, r0
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f7fe ff74 	bl	8005e4c <vTaskSwitchContext>
 8006f64:	f04f 0000 	mov.w	r0, #0
 8006f68:	f380 8811 	msr	BASEPRI, r0
 8006f6c:	bc09      	pop	{r0, r3}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f76:	f01e 0f10 	tst.w	lr, #16
 8006f7a:	bf08      	it	eq
 8006f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f80:	f380 8809 	msr	PSP, r0
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	f3af 8000 	nop.w

08006f90 <pxCurrentTCBConst>:
 8006f90:	20004e48 	.word	0x20004e48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop

08006f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	607b      	str	r3, [r7, #4]
}
 8006fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fb2:	f7fe fe91 	bl	8005cd8 <xTaskIncrementTick>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d003      	beq.n	8006fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fbc:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <xPortSysTickHandler+0x40>)
 8006fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f383 8811 	msr	BASEPRI, r3
}
 8006fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fd0:	bf00      	nop
 8006fd2:	3708      	adds	r7, #8
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	e000ed04 	.word	0xe000ed04

08006fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fdc:	b480      	push	{r7}
 8006fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8007010 <vPortSetupTimerInterrupt+0x34>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8007014 <vPortSetupTimerInterrupt+0x38>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <vPortSetupTimerInterrupt+0x3c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800701c <vPortSetupTimerInterrupt+0x40>)
 8006ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff6:	099b      	lsrs	r3, r3, #6
 8006ff8:	4a09      	ldr	r2, [pc, #36]	@ (8007020 <vPortSetupTimerInterrupt+0x44>)
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ffe:	4b04      	ldr	r3, [pc, #16]	@ (8007010 <vPortSetupTimerInterrupt+0x34>)
 8007000:	2207      	movs	r2, #7
 8007002:	601a      	str	r2, [r3, #0]
}
 8007004:	bf00      	nop
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	e000e010 	.word	0xe000e010
 8007014:	e000e018 	.word	0xe000e018
 8007018:	20000004 	.word	0x20000004
 800701c:	10624dd3 	.word	0x10624dd3
 8007020:	e000e014 	.word	0xe000e014

08007024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007034 <vPortEnableVFP+0x10>
 8007028:	6801      	ldr	r1, [r0, #0]
 800702a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800702e:	6001      	str	r1, [r0, #0]
 8007030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007032:	bf00      	nop
 8007034:	e000ed88 	.word	0xe000ed88

08007038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800703e:	f3ef 8305 	mrs	r3, IPSR
 8007042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b0f      	cmp	r3, #15
 8007048:	d915      	bls.n	8007076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800704a:	4a18      	ldr	r2, [pc, #96]	@ (80070ac <vPortValidateInterruptPriority+0x74>)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4413      	add	r3, r2
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007054:	4b16      	ldr	r3, [pc, #88]	@ (80070b0 <vPortValidateInterruptPriority+0x78>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	7afa      	ldrb	r2, [r7, #11]
 800705a:	429a      	cmp	r2, r3
 800705c:	d20b      	bcs.n	8007076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	607b      	str	r3, [r7, #4]
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	e7fd      	b.n	8007072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007076:	4b0f      	ldr	r3, [pc, #60]	@ (80070b4 <vPortValidateInterruptPriority+0x7c>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800707e:	4b0e      	ldr	r3, [pc, #56]	@ (80070b8 <vPortValidateInterruptPriority+0x80>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d90b      	bls.n	800709e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	603b      	str	r3, [r7, #0]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <vPortValidateInterruptPriority+0x62>
	}
 800709e:	bf00      	nop
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	e000e3f0 	.word	0xe000e3f0
 80070b0:	20005474 	.word	0x20005474
 80070b4:	e000ed0c 	.word	0xe000ed0c
 80070b8:	20005478 	.word	0x20005478

080070bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08a      	sub	sp, #40	@ 0x28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80070c4:	2300      	movs	r3, #0
 80070c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80070c8:	f7fe fd4a 	bl	8005b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070cc:	4b5c      	ldr	r3, [pc, #368]	@ (8007240 <pvPortMalloc+0x184>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070d4:	f000 f924 	bl	8007320 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070d8:	4b5a      	ldr	r3, [pc, #360]	@ (8007244 <pvPortMalloc+0x188>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4013      	ands	r3, r2
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f040 8095 	bne.w	8007210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01e      	beq.n	800712a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070ec:	2208      	movs	r2, #8
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4413      	add	r3, r2
 80070f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f003 0307 	and.w	r3, r3, #7
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d015      	beq.n	800712a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f023 0307 	bic.w	r3, r3, #7
 8007104:	3308      	adds	r3, #8
 8007106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f003 0307 	and.w	r3, r3, #7
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00b      	beq.n	800712a <pvPortMalloc+0x6e>
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	617b      	str	r3, [r7, #20]
}
 8007124:	bf00      	nop
 8007126:	bf00      	nop
 8007128:	e7fd      	b.n	8007126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d06f      	beq.n	8007210 <pvPortMalloc+0x154>
 8007130:	4b45      	ldr	r3, [pc, #276]	@ (8007248 <pvPortMalloc+0x18c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	429a      	cmp	r2, r3
 8007138:	d86a      	bhi.n	8007210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800713a:	4b44      	ldr	r3, [pc, #272]	@ (800724c <pvPortMalloc+0x190>)
 800713c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800713e:	4b43      	ldr	r3, [pc, #268]	@ (800724c <pvPortMalloc+0x190>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007144:	e004      	b.n	8007150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	429a      	cmp	r2, r3
 8007158:	d903      	bls.n	8007162 <pvPortMalloc+0xa6>
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1f1      	bne.n	8007146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007162:	4b37      	ldr	r3, [pc, #220]	@ (8007240 <pvPortMalloc+0x184>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007168:	429a      	cmp	r2, r3
 800716a:	d051      	beq.n	8007210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2208      	movs	r2, #8
 8007172:	4413      	add	r3, r2
 8007174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	6a3b      	ldr	r3, [r7, #32]
 800717c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	1ad2      	subs	r2, r2, r3
 8007186:	2308      	movs	r3, #8
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	429a      	cmp	r2, r3
 800718c:	d920      	bls.n	80071d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800718e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4413      	add	r3, r2
 8007194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	f003 0307 	and.w	r3, r3, #7
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00b      	beq.n	80071b8 <pvPortMalloc+0xfc>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	613b      	str	r3, [r7, #16]
}
 80071b2:	bf00      	nop
 80071b4:	bf00      	nop
 80071b6:	e7fd      	b.n	80071b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	1ad2      	subs	r2, r2, r3
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80071c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80071ca:	69b8      	ldr	r0, [r7, #24]
 80071cc:	f000 f90a 	bl	80073e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007248 <pvPortMalloc+0x18c>)
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	4a1b      	ldr	r2, [pc, #108]	@ (8007248 <pvPortMalloc+0x18c>)
 80071dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071de:	4b1a      	ldr	r3, [pc, #104]	@ (8007248 <pvPortMalloc+0x18c>)
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4b1b      	ldr	r3, [pc, #108]	@ (8007250 <pvPortMalloc+0x194>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d203      	bcs.n	80071f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071ea:	4b17      	ldr	r3, [pc, #92]	@ (8007248 <pvPortMalloc+0x18c>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a18      	ldr	r2, [pc, #96]	@ (8007250 <pvPortMalloc+0x194>)
 80071f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	685a      	ldr	r2, [r3, #4]
 80071f6:	4b13      	ldr	r3, [pc, #76]	@ (8007244 <pvPortMalloc+0x188>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	431a      	orrs	r2, r3
 80071fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007202:	2200      	movs	r2, #0
 8007204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007206:	4b13      	ldr	r3, [pc, #76]	@ (8007254 <pvPortMalloc+0x198>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3301      	adds	r3, #1
 800720c:	4a11      	ldr	r2, [pc, #68]	@ (8007254 <pvPortMalloc+0x198>)
 800720e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007210:	f7fe fcb4 	bl	8005b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00b      	beq.n	8007236 <pvPortMalloc+0x17a>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	60fb      	str	r3, [r7, #12]
}
 8007230:	bf00      	nop
 8007232:	bf00      	nop
 8007234:	e7fd      	b.n	8007232 <pvPortMalloc+0x176>
	return pvReturn;
 8007236:	69fb      	ldr	r3, [r7, #28]
}
 8007238:	4618      	mov	r0, r3
 800723a:	3728      	adds	r7, #40	@ 0x28
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20009084 	.word	0x20009084
 8007244:	20009098 	.word	0x20009098
 8007248:	20009088 	.word	0x20009088
 800724c:	2000907c 	.word	0x2000907c
 8007250:	2000908c 	.word	0x2000908c
 8007254:	20009090 	.word	0x20009090

08007258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d04f      	beq.n	800730a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800726a:	2308      	movs	r3, #8
 800726c:	425b      	negs	r3, r3
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4413      	add	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	4b25      	ldr	r3, [pc, #148]	@ (8007314 <vPortFree+0xbc>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4013      	ands	r3, r2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <vPortFree+0x46>
	__asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	60fb      	str	r3, [r7, #12]
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00b      	beq.n	80072be <vPortFree+0x66>
	__asm volatile
 80072a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072aa:	f383 8811 	msr	BASEPRI, r3
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f3bf 8f4f 	dsb	sy
 80072b6:	60bb      	str	r3, [r7, #8]
}
 80072b8:	bf00      	nop
 80072ba:	bf00      	nop
 80072bc:	e7fd      	b.n	80072ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	4b14      	ldr	r3, [pc, #80]	@ (8007314 <vPortFree+0xbc>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4013      	ands	r3, r2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01e      	beq.n	800730a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d11a      	bne.n	800730a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	685a      	ldr	r2, [r3, #4]
 80072d8:	4b0e      	ldr	r3, [pc, #56]	@ (8007314 <vPortFree+0xbc>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	43db      	mvns	r3, r3
 80072de:	401a      	ands	r2, r3
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072e4:	f7fe fc3c 	bl	8005b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007318 <vPortFree+0xc0>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4413      	add	r3, r2
 80072f2:	4a09      	ldr	r2, [pc, #36]	@ (8007318 <vPortFree+0xc0>)
 80072f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072f6:	6938      	ldr	r0, [r7, #16]
 80072f8:	f000 f874 	bl	80073e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072fc:	4b07      	ldr	r3, [pc, #28]	@ (800731c <vPortFree+0xc4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a06      	ldr	r2, [pc, #24]	@ (800731c <vPortFree+0xc4>)
 8007304:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007306:	f7fe fc39 	bl	8005b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800730a:	bf00      	nop
 800730c:	3718      	adds	r7, #24
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	20009098 	.word	0x20009098
 8007318:	20009088 	.word	0x20009088
 800731c:	20009094 	.word	0x20009094

08007320 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007326:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800732a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800732c:	4b27      	ldr	r3, [pc, #156]	@ (80073cc <prvHeapInit+0xac>)
 800732e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f003 0307 	and.w	r3, r3, #7
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00c      	beq.n	8007354 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3307      	adds	r3, #7
 800733e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0307 	bic.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	4a1f      	ldr	r2, [pc, #124]	@ (80073cc <prvHeapInit+0xac>)
 8007350:	4413      	add	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007358:	4a1d      	ldr	r2, [pc, #116]	@ (80073d0 <prvHeapInit+0xb0>)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800735e:	4b1c      	ldr	r3, [pc, #112]	@ (80073d0 <prvHeapInit+0xb0>)
 8007360:	2200      	movs	r2, #0
 8007362:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	4413      	add	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800736c:	2208      	movs	r2, #8
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	1a9b      	subs	r3, r3, r2
 8007372:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f023 0307 	bic.w	r3, r3, #7
 800737a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	4a15      	ldr	r2, [pc, #84]	@ (80073d4 <prvHeapInit+0xb4>)
 8007380:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007382:	4b14      	ldr	r3, [pc, #80]	@ (80073d4 <prvHeapInit+0xb4>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2200      	movs	r2, #0
 8007388:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800738a:	4b12      	ldr	r3, [pc, #72]	@ (80073d4 <prvHeapInit+0xb4>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2200      	movs	r2, #0
 8007390:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	1ad2      	subs	r2, r2, r3
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80073a0:	4b0c      	ldr	r3, [pc, #48]	@ (80073d4 <prvHeapInit+0xb4>)
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	4a0a      	ldr	r2, [pc, #40]	@ (80073d8 <prvHeapInit+0xb8>)
 80073ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	4a09      	ldr	r2, [pc, #36]	@ (80073dc <prvHeapInit+0xbc>)
 80073b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80073b8:	4b09      	ldr	r3, [pc, #36]	@ (80073e0 <prvHeapInit+0xc0>)
 80073ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80073be:	601a      	str	r2, [r3, #0]
}
 80073c0:	bf00      	nop
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	2000547c 	.word	0x2000547c
 80073d0:	2000907c 	.word	0x2000907c
 80073d4:	20009084 	.word	0x20009084
 80073d8:	2000908c 	.word	0x2000908c
 80073dc:	20009088 	.word	0x20009088
 80073e0:	20009098 	.word	0x20009098

080073e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073ec:	4b28      	ldr	r3, [pc, #160]	@ (8007490 <prvInsertBlockIntoFreeList+0xac>)
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	e002      	b.n	80073f8 <prvInsertBlockIntoFreeList+0x14>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d8f7      	bhi.n	80073f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	68ba      	ldr	r2, [r7, #8]
 800740c:	4413      	add	r3, r2
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	429a      	cmp	r2, r3
 8007412:	d108      	bne.n	8007426 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	441a      	add	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	68ba      	ldr	r2, [r7, #8]
 8007430:	441a      	add	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	429a      	cmp	r2, r3
 8007438:	d118      	bne.n	800746c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	4b15      	ldr	r3, [pc, #84]	@ (8007494 <prvInsertBlockIntoFreeList+0xb0>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	429a      	cmp	r2, r3
 8007444:	d00d      	beq.n	8007462 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	441a      	add	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	601a      	str	r2, [r3, #0]
 8007460:	e008      	b.n	8007474 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007462:	4b0c      	ldr	r3, [pc, #48]	@ (8007494 <prvInsertBlockIntoFreeList+0xb0>)
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	e003      	b.n	8007474 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	429a      	cmp	r2, r3
 800747a:	d002      	beq.n	8007482 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007482:	bf00      	nop
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	2000907c 	.word	0x2000907c
 8007494:	20009084 	.word	0x20009084

08007498 <rcl_get_zero_initialized_publisher>:
 8007498:	4b01      	ldr	r3, [pc, #4]	@ (80074a0 <rcl_get_zero_initialized_publisher+0x8>)
 800749a:	6818      	ldr	r0, [r3, #0]
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	08011984 	.word	0x08011984

080074a4 <rcl_publisher_init>:
 80074a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a8:	b088      	sub	sp, #32
 80074aa:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80074ac:	2d00      	cmp	r5, #0
 80074ae:	d069      	beq.n	8007584 <rcl_publisher_init+0xe0>
 80074b0:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 80074b4:	4604      	mov	r4, r0
 80074b6:	4648      	mov	r0, r9
 80074b8:	460e      	mov	r6, r1
 80074ba:	4690      	mov	r8, r2
 80074bc:	461f      	mov	r7, r3
 80074be:	f000 f9d5 	bl	800786c <rcutils_allocator_is_valid>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d05e      	beq.n	8007584 <rcl_publisher_init+0xe0>
 80074c6:	2c00      	cmp	r4, #0
 80074c8:	d05c      	beq.n	8007584 <rcl_publisher_init+0xe0>
 80074ca:	f8d4 a000 	ldr.w	sl, [r4]
 80074ce:	f1ba 0f00 	cmp.w	sl, #0
 80074d2:	d004      	beq.n	80074de <rcl_publisher_init+0x3a>
 80074d4:	2764      	movs	r7, #100	@ 0x64
 80074d6:	4638      	mov	r0, r7
 80074d8:	b008      	add	sp, #32
 80074da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074de:	4630      	mov	r0, r6
 80074e0:	f004 ffba 	bl	800c458 <rcl_node_is_valid>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	d052      	beq.n	800758e <rcl_publisher_init+0xea>
 80074e8:	f1b8 0f00 	cmp.w	r8, #0
 80074ec:	d04a      	beq.n	8007584 <rcl_publisher_init+0xe0>
 80074ee:	2f00      	cmp	r7, #0
 80074f0:	d048      	beq.n	8007584 <rcl_publisher_init+0xe0>
 80074f2:	e9cd aa03 	strd	sl, sl, [sp, #12]
 80074f6:	aa07      	add	r2, sp, #28
 80074f8:	9205      	str	r2, [sp, #20]
 80074fa:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 80074fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007502:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8007506:	f8cd a01c 	str.w	sl, [sp, #28]
 800750a:	4639      	mov	r1, r7
 800750c:	e899 000c 	ldmia.w	r9, {r2, r3}
 8007510:	4630      	mov	r0, r6
 8007512:	f004 fff5 	bl	800c500 <rcl_node_resolve_name>
 8007516:	4607      	mov	r7, r0
 8007518:	2800      	cmp	r0, #0
 800751a:	d14f      	bne.n	80075bc <rcl_publisher_init+0x118>
 800751c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800751e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8007520:	20c8      	movs	r0, #200	@ 0xc8
 8007522:	4798      	blx	r3
 8007524:	6020      	str	r0, [r4, #0]
 8007526:	2800      	cmp	r0, #0
 8007528:	d04e      	beq.n	80075c8 <rcl_publisher_init+0x124>
 800752a:	4630      	mov	r0, r6
 800752c:	f004 ffb6 	bl	800c49c <rcl_node_get_rmw_handle>
 8007530:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 8007534:	9300      	str	r3, [sp, #0]
 8007536:	9a07      	ldr	r2, [sp, #28]
 8007538:	6827      	ldr	r7, [r4, #0]
 800753a:	462b      	mov	r3, r5
 800753c:	4641      	mov	r1, r8
 800753e:	f000 fa55 	bl	80079ec <rmw_create_publisher>
 8007542:	6823      	ldr	r3, [r4, #0]
 8007544:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8007548:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800754c:	b370      	cbz	r0, 80075ac <rcl_publisher_init+0x108>
 800754e:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 8007552:	f000 fb29 	bl	8007ba8 <rmw_publisher_get_actual_qos>
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	4607      	mov	r7, r0
 800755a:	b9d0      	cbnz	r0, 8007592 <rcl_publisher_init+0xee>
 800755c:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 8007560:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 8007564:	4629      	mov	r1, r5
 8007566:	2270      	movs	r2, #112	@ 0x70
 8007568:	4618      	mov	r0, r3
 800756a:	f009 faa2 	bl	8010ab2 <memcpy>
 800756e:	6832      	ldr	r2, [r6, #0]
 8007570:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 8007574:	9807      	ldr	r0, [sp, #28]
 8007576:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8007578:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800757a:	4798      	blx	r3
 800757c:	4638      	mov	r0, r7
 800757e:	b008      	add	sp, #32
 8007580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007584:	270b      	movs	r7, #11
 8007586:	4638      	mov	r0, r7
 8007588:	b008      	add	sp, #32
 800758a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758e:	27c8      	movs	r7, #200	@ 0xc8
 8007590:	e7a1      	b.n	80074d6 <rcl_publisher_init+0x32>
 8007592:	b18b      	cbz	r3, 80075b8 <rcl_publisher_init+0x114>
 8007594:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8007598:	b142      	cbz	r2, 80075ac <rcl_publisher_init+0x108>
 800759a:	4630      	mov	r0, r6
 800759c:	f004 ff7e 	bl	800c49c <rcl_node_get_rmw_handle>
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 80075a6:	f000 fb0f 	bl	8007bc8 <rmw_destroy_publisher>
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80075ae:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 80075b0:	4618      	mov	r0, r3
 80075b2:	4790      	blx	r2
 80075b4:	2300      	movs	r3, #0
 80075b6:	6023      	str	r3, [r4, #0]
 80075b8:	2701      	movs	r7, #1
 80075ba:	e7db      	b.n	8007574 <rcl_publisher_init+0xd0>
 80075bc:	2867      	cmp	r0, #103	@ 0x67
 80075be:	d0d9      	beq.n	8007574 <rcl_publisher_init+0xd0>
 80075c0:	2869      	cmp	r0, #105	@ 0x69
 80075c2:	d003      	beq.n	80075cc <rcl_publisher_init+0x128>
 80075c4:	280a      	cmp	r0, #10
 80075c6:	d1f7      	bne.n	80075b8 <rcl_publisher_init+0x114>
 80075c8:	270a      	movs	r7, #10
 80075ca:	e7d3      	b.n	8007574 <rcl_publisher_init+0xd0>
 80075cc:	2767      	movs	r7, #103	@ 0x67
 80075ce:	e7d1      	b.n	8007574 <rcl_publisher_init+0xd0>

080075d0 <rcl_publisher_get_default_options>:
 80075d0:	b570      	push	{r4, r5, r6, lr}
 80075d2:	4d14      	ldr	r5, [pc, #80]	@ (8007624 <rcl_publisher_get_default_options+0x54>)
 80075d4:	4914      	ldr	r1, [pc, #80]	@ (8007628 <rcl_publisher_get_default_options+0x58>)
 80075d6:	b088      	sub	sp, #32
 80075d8:	4604      	mov	r4, r0
 80075da:	2250      	movs	r2, #80	@ 0x50
 80075dc:	4628      	mov	r0, r5
 80075de:	f009 fa68 	bl	8010ab2 <memcpy>
 80075e2:	a802      	add	r0, sp, #8
 80075e4:	f000 f934 	bl	8007850 <rcutils_get_default_allocator>
 80075e8:	f10d 0c08 	add.w	ip, sp, #8
 80075ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80075f0:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 80075f4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80075f8:	466e      	mov	r6, sp
 80075fa:	f8dc 3000 	ldr.w	r3, [ip]
 80075fe:	f8ce 3000 	str.w	r3, [lr]
 8007602:	4630      	mov	r0, r6
 8007604:	f000 f974 	bl	80078f0 <rmw_get_default_publisher_options>
 8007608:	e896 0003 	ldmia.w	r6, {r0, r1}
 800760c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 8007610:	e883 0003 	stmia.w	r3, {r0, r1}
 8007614:	2270      	movs	r2, #112	@ 0x70
 8007616:	4629      	mov	r1, r5
 8007618:	4620      	mov	r0, r4
 800761a:	f009 fa4a 	bl	8010ab2 <memcpy>
 800761e:	4620      	mov	r0, r4
 8007620:	b008      	add	sp, #32
 8007622:	bd70      	pop	{r4, r5, r6, pc}
 8007624:	200090a0 	.word	0x200090a0
 8007628:	08011988 	.word	0x08011988

0800762c <rcl_publish>:
 800762c:	b1f8      	cbz	r0, 800766e <rcl_publish+0x42>
 800762e:	6803      	ldr	r3, [r0, #0]
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	4604      	mov	r4, r0
 8007634:	b1b3      	cbz	r3, 8007664 <rcl_publish+0x38>
 8007636:	4616      	mov	r6, r2
 8007638:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800763c:	b192      	cbz	r2, 8007664 <rcl_publish+0x38>
 800763e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8007642:	460d      	mov	r5, r1
 8007644:	f004 fb2e 	bl	800bca4 <rcl_context_is_valid>
 8007648:	b160      	cbz	r0, 8007664 <rcl_publish+0x38>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8007650:	b140      	cbz	r0, 8007664 <rcl_publish+0x38>
 8007652:	b155      	cbz	r5, 800766a <rcl_publish+0x3e>
 8007654:	4632      	mov	r2, r6
 8007656:	4629      	mov	r1, r5
 8007658:	f000 f968 	bl	800792c <rmw_publish>
 800765c:	3800      	subs	r0, #0
 800765e:	bf18      	it	ne
 8007660:	2001      	movne	r0, #1
 8007662:	bd70      	pop	{r4, r5, r6, pc}
 8007664:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8007668:	bd70      	pop	{r4, r5, r6, pc}
 800766a:	200b      	movs	r0, #11
 800766c:	bd70      	pop	{r4, r5, r6, pc}
 800766e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8007672:	4770      	bx	lr

08007674 <rclc_support_init>:
 8007674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007678:	b086      	sub	sp, #24
 800767a:	b3b8      	cbz	r0, 80076ec <rclc_support_init+0x78>
 800767c:	461c      	mov	r4, r3
 800767e:	b3ab      	cbz	r3, 80076ec <rclc_support_init+0x78>
 8007680:	460f      	mov	r7, r1
 8007682:	4690      	mov	r8, r2
 8007684:	4606      	mov	r6, r0
 8007686:	f004 fc77 	bl	800bf78 <rcl_get_zero_initialized_init_options>
 800768a:	f104 030c 	add.w	r3, r4, #12
 800768e:	9005      	str	r0, [sp, #20]
 8007690:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007694:	e88d 0003 	stmia.w	sp, {r0, r1}
 8007698:	a805      	add	r0, sp, #20
 800769a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800769e:	f004 fc6d 	bl	800bf7c <rcl_init_options_init>
 80076a2:	4605      	mov	r5, r0
 80076a4:	b9e0      	cbnz	r0, 80076e0 <rclc_support_init+0x6c>
 80076a6:	ad02      	add	r5, sp, #8
 80076a8:	4628      	mov	r0, r5
 80076aa:	f004 faf1 	bl	800bc90 <rcl_get_zero_initialized_context>
 80076ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80076b2:	4633      	mov	r3, r6
 80076b4:	e886 0003 	stmia.w	r6, {r0, r1}
 80076b8:	aa05      	add	r2, sp, #20
 80076ba:	4641      	mov	r1, r8
 80076bc:	4638      	mov	r0, r7
 80076be:	f004 fb57 	bl	800bd70 <rcl_init>
 80076c2:	4605      	mov	r5, r0
 80076c4:	b9b8      	cbnz	r0, 80076f6 <rclc_support_init+0x82>
 80076c6:	60b4      	str	r4, [r6, #8]
 80076c8:	4622      	mov	r2, r4
 80076ca:	f106 010c 	add.w	r1, r6, #12
 80076ce:	2003      	movs	r0, #3
 80076d0:	f005 f8d2 	bl	800c878 <rcl_clock_init>
 80076d4:	4605      	mov	r5, r0
 80076d6:	b970      	cbnz	r0, 80076f6 <rclc_support_init+0x82>
 80076d8:	a805      	add	r0, sp, #20
 80076da:	f004 fcb5 	bl	800c048 <rcl_init_options_fini>
 80076de:	b108      	cbz	r0, 80076e4 <rclc_support_init+0x70>
 80076e0:	f000 f8ea 	bl	80078b8 <rcutils_reset_error>
 80076e4:	4628      	mov	r0, r5
 80076e6:	b006      	add	sp, #24
 80076e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ec:	250b      	movs	r5, #11
 80076ee:	4628      	mov	r0, r5
 80076f0:	b006      	add	sp, #24
 80076f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f6:	f000 f8df 	bl	80078b8 <rcutils_reset_error>
 80076fa:	a805      	add	r0, sp, #20
 80076fc:	f004 fca4 	bl	800c048 <rcl_init_options_fini>
 8007700:	2800      	cmp	r0, #0
 8007702:	d0ef      	beq.n	80076e4 <rclc_support_init+0x70>
 8007704:	e7ec      	b.n	80076e0 <rclc_support_init+0x6c>
 8007706:	bf00      	nop

08007708 <rclc_node_init_default>:
 8007708:	b3b8      	cbz	r0, 800777a <rclc_node_init_default+0x72>
 800770a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800770e:	460d      	mov	r5, r1
 8007710:	b0a1      	sub	sp, #132	@ 0x84
 8007712:	b329      	cbz	r1, 8007760 <rclc_node_init_default+0x58>
 8007714:	4616      	mov	r6, r2
 8007716:	b31a      	cbz	r2, 8007760 <rclc_node_init_default+0x58>
 8007718:	461f      	mov	r7, r3
 800771a:	b30b      	cbz	r3, 8007760 <rclc_node_init_default+0x58>
 800771c:	f10d 0810 	add.w	r8, sp, #16
 8007720:	4604      	mov	r4, r0
 8007722:	4640      	mov	r0, r8
 8007724:	f004 fd48 	bl	800c1b8 <rcl_get_zero_initialized_node>
 8007728:	e898 0003 	ldmia.w	r8, {r0, r1}
 800772c:	f10d 0918 	add.w	r9, sp, #24
 8007730:	e884 0003 	stmia.w	r4, {r0, r1}
 8007734:	4648      	mov	r0, r9
 8007736:	f004 feb7 	bl	800c4a8 <rcl_node_get_default_options>
 800773a:	4640      	mov	r0, r8
 800773c:	f004 fd3c 	bl	800c1b8 <rcl_get_zero_initialized_node>
 8007740:	f8cd 9000 	str.w	r9, [sp]
 8007744:	e898 0003 	ldmia.w	r8, {r0, r1}
 8007748:	463b      	mov	r3, r7
 800774a:	e884 0003 	stmia.w	r4, {r0, r1}
 800774e:	4632      	mov	r2, r6
 8007750:	4629      	mov	r1, r5
 8007752:	4620      	mov	r0, r4
 8007754:	f004 fd3a 	bl	800c1cc <rcl_node_init>
 8007758:	b930      	cbnz	r0, 8007768 <rclc_node_init_default+0x60>
 800775a:	b021      	add	sp, #132	@ 0x84
 800775c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007760:	200b      	movs	r0, #11
 8007762:	b021      	add	sp, #132	@ 0x84
 8007764:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007768:	9003      	str	r0, [sp, #12]
 800776a:	f000 f8a5 	bl	80078b8 <rcutils_reset_error>
 800776e:	f000 f8a3 	bl	80078b8 <rcutils_reset_error>
 8007772:	9803      	ldr	r0, [sp, #12]
 8007774:	b021      	add	sp, #132	@ 0x84
 8007776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800777a:	200b      	movs	r0, #11
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop

08007780 <rclc_publisher_init_default>:
 8007780:	b368      	cbz	r0, 80077de <rclc_publisher_init_default+0x5e>
 8007782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007786:	460d      	mov	r5, r1
 8007788:	b0a0      	sub	sp, #128	@ 0x80
 800778a:	b321      	cbz	r1, 80077d6 <rclc_publisher_init_default+0x56>
 800778c:	4616      	mov	r6, r2
 800778e:	b312      	cbz	r2, 80077d6 <rclc_publisher_init_default+0x56>
 8007790:	461f      	mov	r7, r3
 8007792:	b303      	cbz	r3, 80077d6 <rclc_publisher_init_default+0x56>
 8007794:	4604      	mov	r4, r0
 8007796:	f7ff fe7f 	bl	8007498 <rcl_get_zero_initialized_publisher>
 800779a:	f10d 0810 	add.w	r8, sp, #16
 800779e:	6020      	str	r0, [r4, #0]
 80077a0:	4640      	mov	r0, r8
 80077a2:	f7ff ff15 	bl	80075d0 <rcl_publisher_get_default_options>
 80077a6:	490f      	ldr	r1, [pc, #60]	@ (80077e4 <rclc_publisher_init_default+0x64>)
 80077a8:	2250      	movs	r2, #80	@ 0x50
 80077aa:	4640      	mov	r0, r8
 80077ac:	f009 f981 	bl	8010ab2 <memcpy>
 80077b0:	f8cd 8000 	str.w	r8, [sp]
 80077b4:	463b      	mov	r3, r7
 80077b6:	4632      	mov	r2, r6
 80077b8:	4629      	mov	r1, r5
 80077ba:	4620      	mov	r0, r4
 80077bc:	f7ff fe72 	bl	80074a4 <rcl_publisher_init>
 80077c0:	b910      	cbnz	r0, 80077c8 <rclc_publisher_init_default+0x48>
 80077c2:	b020      	add	sp, #128	@ 0x80
 80077c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077c8:	9003      	str	r0, [sp, #12]
 80077ca:	f000 f875 	bl	80078b8 <rcutils_reset_error>
 80077ce:	9803      	ldr	r0, [sp, #12]
 80077d0:	b020      	add	sp, #128	@ 0x80
 80077d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077d6:	200b      	movs	r0, #11
 80077d8:	b020      	add	sp, #128	@ 0x80
 80077da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077de:	200b      	movs	r0, #11
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	080119d8 	.word	0x080119d8

080077e8 <__default_zero_allocate>:
 80077e8:	f008 bc84 	b.w	80100f4 <calloc>

080077ec <__default_reallocate>:
 80077ec:	f008 be10 	b.w	8010410 <realloc>

080077f0 <__default_deallocate>:
 80077f0:	f008 bcec 	b.w	80101cc <free>

080077f4 <__default_allocate>:
 80077f4:	f008 bce2 	b.w	80101bc <malloc>

080077f8 <rcutils_get_zero_initialized_allocator>:
 80077f8:	b510      	push	{r4, lr}
 80077fa:	4c05      	ldr	r4, [pc, #20]	@ (8007810 <rcutils_get_zero_initialized_allocator+0x18>)
 80077fc:	4686      	mov	lr, r0
 80077fe:	4684      	mov	ip, r0
 8007800:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007802:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	f8cc 3000 	str.w	r3, [ip]
 800780c:	4670      	mov	r0, lr
 800780e:	bd10      	pop	{r4, pc}
 8007810:	08011a28 	.word	0x08011a28

08007814 <rcutils_set_default_allocator>:
 8007814:	b1a8      	cbz	r0, 8007842 <rcutils_set_default_allocator+0x2e>
 8007816:	6802      	ldr	r2, [r0, #0]
 8007818:	b1a2      	cbz	r2, 8007844 <rcutils_set_default_allocator+0x30>
 800781a:	6841      	ldr	r1, [r0, #4]
 800781c:	b1a1      	cbz	r1, 8007848 <rcutils_set_default_allocator+0x34>
 800781e:	b410      	push	{r4}
 8007820:	68c4      	ldr	r4, [r0, #12]
 8007822:	b164      	cbz	r4, 800783e <rcutils_set_default_allocator+0x2a>
 8007824:	6880      	ldr	r0, [r0, #8]
 8007826:	b138      	cbz	r0, 8007838 <rcutils_set_default_allocator+0x24>
 8007828:	4b08      	ldr	r3, [pc, #32]	@ (800784c <rcutils_set_default_allocator+0x38>)
 800782a:	601a      	str	r2, [r3, #0]
 800782c:	2200      	movs	r2, #0
 800782e:	e9c3 4203 	strd	r4, r2, [r3, #12]
 8007832:	e9c3 1001 	strd	r1, r0, [r3, #4]
 8007836:	2001      	movs	r0, #1
 8007838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	4620      	mov	r0, r4
 8007840:	e7fa      	b.n	8007838 <rcutils_set_default_allocator+0x24>
 8007842:	4770      	bx	lr
 8007844:	4610      	mov	r0, r2
 8007846:	4770      	bx	lr
 8007848:	4608      	mov	r0, r1
 800784a:	4770      	bx	lr
 800784c:	20000014 	.word	0x20000014

08007850 <rcutils_get_default_allocator>:
 8007850:	b510      	push	{r4, lr}
 8007852:	4c05      	ldr	r4, [pc, #20]	@ (8007868 <rcutils_get_default_allocator+0x18>)
 8007854:	4686      	mov	lr, r0
 8007856:	4684      	mov	ip, r0
 8007858:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800785a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800785e:	6823      	ldr	r3, [r4, #0]
 8007860:	f8cc 3000 	str.w	r3, [ip]
 8007864:	4670      	mov	r0, lr
 8007866:	bd10      	pop	{r4, pc}
 8007868:	20000014 	.word	0x20000014

0800786c <rcutils_allocator_is_valid>:
 800786c:	b158      	cbz	r0, 8007886 <rcutils_allocator_is_valid+0x1a>
 800786e:	6803      	ldr	r3, [r0, #0]
 8007870:	b143      	cbz	r3, 8007884 <rcutils_allocator_is_valid+0x18>
 8007872:	6843      	ldr	r3, [r0, #4]
 8007874:	b133      	cbz	r3, 8007884 <rcutils_allocator_is_valid+0x18>
 8007876:	68c3      	ldr	r3, [r0, #12]
 8007878:	b123      	cbz	r3, 8007884 <rcutils_allocator_is_valid+0x18>
 800787a:	6880      	ldr	r0, [r0, #8]
 800787c:	3800      	subs	r0, #0
 800787e:	bf18      	it	ne
 8007880:	2001      	movne	r0, #1
 8007882:	4770      	bx	lr
 8007884:	4618      	mov	r0, r3
 8007886:	4770      	bx	lr

08007888 <rcutils_get_error_string>:
 8007888:	4b06      	ldr	r3, [pc, #24]	@ (80078a4 <rcutils_get_error_string+0x1c>)
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	b13b      	cbz	r3, 800789e <rcutils_get_error_string+0x16>
 800788e:	4b06      	ldr	r3, [pc, #24]	@ (80078a8 <rcutils_get_error_string+0x20>)
 8007890:	781a      	ldrb	r2, [r3, #0]
 8007892:	b90a      	cbnz	r2, 8007898 <rcutils_get_error_string+0x10>
 8007894:	2201      	movs	r2, #1
 8007896:	701a      	strb	r2, [r3, #0]
 8007898:	4b04      	ldr	r3, [pc, #16]	@ (80078ac <rcutils_get_error_string+0x24>)
 800789a:	7818      	ldrb	r0, [r3, #0]
 800789c:	4770      	bx	lr
 800789e:	4b04      	ldr	r3, [pc, #16]	@ (80078b0 <rcutils_get_error_string+0x28>)
 80078a0:	7818      	ldrb	r0, [r3, #0]
 80078a2:	4770      	bx	lr
 80078a4:	20009110 	.word	0x20009110
 80078a8:	20009129 	.word	0x20009129
 80078ac:	20009128 	.word	0x20009128
 80078b0:	08011a3c 	.word	0x08011a3c
 80078b4:	00000000 	.word	0x00000000

080078b8 <rcutils_reset_error>:
 80078b8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80078d8 <rcutils_reset_error+0x20>
 80078bc:	4a08      	ldr	r2, [pc, #32]	@ (80078e0 <rcutils_reset_error+0x28>)
 80078be:	4809      	ldr	r0, [pc, #36]	@ (80078e4 <rcutils_reset_error+0x2c>)
 80078c0:	4909      	ldr	r1, [pc, #36]	@ (80078e8 <rcutils_reset_error+0x30>)
 80078c2:	2300      	movs	r3, #0
 80078c4:	8013      	strh	r3, [r2, #0]
 80078c6:	ed82 7b02 	vstr	d7, [r2, #8]
 80078ca:	4a08      	ldr	r2, [pc, #32]	@ (80078ec <rcutils_reset_error+0x34>)
 80078cc:	7003      	strb	r3, [r0, #0]
 80078ce:	700b      	strb	r3, [r1, #0]
 80078d0:	7013      	strb	r3, [r2, #0]
 80078d2:	4770      	bx	lr
 80078d4:	f3af 8000 	nop.w
	...
 80078e0:	20009118 	.word	0x20009118
 80078e4:	20009129 	.word	0x20009129
 80078e8:	20009128 	.word	0x20009128
 80078ec:	20009110 	.word	0x20009110

080078f0 <rmw_get_default_publisher_options>:
 80078f0:	2200      	movs	r2, #0
 80078f2:	6002      	str	r2, [r0, #0]
 80078f4:	7102      	strb	r2, [r0, #4]
 80078f6:	4770      	bx	lr

080078f8 <rmw_uros_set_custom_transport>:
 80078f8:	b470      	push	{r4, r5, r6}
 80078fa:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80078fe:	b162      	cbz	r2, 800791a <rmw_uros_set_custom_transport+0x22>
 8007900:	b15b      	cbz	r3, 800791a <rmw_uros_set_custom_transport+0x22>
 8007902:	b155      	cbz	r5, 800791a <rmw_uros_set_custom_transport+0x22>
 8007904:	b14e      	cbz	r6, 800791a <rmw_uros_set_custom_transport+0x22>
 8007906:	4c06      	ldr	r4, [pc, #24]	@ (8007920 <rmw_uros_set_custom_transport+0x28>)
 8007908:	7020      	strb	r0, [r4, #0]
 800790a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800790e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007912:	6166      	str	r6, [r4, #20]
 8007914:	2000      	movs	r0, #0
 8007916:	bc70      	pop	{r4, r5, r6}
 8007918:	4770      	bx	lr
 800791a:	200b      	movs	r0, #11
 800791c:	bc70      	pop	{r4, r5, r6}
 800791e:	4770      	bx	lr
 8007920:	2000912c 	.word	0x2000912c

08007924 <flush_session>:
 8007924:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 8007926:	f002 bb3d 	b.w	8009fa4 <uxr_run_session_until_confirm_delivery>
 800792a:	bf00      	nop

0800792c <rmw_publish>:
 800792c:	2800      	cmp	r0, #0
 800792e:	d053      	beq.n	80079d8 <rmw_publish+0xac>
 8007930:	b570      	push	{r4, r5, r6, lr}
 8007932:	460d      	mov	r5, r1
 8007934:	b08e      	sub	sp, #56	@ 0x38
 8007936:	2900      	cmp	r1, #0
 8007938:	d04b      	beq.n	80079d2 <rmw_publish+0xa6>
 800793a:	4604      	mov	r4, r0
 800793c:	6800      	ldr	r0, [r0, #0]
 800793e:	f000 fc47 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 8007942:	2800      	cmp	r0, #0
 8007944:	d045      	beq.n	80079d2 <rmw_publish+0xa6>
 8007946:	6866      	ldr	r6, [r4, #4]
 8007948:	2e00      	cmp	r6, #0
 800794a:	d042      	beq.n	80079d2 <rmw_publish+0xa6>
 800794c:	69b4      	ldr	r4, [r6, #24]
 800794e:	4628      	mov	r0, r5
 8007950:	6923      	ldr	r3, [r4, #16]
 8007952:	4798      	blx	r3
 8007954:	69f3      	ldr	r3, [r6, #28]
 8007956:	9005      	str	r0, [sp, #20]
 8007958:	b113      	cbz	r3, 8007960 <rmw_publish+0x34>
 800795a:	a805      	add	r0, sp, #20
 800795c:	4798      	blx	r3
 800795e:	9805      	ldr	r0, [sp, #20]
 8007960:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	9000      	str	r0, [sp, #0]
 8007968:	6972      	ldr	r2, [r6, #20]
 800796a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800796c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8007970:	ab06      	add	r3, sp, #24
 8007972:	f003 f903 	bl	800ab7c <uxr_prepare_output_stream>
 8007976:	b1d8      	cbz	r0, 80079b0 <rmw_publish+0x84>
 8007978:	68a3      	ldr	r3, [r4, #8]
 800797a:	a906      	add	r1, sp, #24
 800797c:	4628      	mov	r0, r5
 800797e:	4798      	blx	r3
 8007980:	6a33      	ldr	r3, [r6, #32]
 8007982:	4604      	mov	r4, r0
 8007984:	b10b      	cbz	r3, 800798a <rmw_publish+0x5e>
 8007986:	a806      	add	r0, sp, #24
 8007988:	4798      	blx	r3
 800798a:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800798e:	2b01      	cmp	r3, #1
 8007990:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8007994:	d022      	beq.n	80079dc <rmw_publish+0xb0>
 8007996:	6918      	ldr	r0, [r3, #16]
 8007998:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800799a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800799e:	f002 fb01 	bl	8009fa4 <uxr_run_session_until_confirm_delivery>
 80079a2:	4020      	ands	r0, r4
 80079a4:	b2c4      	uxtb	r4, r0
 80079a6:	f084 0001 	eor.w	r0, r4, #1
 80079aa:	b2c0      	uxtb	r0, r0
 80079ac:	b00e      	add	sp, #56	@ 0x38
 80079ae:	bd70      	pop	{r4, r5, r6, pc}
 80079b0:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 80079b4:	6918      	ldr	r0, [r3, #16]
 80079b6:	9b05      	ldr	r3, [sp, #20]
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	4b0b      	ldr	r3, [pc, #44]	@ (80079e8 <rmw_publish+0xbc>)
 80079bc:	9301      	str	r3, [sp, #4]
 80079be:	9602      	str	r6, [sp, #8]
 80079c0:	6972      	ldr	r2, [r6, #20]
 80079c2:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 80079c4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80079c8:	ab06      	add	r3, sp, #24
 80079ca:	f003 f907 	bl	800abdc <uxr_prepare_output_stream_fragmented>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d1d2      	bne.n	8007978 <rmw_publish+0x4c>
 80079d2:	2001      	movs	r0, #1
 80079d4:	b00e      	add	sp, #56	@ 0x38
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	2001      	movs	r0, #1
 80079da:	4770      	bx	lr
 80079dc:	6918      	ldr	r0, [r3, #16]
 80079de:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80079e2:	f001 ff59 	bl	8009898 <uxr_flash_output_streams>
 80079e6:	e7de      	b.n	80079a6 <rmw_publish+0x7a>
 80079e8:	08007925 	.word	0x08007925

080079ec <rmw_create_publisher>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	b087      	sub	sp, #28
 80079f2:	2800      	cmp	r0, #0
 80079f4:	f000 80cc 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 80079f8:	460e      	mov	r6, r1
 80079fa:	2900      	cmp	r1, #0
 80079fc:	f000 80c8 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a00:	4604      	mov	r4, r0
 8007a02:	6800      	ldr	r0, [r0, #0]
 8007a04:	4615      	mov	r5, r2
 8007a06:	4698      	mov	r8, r3
 8007a08:	f000 fbe2 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	f000 80bf 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a12:	2d00      	cmp	r5, #0
 8007a14:	f000 80bc 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a18:	782b      	ldrb	r3, [r5, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 80b8 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a20:	f1b8 0f00 	cmp.w	r8, #0
 8007a24:	f000 80b4 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a28:	485c      	ldr	r0, [pc, #368]	@ (8007b9c <rmw_create_publisher+0x1b0>)
 8007a2a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8007a2e:	f005 fc9b 	bl	800d368 <get_memory>
 8007a32:	2800      	cmp	r0, #0
 8007a34:	f000 80ac 	beq.w	8007b90 <rmw_create_publisher+0x1a4>
 8007a38:	6884      	ldr	r4, [r0, #8]
 8007a3a:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 8007a3e:	f005 fcb7 	bl	800d3b0 <rmw_get_implementation_identifier>
 8007a42:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 8007a46:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8007a4a:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 8007a4e:	4628      	mov	r0, r5
 8007a50:	f7f8 fbc8 	bl	80001e4 <strlen>
 8007a54:	3001      	adds	r0, #1
 8007a56:	283c      	cmp	r0, #60	@ 0x3c
 8007a58:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 8007a5c:	f200 8091 	bhi.w	8007b82 <rmw_create_publisher+0x196>
 8007a60:	4a4f      	ldr	r2, [pc, #316]	@ (8007ba0 <rmw_create_publisher+0x1b4>)
 8007a62:	462b      	mov	r3, r5
 8007a64:	213c      	movs	r1, #60	@ 0x3c
 8007a66:	4650      	mov	r0, sl
 8007a68:	f008 fe54 	bl	8010714 <sniprintf>
 8007a6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007a70:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8007a72:	4641      	mov	r1, r8
 8007a74:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 8007a78:	2250      	movs	r2, #80	@ 0x50
 8007a7a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007a7e:	f009 f818 	bl	8010ab2 <memcpy>
 8007a82:	f898 3008 	ldrb.w	r3, [r8, #8]
 8007a86:	4947      	ldr	r1, [pc, #284]	@ (8007ba4 <rmw_create_publisher+0x1b8>)
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a8e:	bf0c      	ite	eq
 8007a90:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 8007a94:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 8007a98:	67a3      	str	r3, [r4, #120]	@ 0x78
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f000 fba3 	bl	80081ec <get_message_typesupport_handle>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d06b      	beq.n	8007b82 <rmw_create_publisher+0x196>
 8007aaa:	6842      	ldr	r2, [r0, #4]
 8007aac:	61a2      	str	r2, [r4, #24]
 8007aae:	2a00      	cmp	r2, #0
 8007ab0:	d067      	beq.n	8007b82 <rmw_create_publisher+0x196>
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	4643      	mov	r3, r8
 8007ab6:	4648      	mov	r0, r9
 8007ab8:	f005 fee0 	bl	800d87c <create_topic>
 8007abc:	6260      	str	r0, [r4, #36]	@ 0x24
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d063      	beq.n	8007b8a <rmw_create_publisher+0x19e>
 8007ac2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ac6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007aca:	2103      	movs	r1, #3
 8007acc:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 8007ad0:	1c42      	adds	r2, r0, #1
 8007ad2:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 8007ad6:	f001 fd91 	bl	80095fc <uxr_object_id>
 8007ada:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8007ade:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ae2:	6120      	str	r0, [r4, #16]
 8007ae4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8007ae8:	6910      	ldr	r0, [r2, #16]
 8007aea:	2506      	movs	r5, #6
 8007aec:	9500      	str	r5, [sp, #0]
 8007aee:	6819      	ldr	r1, [r3, #0]
 8007af0:	6922      	ldr	r2, [r4, #16]
 8007af2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8007af6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8007afa:	f001 fcd9 	bl	80094b0 <uxr_buffer_create_publisher_bin>
 8007afe:	4602      	mov	r2, r0
 8007b00:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8007b04:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8007b08:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8007b0c:	f000 fae0 	bl	80080d0 <run_xrce_session>
 8007b10:	b3b8      	cbz	r0, 8007b82 <rmw_create_publisher+0x196>
 8007b12:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b1a:	2105      	movs	r1, #5
 8007b1c:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 8007b20:	1c42      	adds	r2, r0, #1
 8007b22:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 8007b26:	f001 fd69 	bl	80095fc <uxr_object_id>
 8007b2a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8007b2e:	6160      	str	r0, [r4, #20]
 8007b30:	691e      	ldr	r6, [r3, #16]
 8007b32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b36:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8007b3a:	f10d 0a10 	add.w	sl, sp, #16
 8007b3e:	4641      	mov	r1, r8
 8007b40:	4650      	mov	r0, sl
 8007b42:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 8007b46:	f000 fadf 	bl	8008108 <convert_qos_profile>
 8007b4a:	9503      	str	r5, [sp, #12]
 8007b4c:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8007b50:	9001      	str	r0, [sp, #4]
 8007b52:	f8ad 1008 	strh.w	r1, [sp, #8]
 8007b56:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 8007b60:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8007b64:	f8d8 1000 	ldr.w	r1, [r8]
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f001 fcd1 	bl	8009510 <uxr_buffer_create_datawriter_bin>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8007b74:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8007b78:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8007b7c:	f000 faa8 	bl	80080d0 <run_xrce_session>
 8007b80:	b938      	cbnz	r0, 8007b92 <rmw_create_publisher+0x1a6>
 8007b82:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007b84:	b108      	cbz	r0, 8007b8a <rmw_create_publisher+0x19e>
 8007b86:	f000 fa47 	bl	8008018 <rmw_uxrce_fini_topic_memory>
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	f000 f9ec 	bl	8007f68 <rmw_uxrce_fini_publisher_memory>
 8007b90:	2700      	movs	r7, #0
 8007b92:	4638      	mov	r0, r7
 8007b94:	b007      	add	sp, #28
 8007b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b9a:	bf00      	nop
 8007b9c:	2000da24 	.word	0x2000da24
 8007ba0:	08011a74 	.word	0x08011a74
 8007ba4:	08011a40 	.word	0x08011a40

08007ba8 <rmw_publisher_get_actual_qos>:
 8007ba8:	b150      	cbz	r0, 8007bc0 <rmw_publisher_get_actual_qos+0x18>
 8007baa:	b508      	push	{r3, lr}
 8007bac:	460b      	mov	r3, r1
 8007bae:	b149      	cbz	r1, 8007bc4 <rmw_publisher_get_actual_qos+0x1c>
 8007bb0:	6841      	ldr	r1, [r0, #4]
 8007bb2:	2250      	movs	r2, #80	@ 0x50
 8007bb4:	3128      	adds	r1, #40	@ 0x28
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f008 ff7b 	bl	8010ab2 <memcpy>
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	bd08      	pop	{r3, pc}
 8007bc0:	200b      	movs	r0, #11
 8007bc2:	4770      	bx	lr
 8007bc4:	200b      	movs	r0, #11
 8007bc6:	bd08      	pop	{r3, pc}

08007bc8 <rmw_destroy_publisher>:
 8007bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bca:	b128      	cbz	r0, 8007bd8 <rmw_destroy_publisher+0x10>
 8007bcc:	4604      	mov	r4, r0
 8007bce:	6800      	ldr	r0, [r0, #0]
 8007bd0:	460d      	mov	r5, r1
 8007bd2:	f000 fafd 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 8007bd6:	b910      	cbnz	r0, 8007bde <rmw_destroy_publisher+0x16>
 8007bd8:	2401      	movs	r4, #1
 8007bda:	4620      	mov	r0, r4
 8007bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bde:	6863      	ldr	r3, [r4, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d0f9      	beq.n	8007bd8 <rmw_destroy_publisher+0x10>
 8007be4:	2d00      	cmp	r5, #0
 8007be6:	d0f7      	beq.n	8007bd8 <rmw_destroy_publisher+0x10>
 8007be8:	6828      	ldr	r0, [r5, #0]
 8007bea:	f000 faf1 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d0f2      	beq.n	8007bd8 <rmw_destroy_publisher+0x10>
 8007bf2:	686c      	ldr	r4, [r5, #4]
 8007bf4:	2c00      	cmp	r4, #0
 8007bf6:	d0ef      	beq.n	8007bd8 <rmw_destroy_publisher+0x10>
 8007bf8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007bfa:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 8007bfe:	f005 fe8d 	bl	800d91c <destroy_topic>
 8007c02:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8007c06:	6962      	ldr	r2, [r4, #20]
 8007c08:	6918      	ldr	r0, [r3, #16]
 8007c0a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8007c0e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8007c12:	6819      	ldr	r1, [r3, #0]
 8007c14:	f001 fb98 	bl	8009348 <uxr_buffer_delete_entity>
 8007c18:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8007c1c:	6922      	ldr	r2, [r4, #16]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 8007c24:	4604      	mov	r4, r0
 8007c26:	6809      	ldr	r1, [r1, #0]
 8007c28:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8007c2c:	f001 fb8c 	bl	8009348 <uxr_buffer_delete_entity>
 8007c30:	693e      	ldr	r6, [r7, #16]
 8007c32:	4622      	mov	r2, r4
 8007c34:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 8007c38:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 8007c3c:	4604      	mov	r4, r0
 8007c3e:	4630      	mov	r0, r6
 8007c40:	f000 fa46 	bl	80080d0 <run_xrce_session>
 8007c44:	693e      	ldr	r6, [r7, #16]
 8007c46:	4622      	mov	r2, r4
 8007c48:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 8007c4c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 8007c50:	4604      	mov	r4, r0
 8007c52:	4630      	mov	r0, r6
 8007c54:	f000 fa3c 	bl	80080d0 <run_xrce_session>
 8007c58:	b12c      	cbz	r4, 8007c66 <rmw_destroy_publisher+0x9e>
 8007c5a:	b120      	cbz	r0, 8007c66 <rmw_destroy_publisher+0x9e>
 8007c5c:	2400      	movs	r4, #0
 8007c5e:	4628      	mov	r0, r5
 8007c60:	f000 f982 	bl	8007f68 <rmw_uxrce_fini_publisher_memory>
 8007c64:	e7b9      	b.n	8007bda <rmw_destroy_publisher+0x12>
 8007c66:	2402      	movs	r4, #2
 8007c68:	e7f9      	b.n	8007c5e <rmw_destroy_publisher+0x96>
 8007c6a:	bf00      	nop

08007c6c <rmw_uxrce_init_service_memory>:
 8007c6c:	b1e2      	cbz	r2, 8007ca8 <rmw_uxrce_init_service_memory+0x3c>
 8007c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c72:	7b05      	ldrb	r5, [r0, #12]
 8007c74:	4606      	mov	r6, r0
 8007c76:	b9ad      	cbnz	r5, 8007ca4 <rmw_uxrce_init_service_memory+0x38>
 8007c78:	23c8      	movs	r3, #200	@ 0xc8
 8007c7a:	e9c0 5500 	strd	r5, r5, [r0]
 8007c7e:	6083      	str	r3, [r0, #8]
 8007c80:	f240 1301 	movw	r3, #257	@ 0x101
 8007c84:	4617      	mov	r7, r2
 8007c86:	8183      	strh	r3, [r0, #12]
 8007c88:	460c      	mov	r4, r1
 8007c8a:	46a8      	mov	r8, r5
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	4630      	mov	r0, r6
 8007c90:	3501      	adds	r5, #1
 8007c92:	f005 fb79 	bl	800d388 <put_memory>
 8007c96:	42af      	cmp	r7, r5
 8007c98:	60a4      	str	r4, [r4, #8]
 8007c9a:	f884 800c 	strb.w	r8, [r4, #12]
 8007c9e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 8007ca2:	d1f3      	bne.n	8007c8c <rmw_uxrce_init_service_memory+0x20>
 8007ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop

08007cac <rmw_uxrce_init_client_memory>:
 8007cac:	b1e2      	cbz	r2, 8007ce8 <rmw_uxrce_init_client_memory+0x3c>
 8007cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cb2:	7b05      	ldrb	r5, [r0, #12]
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	b9ad      	cbnz	r5, 8007ce4 <rmw_uxrce_init_client_memory+0x38>
 8007cb8:	23c8      	movs	r3, #200	@ 0xc8
 8007cba:	e9c0 5500 	strd	r5, r5, [r0]
 8007cbe:	6083      	str	r3, [r0, #8]
 8007cc0:	f240 1301 	movw	r3, #257	@ 0x101
 8007cc4:	4617      	mov	r7, r2
 8007cc6:	8183      	strh	r3, [r0, #12]
 8007cc8:	460c      	mov	r4, r1
 8007cca:	46a8      	mov	r8, r5
 8007ccc:	4621      	mov	r1, r4
 8007cce:	4630      	mov	r0, r6
 8007cd0:	3501      	adds	r5, #1
 8007cd2:	f005 fb59 	bl	800d388 <put_memory>
 8007cd6:	42af      	cmp	r7, r5
 8007cd8:	60a4      	str	r4, [r4, #8]
 8007cda:	f884 800c 	strb.w	r8, [r4, #12]
 8007cde:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 8007ce2:	d1f3      	bne.n	8007ccc <rmw_uxrce_init_client_memory+0x20>
 8007ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop

08007cec <rmw_uxrce_init_publisher_memory>:
 8007cec:	b1e2      	cbz	r2, 8007d28 <rmw_uxrce_init_publisher_memory+0x3c>
 8007cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf2:	7b05      	ldrb	r5, [r0, #12]
 8007cf4:	4606      	mov	r6, r0
 8007cf6:	b9ad      	cbnz	r5, 8007d24 <rmw_uxrce_init_publisher_memory+0x38>
 8007cf8:	23d8      	movs	r3, #216	@ 0xd8
 8007cfa:	e9c0 5500 	strd	r5, r5, [r0]
 8007cfe:	6083      	str	r3, [r0, #8]
 8007d00:	f240 1301 	movw	r3, #257	@ 0x101
 8007d04:	4617      	mov	r7, r2
 8007d06:	8183      	strh	r3, [r0, #12]
 8007d08:	460c      	mov	r4, r1
 8007d0a:	46a8      	mov	r8, r5
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	4630      	mov	r0, r6
 8007d10:	3501      	adds	r5, #1
 8007d12:	f005 fb39 	bl	800d388 <put_memory>
 8007d16:	42af      	cmp	r7, r5
 8007d18:	60a4      	str	r4, [r4, #8]
 8007d1a:	f884 800c 	strb.w	r8, [r4, #12]
 8007d1e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8007d22:	d1f3      	bne.n	8007d0c <rmw_uxrce_init_publisher_memory+0x20>
 8007d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop

08007d2c <rmw_uxrce_init_subscription_memory>:
 8007d2c:	b1e2      	cbz	r2, 8007d68 <rmw_uxrce_init_subscription_memory+0x3c>
 8007d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d32:	7b05      	ldrb	r5, [r0, #12]
 8007d34:	4606      	mov	r6, r0
 8007d36:	b9ad      	cbnz	r5, 8007d64 <rmw_uxrce_init_subscription_memory+0x38>
 8007d38:	23d8      	movs	r3, #216	@ 0xd8
 8007d3a:	e9c0 5500 	strd	r5, r5, [r0]
 8007d3e:	6083      	str	r3, [r0, #8]
 8007d40:	f240 1301 	movw	r3, #257	@ 0x101
 8007d44:	4617      	mov	r7, r2
 8007d46:	8183      	strh	r3, [r0, #12]
 8007d48:	460c      	mov	r4, r1
 8007d4a:	46a8      	mov	r8, r5
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	4630      	mov	r0, r6
 8007d50:	3501      	adds	r5, #1
 8007d52:	f005 fb19 	bl	800d388 <put_memory>
 8007d56:	42af      	cmp	r7, r5
 8007d58:	60a4      	str	r4, [r4, #8]
 8007d5a:	f884 800c 	strb.w	r8, [r4, #12]
 8007d5e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8007d62:	d1f3      	bne.n	8007d4c <rmw_uxrce_init_subscription_memory+0x20>
 8007d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop

08007d6c <rmw_uxrce_init_node_memory>:
 8007d6c:	b1e2      	cbz	r2, 8007da8 <rmw_uxrce_init_node_memory+0x3c>
 8007d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d72:	7b05      	ldrb	r5, [r0, #12]
 8007d74:	4606      	mov	r6, r0
 8007d76:	b9ad      	cbnz	r5, 8007da4 <rmw_uxrce_init_node_memory+0x38>
 8007d78:	23a4      	movs	r3, #164	@ 0xa4
 8007d7a:	e9c0 5500 	strd	r5, r5, [r0]
 8007d7e:	6083      	str	r3, [r0, #8]
 8007d80:	f240 1301 	movw	r3, #257	@ 0x101
 8007d84:	4617      	mov	r7, r2
 8007d86:	8183      	strh	r3, [r0, #12]
 8007d88:	460c      	mov	r4, r1
 8007d8a:	46a8      	mov	r8, r5
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	4630      	mov	r0, r6
 8007d90:	3501      	adds	r5, #1
 8007d92:	f005 faf9 	bl	800d388 <put_memory>
 8007d96:	42af      	cmp	r7, r5
 8007d98:	60a4      	str	r4, [r4, #8]
 8007d9a:	f884 800c 	strb.w	r8, [r4, #12]
 8007d9e:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 8007da2:	d1f3      	bne.n	8007d8c <rmw_uxrce_init_node_memory+0x20>
 8007da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop

08007dac <rmw_uxrce_init_session_memory>:
 8007dac:	b1ea      	cbz	r2, 8007dea <rmw_uxrce_init_session_memory+0x3e>
 8007dae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007db2:	7b05      	ldrb	r5, [r0, #12]
 8007db4:	4606      	mov	r6, r0
 8007db6:	b9b5      	cbnz	r5, 8007de6 <rmw_uxrce_init_session_memory+0x3a>
 8007db8:	e9c0 5500 	strd	r5, r5, [r0]
 8007dbc:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 8007dc0:	f240 1301 	movw	r3, #257	@ 0x101
 8007dc4:	4617      	mov	r7, r2
 8007dc6:	f8c0 8008 	str.w	r8, [r0, #8]
 8007dca:	460c      	mov	r4, r1
 8007dcc:	8183      	strh	r3, [r0, #12]
 8007dce:	46a9      	mov	r9, r5
 8007dd0:	4621      	mov	r1, r4
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	3501      	adds	r5, #1
 8007dd6:	f005 fad7 	bl	800d388 <put_memory>
 8007dda:	42af      	cmp	r7, r5
 8007ddc:	60a4      	str	r4, [r4, #8]
 8007dde:	f884 900c 	strb.w	r9, [r4, #12]
 8007de2:	4444      	add	r4, r8
 8007de4:	d1f4      	bne.n	8007dd0 <rmw_uxrce_init_session_memory+0x24>
 8007de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dea:	4770      	bx	lr

08007dec <rmw_uxrce_init_topic_memory>:
 8007dec:	b1e2      	cbz	r2, 8007e28 <rmw_uxrce_init_topic_memory+0x3c>
 8007dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df2:	7b05      	ldrb	r5, [r0, #12]
 8007df4:	4606      	mov	r6, r0
 8007df6:	b9ad      	cbnz	r5, 8007e24 <rmw_uxrce_init_topic_memory+0x38>
 8007df8:	231c      	movs	r3, #28
 8007dfa:	e9c0 5500 	strd	r5, r5, [r0]
 8007dfe:	6083      	str	r3, [r0, #8]
 8007e00:	f240 1301 	movw	r3, #257	@ 0x101
 8007e04:	4617      	mov	r7, r2
 8007e06:	8183      	strh	r3, [r0, #12]
 8007e08:	460c      	mov	r4, r1
 8007e0a:	46a8      	mov	r8, r5
 8007e0c:	4621      	mov	r1, r4
 8007e0e:	4630      	mov	r0, r6
 8007e10:	3501      	adds	r5, #1
 8007e12:	f005 fab9 	bl	800d388 <put_memory>
 8007e16:	42af      	cmp	r7, r5
 8007e18:	60a4      	str	r4, [r4, #8]
 8007e1a:	f884 800c 	strb.w	r8, [r4, #12]
 8007e1e:	f104 041c 	add.w	r4, r4, #28
 8007e22:	d1f3      	bne.n	8007e0c <rmw_uxrce_init_topic_memory+0x20>
 8007e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop

08007e2c <rmw_uxrce_init_static_input_buffer_memory>:
 8007e2c:	b1ea      	cbz	r2, 8007e6a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8007e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e32:	7b05      	ldrb	r5, [r0, #12]
 8007e34:	4606      	mov	r6, r0
 8007e36:	b9b5      	cbnz	r5, 8007e66 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8007e38:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8007e3c:	e9c0 5500 	strd	r5, r5, [r0]
 8007e40:	6083      	str	r3, [r0, #8]
 8007e42:	f240 1301 	movw	r3, #257	@ 0x101
 8007e46:	4617      	mov	r7, r2
 8007e48:	8183      	strh	r3, [r0, #12]
 8007e4a:	460c      	mov	r4, r1
 8007e4c:	46a8      	mov	r8, r5
 8007e4e:	4621      	mov	r1, r4
 8007e50:	4630      	mov	r0, r6
 8007e52:	3501      	adds	r5, #1
 8007e54:	f005 fa98 	bl	800d388 <put_memory>
 8007e58:	42af      	cmp	r7, r5
 8007e5a:	60a4      	str	r4, [r4, #8]
 8007e5c:	f884 800c 	strb.w	r8, [r4, #12]
 8007e60:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 8007e64:	d1f3      	bne.n	8007e4e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8007e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e6a:	4770      	bx	lr

08007e6c <rmw_uxrce_init_init_options_impl_memory>:
 8007e6c:	b1e2      	cbz	r2, 8007ea8 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8007e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e72:	7b05      	ldrb	r5, [r0, #12]
 8007e74:	4606      	mov	r6, r0
 8007e76:	b9ad      	cbnz	r5, 8007ea4 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8007e78:	232c      	movs	r3, #44	@ 0x2c
 8007e7a:	e9c0 5500 	strd	r5, r5, [r0]
 8007e7e:	6083      	str	r3, [r0, #8]
 8007e80:	f240 1301 	movw	r3, #257	@ 0x101
 8007e84:	4617      	mov	r7, r2
 8007e86:	8183      	strh	r3, [r0, #12]
 8007e88:	460c      	mov	r4, r1
 8007e8a:	46a8      	mov	r8, r5
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	4630      	mov	r0, r6
 8007e90:	3501      	adds	r5, #1
 8007e92:	f005 fa79 	bl	800d388 <put_memory>
 8007e96:	42af      	cmp	r7, r5
 8007e98:	60a4      	str	r4, [r4, #8]
 8007e9a:	f884 800c 	strb.w	r8, [r4, #12]
 8007e9e:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 8007ea2:	d1f3      	bne.n	8007e8c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8007ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop

08007eac <rmw_uxrce_init_wait_set_memory>:
 8007eac:	b1e2      	cbz	r2, 8007ee8 <rmw_uxrce_init_wait_set_memory+0x3c>
 8007eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb2:	7b05      	ldrb	r5, [r0, #12]
 8007eb4:	4606      	mov	r6, r0
 8007eb6:	b9ad      	cbnz	r5, 8007ee4 <rmw_uxrce_init_wait_set_memory+0x38>
 8007eb8:	231c      	movs	r3, #28
 8007eba:	e9c0 5500 	strd	r5, r5, [r0]
 8007ebe:	6083      	str	r3, [r0, #8]
 8007ec0:	f240 1301 	movw	r3, #257	@ 0x101
 8007ec4:	4617      	mov	r7, r2
 8007ec6:	8183      	strh	r3, [r0, #12]
 8007ec8:	460c      	mov	r4, r1
 8007eca:	46a8      	mov	r8, r5
 8007ecc:	4621      	mov	r1, r4
 8007ece:	4630      	mov	r0, r6
 8007ed0:	3501      	adds	r5, #1
 8007ed2:	f005 fa59 	bl	800d388 <put_memory>
 8007ed6:	42af      	cmp	r7, r5
 8007ed8:	60a4      	str	r4, [r4, #8]
 8007eda:	f884 800c 	strb.w	r8, [r4, #12]
 8007ede:	f104 041c 	add.w	r4, r4, #28
 8007ee2:	d1f3      	bne.n	8007ecc <rmw_uxrce_init_wait_set_memory+0x20>
 8007ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop

08007eec <rmw_uxrce_init_guard_condition_memory>:
 8007eec:	b1e2      	cbz	r2, 8007f28 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8007eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef2:	7b05      	ldrb	r5, [r0, #12]
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	b9ad      	cbnz	r5, 8007f24 <rmw_uxrce_init_guard_condition_memory+0x38>
 8007ef8:	2320      	movs	r3, #32
 8007efa:	e9c0 5500 	strd	r5, r5, [r0]
 8007efe:	6083      	str	r3, [r0, #8]
 8007f00:	f240 1301 	movw	r3, #257	@ 0x101
 8007f04:	4617      	mov	r7, r2
 8007f06:	8183      	strh	r3, [r0, #12]
 8007f08:	460c      	mov	r4, r1
 8007f0a:	46a8      	mov	r8, r5
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	4630      	mov	r0, r6
 8007f10:	3501      	adds	r5, #1
 8007f12:	f005 fa39 	bl	800d388 <put_memory>
 8007f16:	42af      	cmp	r7, r5
 8007f18:	60a4      	str	r4, [r4, #8]
 8007f1a:	f884 800c 	strb.w	r8, [r4, #12]
 8007f1e:	f104 0420 	add.w	r4, r4, #32
 8007f22:	d1f3      	bne.n	8007f0c <rmw_uxrce_init_guard_condition_memory+0x20>
 8007f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop

08007f2c <rmw_uxrce_fini_session_memory>:
 8007f2c:	4601      	mov	r1, r0
 8007f2e:	4801      	ldr	r0, [pc, #4]	@ (8007f34 <rmw_uxrce_fini_session_memory+0x8>)
 8007f30:	f005 ba2a 	b.w	800d388 <put_memory>
 8007f34:	2000da44 	.word	0x2000da44

08007f38 <rmw_uxrce_fini_node_memory>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	6800      	ldr	r0, [r0, #0]
 8007f3e:	b128      	cbz	r0, 8007f4c <rmw_uxrce_fini_node_memory+0x14>
 8007f40:	4b07      	ldr	r3, [pc, #28]	@ (8007f60 <rmw_uxrce_fini_node_memory+0x28>)
 8007f42:	6819      	ldr	r1, [r3, #0]
 8007f44:	f7f8 f944 	bl	80001d0 <strcmp>
 8007f48:	b940      	cbnz	r0, 8007f5c <rmw_uxrce_fini_node_memory+0x24>
 8007f4a:	6020      	str	r0, [r4, #0]
 8007f4c:	6861      	ldr	r1, [r4, #4]
 8007f4e:	b129      	cbz	r1, 8007f5c <rmw_uxrce_fini_node_memory+0x24>
 8007f50:	2500      	movs	r5, #0
 8007f52:	4804      	ldr	r0, [pc, #16]	@ (8007f64 <rmw_uxrce_fini_node_memory+0x2c>)
 8007f54:	610d      	str	r5, [r1, #16]
 8007f56:	f005 fa17 	bl	800d388 <put_memory>
 8007f5a:	6065      	str	r5, [r4, #4]
 8007f5c:	bd38      	pop	{r3, r4, r5, pc}
 8007f5e:	bf00      	nop
 8007f60:	0801205c 	.word	0x0801205c
 8007f64:	2000da14 	.word	0x2000da14

08007f68 <rmw_uxrce_fini_publisher_memory>:
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	6800      	ldr	r0, [r0, #0]
 8007f6e:	b128      	cbz	r0, 8007f7c <rmw_uxrce_fini_publisher_memory+0x14>
 8007f70:	4b06      	ldr	r3, [pc, #24]	@ (8007f8c <rmw_uxrce_fini_publisher_memory+0x24>)
 8007f72:	6819      	ldr	r1, [r3, #0]
 8007f74:	f7f8 f92c 	bl	80001d0 <strcmp>
 8007f78:	b938      	cbnz	r0, 8007f8a <rmw_uxrce_fini_publisher_memory+0x22>
 8007f7a:	6020      	str	r0, [r4, #0]
 8007f7c:	6861      	ldr	r1, [r4, #4]
 8007f7e:	b121      	cbz	r1, 8007f8a <rmw_uxrce_fini_publisher_memory+0x22>
 8007f80:	4803      	ldr	r0, [pc, #12]	@ (8007f90 <rmw_uxrce_fini_publisher_memory+0x28>)
 8007f82:	f005 fa01 	bl	800d388 <put_memory>
 8007f86:	2300      	movs	r3, #0
 8007f88:	6063      	str	r3, [r4, #4]
 8007f8a:	bd10      	pop	{r4, pc}
 8007f8c:	0801205c 	.word	0x0801205c
 8007f90:	2000da24 	.word	0x2000da24

08007f94 <rmw_uxrce_fini_subscription_memory>:
 8007f94:	b510      	push	{r4, lr}
 8007f96:	4604      	mov	r4, r0
 8007f98:	6800      	ldr	r0, [r0, #0]
 8007f9a:	b128      	cbz	r0, 8007fa8 <rmw_uxrce_fini_subscription_memory+0x14>
 8007f9c:	4b06      	ldr	r3, [pc, #24]	@ (8007fb8 <rmw_uxrce_fini_subscription_memory+0x24>)
 8007f9e:	6819      	ldr	r1, [r3, #0]
 8007fa0:	f7f8 f916 	bl	80001d0 <strcmp>
 8007fa4:	b938      	cbnz	r0, 8007fb6 <rmw_uxrce_fini_subscription_memory+0x22>
 8007fa6:	6020      	str	r0, [r4, #0]
 8007fa8:	6861      	ldr	r1, [r4, #4]
 8007faa:	b121      	cbz	r1, 8007fb6 <rmw_uxrce_fini_subscription_memory+0x22>
 8007fac:	4803      	ldr	r0, [pc, #12]	@ (8007fbc <rmw_uxrce_fini_subscription_memory+0x28>)
 8007fae:	f005 f9eb 	bl	800d388 <put_memory>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	bd10      	pop	{r4, pc}
 8007fb8:	0801205c 	.word	0x0801205c
 8007fbc:	2000da64 	.word	0x2000da64

08007fc0 <rmw_uxrce_fini_service_memory>:
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	6800      	ldr	r0, [r0, #0]
 8007fc6:	b128      	cbz	r0, 8007fd4 <rmw_uxrce_fini_service_memory+0x14>
 8007fc8:	4b06      	ldr	r3, [pc, #24]	@ (8007fe4 <rmw_uxrce_fini_service_memory+0x24>)
 8007fca:	6819      	ldr	r1, [r3, #0]
 8007fcc:	f7f8 f900 	bl	80001d0 <strcmp>
 8007fd0:	b938      	cbnz	r0, 8007fe2 <rmw_uxrce_fini_service_memory+0x22>
 8007fd2:	6020      	str	r0, [r4, #0]
 8007fd4:	6861      	ldr	r1, [r4, #4]
 8007fd6:	b121      	cbz	r1, 8007fe2 <rmw_uxrce_fini_service_memory+0x22>
 8007fd8:	4803      	ldr	r0, [pc, #12]	@ (8007fe8 <rmw_uxrce_fini_service_memory+0x28>)
 8007fda:	f005 f9d5 	bl	800d388 <put_memory>
 8007fde:	2300      	movs	r3, #0
 8007fe0:	6063      	str	r3, [r4, #4]
 8007fe2:	bd10      	pop	{r4, pc}
 8007fe4:	0801205c 	.word	0x0801205c
 8007fe8:	2000da34 	.word	0x2000da34

08007fec <rmw_uxrce_fini_client_memory>:
 8007fec:	b510      	push	{r4, lr}
 8007fee:	4604      	mov	r4, r0
 8007ff0:	6800      	ldr	r0, [r0, #0]
 8007ff2:	b128      	cbz	r0, 8008000 <rmw_uxrce_fini_client_memory+0x14>
 8007ff4:	4b06      	ldr	r3, [pc, #24]	@ (8008010 <rmw_uxrce_fini_client_memory+0x24>)
 8007ff6:	6819      	ldr	r1, [r3, #0]
 8007ff8:	f7f8 f8ea 	bl	80001d0 <strcmp>
 8007ffc:	b938      	cbnz	r0, 800800e <rmw_uxrce_fini_client_memory+0x22>
 8007ffe:	6020      	str	r0, [r4, #0]
 8008000:	6861      	ldr	r1, [r4, #4]
 8008002:	b121      	cbz	r1, 800800e <rmw_uxrce_fini_client_memory+0x22>
 8008004:	4803      	ldr	r0, [pc, #12]	@ (8008014 <rmw_uxrce_fini_client_memory+0x28>)
 8008006:	f005 f9bf 	bl	800d388 <put_memory>
 800800a:	2300      	movs	r3, #0
 800800c:	6063      	str	r3, [r4, #4]
 800800e:	bd10      	pop	{r4, pc}
 8008010:	0801205c 	.word	0x0801205c
 8008014:	20009148 	.word	0x20009148

08008018 <rmw_uxrce_fini_topic_memory>:
 8008018:	b510      	push	{r4, lr}
 800801a:	4604      	mov	r4, r0
 800801c:	4621      	mov	r1, r4
 800801e:	4803      	ldr	r0, [pc, #12]	@ (800802c <rmw_uxrce_fini_topic_memory+0x14>)
 8008020:	f005 f9b2 	bl	800d388 <put_memory>
 8008024:	2300      	movs	r3, #0
 8008026:	61a3      	str	r3, [r4, #24]
 8008028:	bd10      	pop	{r4, pc}
 800802a:	bf00      	nop
 800802c:	2000da74 	.word	0x2000da74

08008030 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8008030:	b082      	sub	sp, #8
 8008032:	b530      	push	{r4, r5, lr}
 8008034:	4925      	ldr	r1, [pc, #148]	@ (80080cc <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 8008036:	680d      	ldr	r5, [r1, #0]
 8008038:	ac03      	add	r4, sp, #12
 800803a:	e884 000c 	stmia.w	r4, {r2, r3}
 800803e:	461c      	mov	r4, r3
 8008040:	2d00      	cmp	r5, #0
 8008042:	d041      	beq.n	80080c8 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 8008044:	462b      	mov	r3, r5
 8008046:	2100      	movs	r1, #0
 8008048:	689a      	ldr	r2, [r3, #8]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 8008050:	4290      	cmp	r0, r2
 8008052:	bf08      	it	eq
 8008054:	3101      	addeq	r1, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1f6      	bne.n	8008048 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800805a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800805e:	2b02      	cmp	r3, #2
 8008060:	d029      	beq.n	80080b6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8008062:	d907      	bls.n	8008074 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 8008064:	2b03      	cmp	r3, #3
 8008066:	d005      	beq.n	8008074 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 8008068:	2100      	movs	r1, #0
 800806a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800806e:	4608      	mov	r0, r1
 8008070:	b002      	add	sp, #8
 8008072:	4770      	bx	lr
 8008074:	b314      	cbz	r4, 80080bc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8008076:	428c      	cmp	r4, r1
 8008078:	d820      	bhi.n	80080bc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800807a:	2d00      	cmp	r5, #0
 800807c:	d0f4      	beq.n	8008068 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800807e:	2100      	movs	r1, #0
 8008080:	f04f 3cff 	mov.w	ip, #4294967295
 8008084:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8008088:	e002      	b.n	8008090 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800808a:	686d      	ldr	r5, [r5, #4]
 800808c:	2d00      	cmp	r5, #0
 800808e:	d0ec      	beq.n	800806a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 8008090:	68ab      	ldr	r3, [r5, #8]
 8008092:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 8008096:	4290      	cmp	r0, r2
 8008098:	d1f7      	bne.n	800808a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800809a:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800809e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 80080a2:	4562      	cmp	r2, ip
 80080a4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80080a8:	eb73 0e04 	sbcs.w	lr, r3, r4
 80080ac:	daed      	bge.n	800808a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 80080ae:	4694      	mov	ip, r2
 80080b0:	461c      	mov	r4, r3
 80080b2:	4629      	mov	r1, r5
 80080b4:	e7e9      	b.n	800808a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 80080b6:	b10c      	cbz	r4, 80080bc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 80080b8:	428c      	cmp	r4, r1
 80080ba:	d9d5      	bls.n	8008068 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 80080bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080c0:	4802      	ldr	r0, [pc, #8]	@ (80080cc <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 80080c2:	b002      	add	sp, #8
 80080c4:	f005 b950 	b.w	800d368 <get_memory>
 80080c8:	4629      	mov	r1, r5
 80080ca:	e7c6      	b.n	800805a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 80080cc:	2000da54 	.word	0x2000da54

080080d0 <run_xrce_session>:
 80080d0:	b510      	push	{r4, lr}
 80080d2:	788c      	ldrb	r4, [r1, #2]
 80080d4:	b086      	sub	sp, #24
 80080d6:	2c01      	cmp	r4, #1
 80080d8:	f8ad 200e 	strh.w	r2, [sp, #14]
 80080dc:	d00c      	beq.n	80080f8 <run_xrce_session+0x28>
 80080de:	4619      	mov	r1, r3
 80080e0:	2301      	movs	r3, #1
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	f10d 020e 	add.w	r2, sp, #14
 80080e8:	f10d 0317 	add.w	r3, sp, #23
 80080ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80080f0:	f001 ff7e 	bl	8009ff0 <uxr_run_session_until_all_status>
 80080f4:	b006      	add	sp, #24
 80080f6:	bd10      	pop	{r4, pc}
 80080f8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80080fc:	f001 fbcc 	bl	8009898 <uxr_flash_output_streams>
 8008100:	4620      	mov	r0, r4
 8008102:	b006      	add	sp, #24
 8008104:	bd10      	pop	{r4, pc}
 8008106:	bf00      	nop

08008108 <convert_qos_profile>:
 8008108:	7a4a      	ldrb	r2, [r1, #9]
 800810a:	f891 c008 	ldrb.w	ip, [r1, #8]
 800810e:	2a02      	cmp	r2, #2
 8008110:	bf18      	it	ne
 8008112:	2200      	movne	r2, #0
 8008114:	7002      	strb	r2, [r0, #0]
 8008116:	780a      	ldrb	r2, [r1, #0]
 8008118:	8889      	ldrh	r1, [r1, #4]
 800811a:	8081      	strh	r1, [r0, #4]
 800811c:	f1ac 0c02 	sub.w	ip, ip, #2
 8008120:	f1a2 0202 	sub.w	r2, r2, #2
 8008124:	fabc fc8c 	clz	ip, ip
 8008128:	fab2 f282 	clz	r2, r2
 800812c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8008130:	0952      	lsrs	r2, r2, #5
 8008132:	f880 c001 	strb.w	ip, [r0, #1]
 8008136:	7082      	strb	r2, [r0, #2]
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop

0800813c <generate_type_name>:
 800813c:	b530      	push	{r4, r5, lr}
 800813e:	2300      	movs	r3, #0
 8008140:	700b      	strb	r3, [r1, #0]
 8008142:	6803      	ldr	r3, [r0, #0]
 8008144:	b087      	sub	sp, #28
 8008146:	4614      	mov	r4, r2
 8008148:	b1d3      	cbz	r3, 8008180 <generate_type_name+0x44>
 800814a:	4a0f      	ldr	r2, [pc, #60]	@ (8008188 <generate_type_name+0x4c>)
 800814c:	4615      	mov	r5, r2
 800814e:	9203      	str	r2, [sp, #12]
 8008150:	9500      	str	r5, [sp, #0]
 8008152:	6842      	ldr	r2, [r0, #4]
 8008154:	480d      	ldr	r0, [pc, #52]	@ (800818c <generate_type_name+0x50>)
 8008156:	9001      	str	r0, [sp, #4]
 8008158:	4608      	mov	r0, r1
 800815a:	490d      	ldr	r1, [pc, #52]	@ (8008190 <generate_type_name+0x54>)
 800815c:	9204      	str	r2, [sp, #16]
 800815e:	9105      	str	r1, [sp, #20]
 8008160:	9102      	str	r1, [sp, #8]
 8008162:	4a0c      	ldr	r2, [pc, #48]	@ (8008194 <generate_type_name+0x58>)
 8008164:	4621      	mov	r1, r4
 8008166:	f008 fad5 	bl	8010714 <sniprintf>
 800816a:	2800      	cmp	r0, #0
 800816c:	db05      	blt.n	800817a <generate_type_name+0x3e>
 800816e:	4284      	cmp	r4, r0
 8008170:	bfd4      	ite	le
 8008172:	2000      	movle	r0, #0
 8008174:	2001      	movgt	r0, #1
 8008176:	b007      	add	sp, #28
 8008178:	bd30      	pop	{r4, r5, pc}
 800817a:	2000      	movs	r0, #0
 800817c:	b007      	add	sp, #28
 800817e:	bd30      	pop	{r4, r5, pc}
 8008180:	4b05      	ldr	r3, [pc, #20]	@ (8008198 <generate_type_name+0x5c>)
 8008182:	4a01      	ldr	r2, [pc, #4]	@ (8008188 <generate_type_name+0x4c>)
 8008184:	461d      	mov	r5, r3
 8008186:	e7e2      	b.n	800814e <generate_type_name+0x12>
 8008188:	08011a64 	.word	0x08011a64
 800818c:	08011a7c 	.word	0x08011a7c
 8008190:	08011a78 	.word	0x08011a78
 8008194:	08011a68 	.word	0x08011a68
 8008198:	08011e34 	.word	0x08011e34

0800819c <generate_topic_name>:
 800819c:	b510      	push	{r4, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	4614      	mov	r4, r2
 80081a2:	9000      	str	r0, [sp, #0]
 80081a4:	4b08      	ldr	r3, [pc, #32]	@ (80081c8 <generate_topic_name+0x2c>)
 80081a6:	4a09      	ldr	r2, [pc, #36]	@ (80081cc <generate_topic_name+0x30>)
 80081a8:	4608      	mov	r0, r1
 80081aa:	4621      	mov	r1, r4
 80081ac:	f008 fab2 	bl	8010714 <sniprintf>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	db05      	blt.n	80081c0 <generate_topic_name+0x24>
 80081b4:	4284      	cmp	r4, r0
 80081b6:	bfd4      	ite	le
 80081b8:	2000      	movle	r0, #0
 80081ba:	2001      	movgt	r0, #1
 80081bc:	b002      	add	sp, #8
 80081be:	bd10      	pop	{r4, pc}
 80081c0:	2000      	movs	r0, #0
 80081c2:	b002      	add	sp, #8
 80081c4:	bd10      	pop	{r4, pc}
 80081c6:	bf00      	nop
 80081c8:	08011a88 	.word	0x08011a88
 80081cc:	08011a80 	.word	0x08011a80

080081d0 <is_uxrce_rmw_identifier_valid>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4604      	mov	r4, r0
 80081d4:	b140      	cbz	r0, 80081e8 <is_uxrce_rmw_identifier_valid+0x18>
 80081d6:	f005 f8eb 	bl	800d3b0 <rmw_get_implementation_identifier>
 80081da:	4601      	mov	r1, r0
 80081dc:	4620      	mov	r0, r4
 80081de:	f7f7 fff7 	bl	80001d0 <strcmp>
 80081e2:	fab0 f080 	clz	r0, r0
 80081e6:	0940      	lsrs	r0, r0, #5
 80081e8:	bd10      	pop	{r4, pc}
 80081ea:	bf00      	nop

080081ec <get_message_typesupport_handle>:
 80081ec:	6883      	ldr	r3, [r0, #8]
 80081ee:	4718      	bx	r3

080081f0 <get_message_typesupport_handle_function>:
 80081f0:	b510      	push	{r4, lr}
 80081f2:	4604      	mov	r4, r0
 80081f4:	6800      	ldr	r0, [r0, #0]
 80081f6:	f7f7 ffeb 	bl	80001d0 <strcmp>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	bf0c      	ite	eq
 80081fe:	4620      	moveq	r0, r4
 8008200:	2000      	movne	r0, #0
 8008202:	bd10      	pop	{r4, pc}

08008204 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8008204:	4b04      	ldr	r3, [pc, #16]	@ (8008218 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	b10a      	cbz	r2, 800820e <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800820a:	4803      	ldr	r0, [pc, #12]	@ (8008218 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800820c:	4770      	bx	lr
 800820e:	4a03      	ldr	r2, [pc, #12]	@ (800821c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8008210:	4801      	ldr	r0, [pc, #4]	@ (8008218 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8008212:	6812      	ldr	r2, [r2, #0]
 8008214:	601a      	str	r2, [r3, #0]
 8008216:	4770      	bx	lr
 8008218:	20000030 	.word	0x20000030
 800821c:	200000ac 	.word	0x200000ac

08008220 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8008220:	4a02      	ldr	r2, [pc, #8]	@ (800822c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 8008222:	4b03      	ldr	r3, [pc, #12]	@ (8008230 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 8008224:	6812      	ldr	r2, [r2, #0]
 8008226:	601a      	str	r2, [r3, #0]
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	200000ac 	.word	0x200000ac
 8008230:	20000030 	.word	0x20000030

08008234 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 8008234:	f005 bda0 	b.w	800dd78 <std_msgs__msg__Int32__init>

08008238 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 8008238:	f005 bda2 	b.w	800dd80 <std_msgs__msg__Int32__fini>

0800823c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800823c:	4b04      	ldr	r3, [pc, #16]	@ (8008250 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	b10a      	cbz	r2, 8008246 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8008242:	4803      	ldr	r0, [pc, #12]	@ (8008250 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8008244:	4770      	bx	lr
 8008246:	4a03      	ldr	r2, [pc, #12]	@ (8008254 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8008248:	4801      	ldr	r0, [pc, #4]	@ (8008250 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800824a:	6812      	ldr	r2, [r2, #0]
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	4770      	bx	lr
 8008250:	20000078 	.word	0x20000078
 8008254:	200000b0 	.word	0x200000b0

08008258 <_Int32__max_serialized_size>:
 8008258:	b508      	push	{r3, lr}
 800825a:	2104      	movs	r1, #4
 800825c:	2000      	movs	r0, #0
 800825e:	f001 f807 	bl	8009270 <ucdr_alignment>
 8008262:	3004      	adds	r0, #4
 8008264:	bd08      	pop	{r3, pc}
 8008266:	bf00      	nop

08008268 <_Int32__cdr_deserialize>:
 8008268:	b109      	cbz	r1, 800826e <_Int32__cdr_deserialize+0x6>
 800826a:	f000 bf19 	b.w	80090a0 <ucdr_deserialize_int32_t>
 800826e:	4608      	mov	r0, r1
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop

08008274 <get_serialized_size_std_msgs__msg__Int32>:
 8008274:	b138      	cbz	r0, 8008286 <get_serialized_size_std_msgs__msg__Int32+0x12>
 8008276:	b508      	push	{r3, lr}
 8008278:	460b      	mov	r3, r1
 800827a:	4618      	mov	r0, r3
 800827c:	2104      	movs	r1, #4
 800827e:	f000 fff7 	bl	8009270 <ucdr_alignment>
 8008282:	3004      	adds	r0, #4
 8008284:	bd08      	pop	{r3, pc}
 8008286:	4770      	bx	lr

08008288 <_Int32__cdr_serialize>:
 8008288:	460a      	mov	r2, r1
 800828a:	b118      	cbz	r0, 8008294 <_Int32__cdr_serialize+0xc>
 800828c:	6801      	ldr	r1, [r0, #0]
 800828e:	4610      	mov	r0, r2
 8008290:	f000 be6e 	b.w	8008f70 <ucdr_serialize_int32_t>
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop

08008298 <_Int32__get_serialized_size>:
 8008298:	b130      	cbz	r0, 80082a8 <_Int32__get_serialized_size+0x10>
 800829a:	b508      	push	{r3, lr}
 800829c:	2104      	movs	r1, #4
 800829e:	2000      	movs	r0, #0
 80082a0:	f000 ffe6 	bl	8009270 <ucdr_alignment>
 80082a4:	3004      	adds	r0, #4
 80082a6:	bd08      	pop	{r3, pc}
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop

080082ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 80082ac:	4800      	ldr	r0, [pc, #0]	@ (80082b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 80082ae:	4770      	bx	lr
 80082b0:	20000084 	.word	0x20000084

080082b4 <ucdr_serialize_bool>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	460d      	mov	r5, r1
 80082b8:	2101      	movs	r1, #1
 80082ba:	4604      	mov	r4, r0
 80082bc:	f000 ff8c 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80082c0:	b148      	cbz	r0, 80082d6 <ucdr_serialize_bool+0x22>
 80082c2:	68a3      	ldr	r3, [r4, #8]
 80082c4:	701d      	strb	r5, [r3, #0]
 80082c6:	68a2      	ldr	r2, [r4, #8]
 80082c8:	6923      	ldr	r3, [r4, #16]
 80082ca:	2101      	movs	r1, #1
 80082cc:	440a      	add	r2, r1
 80082ce:	440b      	add	r3, r1
 80082d0:	60a2      	str	r2, [r4, #8]
 80082d2:	6123      	str	r3, [r4, #16]
 80082d4:	7561      	strb	r1, [r4, #21]
 80082d6:	7da0      	ldrb	r0, [r4, #22]
 80082d8:	f080 0001 	eor.w	r0, r0, #1
 80082dc:	bd38      	pop	{r3, r4, r5, pc}
 80082de:	bf00      	nop

080082e0 <ucdr_deserialize_bool>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	460d      	mov	r5, r1
 80082e4:	2101      	movs	r1, #1
 80082e6:	4604      	mov	r4, r0
 80082e8:	f000 ff76 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80082ec:	b160      	cbz	r0, 8008308 <ucdr_deserialize_bool+0x28>
 80082ee:	68a2      	ldr	r2, [r4, #8]
 80082f0:	6923      	ldr	r3, [r4, #16]
 80082f2:	f812 1b01 	ldrb.w	r1, [r2], #1
 80082f6:	3900      	subs	r1, #0
 80082f8:	bf18      	it	ne
 80082fa:	2101      	movne	r1, #1
 80082fc:	7029      	strb	r1, [r5, #0]
 80082fe:	3301      	adds	r3, #1
 8008300:	2101      	movs	r1, #1
 8008302:	60a2      	str	r2, [r4, #8]
 8008304:	6123      	str	r3, [r4, #16]
 8008306:	7561      	strb	r1, [r4, #21]
 8008308:	7da0      	ldrb	r0, [r4, #22]
 800830a:	f080 0001 	eor.w	r0, r0, #1
 800830e:	bd38      	pop	{r3, r4, r5, pc}

08008310 <ucdr_serialize_uint8_t>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	460d      	mov	r5, r1
 8008314:	2101      	movs	r1, #1
 8008316:	4604      	mov	r4, r0
 8008318:	f000 ff5e 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 800831c:	b148      	cbz	r0, 8008332 <ucdr_serialize_uint8_t+0x22>
 800831e:	68a3      	ldr	r3, [r4, #8]
 8008320:	701d      	strb	r5, [r3, #0]
 8008322:	68a2      	ldr	r2, [r4, #8]
 8008324:	6923      	ldr	r3, [r4, #16]
 8008326:	2101      	movs	r1, #1
 8008328:	440a      	add	r2, r1
 800832a:	440b      	add	r3, r1
 800832c:	60a2      	str	r2, [r4, #8]
 800832e:	6123      	str	r3, [r4, #16]
 8008330:	7561      	strb	r1, [r4, #21]
 8008332:	7da0      	ldrb	r0, [r4, #22]
 8008334:	f080 0001 	eor.w	r0, r0, #1
 8008338:	bd38      	pop	{r3, r4, r5, pc}
 800833a:	bf00      	nop

0800833c <ucdr_deserialize_uint8_t>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	460d      	mov	r5, r1
 8008340:	2101      	movs	r1, #1
 8008342:	4604      	mov	r4, r0
 8008344:	f000 ff48 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008348:	b150      	cbz	r0, 8008360 <ucdr_deserialize_uint8_t+0x24>
 800834a:	68a3      	ldr	r3, [r4, #8]
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	702b      	strb	r3, [r5, #0]
 8008350:	68a2      	ldr	r2, [r4, #8]
 8008352:	6923      	ldr	r3, [r4, #16]
 8008354:	2101      	movs	r1, #1
 8008356:	440a      	add	r2, r1
 8008358:	440b      	add	r3, r1
 800835a:	60a2      	str	r2, [r4, #8]
 800835c:	6123      	str	r3, [r4, #16]
 800835e:	7561      	strb	r1, [r4, #21]
 8008360:	7da0      	ldrb	r0, [r4, #22]
 8008362:	f080 0001 	eor.w	r0, r0, #1
 8008366:	bd38      	pop	{r3, r4, r5, pc}

08008368 <ucdr_serialize_uint16_t>:
 8008368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800836c:	b082      	sub	sp, #8
 800836e:	460b      	mov	r3, r1
 8008370:	2102      	movs	r1, #2
 8008372:	4604      	mov	r4, r0
 8008374:	f8ad 3006 	strh.w	r3, [sp, #6]
 8008378:	f000 ff82 	bl	8009280 <ucdr_buffer_alignment>
 800837c:	4601      	mov	r1, r0
 800837e:	4620      	mov	r0, r4
 8008380:	7d67      	ldrb	r7, [r4, #21]
 8008382:	f000 ffc1 	bl	8009308 <ucdr_advance_buffer>
 8008386:	2102      	movs	r1, #2
 8008388:	4620      	mov	r0, r4
 800838a:	f000 ff19 	bl	80091c0 <ucdr_check_buffer_available_for>
 800838e:	bb78      	cbnz	r0, 80083f0 <ucdr_serialize_uint16_t+0x88>
 8008390:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008394:	42ab      	cmp	r3, r5
 8008396:	d926      	bls.n	80083e6 <ucdr_serialize_uint16_t+0x7e>
 8008398:	1b5e      	subs	r6, r3, r5
 800839a:	60a3      	str	r3, [r4, #8]
 800839c:	6923      	ldr	r3, [r4, #16]
 800839e:	f1c6 0802 	rsb	r8, r6, #2
 80083a2:	4433      	add	r3, r6
 80083a4:	6123      	str	r3, [r4, #16]
 80083a6:	4641      	mov	r1, r8
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 ff15 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	d03b      	beq.n	800842a <ucdr_serialize_uint16_t+0xc2>
 80083b2:	7d23      	ldrb	r3, [r4, #20]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d04a      	beq.n	800844e <ucdr_serialize_uint16_t+0xe6>
 80083b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80083bc:	702b      	strb	r3, [r5, #0]
 80083be:	2e00      	cmp	r6, #0
 80083c0:	d040      	beq.n	8008444 <ucdr_serialize_uint16_t+0xdc>
 80083c2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80083c6:	706b      	strb	r3, [r5, #1]
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	68a2      	ldr	r2, [r4, #8]
 80083cc:	7da0      	ldrb	r0, [r4, #22]
 80083ce:	3302      	adds	r3, #2
 80083d0:	1b9e      	subs	r6, r3, r6
 80083d2:	4442      	add	r2, r8
 80083d4:	2302      	movs	r3, #2
 80083d6:	f080 0001 	eor.w	r0, r0, #1
 80083da:	60a2      	str	r2, [r4, #8]
 80083dc:	6126      	str	r6, [r4, #16]
 80083de:	7563      	strb	r3, [r4, #21]
 80083e0:	b002      	add	sp, #8
 80083e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e6:	2102      	movs	r1, #2
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 fef5 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80083ee:	b190      	cbz	r0, 8008416 <ucdr_serialize_uint16_t+0xae>
 80083f0:	7d23      	ldrb	r3, [r4, #20]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	68a3      	ldr	r3, [r4, #8]
 80083f6:	d014      	beq.n	8008422 <ucdr_serialize_uint16_t+0xba>
 80083f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80083fc:	701a      	strb	r2, [r3, #0]
 80083fe:	68a3      	ldr	r3, [r4, #8]
 8008400:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008404:	705a      	strb	r2, [r3, #1]
 8008406:	68a2      	ldr	r2, [r4, #8]
 8008408:	6923      	ldr	r3, [r4, #16]
 800840a:	3202      	adds	r2, #2
 800840c:	3302      	adds	r3, #2
 800840e:	2102      	movs	r1, #2
 8008410:	60a2      	str	r2, [r4, #8]
 8008412:	6123      	str	r3, [r4, #16]
 8008414:	7561      	strb	r1, [r4, #21]
 8008416:	7da0      	ldrb	r0, [r4, #22]
 8008418:	f080 0001 	eor.w	r0, r0, #1
 800841c:	b002      	add	sp, #8
 800841e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008422:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008426:	801a      	strh	r2, [r3, #0]
 8008428:	e7ed      	b.n	8008406 <ucdr_serialize_uint16_t+0x9e>
 800842a:	68a2      	ldr	r2, [r4, #8]
 800842c:	6923      	ldr	r3, [r4, #16]
 800842e:	7da0      	ldrb	r0, [r4, #22]
 8008430:	7567      	strb	r7, [r4, #21]
 8008432:	1b92      	subs	r2, r2, r6
 8008434:	1b9b      	subs	r3, r3, r6
 8008436:	f080 0001 	eor.w	r0, r0, #1
 800843a:	60a2      	str	r2, [r4, #8]
 800843c:	6123      	str	r3, [r4, #16]
 800843e:	b002      	add	sp, #8
 8008440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008444:	68a3      	ldr	r3, [r4, #8]
 8008446:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800844a:	701a      	strb	r2, [r3, #0]
 800844c:	e7bc      	b.n	80083c8 <ucdr_serialize_uint16_t+0x60>
 800844e:	4628      	mov	r0, r5
 8008450:	f10d 0506 	add.w	r5, sp, #6
 8008454:	4629      	mov	r1, r5
 8008456:	4632      	mov	r2, r6
 8008458:	f008 fb2b 	bl	8010ab2 <memcpy>
 800845c:	68a0      	ldr	r0, [r4, #8]
 800845e:	4642      	mov	r2, r8
 8008460:	19a9      	adds	r1, r5, r6
 8008462:	f008 fb26 	bl	8010ab2 <memcpy>
 8008466:	e7af      	b.n	80083c8 <ucdr_serialize_uint16_t+0x60>

08008468 <ucdr_serialize_endian_uint16_t>:
 8008468:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800846c:	b083      	sub	sp, #12
 800846e:	460d      	mov	r5, r1
 8008470:	2102      	movs	r1, #2
 8008472:	4604      	mov	r4, r0
 8008474:	f8ad 2006 	strh.w	r2, [sp, #6]
 8008478:	f000 ff02 	bl	8009280 <ucdr_buffer_alignment>
 800847c:	4601      	mov	r1, r0
 800847e:	4620      	mov	r0, r4
 8008480:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008484:	f000 ff40 	bl	8009308 <ucdr_advance_buffer>
 8008488:	2102      	movs	r1, #2
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fe98 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008490:	bb70      	cbnz	r0, 80084f0 <ucdr_serialize_endian_uint16_t+0x88>
 8008492:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8008496:	42be      	cmp	r6, r7
 8008498:	d925      	bls.n	80084e6 <ucdr_serialize_endian_uint16_t+0x7e>
 800849a:	6923      	ldr	r3, [r4, #16]
 800849c:	60a6      	str	r6, [r4, #8]
 800849e:	1bf6      	subs	r6, r6, r7
 80084a0:	4433      	add	r3, r6
 80084a2:	f1c6 0902 	rsb	r9, r6, #2
 80084a6:	6123      	str	r3, [r4, #16]
 80084a8:	4649      	mov	r1, r9
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fe94 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d039      	beq.n	8008528 <ucdr_serialize_endian_uint16_t+0xc0>
 80084b4:	2d01      	cmp	r5, #1
 80084b6:	d04a      	beq.n	800854e <ucdr_serialize_endian_uint16_t+0xe6>
 80084b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80084bc:	703b      	strb	r3, [r7, #0]
 80084be:	2e00      	cmp	r6, #0
 80084c0:	d040      	beq.n	8008544 <ucdr_serialize_endian_uint16_t+0xdc>
 80084c2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80084c6:	707b      	strb	r3, [r7, #1]
 80084c8:	6923      	ldr	r3, [r4, #16]
 80084ca:	68a2      	ldr	r2, [r4, #8]
 80084cc:	7da0      	ldrb	r0, [r4, #22]
 80084ce:	3302      	adds	r3, #2
 80084d0:	444a      	add	r2, r9
 80084d2:	1b9b      	subs	r3, r3, r6
 80084d4:	2102      	movs	r1, #2
 80084d6:	f080 0001 	eor.w	r0, r0, #1
 80084da:	60a2      	str	r2, [r4, #8]
 80084dc:	6123      	str	r3, [r4, #16]
 80084de:	7561      	strb	r1, [r4, #21]
 80084e0:	b003      	add	sp, #12
 80084e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084e6:	2102      	movs	r1, #2
 80084e8:	4620      	mov	r0, r4
 80084ea:	f000 fe75 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80084ee:	b188      	cbz	r0, 8008514 <ucdr_serialize_endian_uint16_t+0xac>
 80084f0:	2d01      	cmp	r5, #1
 80084f2:	68a3      	ldr	r3, [r4, #8]
 80084f4:	d014      	beq.n	8008520 <ucdr_serialize_endian_uint16_t+0xb8>
 80084f6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80084fa:	701a      	strb	r2, [r3, #0]
 80084fc:	68a3      	ldr	r3, [r4, #8]
 80084fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008502:	705a      	strb	r2, [r3, #1]
 8008504:	68a2      	ldr	r2, [r4, #8]
 8008506:	6923      	ldr	r3, [r4, #16]
 8008508:	3202      	adds	r2, #2
 800850a:	3302      	adds	r3, #2
 800850c:	2102      	movs	r1, #2
 800850e:	60a2      	str	r2, [r4, #8]
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	7561      	strb	r1, [r4, #21]
 8008514:	7da0      	ldrb	r0, [r4, #22]
 8008516:	f080 0001 	eor.w	r0, r0, #1
 800851a:	b003      	add	sp, #12
 800851c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008520:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008524:	801a      	strh	r2, [r3, #0]
 8008526:	e7ed      	b.n	8008504 <ucdr_serialize_endian_uint16_t+0x9c>
 8008528:	68a2      	ldr	r2, [r4, #8]
 800852a:	6923      	ldr	r3, [r4, #16]
 800852c:	7da0      	ldrb	r0, [r4, #22]
 800852e:	f884 8015 	strb.w	r8, [r4, #21]
 8008532:	1b92      	subs	r2, r2, r6
 8008534:	1b9b      	subs	r3, r3, r6
 8008536:	f080 0001 	eor.w	r0, r0, #1
 800853a:	60a2      	str	r2, [r4, #8]
 800853c:	6123      	str	r3, [r4, #16]
 800853e:	b003      	add	sp, #12
 8008540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008544:	68a3      	ldr	r3, [r4, #8]
 8008546:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e7bc      	b.n	80084c8 <ucdr_serialize_endian_uint16_t+0x60>
 800854e:	f10d 0506 	add.w	r5, sp, #6
 8008552:	4629      	mov	r1, r5
 8008554:	4632      	mov	r2, r6
 8008556:	4638      	mov	r0, r7
 8008558:	f008 faab 	bl	8010ab2 <memcpy>
 800855c:	68a0      	ldr	r0, [r4, #8]
 800855e:	464a      	mov	r2, r9
 8008560:	19a9      	adds	r1, r5, r6
 8008562:	f008 faa6 	bl	8010ab2 <memcpy>
 8008566:	e7af      	b.n	80084c8 <ucdr_serialize_endian_uint16_t+0x60>

08008568 <ucdr_deserialize_uint16_t>:
 8008568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800856c:	460d      	mov	r5, r1
 800856e:	2102      	movs	r1, #2
 8008570:	4604      	mov	r4, r0
 8008572:	f000 fe85 	bl	8009280 <ucdr_buffer_alignment>
 8008576:	4601      	mov	r1, r0
 8008578:	4620      	mov	r0, r4
 800857a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800857e:	f000 fec3 	bl	8009308 <ucdr_advance_buffer>
 8008582:	2102      	movs	r1, #2
 8008584:	4620      	mov	r0, r4
 8008586:	f000 fe1b 	bl	80091c0 <ucdr_check_buffer_available_for>
 800858a:	bb60      	cbnz	r0, 80085e6 <ucdr_deserialize_uint16_t+0x7e>
 800858c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8008590:	42be      	cmp	r6, r7
 8008592:	d923      	bls.n	80085dc <ucdr_deserialize_uint16_t+0x74>
 8008594:	6923      	ldr	r3, [r4, #16]
 8008596:	60a6      	str	r6, [r4, #8]
 8008598:	1bf6      	subs	r6, r6, r7
 800859a:	4433      	add	r3, r6
 800859c:	f1c6 0902 	rsb	r9, r6, #2
 80085a0:	6123      	str	r3, [r4, #16]
 80085a2:	4649      	mov	r1, r9
 80085a4:	4620      	mov	r0, r4
 80085a6:	f000 fe17 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80085aa:	2800      	cmp	r0, #0
 80085ac:	d034      	beq.n	8008618 <ucdr_deserialize_uint16_t+0xb0>
 80085ae:	7d23      	ldrb	r3, [r4, #20]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d042      	beq.n	800863a <ucdr_deserialize_uint16_t+0xd2>
 80085b4:	787b      	ldrb	r3, [r7, #1]
 80085b6:	702b      	strb	r3, [r5, #0]
 80085b8:	2e00      	cmp	r6, #0
 80085ba:	d03a      	beq.n	8008632 <ucdr_deserialize_uint16_t+0xca>
 80085bc:	783b      	ldrb	r3, [r7, #0]
 80085be:	706b      	strb	r3, [r5, #1]
 80085c0:	6923      	ldr	r3, [r4, #16]
 80085c2:	68a2      	ldr	r2, [r4, #8]
 80085c4:	7da0      	ldrb	r0, [r4, #22]
 80085c6:	2102      	movs	r1, #2
 80085c8:	3302      	adds	r3, #2
 80085ca:	444a      	add	r2, r9
 80085cc:	1b9b      	subs	r3, r3, r6
 80085ce:	7561      	strb	r1, [r4, #21]
 80085d0:	60a2      	str	r2, [r4, #8]
 80085d2:	6123      	str	r3, [r4, #16]
 80085d4:	f080 0001 	eor.w	r0, r0, #1
 80085d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085dc:	2102      	movs	r1, #2
 80085de:	4620      	mov	r0, r4
 80085e0:	f000 fdfa 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80085e4:	b180      	cbz	r0, 8008608 <ucdr_deserialize_uint16_t+0xa0>
 80085e6:	7d23      	ldrb	r3, [r4, #20]
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	68a3      	ldr	r3, [r4, #8]
 80085ec:	d011      	beq.n	8008612 <ucdr_deserialize_uint16_t+0xaa>
 80085ee:	785b      	ldrb	r3, [r3, #1]
 80085f0:	702b      	strb	r3, [r5, #0]
 80085f2:	68a3      	ldr	r3, [r4, #8]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	706b      	strb	r3, [r5, #1]
 80085f8:	68a2      	ldr	r2, [r4, #8]
 80085fa:	6923      	ldr	r3, [r4, #16]
 80085fc:	3202      	adds	r2, #2
 80085fe:	3302      	adds	r3, #2
 8008600:	2102      	movs	r1, #2
 8008602:	60a2      	str	r2, [r4, #8]
 8008604:	6123      	str	r3, [r4, #16]
 8008606:	7561      	strb	r1, [r4, #21]
 8008608:	7da0      	ldrb	r0, [r4, #22]
 800860a:	f080 0001 	eor.w	r0, r0, #1
 800860e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008612:	881b      	ldrh	r3, [r3, #0]
 8008614:	802b      	strh	r3, [r5, #0]
 8008616:	e7ef      	b.n	80085f8 <ucdr_deserialize_uint16_t+0x90>
 8008618:	68a2      	ldr	r2, [r4, #8]
 800861a:	6923      	ldr	r3, [r4, #16]
 800861c:	7da0      	ldrb	r0, [r4, #22]
 800861e:	f884 8015 	strb.w	r8, [r4, #21]
 8008622:	1b92      	subs	r2, r2, r6
 8008624:	1b9b      	subs	r3, r3, r6
 8008626:	60a2      	str	r2, [r4, #8]
 8008628:	6123      	str	r3, [r4, #16]
 800862a:	f080 0001 	eor.w	r0, r0, #1
 800862e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008632:	68a3      	ldr	r3, [r4, #8]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	706b      	strb	r3, [r5, #1]
 8008638:	e7c2      	b.n	80085c0 <ucdr_deserialize_uint16_t+0x58>
 800863a:	4639      	mov	r1, r7
 800863c:	4632      	mov	r2, r6
 800863e:	4628      	mov	r0, r5
 8008640:	f008 fa37 	bl	8010ab2 <memcpy>
 8008644:	68a1      	ldr	r1, [r4, #8]
 8008646:	464a      	mov	r2, r9
 8008648:	19a8      	adds	r0, r5, r6
 800864a:	f008 fa32 	bl	8010ab2 <memcpy>
 800864e:	e7b7      	b.n	80085c0 <ucdr_deserialize_uint16_t+0x58>

08008650 <ucdr_deserialize_endian_uint16_t>:
 8008650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008654:	460e      	mov	r6, r1
 8008656:	2102      	movs	r1, #2
 8008658:	4604      	mov	r4, r0
 800865a:	4615      	mov	r5, r2
 800865c:	f000 fe10 	bl	8009280 <ucdr_buffer_alignment>
 8008660:	4601      	mov	r1, r0
 8008662:	4620      	mov	r0, r4
 8008664:	f894 9015 	ldrb.w	r9, [r4, #21]
 8008668:	f000 fe4e 	bl	8009308 <ucdr_advance_buffer>
 800866c:	2102      	movs	r1, #2
 800866e:	4620      	mov	r0, r4
 8008670:	f000 fda6 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008674:	bb70      	cbnz	r0, 80086d4 <ucdr_deserialize_endian_uint16_t+0x84>
 8008676:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800867a:	4547      	cmp	r7, r8
 800867c:	d925      	bls.n	80086ca <ucdr_deserialize_endian_uint16_t+0x7a>
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	60a7      	str	r7, [r4, #8]
 8008682:	eba7 0708 	sub.w	r7, r7, r8
 8008686:	443b      	add	r3, r7
 8008688:	f1c7 0a02 	rsb	sl, r7, #2
 800868c:	6123      	str	r3, [r4, #16]
 800868e:	4651      	mov	r1, sl
 8008690:	4620      	mov	r0, r4
 8008692:	f000 fda1 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008696:	2800      	cmp	r0, #0
 8008698:	d034      	beq.n	8008704 <ucdr_deserialize_endian_uint16_t+0xb4>
 800869a:	2e01      	cmp	r6, #1
 800869c:	d043      	beq.n	8008726 <ucdr_deserialize_endian_uint16_t+0xd6>
 800869e:	f898 3001 	ldrb.w	r3, [r8, #1]
 80086a2:	702b      	strb	r3, [r5, #0]
 80086a4:	2f00      	cmp	r7, #0
 80086a6:	d03a      	beq.n	800871e <ucdr_deserialize_endian_uint16_t+0xce>
 80086a8:	f898 3000 	ldrb.w	r3, [r8]
 80086ac:	706b      	strb	r3, [r5, #1]
 80086ae:	6923      	ldr	r3, [r4, #16]
 80086b0:	68a2      	ldr	r2, [r4, #8]
 80086b2:	7da0      	ldrb	r0, [r4, #22]
 80086b4:	2102      	movs	r1, #2
 80086b6:	3302      	adds	r3, #2
 80086b8:	4452      	add	r2, sl
 80086ba:	1bdb      	subs	r3, r3, r7
 80086bc:	7561      	strb	r1, [r4, #21]
 80086be:	60a2      	str	r2, [r4, #8]
 80086c0:	6123      	str	r3, [r4, #16]
 80086c2:	f080 0001 	eor.w	r0, r0, #1
 80086c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ca:	2102      	movs	r1, #2
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 fd83 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80086d2:	b178      	cbz	r0, 80086f4 <ucdr_deserialize_endian_uint16_t+0xa4>
 80086d4:	2e01      	cmp	r6, #1
 80086d6:	68a3      	ldr	r3, [r4, #8]
 80086d8:	d011      	beq.n	80086fe <ucdr_deserialize_endian_uint16_t+0xae>
 80086da:	785b      	ldrb	r3, [r3, #1]
 80086dc:	702b      	strb	r3, [r5, #0]
 80086de:	68a3      	ldr	r3, [r4, #8]
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	706b      	strb	r3, [r5, #1]
 80086e4:	68a2      	ldr	r2, [r4, #8]
 80086e6:	6923      	ldr	r3, [r4, #16]
 80086e8:	3202      	adds	r2, #2
 80086ea:	3302      	adds	r3, #2
 80086ec:	2102      	movs	r1, #2
 80086ee:	60a2      	str	r2, [r4, #8]
 80086f0:	6123      	str	r3, [r4, #16]
 80086f2:	7561      	strb	r1, [r4, #21]
 80086f4:	7da0      	ldrb	r0, [r4, #22]
 80086f6:	f080 0001 	eor.w	r0, r0, #1
 80086fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	802b      	strh	r3, [r5, #0]
 8008702:	e7ef      	b.n	80086e4 <ucdr_deserialize_endian_uint16_t+0x94>
 8008704:	68a2      	ldr	r2, [r4, #8]
 8008706:	6923      	ldr	r3, [r4, #16]
 8008708:	7da0      	ldrb	r0, [r4, #22]
 800870a:	f884 9015 	strb.w	r9, [r4, #21]
 800870e:	1bd2      	subs	r2, r2, r7
 8008710:	1bdb      	subs	r3, r3, r7
 8008712:	60a2      	str	r2, [r4, #8]
 8008714:	6123      	str	r3, [r4, #16]
 8008716:	f080 0001 	eor.w	r0, r0, #1
 800871a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800871e:	68a3      	ldr	r3, [r4, #8]
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	706b      	strb	r3, [r5, #1]
 8008724:	e7c3      	b.n	80086ae <ucdr_deserialize_endian_uint16_t+0x5e>
 8008726:	4641      	mov	r1, r8
 8008728:	463a      	mov	r2, r7
 800872a:	4628      	mov	r0, r5
 800872c:	f008 f9c1 	bl	8010ab2 <memcpy>
 8008730:	68a1      	ldr	r1, [r4, #8]
 8008732:	4652      	mov	r2, sl
 8008734:	19e8      	adds	r0, r5, r7
 8008736:	f008 f9bc 	bl	8010ab2 <memcpy>
 800873a:	e7b8      	b.n	80086ae <ucdr_deserialize_endian_uint16_t+0x5e>

0800873c <ucdr_serialize_uint32_t>:
 800873c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008740:	b082      	sub	sp, #8
 8008742:	4604      	mov	r4, r0
 8008744:	9101      	str	r1, [sp, #4]
 8008746:	2104      	movs	r1, #4
 8008748:	f000 fd9a 	bl	8009280 <ucdr_buffer_alignment>
 800874c:	4601      	mov	r1, r0
 800874e:	4620      	mov	r0, r4
 8008750:	7d67      	ldrb	r7, [r4, #21]
 8008752:	f000 fdd9 	bl	8009308 <ucdr_advance_buffer>
 8008756:	2104      	movs	r1, #4
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fd31 	bl	80091c0 <ucdr_check_buffer_available_for>
 800875e:	2800      	cmp	r0, #0
 8008760:	d139      	bne.n	80087d6 <ucdr_serialize_uint32_t+0x9a>
 8008762:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008766:	42ab      	cmp	r3, r5
 8008768:	d930      	bls.n	80087cc <ucdr_serialize_uint32_t+0x90>
 800876a:	1b5e      	subs	r6, r3, r5
 800876c:	60a3      	str	r3, [r4, #8]
 800876e:	6923      	ldr	r3, [r4, #16]
 8008770:	f1c6 0804 	rsb	r8, r6, #4
 8008774:	4433      	add	r3, r6
 8008776:	6123      	str	r3, [r4, #16]
 8008778:	4641      	mov	r1, r8
 800877a:	4620      	mov	r0, r4
 800877c:	f000 fd2c 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008780:	2800      	cmp	r0, #0
 8008782:	d04c      	beq.n	800881e <ucdr_serialize_uint32_t+0xe2>
 8008784:	7d23      	ldrb	r3, [r4, #20]
 8008786:	2b01      	cmp	r3, #1
 8008788:	d063      	beq.n	8008852 <ucdr_serialize_uint32_t+0x116>
 800878a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800878e:	702b      	strb	r3, [r5, #0]
 8008790:	2e00      	cmp	r6, #0
 8008792:	d051      	beq.n	8008838 <ucdr_serialize_uint32_t+0xfc>
 8008794:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008798:	706b      	strb	r3, [r5, #1]
 800879a:	2e01      	cmp	r6, #1
 800879c:	d050      	beq.n	8008840 <ucdr_serialize_uint32_t+0x104>
 800879e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80087a2:	70ab      	strb	r3, [r5, #2]
 80087a4:	2e02      	cmp	r6, #2
 80087a6:	d04f      	beq.n	8008848 <ucdr_serialize_uint32_t+0x10c>
 80087a8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80087ac:	70eb      	strb	r3, [r5, #3]
 80087ae:	6923      	ldr	r3, [r4, #16]
 80087b0:	68a2      	ldr	r2, [r4, #8]
 80087b2:	7da0      	ldrb	r0, [r4, #22]
 80087b4:	3304      	adds	r3, #4
 80087b6:	1b9e      	subs	r6, r3, r6
 80087b8:	4442      	add	r2, r8
 80087ba:	2304      	movs	r3, #4
 80087bc:	f080 0001 	eor.w	r0, r0, #1
 80087c0:	60a2      	str	r2, [r4, #8]
 80087c2:	6126      	str	r6, [r4, #16]
 80087c4:	7563      	strb	r3, [r4, #21]
 80087c6:	b002      	add	sp, #8
 80087c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087cc:	2104      	movs	r1, #4
 80087ce:	4620      	mov	r0, r4
 80087d0:	f000 fd02 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80087d4:	b1d0      	cbz	r0, 800880c <ucdr_serialize_uint32_t+0xd0>
 80087d6:	7d23      	ldrb	r3, [r4, #20]
 80087d8:	2b01      	cmp	r3, #1
 80087da:	68a3      	ldr	r3, [r4, #8]
 80087dc:	d01c      	beq.n	8008818 <ucdr_serialize_uint32_t+0xdc>
 80087de:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80087e2:	701a      	strb	r2, [r3, #0]
 80087e4:	68a3      	ldr	r3, [r4, #8]
 80087e6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80087ea:	705a      	strb	r2, [r3, #1]
 80087ec:	68a3      	ldr	r3, [r4, #8]
 80087ee:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80087f2:	709a      	strb	r2, [r3, #2]
 80087f4:	68a3      	ldr	r3, [r4, #8]
 80087f6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80087fa:	70da      	strb	r2, [r3, #3]
 80087fc:	68a2      	ldr	r2, [r4, #8]
 80087fe:	6923      	ldr	r3, [r4, #16]
 8008800:	3204      	adds	r2, #4
 8008802:	3304      	adds	r3, #4
 8008804:	2104      	movs	r1, #4
 8008806:	60a2      	str	r2, [r4, #8]
 8008808:	6123      	str	r3, [r4, #16]
 800880a:	7561      	strb	r1, [r4, #21]
 800880c:	7da0      	ldrb	r0, [r4, #22]
 800880e:	f080 0001 	eor.w	r0, r0, #1
 8008812:	b002      	add	sp, #8
 8008814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008818:	9a01      	ldr	r2, [sp, #4]
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	e7ee      	b.n	80087fc <ucdr_serialize_uint32_t+0xc0>
 800881e:	68a2      	ldr	r2, [r4, #8]
 8008820:	6923      	ldr	r3, [r4, #16]
 8008822:	7da0      	ldrb	r0, [r4, #22]
 8008824:	7567      	strb	r7, [r4, #21]
 8008826:	1b92      	subs	r2, r2, r6
 8008828:	1b9b      	subs	r3, r3, r6
 800882a:	f080 0001 	eor.w	r0, r0, #1
 800882e:	60a2      	str	r2, [r4, #8]
 8008830:	6123      	str	r3, [r4, #16]
 8008832:	b002      	add	sp, #8
 8008834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008838:	68a3      	ldr	r3, [r4, #8]
 800883a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800883e:	701a      	strb	r2, [r3, #0]
 8008840:	68a3      	ldr	r3, [r4, #8]
 8008842:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008846:	701a      	strb	r2, [r3, #0]
 8008848:	68a3      	ldr	r3, [r4, #8]
 800884a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800884e:	701a      	strb	r2, [r3, #0]
 8008850:	e7ad      	b.n	80087ae <ucdr_serialize_uint32_t+0x72>
 8008852:	4628      	mov	r0, r5
 8008854:	ad01      	add	r5, sp, #4
 8008856:	4629      	mov	r1, r5
 8008858:	4632      	mov	r2, r6
 800885a:	f008 f92a 	bl	8010ab2 <memcpy>
 800885e:	68a0      	ldr	r0, [r4, #8]
 8008860:	4642      	mov	r2, r8
 8008862:	19a9      	adds	r1, r5, r6
 8008864:	f008 f925 	bl	8010ab2 <memcpy>
 8008868:	e7a1      	b.n	80087ae <ucdr_serialize_uint32_t+0x72>
 800886a:	bf00      	nop

0800886c <ucdr_serialize_endian_uint32_t>:
 800886c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008870:	b083      	sub	sp, #12
 8008872:	460d      	mov	r5, r1
 8008874:	2104      	movs	r1, #4
 8008876:	4604      	mov	r4, r0
 8008878:	9201      	str	r2, [sp, #4]
 800887a:	f000 fd01 	bl	8009280 <ucdr_buffer_alignment>
 800887e:	4601      	mov	r1, r0
 8008880:	4620      	mov	r0, r4
 8008882:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008886:	f000 fd3f 	bl	8009308 <ucdr_advance_buffer>
 800888a:	2104      	movs	r1, #4
 800888c:	4620      	mov	r0, r4
 800888e:	f000 fc97 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008892:	2800      	cmp	r0, #0
 8008894:	d138      	bne.n	8008908 <ucdr_serialize_endian_uint32_t+0x9c>
 8008896:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800889a:	42b7      	cmp	r7, r6
 800889c:	d92f      	bls.n	80088fe <ucdr_serialize_endian_uint32_t+0x92>
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	60a7      	str	r7, [r4, #8]
 80088a2:	1bbf      	subs	r7, r7, r6
 80088a4:	443b      	add	r3, r7
 80088a6:	f1c7 0904 	rsb	r9, r7, #4
 80088aa:	6123      	str	r3, [r4, #16]
 80088ac:	4649      	mov	r1, r9
 80088ae:	4620      	mov	r0, r4
 80088b0:	f000 fc92 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d04a      	beq.n	800894e <ucdr_serialize_endian_uint32_t+0xe2>
 80088b8:	2d01      	cmp	r5, #1
 80088ba:	d063      	beq.n	8008984 <ucdr_serialize_endian_uint32_t+0x118>
 80088bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80088c0:	7033      	strb	r3, [r6, #0]
 80088c2:	2f00      	cmp	r7, #0
 80088c4:	d051      	beq.n	800896a <ucdr_serialize_endian_uint32_t+0xfe>
 80088c6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80088ca:	7073      	strb	r3, [r6, #1]
 80088cc:	2f01      	cmp	r7, #1
 80088ce:	d050      	beq.n	8008972 <ucdr_serialize_endian_uint32_t+0x106>
 80088d0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80088d4:	70b3      	strb	r3, [r6, #2]
 80088d6:	2f02      	cmp	r7, #2
 80088d8:	d04f      	beq.n	800897a <ucdr_serialize_endian_uint32_t+0x10e>
 80088da:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80088de:	70f3      	strb	r3, [r6, #3]
 80088e0:	6923      	ldr	r3, [r4, #16]
 80088e2:	68a2      	ldr	r2, [r4, #8]
 80088e4:	7da0      	ldrb	r0, [r4, #22]
 80088e6:	3304      	adds	r3, #4
 80088e8:	444a      	add	r2, r9
 80088ea:	1bdb      	subs	r3, r3, r7
 80088ec:	2104      	movs	r1, #4
 80088ee:	f080 0001 	eor.w	r0, r0, #1
 80088f2:	60a2      	str	r2, [r4, #8]
 80088f4:	6123      	str	r3, [r4, #16]
 80088f6:	7561      	strb	r1, [r4, #21]
 80088f8:	b003      	add	sp, #12
 80088fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088fe:	2104      	movs	r1, #4
 8008900:	4620      	mov	r0, r4
 8008902:	f000 fc69 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008906:	b1c8      	cbz	r0, 800893c <ucdr_serialize_endian_uint32_t+0xd0>
 8008908:	2d01      	cmp	r5, #1
 800890a:	68a3      	ldr	r3, [r4, #8]
 800890c:	d01c      	beq.n	8008948 <ucdr_serialize_endian_uint32_t+0xdc>
 800890e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8008912:	701a      	strb	r2, [r3, #0]
 8008914:	68a3      	ldr	r3, [r4, #8]
 8008916:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800891a:	705a      	strb	r2, [r3, #1]
 800891c:	68a3      	ldr	r3, [r4, #8]
 800891e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008922:	709a      	strb	r2, [r3, #2]
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800892a:	70da      	strb	r2, [r3, #3]
 800892c:	68a2      	ldr	r2, [r4, #8]
 800892e:	6923      	ldr	r3, [r4, #16]
 8008930:	3204      	adds	r2, #4
 8008932:	3304      	adds	r3, #4
 8008934:	2104      	movs	r1, #4
 8008936:	60a2      	str	r2, [r4, #8]
 8008938:	6123      	str	r3, [r4, #16]
 800893a:	7561      	strb	r1, [r4, #21]
 800893c:	7da0      	ldrb	r0, [r4, #22]
 800893e:	f080 0001 	eor.w	r0, r0, #1
 8008942:	b003      	add	sp, #12
 8008944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008948:	9a01      	ldr	r2, [sp, #4]
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	e7ee      	b.n	800892c <ucdr_serialize_endian_uint32_t+0xc0>
 800894e:	68a2      	ldr	r2, [r4, #8]
 8008950:	6923      	ldr	r3, [r4, #16]
 8008952:	7da0      	ldrb	r0, [r4, #22]
 8008954:	f884 8015 	strb.w	r8, [r4, #21]
 8008958:	1bd2      	subs	r2, r2, r7
 800895a:	1bdb      	subs	r3, r3, r7
 800895c:	f080 0001 	eor.w	r0, r0, #1
 8008960:	60a2      	str	r2, [r4, #8]
 8008962:	6123      	str	r3, [r4, #16]
 8008964:	b003      	add	sp, #12
 8008966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800896a:	68a3      	ldr	r3, [r4, #8]
 800896c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008970:	701a      	strb	r2, [r3, #0]
 8008972:	68a3      	ldr	r3, [r4, #8]
 8008974:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	68a3      	ldr	r3, [r4, #8]
 800897c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008980:	701a      	strb	r2, [r3, #0]
 8008982:	e7ad      	b.n	80088e0 <ucdr_serialize_endian_uint32_t+0x74>
 8008984:	ad01      	add	r5, sp, #4
 8008986:	4629      	mov	r1, r5
 8008988:	463a      	mov	r2, r7
 800898a:	4630      	mov	r0, r6
 800898c:	f008 f891 	bl	8010ab2 <memcpy>
 8008990:	68a0      	ldr	r0, [r4, #8]
 8008992:	464a      	mov	r2, r9
 8008994:	19e9      	adds	r1, r5, r7
 8008996:	f008 f88c 	bl	8010ab2 <memcpy>
 800899a:	e7a1      	b.n	80088e0 <ucdr_serialize_endian_uint32_t+0x74>

0800899c <ucdr_deserialize_uint32_t>:
 800899c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a0:	460d      	mov	r5, r1
 80089a2:	2104      	movs	r1, #4
 80089a4:	4604      	mov	r4, r0
 80089a6:	f000 fc6b 	bl	8009280 <ucdr_buffer_alignment>
 80089aa:	4601      	mov	r1, r0
 80089ac:	4620      	mov	r0, r4
 80089ae:	f894 8015 	ldrb.w	r8, [r4, #21]
 80089b2:	f000 fca9 	bl	8009308 <ucdr_advance_buffer>
 80089b6:	2104      	movs	r1, #4
 80089b8:	4620      	mov	r0, r4
 80089ba:	f000 fc01 	bl	80091c0 <ucdr_check_buffer_available_for>
 80089be:	2800      	cmp	r0, #0
 80089c0:	d138      	bne.n	8008a34 <ucdr_deserialize_uint32_t+0x98>
 80089c2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80089c6:	42b7      	cmp	r7, r6
 80089c8:	d92f      	bls.n	8008a2a <ucdr_deserialize_uint32_t+0x8e>
 80089ca:	6923      	ldr	r3, [r4, #16]
 80089cc:	60a7      	str	r7, [r4, #8]
 80089ce:	1bbf      	subs	r7, r7, r6
 80089d0:	443b      	add	r3, r7
 80089d2:	f1c7 0904 	rsb	r9, r7, #4
 80089d6:	6123      	str	r3, [r4, #16]
 80089d8:	4649      	mov	r1, r9
 80089da:	4620      	mov	r0, r4
 80089dc:	f000 fbfc 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	d046      	beq.n	8008a72 <ucdr_deserialize_uint32_t+0xd6>
 80089e4:	7d23      	ldrb	r3, [r4, #20]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d05c      	beq.n	8008aa4 <ucdr_deserialize_uint32_t+0x108>
 80089ea:	78f3      	ldrb	r3, [r6, #3]
 80089ec:	702b      	strb	r3, [r5, #0]
 80089ee:	2f00      	cmp	r7, #0
 80089f0:	d04c      	beq.n	8008a8c <ucdr_deserialize_uint32_t+0xf0>
 80089f2:	78b3      	ldrb	r3, [r6, #2]
 80089f4:	706b      	strb	r3, [r5, #1]
 80089f6:	2f01      	cmp	r7, #1
 80089f8:	f105 0302 	add.w	r3, r5, #2
 80089fc:	d04a      	beq.n	8008a94 <ucdr_deserialize_uint32_t+0xf8>
 80089fe:	7873      	ldrb	r3, [r6, #1]
 8008a00:	70ab      	strb	r3, [r5, #2]
 8008a02:	2f02      	cmp	r7, #2
 8008a04:	f105 0303 	add.w	r3, r5, #3
 8008a08:	d048      	beq.n	8008a9c <ucdr_deserialize_uint32_t+0x100>
 8008a0a:	7833      	ldrb	r3, [r6, #0]
 8008a0c:	70eb      	strb	r3, [r5, #3]
 8008a0e:	6923      	ldr	r3, [r4, #16]
 8008a10:	68a2      	ldr	r2, [r4, #8]
 8008a12:	7da0      	ldrb	r0, [r4, #22]
 8008a14:	2104      	movs	r1, #4
 8008a16:	3304      	adds	r3, #4
 8008a18:	444a      	add	r2, r9
 8008a1a:	1bdb      	subs	r3, r3, r7
 8008a1c:	7561      	strb	r1, [r4, #21]
 8008a1e:	60a2      	str	r2, [r4, #8]
 8008a20:	6123      	str	r3, [r4, #16]
 8008a22:	f080 0001 	eor.w	r0, r0, #1
 8008a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a2a:	2104      	movs	r1, #4
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	f000 fbd3 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008a32:	b1b0      	cbz	r0, 8008a62 <ucdr_deserialize_uint32_t+0xc6>
 8008a34:	7d23      	ldrb	r3, [r4, #20]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	68a3      	ldr	r3, [r4, #8]
 8008a3a:	d017      	beq.n	8008a6c <ucdr_deserialize_uint32_t+0xd0>
 8008a3c:	78db      	ldrb	r3, [r3, #3]
 8008a3e:	702b      	strb	r3, [r5, #0]
 8008a40:	68a3      	ldr	r3, [r4, #8]
 8008a42:	789b      	ldrb	r3, [r3, #2]
 8008a44:	706b      	strb	r3, [r5, #1]
 8008a46:	68a3      	ldr	r3, [r4, #8]
 8008a48:	785b      	ldrb	r3, [r3, #1]
 8008a4a:	70ab      	strb	r3, [r5, #2]
 8008a4c:	68a3      	ldr	r3, [r4, #8]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	70eb      	strb	r3, [r5, #3]
 8008a52:	68a2      	ldr	r2, [r4, #8]
 8008a54:	6923      	ldr	r3, [r4, #16]
 8008a56:	3204      	adds	r2, #4
 8008a58:	3304      	adds	r3, #4
 8008a5a:	2104      	movs	r1, #4
 8008a5c:	60a2      	str	r2, [r4, #8]
 8008a5e:	6123      	str	r3, [r4, #16]
 8008a60:	7561      	strb	r1, [r4, #21]
 8008a62:	7da0      	ldrb	r0, [r4, #22]
 8008a64:	f080 0001 	eor.w	r0, r0, #1
 8008a68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	602b      	str	r3, [r5, #0]
 8008a70:	e7ef      	b.n	8008a52 <ucdr_deserialize_uint32_t+0xb6>
 8008a72:	68a2      	ldr	r2, [r4, #8]
 8008a74:	6923      	ldr	r3, [r4, #16]
 8008a76:	7da0      	ldrb	r0, [r4, #22]
 8008a78:	f884 8015 	strb.w	r8, [r4, #21]
 8008a7c:	1bd2      	subs	r2, r2, r7
 8008a7e:	1bdb      	subs	r3, r3, r7
 8008a80:	60a2      	str	r2, [r4, #8]
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	f080 0001 	eor.w	r0, r0, #1
 8008a88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a8c:	68a3      	ldr	r3, [r4, #8]
 8008a8e:	789b      	ldrb	r3, [r3, #2]
 8008a90:	706b      	strb	r3, [r5, #1]
 8008a92:	1cab      	adds	r3, r5, #2
 8008a94:	68a2      	ldr	r2, [r4, #8]
 8008a96:	7852      	ldrb	r2, [r2, #1]
 8008a98:	f803 2b01 	strb.w	r2, [r3], #1
 8008a9c:	68a2      	ldr	r2, [r4, #8]
 8008a9e:	7812      	ldrb	r2, [r2, #0]
 8008aa0:	701a      	strb	r2, [r3, #0]
 8008aa2:	e7b4      	b.n	8008a0e <ucdr_deserialize_uint32_t+0x72>
 8008aa4:	4631      	mov	r1, r6
 8008aa6:	463a      	mov	r2, r7
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	f008 f802 	bl	8010ab2 <memcpy>
 8008aae:	68a1      	ldr	r1, [r4, #8]
 8008ab0:	464a      	mov	r2, r9
 8008ab2:	19e8      	adds	r0, r5, r7
 8008ab4:	f007 fffd 	bl	8010ab2 <memcpy>
 8008ab8:	e7a9      	b.n	8008a0e <ucdr_deserialize_uint32_t+0x72>
 8008aba:	bf00      	nop

08008abc <ucdr_deserialize_endian_uint32_t>:
 8008abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ac0:	460e      	mov	r6, r1
 8008ac2:	2104      	movs	r1, #4
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	4615      	mov	r5, r2
 8008ac8:	f000 fbda 	bl	8009280 <ucdr_buffer_alignment>
 8008acc:	4601      	mov	r1, r0
 8008ace:	4620      	mov	r0, r4
 8008ad0:	f894 9015 	ldrb.w	r9, [r4, #21]
 8008ad4:	f000 fc18 	bl	8009308 <ucdr_advance_buffer>
 8008ad8:	2104      	movs	r1, #4
 8008ada:	4620      	mov	r0, r4
 8008adc:	f000 fb70 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d13c      	bne.n	8008b5e <ucdr_deserialize_endian_uint32_t+0xa2>
 8008ae4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 8008ae8:	42bb      	cmp	r3, r7
 8008aea:	d933      	bls.n	8008b54 <ucdr_deserialize_endian_uint32_t+0x98>
 8008aec:	eba3 0807 	sub.w	r8, r3, r7
 8008af0:	60a3      	str	r3, [r4, #8]
 8008af2:	6923      	ldr	r3, [r4, #16]
 8008af4:	f1c8 0a04 	rsb	sl, r8, #4
 8008af8:	4443      	add	r3, r8
 8008afa:	6123      	str	r3, [r4, #16]
 8008afc:	4651      	mov	r1, sl
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 fb6a 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d048      	beq.n	8008b9a <ucdr_deserialize_endian_uint32_t+0xde>
 8008b08:	2e01      	cmp	r6, #1
 8008b0a:	d061      	beq.n	8008bd0 <ucdr_deserialize_endian_uint32_t+0x114>
 8008b0c:	78fb      	ldrb	r3, [r7, #3]
 8008b0e:	702b      	strb	r3, [r5, #0]
 8008b10:	f1b8 0f00 	cmp.w	r8, #0
 8008b14:	d050      	beq.n	8008bb8 <ucdr_deserialize_endian_uint32_t+0xfc>
 8008b16:	78bb      	ldrb	r3, [r7, #2]
 8008b18:	706b      	strb	r3, [r5, #1]
 8008b1a:	f1b8 0f01 	cmp.w	r8, #1
 8008b1e:	f105 0302 	add.w	r3, r5, #2
 8008b22:	d04d      	beq.n	8008bc0 <ucdr_deserialize_endian_uint32_t+0x104>
 8008b24:	787b      	ldrb	r3, [r7, #1]
 8008b26:	70ab      	strb	r3, [r5, #2]
 8008b28:	f1b8 0f02 	cmp.w	r8, #2
 8008b2c:	f105 0303 	add.w	r3, r5, #3
 8008b30:	d04a      	beq.n	8008bc8 <ucdr_deserialize_endian_uint32_t+0x10c>
 8008b32:	783b      	ldrb	r3, [r7, #0]
 8008b34:	70eb      	strb	r3, [r5, #3]
 8008b36:	6923      	ldr	r3, [r4, #16]
 8008b38:	68a2      	ldr	r2, [r4, #8]
 8008b3a:	7da0      	ldrb	r0, [r4, #22]
 8008b3c:	2104      	movs	r1, #4
 8008b3e:	3304      	adds	r3, #4
 8008b40:	4452      	add	r2, sl
 8008b42:	eba3 0308 	sub.w	r3, r3, r8
 8008b46:	7561      	strb	r1, [r4, #21]
 8008b48:	60a2      	str	r2, [r4, #8]
 8008b4a:	6123      	str	r3, [r4, #16]
 8008b4c:	f080 0001 	eor.w	r0, r0, #1
 8008b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b54:	2104      	movs	r1, #4
 8008b56:	4620      	mov	r0, r4
 8008b58:	f000 fb3e 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008b5c:	b1a8      	cbz	r0, 8008b8a <ucdr_deserialize_endian_uint32_t+0xce>
 8008b5e:	2e01      	cmp	r6, #1
 8008b60:	68a3      	ldr	r3, [r4, #8]
 8008b62:	d017      	beq.n	8008b94 <ucdr_deserialize_endian_uint32_t+0xd8>
 8008b64:	78db      	ldrb	r3, [r3, #3]
 8008b66:	702b      	strb	r3, [r5, #0]
 8008b68:	68a3      	ldr	r3, [r4, #8]
 8008b6a:	789b      	ldrb	r3, [r3, #2]
 8008b6c:	706b      	strb	r3, [r5, #1]
 8008b6e:	68a3      	ldr	r3, [r4, #8]
 8008b70:	785b      	ldrb	r3, [r3, #1]
 8008b72:	70ab      	strb	r3, [r5, #2]
 8008b74:	68a3      	ldr	r3, [r4, #8]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	70eb      	strb	r3, [r5, #3]
 8008b7a:	68a2      	ldr	r2, [r4, #8]
 8008b7c:	6923      	ldr	r3, [r4, #16]
 8008b7e:	3204      	adds	r2, #4
 8008b80:	3304      	adds	r3, #4
 8008b82:	2104      	movs	r1, #4
 8008b84:	60a2      	str	r2, [r4, #8]
 8008b86:	6123      	str	r3, [r4, #16]
 8008b88:	7561      	strb	r1, [r4, #21]
 8008b8a:	7da0      	ldrb	r0, [r4, #22]
 8008b8c:	f080 0001 	eor.w	r0, r0, #1
 8008b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	602b      	str	r3, [r5, #0]
 8008b98:	e7ef      	b.n	8008b7a <ucdr_deserialize_endian_uint32_t+0xbe>
 8008b9a:	68a2      	ldr	r2, [r4, #8]
 8008b9c:	6923      	ldr	r3, [r4, #16]
 8008b9e:	7da0      	ldrb	r0, [r4, #22]
 8008ba0:	f884 9015 	strb.w	r9, [r4, #21]
 8008ba4:	eba2 0208 	sub.w	r2, r2, r8
 8008ba8:	eba3 0308 	sub.w	r3, r3, r8
 8008bac:	60a2      	str	r2, [r4, #8]
 8008bae:	6123      	str	r3, [r4, #16]
 8008bb0:	f080 0001 	eor.w	r0, r0, #1
 8008bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb8:	68a3      	ldr	r3, [r4, #8]
 8008bba:	789b      	ldrb	r3, [r3, #2]
 8008bbc:	706b      	strb	r3, [r5, #1]
 8008bbe:	1cab      	adds	r3, r5, #2
 8008bc0:	68a2      	ldr	r2, [r4, #8]
 8008bc2:	7852      	ldrb	r2, [r2, #1]
 8008bc4:	f803 2b01 	strb.w	r2, [r3], #1
 8008bc8:	68a2      	ldr	r2, [r4, #8]
 8008bca:	7812      	ldrb	r2, [r2, #0]
 8008bcc:	701a      	strb	r2, [r3, #0]
 8008bce:	e7b2      	b.n	8008b36 <ucdr_deserialize_endian_uint32_t+0x7a>
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	4642      	mov	r2, r8
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	f007 ff6c 	bl	8010ab2 <memcpy>
 8008bda:	68a1      	ldr	r1, [r4, #8]
 8008bdc:	4652      	mov	r2, sl
 8008bde:	eb05 0008 	add.w	r0, r5, r8
 8008be2:	f007 ff66 	bl	8010ab2 <memcpy>
 8008be6:	e7a6      	b.n	8008b36 <ucdr_deserialize_endian_uint32_t+0x7a>

08008be8 <ucdr_serialize_uint64_t>:
 8008be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bec:	2108      	movs	r1, #8
 8008bee:	b082      	sub	sp, #8
 8008bf0:	4604      	mov	r4, r0
 8008bf2:	e9cd 2300 	strd	r2, r3, [sp]
 8008bf6:	f000 fb43 	bl	8009280 <ucdr_buffer_alignment>
 8008bfa:	4601      	mov	r1, r0
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	7d67      	ldrb	r7, [r4, #21]
 8008c00:	f000 fb82 	bl	8009308 <ucdr_advance_buffer>
 8008c04:	2108      	movs	r1, #8
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 fada 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	d14e      	bne.n	8008cae <ucdr_serialize_uint64_t+0xc6>
 8008c10:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008c14:	42ab      	cmp	r3, r5
 8008c16:	d945      	bls.n	8008ca4 <ucdr_serialize_uint64_t+0xbc>
 8008c18:	1b5e      	subs	r6, r3, r5
 8008c1a:	60a3      	str	r3, [r4, #8]
 8008c1c:	6923      	ldr	r3, [r4, #16]
 8008c1e:	f1c6 0808 	rsb	r8, r6, #8
 8008c22:	4433      	add	r3, r6
 8008c24:	6123      	str	r3, [r4, #16]
 8008c26:	4641      	mov	r1, r8
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f000 fad5 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	d074      	beq.n	8008d1c <ucdr_serialize_uint64_t+0x134>
 8008c32:	7d23      	ldrb	r3, [r4, #20]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	f000 809b 	beq.w	8008d70 <ucdr_serialize_uint64_t+0x188>
 8008c3a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008c3e:	702b      	strb	r3, [r5, #0]
 8008c40:	2e00      	cmp	r6, #0
 8008c42:	d078      	beq.n	8008d36 <ucdr_serialize_uint64_t+0x14e>
 8008c44:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008c48:	706b      	strb	r3, [r5, #1]
 8008c4a:	2e01      	cmp	r6, #1
 8008c4c:	d077      	beq.n	8008d3e <ucdr_serialize_uint64_t+0x156>
 8008c4e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008c52:	70ab      	strb	r3, [r5, #2]
 8008c54:	2e02      	cmp	r6, #2
 8008c56:	d076      	beq.n	8008d46 <ucdr_serialize_uint64_t+0x15e>
 8008c58:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8008c5c:	70eb      	strb	r3, [r5, #3]
 8008c5e:	2e03      	cmp	r6, #3
 8008c60:	d075      	beq.n	8008d4e <ucdr_serialize_uint64_t+0x166>
 8008c62:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008c66:	712b      	strb	r3, [r5, #4]
 8008c68:	2e04      	cmp	r6, #4
 8008c6a:	d074      	beq.n	8008d56 <ucdr_serialize_uint64_t+0x16e>
 8008c6c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8008c70:	716b      	strb	r3, [r5, #5]
 8008c72:	2e05      	cmp	r6, #5
 8008c74:	d073      	beq.n	8008d5e <ucdr_serialize_uint64_t+0x176>
 8008c76:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8008c7a:	71ab      	strb	r3, [r5, #6]
 8008c7c:	2e06      	cmp	r6, #6
 8008c7e:	d072      	beq.n	8008d66 <ucdr_serialize_uint64_t+0x17e>
 8008c80:	f89d 3000 	ldrb.w	r3, [sp]
 8008c84:	71eb      	strb	r3, [r5, #7]
 8008c86:	6923      	ldr	r3, [r4, #16]
 8008c88:	68a2      	ldr	r2, [r4, #8]
 8008c8a:	7da0      	ldrb	r0, [r4, #22]
 8008c8c:	3308      	adds	r3, #8
 8008c8e:	1b9e      	subs	r6, r3, r6
 8008c90:	4442      	add	r2, r8
 8008c92:	2308      	movs	r3, #8
 8008c94:	f080 0001 	eor.w	r0, r0, #1
 8008c98:	60a2      	str	r2, [r4, #8]
 8008c9a:	6126      	str	r6, [r4, #16]
 8008c9c:	7563      	strb	r3, [r4, #21]
 8008c9e:	b002      	add	sp, #8
 8008ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ca4:	2108      	movs	r1, #8
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f000 fa96 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008cac:	b350      	cbz	r0, 8008d04 <ucdr_serialize_uint64_t+0x11c>
 8008cae:	7d23      	ldrb	r3, [r4, #20]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d02d      	beq.n	8008d10 <ucdr_serialize_uint64_t+0x128>
 8008cb4:	68a3      	ldr	r3, [r4, #8]
 8008cb6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8008cba:	701a      	strb	r2, [r3, #0]
 8008cbc:	68a3      	ldr	r3, [r4, #8]
 8008cbe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008cc2:	705a      	strb	r2, [r3, #1]
 8008cc4:	68a3      	ldr	r3, [r4, #8]
 8008cc6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008cca:	709a      	strb	r2, [r3, #2]
 8008ccc:	68a3      	ldr	r3, [r4, #8]
 8008cce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008cd2:	70da      	strb	r2, [r3, #3]
 8008cd4:	68a3      	ldr	r3, [r4, #8]
 8008cd6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8008cda:	711a      	strb	r2, [r3, #4]
 8008cdc:	68a3      	ldr	r3, [r4, #8]
 8008cde:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8008ce2:	715a      	strb	r2, [r3, #5]
 8008ce4:	68a3      	ldr	r3, [r4, #8]
 8008ce6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8008cea:	719a      	strb	r2, [r3, #6]
 8008cec:	68a3      	ldr	r3, [r4, #8]
 8008cee:	f89d 2000 	ldrb.w	r2, [sp]
 8008cf2:	71da      	strb	r2, [r3, #7]
 8008cf4:	68a2      	ldr	r2, [r4, #8]
 8008cf6:	6923      	ldr	r3, [r4, #16]
 8008cf8:	3208      	adds	r2, #8
 8008cfa:	3308      	adds	r3, #8
 8008cfc:	2108      	movs	r1, #8
 8008cfe:	60a2      	str	r2, [r4, #8]
 8008d00:	6123      	str	r3, [r4, #16]
 8008d02:	7561      	strb	r1, [r4, #21]
 8008d04:	7da0      	ldrb	r0, [r4, #22]
 8008d06:	f080 0001 	eor.w	r0, r0, #1
 8008d0a:	b002      	add	sp, #8
 8008d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d10:	466b      	mov	r3, sp
 8008d12:	cb03      	ldmia	r3!, {r0, r1}
 8008d14:	68a3      	ldr	r3, [r4, #8]
 8008d16:	6018      	str	r0, [r3, #0]
 8008d18:	6059      	str	r1, [r3, #4]
 8008d1a:	e7eb      	b.n	8008cf4 <ucdr_serialize_uint64_t+0x10c>
 8008d1c:	68a2      	ldr	r2, [r4, #8]
 8008d1e:	6923      	ldr	r3, [r4, #16]
 8008d20:	7da0      	ldrb	r0, [r4, #22]
 8008d22:	7567      	strb	r7, [r4, #21]
 8008d24:	1b92      	subs	r2, r2, r6
 8008d26:	1b9b      	subs	r3, r3, r6
 8008d28:	f080 0001 	eor.w	r0, r0, #1
 8008d2c:	60a2      	str	r2, [r4, #8]
 8008d2e:	6123      	str	r3, [r4, #16]
 8008d30:	b002      	add	sp, #8
 8008d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d36:	68a3      	ldr	r3, [r4, #8]
 8008d38:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008d3c:	701a      	strb	r2, [r3, #0]
 8008d3e:	68a3      	ldr	r3, [r4, #8]
 8008d40:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008d44:	701a      	strb	r2, [r3, #0]
 8008d46:	68a3      	ldr	r3, [r4, #8]
 8008d48:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008d4c:	701a      	strb	r2, [r3, #0]
 8008d4e:	68a3      	ldr	r3, [r4, #8]
 8008d50:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8008d54:	701a      	strb	r2, [r3, #0]
 8008d56:	68a3      	ldr	r3, [r4, #8]
 8008d58:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8008d5c:	701a      	strb	r2, [r3, #0]
 8008d5e:	68a3      	ldr	r3, [r4, #8]
 8008d60:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8008d64:	701a      	strb	r2, [r3, #0]
 8008d66:	68a3      	ldr	r3, [r4, #8]
 8008d68:	f89d 2000 	ldrb.w	r2, [sp]
 8008d6c:	701a      	strb	r2, [r3, #0]
 8008d6e:	e78a      	b.n	8008c86 <ucdr_serialize_uint64_t+0x9e>
 8008d70:	4628      	mov	r0, r5
 8008d72:	466d      	mov	r5, sp
 8008d74:	4629      	mov	r1, r5
 8008d76:	4632      	mov	r2, r6
 8008d78:	f007 fe9b 	bl	8010ab2 <memcpy>
 8008d7c:	68a0      	ldr	r0, [r4, #8]
 8008d7e:	4642      	mov	r2, r8
 8008d80:	19a9      	adds	r1, r5, r6
 8008d82:	f007 fe96 	bl	8010ab2 <memcpy>
 8008d86:	e77e      	b.n	8008c86 <ucdr_serialize_uint64_t+0x9e>

08008d88 <ucdr_serialize_int16_t>:
 8008d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8c:	b082      	sub	sp, #8
 8008d8e:	460b      	mov	r3, r1
 8008d90:	2102      	movs	r1, #2
 8008d92:	4604      	mov	r4, r0
 8008d94:	f8ad 3006 	strh.w	r3, [sp, #6]
 8008d98:	f000 fa72 	bl	8009280 <ucdr_buffer_alignment>
 8008d9c:	4601      	mov	r1, r0
 8008d9e:	4620      	mov	r0, r4
 8008da0:	7d67      	ldrb	r7, [r4, #21]
 8008da2:	f000 fab1 	bl	8009308 <ucdr_advance_buffer>
 8008da6:	2102      	movs	r1, #2
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 fa09 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008dae:	bb78      	cbnz	r0, 8008e10 <ucdr_serialize_int16_t+0x88>
 8008db0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008db4:	42ab      	cmp	r3, r5
 8008db6:	d926      	bls.n	8008e06 <ucdr_serialize_int16_t+0x7e>
 8008db8:	1b5e      	subs	r6, r3, r5
 8008dba:	60a3      	str	r3, [r4, #8]
 8008dbc:	6923      	ldr	r3, [r4, #16]
 8008dbe:	f1c6 0802 	rsb	r8, r6, #2
 8008dc2:	4433      	add	r3, r6
 8008dc4:	6123      	str	r3, [r4, #16]
 8008dc6:	4641      	mov	r1, r8
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f000 fa05 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d03b      	beq.n	8008e4a <ucdr_serialize_int16_t+0xc2>
 8008dd2:	7d23      	ldrb	r3, [r4, #20]
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d04a      	beq.n	8008e6e <ucdr_serialize_int16_t+0xe6>
 8008dd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008ddc:	702b      	strb	r3, [r5, #0]
 8008dde:	2e00      	cmp	r6, #0
 8008de0:	d040      	beq.n	8008e64 <ucdr_serialize_int16_t+0xdc>
 8008de2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008de6:	706b      	strb	r3, [r5, #1]
 8008de8:	6923      	ldr	r3, [r4, #16]
 8008dea:	68a2      	ldr	r2, [r4, #8]
 8008dec:	7da0      	ldrb	r0, [r4, #22]
 8008dee:	3302      	adds	r3, #2
 8008df0:	1b9e      	subs	r6, r3, r6
 8008df2:	4442      	add	r2, r8
 8008df4:	2302      	movs	r3, #2
 8008df6:	f080 0001 	eor.w	r0, r0, #1
 8008dfa:	60a2      	str	r2, [r4, #8]
 8008dfc:	6126      	str	r6, [r4, #16]
 8008dfe:	7563      	strb	r3, [r4, #21]
 8008e00:	b002      	add	sp, #8
 8008e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e06:	2102      	movs	r1, #2
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f000 f9e5 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008e0e:	b190      	cbz	r0, 8008e36 <ucdr_serialize_int16_t+0xae>
 8008e10:	7d23      	ldrb	r3, [r4, #20]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	68a3      	ldr	r3, [r4, #8]
 8008e16:	d014      	beq.n	8008e42 <ucdr_serialize_int16_t+0xba>
 8008e18:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8008e1c:	701a      	strb	r2, [r3, #0]
 8008e1e:	68a3      	ldr	r3, [r4, #8]
 8008e20:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008e24:	705a      	strb	r2, [r3, #1]
 8008e26:	68a2      	ldr	r2, [r4, #8]
 8008e28:	6923      	ldr	r3, [r4, #16]
 8008e2a:	3202      	adds	r2, #2
 8008e2c:	3302      	adds	r3, #2
 8008e2e:	2102      	movs	r1, #2
 8008e30:	60a2      	str	r2, [r4, #8]
 8008e32:	6123      	str	r3, [r4, #16]
 8008e34:	7561      	strb	r1, [r4, #21]
 8008e36:	7da0      	ldrb	r0, [r4, #22]
 8008e38:	f080 0001 	eor.w	r0, r0, #1
 8008e3c:	b002      	add	sp, #8
 8008e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e42:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008e46:	801a      	strh	r2, [r3, #0]
 8008e48:	e7ed      	b.n	8008e26 <ucdr_serialize_int16_t+0x9e>
 8008e4a:	68a2      	ldr	r2, [r4, #8]
 8008e4c:	6923      	ldr	r3, [r4, #16]
 8008e4e:	7da0      	ldrb	r0, [r4, #22]
 8008e50:	7567      	strb	r7, [r4, #21]
 8008e52:	1b92      	subs	r2, r2, r6
 8008e54:	1b9b      	subs	r3, r3, r6
 8008e56:	f080 0001 	eor.w	r0, r0, #1
 8008e5a:	60a2      	str	r2, [r4, #8]
 8008e5c:	6123      	str	r3, [r4, #16]
 8008e5e:	b002      	add	sp, #8
 8008e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e64:	68a3      	ldr	r3, [r4, #8]
 8008e66:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008e6a:	701a      	strb	r2, [r3, #0]
 8008e6c:	e7bc      	b.n	8008de8 <ucdr_serialize_int16_t+0x60>
 8008e6e:	4628      	mov	r0, r5
 8008e70:	f10d 0506 	add.w	r5, sp, #6
 8008e74:	4629      	mov	r1, r5
 8008e76:	4632      	mov	r2, r6
 8008e78:	f007 fe1b 	bl	8010ab2 <memcpy>
 8008e7c:	68a0      	ldr	r0, [r4, #8]
 8008e7e:	4642      	mov	r2, r8
 8008e80:	19a9      	adds	r1, r5, r6
 8008e82:	f007 fe16 	bl	8010ab2 <memcpy>
 8008e86:	e7af      	b.n	8008de8 <ucdr_serialize_int16_t+0x60>

08008e88 <ucdr_deserialize_int16_t>:
 8008e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e8c:	460d      	mov	r5, r1
 8008e8e:	2102      	movs	r1, #2
 8008e90:	4604      	mov	r4, r0
 8008e92:	f000 f9f5 	bl	8009280 <ucdr_buffer_alignment>
 8008e96:	4601      	mov	r1, r0
 8008e98:	4620      	mov	r0, r4
 8008e9a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008e9e:	f000 fa33 	bl	8009308 <ucdr_advance_buffer>
 8008ea2:	2102      	movs	r1, #2
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	f000 f98b 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008eaa:	bb60      	cbnz	r0, 8008f06 <ucdr_deserialize_int16_t+0x7e>
 8008eac:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8008eb0:	42be      	cmp	r6, r7
 8008eb2:	d923      	bls.n	8008efc <ucdr_deserialize_int16_t+0x74>
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	60a6      	str	r6, [r4, #8]
 8008eb8:	1bf6      	subs	r6, r6, r7
 8008eba:	4433      	add	r3, r6
 8008ebc:	f1c6 0902 	rsb	r9, r6, #2
 8008ec0:	6123      	str	r3, [r4, #16]
 8008ec2:	4649      	mov	r1, r9
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	f000 f987 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d034      	beq.n	8008f38 <ucdr_deserialize_int16_t+0xb0>
 8008ece:	7d23      	ldrb	r3, [r4, #20]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d042      	beq.n	8008f5a <ucdr_deserialize_int16_t+0xd2>
 8008ed4:	787b      	ldrb	r3, [r7, #1]
 8008ed6:	702b      	strb	r3, [r5, #0]
 8008ed8:	2e00      	cmp	r6, #0
 8008eda:	d03a      	beq.n	8008f52 <ucdr_deserialize_int16_t+0xca>
 8008edc:	783b      	ldrb	r3, [r7, #0]
 8008ede:	706b      	strb	r3, [r5, #1]
 8008ee0:	6923      	ldr	r3, [r4, #16]
 8008ee2:	68a2      	ldr	r2, [r4, #8]
 8008ee4:	7da0      	ldrb	r0, [r4, #22]
 8008ee6:	2102      	movs	r1, #2
 8008ee8:	3302      	adds	r3, #2
 8008eea:	444a      	add	r2, r9
 8008eec:	1b9b      	subs	r3, r3, r6
 8008eee:	7561      	strb	r1, [r4, #21]
 8008ef0:	60a2      	str	r2, [r4, #8]
 8008ef2:	6123      	str	r3, [r4, #16]
 8008ef4:	f080 0001 	eor.w	r0, r0, #1
 8008ef8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008efc:	2102      	movs	r1, #2
 8008efe:	4620      	mov	r0, r4
 8008f00:	f000 f96a 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008f04:	b180      	cbz	r0, 8008f28 <ucdr_deserialize_int16_t+0xa0>
 8008f06:	7d23      	ldrb	r3, [r4, #20]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	68a3      	ldr	r3, [r4, #8]
 8008f0c:	d011      	beq.n	8008f32 <ucdr_deserialize_int16_t+0xaa>
 8008f0e:	785b      	ldrb	r3, [r3, #1]
 8008f10:	702b      	strb	r3, [r5, #0]
 8008f12:	68a3      	ldr	r3, [r4, #8]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	706b      	strb	r3, [r5, #1]
 8008f18:	68a2      	ldr	r2, [r4, #8]
 8008f1a:	6923      	ldr	r3, [r4, #16]
 8008f1c:	3202      	adds	r2, #2
 8008f1e:	3302      	adds	r3, #2
 8008f20:	2102      	movs	r1, #2
 8008f22:	60a2      	str	r2, [r4, #8]
 8008f24:	6123      	str	r3, [r4, #16]
 8008f26:	7561      	strb	r1, [r4, #21]
 8008f28:	7da0      	ldrb	r0, [r4, #22]
 8008f2a:	f080 0001 	eor.w	r0, r0, #1
 8008f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f32:	881b      	ldrh	r3, [r3, #0]
 8008f34:	802b      	strh	r3, [r5, #0]
 8008f36:	e7ef      	b.n	8008f18 <ucdr_deserialize_int16_t+0x90>
 8008f38:	68a2      	ldr	r2, [r4, #8]
 8008f3a:	6923      	ldr	r3, [r4, #16]
 8008f3c:	7da0      	ldrb	r0, [r4, #22]
 8008f3e:	f884 8015 	strb.w	r8, [r4, #21]
 8008f42:	1b92      	subs	r2, r2, r6
 8008f44:	1b9b      	subs	r3, r3, r6
 8008f46:	60a2      	str	r2, [r4, #8]
 8008f48:	6123      	str	r3, [r4, #16]
 8008f4a:	f080 0001 	eor.w	r0, r0, #1
 8008f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f52:	68a3      	ldr	r3, [r4, #8]
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	706b      	strb	r3, [r5, #1]
 8008f58:	e7c2      	b.n	8008ee0 <ucdr_deserialize_int16_t+0x58>
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	4632      	mov	r2, r6
 8008f5e:	4628      	mov	r0, r5
 8008f60:	f007 fda7 	bl	8010ab2 <memcpy>
 8008f64:	68a1      	ldr	r1, [r4, #8]
 8008f66:	464a      	mov	r2, r9
 8008f68:	19a8      	adds	r0, r5, r6
 8008f6a:	f007 fda2 	bl	8010ab2 <memcpy>
 8008f6e:	e7b7      	b.n	8008ee0 <ucdr_deserialize_int16_t+0x58>

08008f70 <ucdr_serialize_int32_t>:
 8008f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f74:	b082      	sub	sp, #8
 8008f76:	4604      	mov	r4, r0
 8008f78:	9101      	str	r1, [sp, #4]
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	f000 f980 	bl	8009280 <ucdr_buffer_alignment>
 8008f80:	4601      	mov	r1, r0
 8008f82:	4620      	mov	r0, r4
 8008f84:	7d67      	ldrb	r7, [r4, #21]
 8008f86:	f000 f9bf 	bl	8009308 <ucdr_advance_buffer>
 8008f8a:	2104      	movs	r1, #4
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 f917 	bl	80091c0 <ucdr_check_buffer_available_for>
 8008f92:	2800      	cmp	r0, #0
 8008f94:	d139      	bne.n	800900a <ucdr_serialize_int32_t+0x9a>
 8008f96:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008f9a:	42ab      	cmp	r3, r5
 8008f9c:	d930      	bls.n	8009000 <ucdr_serialize_int32_t+0x90>
 8008f9e:	1b5e      	subs	r6, r3, r5
 8008fa0:	60a3      	str	r3, [r4, #8]
 8008fa2:	6923      	ldr	r3, [r4, #16]
 8008fa4:	f1c6 0804 	rsb	r8, r6, #4
 8008fa8:	4433      	add	r3, r6
 8008faa:	6123      	str	r3, [r4, #16]
 8008fac:	4641      	mov	r1, r8
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f000 f912 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d04c      	beq.n	8009052 <ucdr_serialize_int32_t+0xe2>
 8008fb8:	7d23      	ldrb	r3, [r4, #20]
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d063      	beq.n	8009086 <ucdr_serialize_int32_t+0x116>
 8008fbe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008fc2:	702b      	strb	r3, [r5, #0]
 8008fc4:	2e00      	cmp	r6, #0
 8008fc6:	d051      	beq.n	800906c <ucdr_serialize_int32_t+0xfc>
 8008fc8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008fcc:	706b      	strb	r3, [r5, #1]
 8008fce:	2e01      	cmp	r6, #1
 8008fd0:	d050      	beq.n	8009074 <ucdr_serialize_int32_t+0x104>
 8008fd2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008fd6:	70ab      	strb	r3, [r5, #2]
 8008fd8:	2e02      	cmp	r6, #2
 8008fda:	d04f      	beq.n	800907c <ucdr_serialize_int32_t+0x10c>
 8008fdc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8008fe0:	70eb      	strb	r3, [r5, #3]
 8008fe2:	6923      	ldr	r3, [r4, #16]
 8008fe4:	68a2      	ldr	r2, [r4, #8]
 8008fe6:	7da0      	ldrb	r0, [r4, #22]
 8008fe8:	3304      	adds	r3, #4
 8008fea:	1b9e      	subs	r6, r3, r6
 8008fec:	4442      	add	r2, r8
 8008fee:	2304      	movs	r3, #4
 8008ff0:	f080 0001 	eor.w	r0, r0, #1
 8008ff4:	60a2      	str	r2, [r4, #8]
 8008ff6:	6126      	str	r6, [r4, #16]
 8008ff8:	7563      	strb	r3, [r4, #21]
 8008ffa:	b002      	add	sp, #8
 8008ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009000:	2104      	movs	r1, #4
 8009002:	4620      	mov	r0, r4
 8009004:	f000 f8e8 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8009008:	b1d0      	cbz	r0, 8009040 <ucdr_serialize_int32_t+0xd0>
 800900a:	7d23      	ldrb	r3, [r4, #20]
 800900c:	2b01      	cmp	r3, #1
 800900e:	68a3      	ldr	r3, [r4, #8]
 8009010:	d01c      	beq.n	800904c <ucdr_serialize_int32_t+0xdc>
 8009012:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009016:	701a      	strb	r2, [r3, #0]
 8009018:	68a3      	ldr	r3, [r4, #8]
 800901a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800901e:	705a      	strb	r2, [r3, #1]
 8009020:	68a3      	ldr	r3, [r4, #8]
 8009022:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009026:	709a      	strb	r2, [r3, #2]
 8009028:	68a3      	ldr	r3, [r4, #8]
 800902a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800902e:	70da      	strb	r2, [r3, #3]
 8009030:	68a2      	ldr	r2, [r4, #8]
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	3204      	adds	r2, #4
 8009036:	3304      	adds	r3, #4
 8009038:	2104      	movs	r1, #4
 800903a:	60a2      	str	r2, [r4, #8]
 800903c:	6123      	str	r3, [r4, #16]
 800903e:	7561      	strb	r1, [r4, #21]
 8009040:	7da0      	ldrb	r0, [r4, #22]
 8009042:	f080 0001 	eor.w	r0, r0, #1
 8009046:	b002      	add	sp, #8
 8009048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800904c:	9a01      	ldr	r2, [sp, #4]
 800904e:	601a      	str	r2, [r3, #0]
 8009050:	e7ee      	b.n	8009030 <ucdr_serialize_int32_t+0xc0>
 8009052:	68a2      	ldr	r2, [r4, #8]
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	7da0      	ldrb	r0, [r4, #22]
 8009058:	7567      	strb	r7, [r4, #21]
 800905a:	1b92      	subs	r2, r2, r6
 800905c:	1b9b      	subs	r3, r3, r6
 800905e:	f080 0001 	eor.w	r0, r0, #1
 8009062:	60a2      	str	r2, [r4, #8]
 8009064:	6123      	str	r3, [r4, #16]
 8009066:	b002      	add	sp, #8
 8009068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800906c:	68a3      	ldr	r3, [r4, #8]
 800906e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009072:	701a      	strb	r2, [r3, #0]
 8009074:	68a3      	ldr	r3, [r4, #8]
 8009076:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800907a:	701a      	strb	r2, [r3, #0]
 800907c:	68a3      	ldr	r3, [r4, #8]
 800907e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009082:	701a      	strb	r2, [r3, #0]
 8009084:	e7ad      	b.n	8008fe2 <ucdr_serialize_int32_t+0x72>
 8009086:	4628      	mov	r0, r5
 8009088:	ad01      	add	r5, sp, #4
 800908a:	4629      	mov	r1, r5
 800908c:	4632      	mov	r2, r6
 800908e:	f007 fd10 	bl	8010ab2 <memcpy>
 8009092:	68a0      	ldr	r0, [r4, #8]
 8009094:	4642      	mov	r2, r8
 8009096:	19a9      	adds	r1, r5, r6
 8009098:	f007 fd0b 	bl	8010ab2 <memcpy>
 800909c:	e7a1      	b.n	8008fe2 <ucdr_serialize_int32_t+0x72>
 800909e:	bf00      	nop

080090a0 <ucdr_deserialize_int32_t>:
 80090a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090a4:	460d      	mov	r5, r1
 80090a6:	2104      	movs	r1, #4
 80090a8:	4604      	mov	r4, r0
 80090aa:	f000 f8e9 	bl	8009280 <ucdr_buffer_alignment>
 80090ae:	4601      	mov	r1, r0
 80090b0:	4620      	mov	r0, r4
 80090b2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80090b6:	f000 f927 	bl	8009308 <ucdr_advance_buffer>
 80090ba:	2104      	movs	r1, #4
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 f87f 	bl	80091c0 <ucdr_check_buffer_available_for>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d138      	bne.n	8009138 <ucdr_deserialize_int32_t+0x98>
 80090c6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80090ca:	42b7      	cmp	r7, r6
 80090cc:	d92f      	bls.n	800912e <ucdr_deserialize_int32_t+0x8e>
 80090ce:	6923      	ldr	r3, [r4, #16]
 80090d0:	60a7      	str	r7, [r4, #8]
 80090d2:	1bbf      	subs	r7, r7, r6
 80090d4:	443b      	add	r3, r7
 80090d6:	f1c7 0904 	rsb	r9, r7, #4
 80090da:	6123      	str	r3, [r4, #16]
 80090dc:	4649      	mov	r1, r9
 80090de:	4620      	mov	r0, r4
 80090e0:	f000 f87a 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d046      	beq.n	8009176 <ucdr_deserialize_int32_t+0xd6>
 80090e8:	7d23      	ldrb	r3, [r4, #20]
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d05c      	beq.n	80091a8 <ucdr_deserialize_int32_t+0x108>
 80090ee:	78f3      	ldrb	r3, [r6, #3]
 80090f0:	702b      	strb	r3, [r5, #0]
 80090f2:	2f00      	cmp	r7, #0
 80090f4:	d04c      	beq.n	8009190 <ucdr_deserialize_int32_t+0xf0>
 80090f6:	78b3      	ldrb	r3, [r6, #2]
 80090f8:	706b      	strb	r3, [r5, #1]
 80090fa:	2f01      	cmp	r7, #1
 80090fc:	f105 0302 	add.w	r3, r5, #2
 8009100:	d04a      	beq.n	8009198 <ucdr_deserialize_int32_t+0xf8>
 8009102:	7873      	ldrb	r3, [r6, #1]
 8009104:	70ab      	strb	r3, [r5, #2]
 8009106:	2f02      	cmp	r7, #2
 8009108:	f105 0303 	add.w	r3, r5, #3
 800910c:	d048      	beq.n	80091a0 <ucdr_deserialize_int32_t+0x100>
 800910e:	7833      	ldrb	r3, [r6, #0]
 8009110:	70eb      	strb	r3, [r5, #3]
 8009112:	6923      	ldr	r3, [r4, #16]
 8009114:	68a2      	ldr	r2, [r4, #8]
 8009116:	7da0      	ldrb	r0, [r4, #22]
 8009118:	2104      	movs	r1, #4
 800911a:	3304      	adds	r3, #4
 800911c:	444a      	add	r2, r9
 800911e:	1bdb      	subs	r3, r3, r7
 8009120:	7561      	strb	r1, [r4, #21]
 8009122:	60a2      	str	r2, [r4, #8]
 8009124:	6123      	str	r3, [r4, #16]
 8009126:	f080 0001 	eor.w	r0, r0, #1
 800912a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800912e:	2104      	movs	r1, #4
 8009130:	4620      	mov	r0, r4
 8009132:	f000 f851 	bl	80091d8 <ucdr_check_final_buffer_behavior>
 8009136:	b1b0      	cbz	r0, 8009166 <ucdr_deserialize_int32_t+0xc6>
 8009138:	7d23      	ldrb	r3, [r4, #20]
 800913a:	2b01      	cmp	r3, #1
 800913c:	68a3      	ldr	r3, [r4, #8]
 800913e:	d017      	beq.n	8009170 <ucdr_deserialize_int32_t+0xd0>
 8009140:	78db      	ldrb	r3, [r3, #3]
 8009142:	702b      	strb	r3, [r5, #0]
 8009144:	68a3      	ldr	r3, [r4, #8]
 8009146:	789b      	ldrb	r3, [r3, #2]
 8009148:	706b      	strb	r3, [r5, #1]
 800914a:	68a3      	ldr	r3, [r4, #8]
 800914c:	785b      	ldrb	r3, [r3, #1]
 800914e:	70ab      	strb	r3, [r5, #2]
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	70eb      	strb	r3, [r5, #3]
 8009156:	68a2      	ldr	r2, [r4, #8]
 8009158:	6923      	ldr	r3, [r4, #16]
 800915a:	3204      	adds	r2, #4
 800915c:	3304      	adds	r3, #4
 800915e:	2104      	movs	r1, #4
 8009160:	60a2      	str	r2, [r4, #8]
 8009162:	6123      	str	r3, [r4, #16]
 8009164:	7561      	strb	r1, [r4, #21]
 8009166:	7da0      	ldrb	r0, [r4, #22]
 8009168:	f080 0001 	eor.w	r0, r0, #1
 800916c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	602b      	str	r3, [r5, #0]
 8009174:	e7ef      	b.n	8009156 <ucdr_deserialize_int32_t+0xb6>
 8009176:	68a2      	ldr	r2, [r4, #8]
 8009178:	6923      	ldr	r3, [r4, #16]
 800917a:	7da0      	ldrb	r0, [r4, #22]
 800917c:	f884 8015 	strb.w	r8, [r4, #21]
 8009180:	1bd2      	subs	r2, r2, r7
 8009182:	1bdb      	subs	r3, r3, r7
 8009184:	60a2      	str	r2, [r4, #8]
 8009186:	6123      	str	r3, [r4, #16]
 8009188:	f080 0001 	eor.w	r0, r0, #1
 800918c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009190:	68a3      	ldr	r3, [r4, #8]
 8009192:	789b      	ldrb	r3, [r3, #2]
 8009194:	706b      	strb	r3, [r5, #1]
 8009196:	1cab      	adds	r3, r5, #2
 8009198:	68a2      	ldr	r2, [r4, #8]
 800919a:	7852      	ldrb	r2, [r2, #1]
 800919c:	f803 2b01 	strb.w	r2, [r3], #1
 80091a0:	68a2      	ldr	r2, [r4, #8]
 80091a2:	7812      	ldrb	r2, [r2, #0]
 80091a4:	701a      	strb	r2, [r3, #0]
 80091a6:	e7b4      	b.n	8009112 <ucdr_deserialize_int32_t+0x72>
 80091a8:	4631      	mov	r1, r6
 80091aa:	463a      	mov	r2, r7
 80091ac:	4628      	mov	r0, r5
 80091ae:	f007 fc80 	bl	8010ab2 <memcpy>
 80091b2:	68a1      	ldr	r1, [r4, #8]
 80091b4:	464a      	mov	r2, r9
 80091b6:	19e8      	adds	r0, r5, r7
 80091b8:	f007 fc7b 	bl	8010ab2 <memcpy>
 80091bc:	e7a9      	b.n	8009112 <ucdr_deserialize_int32_t+0x72>
 80091be:	bf00      	nop

080091c0 <ucdr_check_buffer_available_for>:
 80091c0:	7d83      	ldrb	r3, [r0, #22]
 80091c2:	b93b      	cbnz	r3, 80091d4 <ucdr_check_buffer_available_for+0x14>
 80091c4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 80091c8:	4419      	add	r1, r3
 80091ca:	4288      	cmp	r0, r1
 80091cc:	bf34      	ite	cc
 80091ce:	2000      	movcc	r0, #0
 80091d0:	2001      	movcs	r0, #1
 80091d2:	4770      	bx	lr
 80091d4:	2000      	movs	r0, #0
 80091d6:	4770      	bx	lr

080091d8 <ucdr_check_final_buffer_behavior>:
 80091d8:	7d83      	ldrb	r3, [r0, #22]
 80091da:	b943      	cbnz	r3, 80091ee <ucdr_check_final_buffer_behavior+0x16>
 80091dc:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 80091e0:	4291      	cmp	r1, r2
 80091e2:	b510      	push	{r4, lr}
 80091e4:	4604      	mov	r4, r0
 80091e6:	d205      	bcs.n	80091f4 <ucdr_check_final_buffer_behavior+0x1c>
 80091e8:	2301      	movs	r3, #1
 80091ea:	4618      	mov	r0, r3
 80091ec:	bd10      	pop	{r4, pc}
 80091ee:	2300      	movs	r3, #0
 80091f0:	4618      	mov	r0, r3
 80091f2:	4770      	bx	lr
 80091f4:	6982      	ldr	r2, [r0, #24]
 80091f6:	b13a      	cbz	r2, 8009208 <ucdr_check_final_buffer_behavior+0x30>
 80091f8:	69c1      	ldr	r1, [r0, #28]
 80091fa:	4790      	blx	r2
 80091fc:	f080 0301 	eor.w	r3, r0, #1
 8009200:	b2db      	uxtb	r3, r3
 8009202:	75a0      	strb	r0, [r4, #22]
 8009204:	4618      	mov	r0, r3
 8009206:	bd10      	pop	{r4, pc}
 8009208:	2001      	movs	r0, #1
 800920a:	75a0      	strb	r0, [r4, #22]
 800920c:	e7fa      	b.n	8009204 <ucdr_check_final_buffer_behavior+0x2c>
 800920e:	bf00      	nop

08009210 <ucdr_set_on_full_buffer_callback>:
 8009210:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop

08009218 <ucdr_init_buffer_origin_offset_endian>:
 8009218:	b410      	push	{r4}
 800921a:	9c01      	ldr	r4, [sp, #4]
 800921c:	6001      	str	r1, [r0, #0]
 800921e:	440a      	add	r2, r1
 8009220:	6042      	str	r2, [r0, #4]
 8009222:	190a      	adds	r2, r1, r4
 8009224:	441c      	add	r4, r3
 8009226:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800922a:	6082      	str	r2, [r0, #8]
 800922c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009230:	7503      	strb	r3, [r0, #20]
 8009232:	2200      	movs	r2, #0
 8009234:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8009238:	f85d 4b04 	ldr.w	r4, [sp], #4
 800923c:	7542      	strb	r2, [r0, #21]
 800923e:	7582      	strb	r2, [r0, #22]
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop

08009244 <ucdr_init_buffer_origin_offset>:
 8009244:	b510      	push	{r4, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	9c04      	ldr	r4, [sp, #16]
 800924a:	9400      	str	r4, [sp, #0]
 800924c:	2401      	movs	r4, #1
 800924e:	9401      	str	r4, [sp, #4]
 8009250:	f7ff ffe2 	bl	8009218 <ucdr_init_buffer_origin_offset_endian>
 8009254:	b002      	add	sp, #8
 8009256:	bd10      	pop	{r4, pc}

08009258 <ucdr_init_buffer_origin>:
 8009258:	b510      	push	{r4, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	2400      	movs	r4, #0
 800925e:	9400      	str	r4, [sp, #0]
 8009260:	f7ff fff0 	bl	8009244 <ucdr_init_buffer_origin_offset>
 8009264:	b002      	add	sp, #8
 8009266:	bd10      	pop	{r4, pc}

08009268 <ucdr_init_buffer>:
 8009268:	2300      	movs	r3, #0
 800926a:	f7ff bff5 	b.w	8009258 <ucdr_init_buffer_origin>
 800926e:	bf00      	nop

08009270 <ucdr_alignment>:
 8009270:	fbb0 f3f1 	udiv	r3, r0, r1
 8009274:	fb03 0011 	mls	r0, r3, r1, r0
 8009278:	1a08      	subs	r0, r1, r0
 800927a:	3901      	subs	r1, #1
 800927c:	4008      	ands	r0, r1
 800927e:	4770      	bx	lr

08009280 <ucdr_buffer_alignment>:
 8009280:	7d43      	ldrb	r3, [r0, #21]
 8009282:	428b      	cmp	r3, r1
 8009284:	d208      	bcs.n	8009298 <ucdr_buffer_alignment+0x18>
 8009286:	6900      	ldr	r0, [r0, #16]
 8009288:	fbb0 f3f1 	udiv	r3, r0, r1
 800928c:	fb01 0013 	mls	r0, r1, r3, r0
 8009290:	1a08      	subs	r0, r1, r0
 8009292:	3901      	subs	r1, #1
 8009294:	4008      	ands	r0, r1
 8009296:	4770      	bx	lr
 8009298:	2000      	movs	r0, #0
 800929a:	4770      	bx	lr

0800929c <ucdr_align_to>:
 800929c:	b538      	push	{r3, r4, r5, lr}
 800929e:	4604      	mov	r4, r0
 80092a0:	460d      	mov	r5, r1
 80092a2:	f7ff ffed 	bl	8009280 <ucdr_buffer_alignment>
 80092a6:	68a3      	ldr	r3, [r4, #8]
 80092a8:	6921      	ldr	r1, [r4, #16]
 80092aa:	7565      	strb	r5, [r4, #21]
 80092ac:	181a      	adds	r2, r3, r0
 80092ae:	6863      	ldr	r3, [r4, #4]
 80092b0:	4293      	cmp	r3, r2
 80092b2:	4408      	add	r0, r1
 80092b4:	bf28      	it	cs
 80092b6:	4613      	movcs	r3, r2
 80092b8:	6120      	str	r0, [r4, #16]
 80092ba:	60a3      	str	r3, [r4, #8]
 80092bc:	bd38      	pop	{r3, r4, r5, pc}
 80092be:	bf00      	nop

080092c0 <ucdr_buffer_length>:
 80092c0:	6882      	ldr	r2, [r0, #8]
 80092c2:	6800      	ldr	r0, [r0, #0]
 80092c4:	1a10      	subs	r0, r2, r0
 80092c6:	4770      	bx	lr

080092c8 <ucdr_buffer_remaining>:
 80092c8:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 80092cc:	1a10      	subs	r0, r2, r0
 80092ce:	4770      	bx	lr

080092d0 <ucdr_check_final_buffer_behavior_array>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	7d83      	ldrb	r3, [r0, #22]
 80092d4:	b963      	cbnz	r3, 80092f0 <ucdr_check_final_buffer_behavior_array+0x20>
 80092d6:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 80092da:	429a      	cmp	r2, r3
 80092dc:	4604      	mov	r4, r0
 80092de:	460d      	mov	r5, r1
 80092e0:	d308      	bcc.n	80092f4 <ucdr_check_final_buffer_behavior_array+0x24>
 80092e2:	b139      	cbz	r1, 80092f4 <ucdr_check_final_buffer_behavior_array+0x24>
 80092e4:	6983      	ldr	r3, [r0, #24]
 80092e6:	b163      	cbz	r3, 8009302 <ucdr_check_final_buffer_behavior_array+0x32>
 80092e8:	69c1      	ldr	r1, [r0, #28]
 80092ea:	4798      	blx	r3
 80092ec:	75a0      	strb	r0, [r4, #22]
 80092ee:	b108      	cbz	r0, 80092f4 <ucdr_check_final_buffer_behavior_array+0x24>
 80092f0:	2000      	movs	r0, #0
 80092f2:	bd38      	pop	{r3, r4, r5, pc}
 80092f4:	4620      	mov	r0, r4
 80092f6:	f7ff ffe7 	bl	80092c8 <ucdr_buffer_remaining>
 80092fa:	42a8      	cmp	r0, r5
 80092fc:	bf28      	it	cs
 80092fe:	4628      	movcs	r0, r5
 8009300:	bd38      	pop	{r3, r4, r5, pc}
 8009302:	2301      	movs	r3, #1
 8009304:	7583      	strb	r3, [r0, #22]
 8009306:	e7f3      	b.n	80092f0 <ucdr_check_final_buffer_behavior_array+0x20>

08009308 <ucdr_advance_buffer>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	4604      	mov	r4, r0
 800930c:	460d      	mov	r5, r1
 800930e:	f7ff ff57 	bl	80091c0 <ucdr_check_buffer_available_for>
 8009312:	b178      	cbz	r0, 8009334 <ucdr_advance_buffer+0x2c>
 8009314:	6923      	ldr	r3, [r4, #16]
 8009316:	68a2      	ldr	r2, [r4, #8]
 8009318:	442b      	add	r3, r5
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	2301      	movs	r3, #1
 800931e:	442a      	add	r2, r5
 8009320:	7563      	strb	r3, [r4, #21]
 8009322:	60a2      	str	r2, [r4, #8]
 8009324:	bd38      	pop	{r3, r4, r5, pc}
 8009326:	68a2      	ldr	r2, [r4, #8]
 8009328:	6923      	ldr	r3, [r4, #16]
 800932a:	4402      	add	r2, r0
 800932c:	4403      	add	r3, r0
 800932e:	1a2d      	subs	r5, r5, r0
 8009330:	60a2      	str	r2, [r4, #8]
 8009332:	6123      	str	r3, [r4, #16]
 8009334:	4629      	mov	r1, r5
 8009336:	2201      	movs	r2, #1
 8009338:	4620      	mov	r0, r4
 800933a:	f7ff ffc9 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800933e:	2800      	cmp	r0, #0
 8009340:	d1f1      	bne.n	8009326 <ucdr_advance_buffer+0x1e>
 8009342:	2301      	movs	r3, #1
 8009344:	7563      	strb	r3, [r4, #21]
 8009346:	bd38      	pop	{r3, r4, r5, pc}

08009348 <uxr_buffer_delete_entity>:
 8009348:	b510      	push	{r4, lr}
 800934a:	2300      	movs	r3, #0
 800934c:	b08e      	sub	sp, #56	@ 0x38
 800934e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009352:	2303      	movs	r3, #3
 8009354:	9300      	str	r3, [sp, #0]
 8009356:	2204      	movs	r2, #4
 8009358:	ab06      	add	r3, sp, #24
 800935a:	4604      	mov	r4, r0
 800935c:	9103      	str	r1, [sp, #12]
 800935e:	f001 f86f 	bl	800a440 <uxr_prepare_stream_to_write_submessage>
 8009362:	b918      	cbnz	r0, 800936c <uxr_buffer_delete_entity+0x24>
 8009364:	4604      	mov	r4, r0
 8009366:	4620      	mov	r0, r4
 8009368:	b00e      	add	sp, #56	@ 0x38
 800936a:	bd10      	pop	{r4, pc}
 800936c:	9902      	ldr	r1, [sp, #8]
 800936e:	aa05      	add	r2, sp, #20
 8009370:	4620      	mov	r0, r4
 8009372:	f001 f99b 	bl	800a6ac <uxr_init_base_object_request>
 8009376:	a905      	add	r1, sp, #20
 8009378:	4604      	mov	r4, r0
 800937a:	a806      	add	r0, sp, #24
 800937c:	f002 fb00 	bl	800b980 <uxr_serialize_DELETE_Payload>
 8009380:	4620      	mov	r0, r4
 8009382:	b00e      	add	sp, #56	@ 0x38
 8009384:	bd10      	pop	{r4, pc}
 8009386:	bf00      	nop

08009388 <uxr_common_create_entity>:
 8009388:	b510      	push	{r4, lr}
 800938a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800938e:	b08c      	sub	sp, #48	@ 0x30
 8009390:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8009394:	f1bc 0f01 	cmp.w	ip, #1
 8009398:	bf0c      	ite	eq
 800939a:	f003 0201 	andeq.w	r2, r3, #1
 800939e:	2200      	movne	r2, #0
 80093a0:	330e      	adds	r3, #14
 80093a2:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 80093a6:	9101      	str	r1, [sp, #4]
 80093a8:	441a      	add	r2, r3
 80093aa:	2301      	movs	r3, #1
 80093ac:	9300      	str	r3, [sp, #0]
 80093ae:	9903      	ldr	r1, [sp, #12]
 80093b0:	ab04      	add	r3, sp, #16
 80093b2:	b292      	uxth	r2, r2
 80093b4:	4604      	mov	r4, r0
 80093b6:	f001 f843 	bl	800a440 <uxr_prepare_stream_to_write_submessage>
 80093ba:	b918      	cbnz	r0, 80093c4 <uxr_common_create_entity+0x3c>
 80093bc:	4604      	mov	r4, r0
 80093be:	4620      	mov	r0, r4
 80093c0:	b00c      	add	sp, #48	@ 0x30
 80093c2:	bd10      	pop	{r4, pc}
 80093c4:	9902      	ldr	r1, [sp, #8]
 80093c6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80093c8:	4620      	mov	r0, r4
 80093ca:	f001 f96f 	bl	800a6ac <uxr_init_base_object_request>
 80093ce:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80093d0:	4604      	mov	r4, r0
 80093d2:	a804      	add	r0, sp, #16
 80093d4:	f002 fa30 	bl	800b838 <uxr_serialize_CREATE_Payload>
 80093d8:	4620      	mov	r0, r4
 80093da:	b00c      	add	sp, #48	@ 0x30
 80093dc:	bd10      	pop	{r4, pc}
 80093de:	bf00      	nop

080093e0 <uxr_buffer_create_participant_bin>:
 80093e0:	b570      	push	{r4, r5, r6, lr}
 80093e2:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 80093e6:	ac11      	add	r4, sp, #68	@ 0x44
 80093e8:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 80093ec:	2303      	movs	r3, #3
 80093ee:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80093f2:	7223      	strb	r3, [r4, #8]
 80093f4:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 80093f6:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 80093fa:	2201      	movs	r2, #1
 80093fc:	2100      	movs	r1, #0
 80093fe:	4605      	mov	r5, r0
 8009400:	7122      	strb	r2, [r4, #4]
 8009402:	f88d 1014 	strb.w	r1, [sp, #20]
 8009406:	b1cb      	cbz	r3, 800943c <uxr_buffer_create_participant_bin+0x5c>
 8009408:	f88d 201c 	strb.w	r2, [sp, #28]
 800940c:	9308      	str	r3, [sp, #32]
 800940e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009412:	a915      	add	r1, sp, #84	@ 0x54
 8009414:	a809      	add	r0, sp, #36	@ 0x24
 8009416:	f7ff ff27 	bl	8009268 <ucdr_init_buffer>
 800941a:	a905      	add	r1, sp, #20
 800941c:	a809      	add	r0, sp, #36	@ 0x24
 800941e:	f001 fed9 	bl	800b1d4 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8009422:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009424:	9600      	str	r6, [sp, #0]
 8009426:	9401      	str	r4, [sp, #4]
 8009428:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800942c:	60e3      	str	r3, [r4, #12]
 800942e:	4628      	mov	r0, r5
 8009430:	b29b      	uxth	r3, r3
 8009432:	f7ff ffa9 	bl	8009388 <uxr_common_create_entity>
 8009436:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800943a:	bd70      	pop	{r4, r5, r6, pc}
 800943c:	f88d 301c 	strb.w	r3, [sp, #28]
 8009440:	e7e5      	b.n	800940e <uxr_buffer_create_participant_bin+0x2e>
 8009442:	bf00      	nop

08009444 <uxr_buffer_create_topic_bin>:
 8009444:	b570      	push	{r4, r5, r6, lr}
 8009446:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800944a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800944e:	9105      	str	r1, [sp, #20]
 8009450:	4605      	mov	r5, r0
 8009452:	a997      	add	r1, sp, #604	@ 0x25c
 8009454:	4618      	mov	r0, r3
 8009456:	2302      	movs	r3, #2
 8009458:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800945c:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8009460:	f000 f8ee 	bl	8009640 <uxr_object_id_to_raw>
 8009464:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8009466:	9306      	str	r3, [sp, #24]
 8009468:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800946a:	930a      	str	r3, [sp, #40]	@ 0x28
 800946c:	2303      	movs	r3, #3
 800946e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8009472:	2301      	movs	r3, #1
 8009474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009478:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800947c:	a917      	add	r1, sp, #92	@ 0x5c
 800947e:	2300      	movs	r3, #0
 8009480:	a80b      	add	r0, sp, #44	@ 0x2c
 8009482:	f88d 301c 	strb.w	r3, [sp, #28]
 8009486:	f7ff feef 	bl	8009268 <ucdr_init_buffer>
 800948a:	a906      	add	r1, sp, #24
 800948c:	a80b      	add	r0, sp, #44	@ 0x2c
 800948e:	f001 fec3 	bl	800b218 <uxr_serialize_OBJK_Topic_Binary>
 8009492:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009494:	9316      	str	r3, [sp, #88]	@ 0x58
 8009496:	ac13      	add	r4, sp, #76	@ 0x4c
 8009498:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800949c:	9600      	str	r6, [sp, #0]
 800949e:	9401      	str	r4, [sp, #4]
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	4628      	mov	r0, r5
 80094a4:	f7ff ff70 	bl	8009388 <uxr_common_create_entity>
 80094a8:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 80094ac:	bd70      	pop	{r4, r5, r6, pc}
 80094ae:	bf00      	nop

080094b0 <uxr_buffer_create_publisher_bin>:
 80094b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094b2:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 80094b6:	4605      	mov	r5, r0
 80094b8:	9105      	str	r1, [sp, #20]
 80094ba:	4618      	mov	r0, r3
 80094bc:	2603      	movs	r6, #3
 80094be:	a992      	add	r1, sp, #584	@ 0x248
 80094c0:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80094c4:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 80094c8:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 80094cc:	f000 f8b8 	bl	8009640 <uxr_object_id_to_raw>
 80094d0:	2300      	movs	r3, #0
 80094d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094d6:	a912      	add	r1, sp, #72	@ 0x48
 80094d8:	a806      	add	r0, sp, #24
 80094da:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 80094de:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80094e2:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 80094e6:	f7ff febf 	bl	8009268 <ucdr_init_buffer>
 80094ea:	a993      	add	r1, sp, #588	@ 0x24c
 80094ec:	a806      	add	r0, sp, #24
 80094ee:	f001 ff47 	bl	800b380 <uxr_serialize_OBJK_Publisher_Binary>
 80094f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094f4:	9311      	str	r3, [sp, #68]	@ 0x44
 80094f6:	ac0e      	add	r4, sp, #56	@ 0x38
 80094f8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80094fc:	9700      	str	r7, [sp, #0]
 80094fe:	9401      	str	r4, [sp, #4]
 8009500:	b29b      	uxth	r3, r3
 8009502:	4628      	mov	r0, r5
 8009504:	f7ff ff40 	bl	8009388 <uxr_common_create_entity>
 8009508:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800950c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800950e:	bf00      	nop

08009510 <uxr_buffer_create_datawriter_bin>:
 8009510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009514:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8009518:	ac1d      	add	r4, sp, #116	@ 0x74
 800951a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800951e:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8009522:	9105      	str	r1, [sp, #20]
 8009524:	4606      	mov	r6, r0
 8009526:	a9a1      	add	r1, sp, #644	@ 0x284
 8009528:	4618      	mov	r0, r3
 800952a:	2305      	movs	r3, #5
 800952c:	7123      	strb	r3, [r4, #4]
 800952e:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8009532:	2703      	movs	r7, #3
 8009534:	f000 f884 	bl	8009640 <uxr_object_id_to_raw>
 8009538:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800953a:	7227      	strb	r7, [r4, #8]
 800953c:	a90e      	add	r1, sp, #56	@ 0x38
 800953e:	f000 f87f 	bl	8009640 <uxr_object_id_to_raw>
 8009542:	2300      	movs	r3, #0
 8009544:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8009548:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 800954c:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8009550:	3d00      	subs	r5, #0
 8009552:	bf18      	it	ne
 8009554:	2501      	movne	r5, #1
 8009556:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800955a:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800955e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8009562:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8009566:	2301      	movs	r3, #1
 8009568:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800956c:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8009570:	bb8a      	cbnz	r2, 80095d6 <uxr_buffer_create_datawriter_bin+0xc6>
 8009572:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8009576:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800957a:	f04f 0c13 	mov.w	ip, #19
 800957e:	250b      	movs	r5, #11
 8009580:	2221      	movs	r2, #33	@ 0x21
 8009582:	2111      	movs	r1, #17
 8009584:	2009      	movs	r0, #9
 8009586:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 800958a:	b923      	cbnz	r3, 8009596 <uxr_buffer_create_datawriter_bin+0x86>
 800958c:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8009590:	4672      	mov	r2, lr
 8009592:	4661      	mov	r1, ip
 8009594:	4628      	mov	r0, r5
 8009596:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 800959a:	2b01      	cmp	r3, #1
 800959c:	d025      	beq.n	80095ea <uxr_buffer_create_datawriter_bin+0xda>
 800959e:	2b03      	cmp	r3, #3
 80095a0:	d029      	beq.n	80095f6 <uxr_buffer_create_datawriter_bin+0xe6>
 80095a2:	b32b      	cbz	r3, 80095f0 <uxr_buffer_create_datawriter_bin+0xe0>
 80095a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095a8:	a921      	add	r1, sp, #132	@ 0x84
 80095aa:	a806      	add	r0, sp, #24
 80095ac:	f7ff fe5c 	bl	8009268 <ucdr_init_buffer>
 80095b0:	a90e      	add	r1, sp, #56	@ 0x38
 80095b2:	a806      	add	r0, sp, #24
 80095b4:	f001 ff5a 	bl	800b46c <uxr_serialize_OBJK_DataWriter_Binary>
 80095b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ba:	f8cd 8000 	str.w	r8, [sp]
 80095be:	9401      	str	r4, [sp, #4]
 80095c0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80095c4:	60e3      	str	r3, [r4, #12]
 80095c6:	4630      	mov	r0, r6
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	f7ff fedd 	bl	8009388 <uxr_common_create_entity>
 80095ce:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80095d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095d6:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80095da:	f04f 0c12 	mov.w	ip, #18
 80095de:	250a      	movs	r5, #10
 80095e0:	2220      	movs	r2, #32
 80095e2:	2110      	movs	r1, #16
 80095e4:	2008      	movs	r0, #8
 80095e6:	2702      	movs	r7, #2
 80095e8:	e7cd      	b.n	8009586 <uxr_buffer_create_datawriter_bin+0x76>
 80095ea:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80095ee:	e7d9      	b.n	80095a4 <uxr_buffer_create_datawriter_bin+0x94>
 80095f0:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80095f4:	e7d6      	b.n	80095a4 <uxr_buffer_create_datawriter_bin+0x94>
 80095f6:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80095fa:	e7d3      	b.n	80095a4 <uxr_buffer_create_datawriter_bin+0x94>

080095fc <uxr_object_id>:
 80095fc:	b082      	sub	sp, #8
 80095fe:	2300      	movs	r3, #0
 8009600:	f88d 1006 	strb.w	r1, [sp, #6]
 8009604:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009608:	f360 030f 	bfi	r3, r0, #0, #16
 800960c:	f362 431f 	bfi	r3, r2, #16, #16
 8009610:	4618      	mov	r0, r3
 8009612:	b002      	add	sp, #8
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop

08009618 <uxr_object_id_from_raw>:
 8009618:	7843      	ldrb	r3, [r0, #1]
 800961a:	7801      	ldrb	r1, [r0, #0]
 800961c:	b082      	sub	sp, #8
 800961e:	f003 020f 	and.w	r2, r3, #15
 8009622:	f88d 2006 	strb.w	r2, [sp, #6]
 8009626:	091b      	lsrs	r3, r3, #4
 8009628:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800962c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8009630:	2000      	movs	r0, #0
 8009632:	f363 000f 	bfi	r0, r3, #0, #16
 8009636:	f362 401f 	bfi	r0, r2, #16, #16
 800963a:	b002      	add	sp, #8
 800963c:	4770      	bx	lr
 800963e:	bf00      	nop

08009640 <uxr_object_id_to_raw>:
 8009640:	4602      	mov	r2, r0
 8009642:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8009646:	b082      	sub	sp, #8
 8009648:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 800964c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8009650:	f881 c000 	strb.w	ip, [r1]
 8009654:	7048      	strb	r0, [r1, #1]
 8009656:	b002      	add	sp, #8
 8009658:	4770      	bx	lr
 800965a:	bf00      	nop

0800965c <on_get_fragmentation_info>:
 800965c:	b500      	push	{lr}
 800965e:	b08b      	sub	sp, #44	@ 0x2c
 8009660:	4601      	mov	r1, r0
 8009662:	2204      	movs	r2, #4
 8009664:	a802      	add	r0, sp, #8
 8009666:	f7ff fdff 	bl	8009268 <ucdr_init_buffer>
 800966a:	f10d 0305 	add.w	r3, sp, #5
 800966e:	f10d 0206 	add.w	r2, sp, #6
 8009672:	a901      	add	r1, sp, #4
 8009674:	a802      	add	r0, sp, #8
 8009676:	f001 f99b 	bl	800a9b0 <uxr_read_submessage_header>
 800967a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800967e:	2b0d      	cmp	r3, #13
 8009680:	d003      	beq.n	800968a <on_get_fragmentation_info+0x2e>
 8009682:	2000      	movs	r0, #0
 8009684:	b00b      	add	sp, #44	@ 0x2c
 8009686:	f85d fb04 	ldr.w	pc, [sp], #4
 800968a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800968e:	f013 0f02 	tst.w	r3, #2
 8009692:	bf14      	ite	ne
 8009694:	2002      	movne	r0, #2
 8009696:	2001      	moveq	r0, #1
 8009698:	b00b      	add	sp, #44	@ 0x2c
 800969a:	f85d fb04 	ldr.w	pc, [sp], #4
 800969e:	bf00      	nop

080096a0 <read_submessage_get_info>:
 80096a0:	b570      	push	{r4, r5, r6, lr}
 80096a2:	2500      	movs	r5, #0
 80096a4:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80096a8:	4604      	mov	r4, r0
 80096aa:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80096ae:	460e      	mov	r6, r1
 80096b0:	a810      	add	r0, sp, #64	@ 0x40
 80096b2:	4629      	mov	r1, r5
 80096b4:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80096b8:	f007 f8dc 	bl	8010874 <memset>
 80096bc:	a903      	add	r1, sp, #12
 80096be:	4630      	mov	r0, r6
 80096c0:	f002 f94a 	bl	800b958 <uxr_deserialize_GET_INFO_Payload>
 80096c4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80096c8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80096cc:	4620      	mov	r0, r4
 80096ce:	f000 ffe5 	bl	800a69c <uxr_session_header_offset>
 80096d2:	462b      	mov	r3, r5
 80096d4:	9000      	str	r0, [sp, #0]
 80096d6:	220c      	movs	r2, #12
 80096d8:	a905      	add	r1, sp, #20
 80096da:	a808      	add	r0, sp, #32
 80096dc:	f7ff fdb2 	bl	8009244 <ucdr_init_buffer_origin_offset>
 80096e0:	a910      	add	r1, sp, #64	@ 0x40
 80096e2:	a808      	add	r0, sp, #32
 80096e4:	f002 f9aa 	bl	800ba3c <uxr_serialize_INFO_Payload>
 80096e8:	9b08      	ldr	r3, [sp, #32]
 80096ea:	462a      	mov	r2, r5
 80096ec:	4629      	mov	r1, r5
 80096ee:	4620      	mov	r0, r4
 80096f0:	f000 ff7e 	bl	800a5f0 <uxr_stamp_session_header>
 80096f4:	a808      	add	r0, sp, #32
 80096f6:	f7ff fde3 	bl	80092c0 <ucdr_buffer_length>
 80096fa:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80096fc:	4602      	mov	r2, r0
 80096fe:	a905      	add	r1, sp, #20
 8009700:	e9d3 0400 	ldrd	r0, r4, [r3]
 8009704:	47a0      	blx	r4
 8009706:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800970a:	bd70      	pop	{r4, r5, r6, pc}

0800970c <write_submessage_acknack.isra.0>:
 800970c:	b570      	push	{r4, r5, r6, lr}
 800970e:	b092      	sub	sp, #72	@ 0x48
 8009710:	4605      	mov	r5, r0
 8009712:	460e      	mov	r6, r1
 8009714:	4614      	mov	r4, r2
 8009716:	f000 ffc1 	bl	800a69c <uxr_session_header_offset>
 800971a:	a905      	add	r1, sp, #20
 800971c:	9000      	str	r0, [sp, #0]
 800971e:	2300      	movs	r3, #0
 8009720:	a80a      	add	r0, sp, #40	@ 0x28
 8009722:	2211      	movs	r2, #17
 8009724:	f7ff fd8e 	bl	8009244 <ucdr_init_buffer_origin_offset>
 8009728:	2218      	movs	r2, #24
 800972a:	fb02 5404 	mla	r4, r2, r4, r5
 800972e:	2300      	movs	r3, #0
 8009730:	2205      	movs	r2, #5
 8009732:	3450      	adds	r4, #80	@ 0x50
 8009734:	210a      	movs	r1, #10
 8009736:	a80a      	add	r0, sp, #40	@ 0x28
 8009738:	f001 f920 	bl	800a97c <uxr_buffer_submessage_header>
 800973c:	a903      	add	r1, sp, #12
 800973e:	4620      	mov	r0, r4
 8009740:	f004 ff20 	bl	800e584 <uxr_compute_acknack>
 8009744:	ba40      	rev16	r0, r0
 8009746:	f8ad 000e 	strh.w	r0, [sp, #14]
 800974a:	a903      	add	r1, sp, #12
 800974c:	a80a      	add	r0, sp, #40	@ 0x28
 800974e:	f88d 6010 	strb.w	r6, [sp, #16]
 8009752:	f002 f9e3 	bl	800bb1c <uxr_serialize_ACKNACK_Payload>
 8009756:	2200      	movs	r2, #0
 8009758:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800975a:	4611      	mov	r1, r2
 800975c:	4628      	mov	r0, r5
 800975e:	f000 ff47 	bl	800a5f0 <uxr_stamp_session_header>
 8009762:	a80a      	add	r0, sp, #40	@ 0x28
 8009764:	f7ff fdac 	bl	80092c0 <ucdr_buffer_length>
 8009768:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800976a:	4602      	mov	r2, r0
 800976c:	a905      	add	r1, sp, #20
 800976e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8009772:	47a0      	blx	r4
 8009774:	b012      	add	sp, #72	@ 0x48
 8009776:	bd70      	pop	{r4, r5, r6, pc}

08009778 <uxr_init_session>:
 8009778:	b510      	push	{r4, lr}
 800977a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80097b0 <uxr_init_session+0x38>
 800977e:	2300      	movs	r3, #0
 8009780:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8009784:	4604      	mov	r4, r0
 8009786:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800978a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800978e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8009792:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8009796:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800979a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800979e:	2181      	movs	r1, #129	@ 0x81
 80097a0:	f000 fe92 	bl	800a4c8 <uxr_init_session_info>
 80097a4:	f104 0008 	add.w	r0, r4, #8
 80097a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ac:	f001 b802 	b.w	800a7b4 <uxr_init_stream_storage>
	...

080097b8 <uxr_set_status_callback>:
 80097b8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop

080097c0 <uxr_set_topic_callback>:
 80097c0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80097c4:	4770      	bx	lr
 80097c6:	bf00      	nop

080097c8 <uxr_set_request_callback>:
 80097c8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80097cc:	4770      	bx	lr
 80097ce:	bf00      	nop

080097d0 <uxr_set_reply_callback>:
 80097d0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop

080097d8 <uxr_create_output_best_effort_stream>:
 80097d8:	b510      	push	{r4, lr}
 80097da:	b084      	sub	sp, #16
 80097dc:	e9cd 2100 	strd	r2, r1, [sp]
 80097e0:	4604      	mov	r4, r0
 80097e2:	f000 ff5b 	bl	800a69c <uxr_session_header_offset>
 80097e6:	e9dd 2100 	ldrd	r2, r1, [sp]
 80097ea:	4603      	mov	r3, r0
 80097ec:	f104 0008 	add.w	r0, r4, #8
 80097f0:	b004      	add	sp, #16
 80097f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097f6:	f001 b827 	b.w	800a848 <uxr_add_output_best_effort_buffer>
 80097fa:	bf00      	nop

080097fc <uxr_create_output_reliable_stream>:
 80097fc:	b510      	push	{r4, lr}
 80097fe:	b088      	sub	sp, #32
 8009800:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8009804:	4604      	mov	r4, r0
 8009806:	9303      	str	r3, [sp, #12]
 8009808:	f000 ff48 	bl	800a69c <uxr_session_header_offset>
 800980c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009810:	9000      	str	r0, [sp, #0]
 8009812:	9905      	ldr	r1, [sp, #20]
 8009814:	f104 0008 	add.w	r0, r4, #8
 8009818:	f001 f82a 	bl	800a870 <uxr_add_output_reliable_buffer>
 800981c:	2200      	movs	r2, #0
 800981e:	b2c3      	uxtb	r3, r0
 8009820:	f363 0207 	bfi	r2, r3, #0, #8
 8009824:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8009828:	f363 220f 	bfi	r2, r3, #8, #8
 800982c:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8009830:	f363 4217 	bfi	r2, r3, #16, #8
 8009834:	0e03      	lsrs	r3, r0, #24
 8009836:	f363 621f 	bfi	r2, r3, #24, #8
 800983a:	4610      	mov	r0, r2
 800983c:	b008      	add	sp, #32
 800983e:	bd10      	pop	{r4, pc}

08009840 <uxr_create_input_best_effort_stream>:
 8009840:	b082      	sub	sp, #8
 8009842:	3008      	adds	r0, #8
 8009844:	b002      	add	sp, #8
 8009846:	f001 b82d 	b.w	800a8a4 <uxr_add_input_best_effort_buffer>
 800984a:	bf00      	nop

0800984c <uxr_create_input_reliable_stream>:
 800984c:	b510      	push	{r4, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	4c0b      	ldr	r4, [pc, #44]	@ (8009880 <uxr_create_input_reliable_stream+0x34>)
 8009852:	9400      	str	r4, [sp, #0]
 8009854:	3008      	adds	r0, #8
 8009856:	f001 f83b 	bl	800a8d0 <uxr_add_input_reliable_buffer>
 800985a:	2200      	movs	r2, #0
 800985c:	b2c3      	uxtb	r3, r0
 800985e:	f363 0207 	bfi	r2, r3, #0, #8
 8009862:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8009866:	f363 220f 	bfi	r2, r3, #8, #8
 800986a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800986e:	f363 4217 	bfi	r2, r3, #16, #8
 8009872:	0e03      	lsrs	r3, r0, #24
 8009874:	f363 621f 	bfi	r2, r3, #24, #8
 8009878:	4610      	mov	r0, r2
 800987a:	b004      	add	sp, #16
 800987c:	bd10      	pop	{r4, pc}
 800987e:	bf00      	nop
 8009880:	0800965d 	.word	0x0800965d

08009884 <uxr_epoch_nanos>:
 8009884:	b510      	push	{r4, lr}
 8009886:	4604      	mov	r4, r0
 8009888:	f001 f8d8 	bl	800aa3c <uxr_nanos>
 800988c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8009890:	1ac0      	subs	r0, r0, r3
 8009892:	eb61 0102 	sbc.w	r1, r1, r2
 8009896:	bd10      	pop	{r4, pc}

08009898 <uxr_flash_output_streams>:
 8009898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989c:	7e03      	ldrb	r3, [r0, #24]
 800989e:	b084      	sub	sp, #16
 80098a0:	4604      	mov	r4, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d035      	beq.n	8009912 <uxr_flash_output_streams+0x7a>
 80098a6:	f04f 0900 	mov.w	r9, #0
 80098aa:	4648      	mov	r0, r9
 80098ac:	f10d 0802 	add.w	r8, sp, #2
 80098b0:	af03      	add	r7, sp, #12
 80098b2:	ae02      	add	r6, sp, #8
 80098b4:	e006      	b.n	80098c4 <uxr_flash_output_streams+0x2c>
 80098b6:	7e23      	ldrb	r3, [r4, #24]
 80098b8:	f109 0901 	add.w	r9, r9, #1
 80098bc:	fa5f f089 	uxtb.w	r0, r9
 80098c0:	4283      	cmp	r3, r0
 80098c2:	d926      	bls.n	8009912 <uxr_flash_output_streams+0x7a>
 80098c4:	2201      	movs	r2, #1
 80098c6:	4611      	mov	r1, r2
 80098c8:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80098cc:	f000 ff1e 	bl	800a70c <uxr_stream_id>
 80098d0:	3508      	adds	r5, #8
 80098d2:	4684      	mov	ip, r0
 80098d4:	4643      	mov	r3, r8
 80098d6:	463a      	mov	r2, r7
 80098d8:	4631      	mov	r1, r6
 80098da:	4628      	mov	r0, r5
 80098dc:	f8cd c004 	str.w	ip, [sp, #4]
 80098e0:	f004 fed6 	bl	800e690 <uxr_prepare_best_effort_buffer_to_send>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	d0e6      	beq.n	80098b6 <uxr_flash_output_streams+0x1e>
 80098e8:	9b02      	ldr	r3, [sp, #8]
 80098ea:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80098ee:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80098f2:	4620      	mov	r0, r4
 80098f4:	f000 fe7c 	bl	800a5f0 <uxr_stamp_session_header>
 80098f8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80098fa:	9a03      	ldr	r2, [sp, #12]
 80098fc:	685d      	ldr	r5, [r3, #4]
 80098fe:	6818      	ldr	r0, [r3, #0]
 8009900:	9902      	ldr	r1, [sp, #8]
 8009902:	47a8      	blx	r5
 8009904:	f109 0901 	add.w	r9, r9, #1
 8009908:	7e23      	ldrb	r3, [r4, #24]
 800990a:	fa5f f089 	uxtb.w	r0, r9
 800990e:	4283      	cmp	r3, r0
 8009910:	d8d8      	bhi.n	80098c4 <uxr_flash_output_streams+0x2c>
 8009912:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8009916:	b38b      	cbz	r3, 800997c <uxr_flash_output_streams+0xe4>
 8009918:	f04f 0900 	mov.w	r9, #0
 800991c:	f10d 0802 	add.w	r8, sp, #2
 8009920:	af03      	add	r7, sp, #12
 8009922:	ae02      	add	r6, sp, #8
 8009924:	4648      	mov	r0, r9
 8009926:	2201      	movs	r2, #1
 8009928:	2102      	movs	r1, #2
 800992a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800992e:	f000 feed 	bl	800a70c <uxr_stream_id>
 8009932:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8009936:	3520      	adds	r5, #32
 8009938:	9001      	str	r0, [sp, #4]
 800993a:	e00d      	b.n	8009958 <uxr_flash_output_streams+0xc0>
 800993c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8009940:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8009944:	9b02      	ldr	r3, [sp, #8]
 8009946:	f000 fe53 	bl	800a5f0 <uxr_stamp_session_header>
 800994a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800994c:	9a03      	ldr	r2, [sp, #12]
 800994e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009952:	9902      	ldr	r1, [sp, #8]
 8009954:	6818      	ldr	r0, [r3, #0]
 8009956:	47d0      	blx	sl
 8009958:	4643      	mov	r3, r8
 800995a:	463a      	mov	r2, r7
 800995c:	4631      	mov	r1, r6
 800995e:	4628      	mov	r0, r5
 8009960:	f005 f8b4 	bl	800eacc <uxr_prepare_next_reliable_buffer_to_send>
 8009964:	4603      	mov	r3, r0
 8009966:	4620      	mov	r0, r4
 8009968:	2b00      	cmp	r3, #0
 800996a:	d1e7      	bne.n	800993c <uxr_flash_output_streams+0xa4>
 800996c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8009970:	f109 0901 	add.w	r9, r9, #1
 8009974:	fa5f f089 	uxtb.w	r0, r9
 8009978:	4283      	cmp	r3, r0
 800997a:	d8d4      	bhi.n	8009926 <uxr_flash_output_streams+0x8e>
 800997c:	b004      	add	sp, #16
 800997e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009982:	bf00      	nop

08009984 <read_submessage_info>:
 8009984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009988:	460d      	mov	r5, r1
 800998a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800998e:	4669      	mov	r1, sp
 8009990:	4607      	mov	r7, r0
 8009992:	4628      	mov	r0, r5
 8009994:	f001 feee 	bl	800b774 <uxr_deserialize_BaseObjectReply>
 8009998:	a902      	add	r1, sp, #8
 800999a:	4604      	mov	r4, r0
 800999c:	4628      	mov	r0, r5
 800999e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80099a2:	f7fe fc9d 	bl	80082e0 <ucdr_deserialize_bool>
 80099a6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80099aa:	4004      	ands	r4, r0
 80099ac:	b2e4      	uxtb	r4, r4
 80099ae:	b95b      	cbnz	r3, 80099c8 <read_submessage_info+0x44>
 80099b0:	a987      	add	r1, sp, #540	@ 0x21c
 80099b2:	4628      	mov	r0, r5
 80099b4:	f7fe fc94 	bl	80082e0 <ucdr_deserialize_bool>
 80099b8:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80099bc:	4606      	mov	r6, r0
 80099be:	b94b      	cbnz	r3, 80099d4 <read_submessage_info+0x50>
 80099c0:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80099c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c8:	a903      	add	r1, sp, #12
 80099ca:	4628      	mov	r0, r5
 80099cc:	f001 fd7a 	bl	800b4c4 <uxr_deserialize_ObjectVariant>
 80099d0:	4004      	ands	r4, r0
 80099d2:	e7ed      	b.n	80099b0 <read_submessage_info+0x2c>
 80099d4:	a988      	add	r1, sp, #544	@ 0x220
 80099d6:	4628      	mov	r0, r5
 80099d8:	f7fe fcb0 	bl	800833c <ucdr_deserialize_uint8_t>
 80099dc:	4234      	tst	r4, r6
 80099de:	d0ef      	beq.n	80099c0 <read_submessage_info+0x3c>
 80099e0:	2800      	cmp	r0, #0
 80099e2:	d0ed      	beq.n	80099c0 <read_submessage_info+0x3c>
 80099e4:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80099e8:	2b0d      	cmp	r3, #13
 80099ea:	d1e9      	bne.n	80099c0 <read_submessage_info+0x3c>
 80099ec:	a98a      	add	r1, sp, #552	@ 0x228
 80099ee:	4628      	mov	r0, r5
 80099f0:	f7ff fa4a 	bl	8008e88 <ucdr_deserialize_int16_t>
 80099f4:	b140      	cbz	r0, 8009a08 <read_submessage_info+0x84>
 80099f6:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	dd07      	ble.n	8009a0e <read_submessage_info+0x8a>
 80099fe:	f1b8 0f00 	cmp.w	r8, #0
 8009a02:	bf14      	ite	ne
 8009a04:	2001      	movne	r0, #1
 8009a06:	2002      	moveq	r0, #2
 8009a08:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8009a0c:	e7d8      	b.n	80099c0 <read_submessage_info+0x3c>
 8009a0e:	2000      	movs	r0, #0
 8009a10:	e7fa      	b.n	8009a08 <read_submessage_info+0x84>
 8009a12:	bf00      	nop

08009a14 <read_submessage_list>:
 8009a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a18:	b097      	sub	sp, #92	@ 0x5c
 8009a1a:	4ec1      	ldr	r6, [pc, #772]	@ (8009d20 <read_submessage_list+0x30c>)
 8009a1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a1e:	4604      	mov	r4, r0
 8009a20:	460d      	mov	r5, r1
 8009a22:	f04f 0801 	mov.w	r8, #1
 8009a26:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8009a2a:	aa0c      	add	r2, sp, #48	@ 0x30
 8009a2c:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8009a30:	4628      	mov	r0, r5
 8009a32:	f000 ffbd 	bl	800a9b0 <uxr_read_submessage_header>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f000 813e 	beq.w	8009cb8 <read_submessage_list+0x2a4>
 8009a3c:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8009a40:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8009a44:	3b02      	subs	r3, #2
 8009a46:	2b0d      	cmp	r3, #13
 8009a48:	d8ed      	bhi.n	8009a26 <read_submessage_list+0x12>
 8009a4a:	a101      	add	r1, pc, #4	@ (adr r1, 8009a50 <read_submessage_list+0x3c>)
 8009a4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a50:	08009caf 	.word	0x08009caf
 8009a54:	08009a27 	.word	0x08009a27
 8009a58:	08009c9f 	.word	0x08009c9f
 8009a5c:	08009c3d 	.word	0x08009c3d
 8009a60:	08009c33 	.word	0x08009c33
 8009a64:	08009a27 	.word	0x08009a27
 8009a68:	08009a27 	.word	0x08009a27
 8009a6c:	08009b93 	.word	0x08009b93
 8009a70:	08009b23 	.word	0x08009b23
 8009a74:	08009ae3 	.word	0x08009ae3
 8009a78:	08009a27 	.word	0x08009a27
 8009a7c:	08009a27 	.word	0x08009a27
 8009a80:	08009a27 	.word	0x08009a27
 8009a84:	08009a89 	.word	0x08009a89
 8009a88:	a910      	add	r1, sp, #64	@ 0x40
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	f002 f896 	bl	800bbbc <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8009a90:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8009a94:	f1b9 0f00 	cmp.w	r9, #0
 8009a98:	f000 8116 	beq.w	8009cc8 <read_submessage_list+0x2b4>
 8009a9c:	f000 ffce 	bl	800aa3c <uxr_nanos>
 8009aa0:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8009aa8:	2100      	movs	r1, #0
 8009aaa:	468c      	mov	ip, r1
 8009aac:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8009ab0:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8009ab4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009ab6:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8009ab8:	468c      	mov	ip, r1
 8009aba:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8009abe:	46e2      	mov	sl, ip
 8009ac0:	46bc      	mov	ip, r7
 8009ac2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8009ac6:	fbc0 7106 	smlal	r7, r1, r0, r6
 8009aca:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8009ace:	e9cd 7100 	strd	r7, r1, [sp]
 8009ad2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8009ad6:	9106      	str	r1, [sp, #24]
 8009ad8:	4620      	mov	r0, r4
 8009ada:	47c8      	blx	r9
 8009adc:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8009ae0:	e7a1      	b.n	8009a26 <read_submessage_list+0x12>
 8009ae2:	a910      	add	r1, sp, #64	@ 0x40
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	f002 f857 	bl	800bb98 <uxr_deserialize_HEARTBEAT_Payload>
 8009aea:	2100      	movs	r1, #0
 8009aec:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8009af0:	f000 fe36 	bl	800a760 <uxr_stream_id_from_raw>
 8009af4:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8009af8:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009afa:	4639      	mov	r1, r7
 8009afc:	f104 0008 	add.w	r0, r4, #8
 8009b00:	f000 ff1c 	bl	800a93c <uxr_get_input_reliable_stream>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	d08e      	beq.n	8009a26 <read_submessage_list+0x12>
 8009b08:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8009b0c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8009b10:	f004 fd2c 	bl	800e56c <uxr_process_heartbeat>
 8009b14:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8009b18:	463a      	mov	r2, r7
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f7ff fdf6 	bl	800970c <write_submessage_acknack.isra.0>
 8009b20:	e781      	b.n	8009a26 <read_submessage_list+0x12>
 8009b22:	a910      	add	r1, sp, #64	@ 0x40
 8009b24:	4628      	mov	r0, r5
 8009b26:	f002 f80f 	bl	800bb48 <uxr_deserialize_ACKNACK_Payload>
 8009b2a:	2100      	movs	r1, #0
 8009b2c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8009b30:	f000 fe16 	bl	800a760 <uxr_stream_id_from_raw>
 8009b34:	900d      	str	r0, [sp, #52]	@ 0x34
 8009b36:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8009b3a:	f104 0008 	add.w	r0, r4, #8
 8009b3e:	f000 fee9 	bl	800a914 <uxr_get_output_reliable_stream>
 8009b42:	4607      	mov	r7, r0
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f43f af6e 	beq.w	8009a26 <read_submessage_list+0x12>
 8009b4a:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8009b4e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8009b52:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8009b56:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8009b5a:	b289      	uxth	r1, r1
 8009b5c:	f005 f860 	bl	800ec20 <uxr_process_acknack>
 8009b60:	4638      	mov	r0, r7
 8009b62:	f005 f81d 	bl	800eba0 <uxr_begin_output_nack_buffer_it>
 8009b66:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8009b6a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8009b6e:	e006      	b.n	8009b7e <read_submessage_list+0x16a>
 8009b70:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8009b72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009b74:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8009b78:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b7a:	6818      	ldr	r0, [r3, #0]
 8009b7c:	47c8      	blx	r9
 8009b7e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8009b82:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009b84:	4651      	mov	r1, sl
 8009b86:	4638      	mov	r0, r7
 8009b88:	f005 f80c 	bl	800eba4 <uxr_next_reliable_nack_buffer_to_send>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d1ef      	bne.n	8009b70 <read_submessage_list+0x15c>
 8009b90:	e749      	b.n	8009a26 <read_submessage_list+0x12>
 8009b92:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8009b96:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 8009b9a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8009b9e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8009ba2:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8009ba6:	4651      	mov	r1, sl
 8009ba8:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8009bac:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8009bb0:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8009bb4:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8009bb8:	4628      	mov	r0, r5
 8009bba:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8009bbe:	f001 fd23 	bl	800b608 <uxr_deserialize_BaseObjectRequest>
 8009bc2:	4650      	mov	r0, sl
 8009bc4:	a90f      	add	r1, sp, #60	@ 0x3c
 8009bc6:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8009bca:	f000 fd8d 	bl	800a6e8 <uxr_parse_base_object_request>
 8009bce:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8009bd2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009bd4:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8009bd8:	9110      	str	r1, [sp, #64]	@ 0x40
 8009bda:	3f04      	subs	r7, #4
 8009bdc:	f009 090e 	and.w	r9, r9, #14
 8009be0:	b2bf      	uxth	r7, r7
 8009be2:	f1bb 0f00 	cmp.w	fp, #0
 8009be6:	d006      	beq.n	8009bf6 <read_submessage_list+0x1e2>
 8009be8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8009bec:	9300      	str	r3, [sp, #0]
 8009bee:	4652      	mov	r2, sl
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	47d8      	blx	fp
 8009bf6:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8009bf8:	b16a      	cbz	r2, 8009c16 <read_submessage_list+0x202>
 8009bfa:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8009bfc:	2100      	movs	r1, #0
 8009bfe:	3802      	subs	r0, #2
 8009c00:	e002      	b.n	8009c08 <read_submessage_list+0x1f4>
 8009c02:	3101      	adds	r1, #1
 8009c04:	4291      	cmp	r1, r2
 8009c06:	d006      	beq.n	8009c16 <read_submessage_list+0x202>
 8009c08:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8009c0c:	4553      	cmp	r3, sl
 8009c0e:	d1f8      	bne.n	8009c02 <read_submessage_list+0x1ee>
 8009c10:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8009c12:	2200      	movs	r2, #0
 8009c14:	545a      	strb	r2, [r3, r1]
 8009c16:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8009c1a:	9102      	str	r1, [sp, #8]
 8009c1c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009c1e:	9101      	str	r1, [sp, #4]
 8009c20:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009c22:	9100      	str	r1, [sp, #0]
 8009c24:	464b      	mov	r3, r9
 8009c26:	463a      	mov	r2, r7
 8009c28:	4629      	mov	r1, r5
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f005 f87c 	bl	800ed28 <read_submessage_format>
 8009c30:	e6f9      	b.n	8009a26 <read_submessage_list+0x12>
 8009c32:	4629      	mov	r1, r5
 8009c34:	4620      	mov	r0, r4
 8009c36:	f7ff fea5 	bl	8009984 <read_submessage_info>
 8009c3a:	e6f4      	b.n	8009a26 <read_submessage_list+0x12>
 8009c3c:	2a00      	cmp	r2, #0
 8009c3e:	d03e      	beq.n	8009cbe <read_submessage_list+0x2aa>
 8009c40:	a910      	add	r1, sp, #64	@ 0x40
 8009c42:	4628      	mov	r0, r5
 8009c44:	f001 fedc 	bl	800ba00 <uxr_deserialize_STATUS_Payload>
 8009c48:	a90e      	add	r1, sp, #56	@ 0x38
 8009c4a:	aa0d      	add	r2, sp, #52	@ 0x34
 8009c4c:	a810      	add	r0, sp, #64	@ 0x40
 8009c4e:	f000 fd4b 	bl	800a6e8 <uxr_parse_base_object_request>
 8009c52:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8009c56:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009c58:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8009c5c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8009c60:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009c62:	f1ba 0f00 	cmp.w	sl, #0
 8009c66:	d006      	beq.n	8009c76 <read_submessage_list+0x262>
 8009c68:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	463a      	mov	r2, r7
 8009c70:	464b      	mov	r3, r9
 8009c72:	4620      	mov	r0, r4
 8009c74:	47d0      	blx	sl
 8009c76:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8009c78:	2a00      	cmp	r2, #0
 8009c7a:	f43f aed4 	beq.w	8009a26 <read_submessage_list+0x12>
 8009c7e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8009c80:	2100      	movs	r1, #0
 8009c82:	3802      	subs	r0, #2
 8009c84:	e003      	b.n	8009c8e <read_submessage_list+0x27a>
 8009c86:	3101      	adds	r1, #1
 8009c88:	4291      	cmp	r1, r2
 8009c8a:	f43f aecc 	beq.w	8009a26 <read_submessage_list+0x12>
 8009c8e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8009c92:	42bb      	cmp	r3, r7
 8009c94:	d1f7      	bne.n	8009c86 <read_submessage_list+0x272>
 8009c96:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8009c98:	f803 9001 	strb.w	r9, [r3, r1]
 8009c9c:	e6c3      	b.n	8009a26 <read_submessage_list+0x12>
 8009c9e:	2a00      	cmp	r2, #0
 8009ca0:	f47f aec1 	bne.w	8009a26 <read_submessage_list+0x12>
 8009ca4:	4629      	mov	r1, r5
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f000 fc64 	bl	800a574 <uxr_read_create_session_status>
 8009cac:	e6bb      	b.n	8009a26 <read_submessage_list+0x12>
 8009cae:	4629      	mov	r1, r5
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f7ff fcf5 	bl	80096a0 <read_submessage_get_info>
 8009cb6:	e6b6      	b.n	8009a26 <read_submessage_list+0x12>
 8009cb8:	b017      	add	sp, #92	@ 0x5c
 8009cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f000 fc63 	bl	800a58c <uxr_read_delete_session_status>
 8009cc6:	e6ae      	b.n	8009a26 <read_submessage_list+0x12>
 8009cc8:	f000 feb8 	bl	800aa3c <uxr_nanos>
 8009ccc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009cce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009cd0:	464f      	mov	r7, r9
 8009cd2:	fbc3 2706 	smlal	r2, r7, r3, r6
 8009cd6:	1812      	adds	r2, r2, r0
 8009cd8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009cda:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8009cdc:	eb47 0101 	adc.w	r1, r7, r1
 8009ce0:	464f      	mov	r7, r9
 8009ce2:	fbc3 0706 	smlal	r0, r7, r3, r6
 8009ce6:	463b      	mov	r3, r7
 8009ce8:	4684      	mov	ip, r0
 8009cea:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 8009cee:	fbc7 0906 	smlal	r0, r9, r7, r6
 8009cf2:	eb1c 0c00 	adds.w	ip, ip, r0
 8009cf6:	464f      	mov	r7, r9
 8009cf8:	eb43 0307 	adc.w	r3, r3, r7
 8009cfc:	ebb2 0c0c 	subs.w	ip, r2, ip
 8009d00:	eb61 0303 	sbc.w	r3, r1, r3
 8009d04:	0fda      	lsrs	r2, r3, #31
 8009d06:	eb12 020c 	adds.w	r2, r2, ip
 8009d0a:	f143 0300 	adc.w	r3, r3, #0
 8009d0e:	0852      	lsrs	r2, r2, #1
 8009d10:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8009d14:	105b      	asrs	r3, r3, #1
 8009d16:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8009d1a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8009d1e:	e6dd      	b.n	8009adc <read_submessage_list+0xc8>
 8009d20:	3b9aca00 	.word	0x3b9aca00

08009d24 <listen_message_reliably>:
 8009d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d28:	1e0b      	subs	r3, r1, #0
 8009d2a:	b09d      	sub	sp, #116	@ 0x74
 8009d2c:	bfb8      	it	lt
 8009d2e:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8009d32:	4680      	mov	r8, r0
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	f000 fe67 	bl	800aa08 <uxr_millis>
 8009d3a:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8009d3e:	4681      	mov	r9, r0
 8009d40:	2a00      	cmp	r2, #0
 8009d42:	f000 80a1 	beq.w	8009e88 <listen_message_reliably+0x164>
 8009d46:	2600      	movs	r6, #0
 8009d48:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009d4c:	f04f 3bff 	mov.w	fp, #4294967295
 8009d50:	9303      	str	r3, [sp, #12]
 8009d52:	4630      	mov	r0, r6
 8009d54:	460f      	mov	r7, r1
 8009d56:	e00f      	b.n	8009d78 <listen_message_reliably+0x54>
 8009d58:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8009d5c:	9903      	ldr	r1, [sp, #12]
 8009d5e:	455a      	cmp	r2, fp
 8009d60:	f106 0601 	add.w	r6, r6, #1
 8009d64:	eb73 0101 	sbcs.w	r1, r3, r1
 8009d68:	b2f0      	uxtb	r0, r6
 8009d6a:	da01      	bge.n	8009d70 <listen_message_reliably+0x4c>
 8009d6c:	4693      	mov	fp, r2
 8009d6e:	9303      	str	r3, [sp, #12]
 8009d70:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8009d74:	4283      	cmp	r3, r0
 8009d76:	d960      	bls.n	8009e3a <listen_message_reliably+0x116>
 8009d78:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8009d7c:	2102      	movs	r1, #2
 8009d7e:	2201      	movs	r2, #1
 8009d80:	f000 fcc4 	bl	800a70c <uxr_stream_id>
 8009d84:	00e4      	lsls	r4, r4, #3
 8009d86:	f104 0520 	add.w	r5, r4, #32
 8009d8a:	4445      	add	r5, r8
 8009d8c:	4601      	mov	r1, r0
 8009d8e:	463b      	mov	r3, r7
 8009d90:	464a      	mov	r2, r9
 8009d92:	4628      	mov	r0, r5
 8009d94:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d96:	f004 fed9 	bl	800eb4c <uxr_update_output_stream_heartbeat_timestamp>
 8009d9a:	eb08 0304 	add.w	r3, r8, r4
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d0da      	beq.n	8009d58 <listen_message_reliably+0x34>
 8009da2:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8009da6:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8009daa:	9304      	str	r3, [sp, #16]
 8009dac:	4640      	mov	r0, r8
 8009dae:	f000 fc75 	bl	800a69c <uxr_session_header_offset>
 8009db2:	3501      	adds	r5, #1
 8009db4:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8009db8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8009dbc:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	2211      	movs	r2, #17
 8009dc4:	9000      	str	r0, [sp, #0]
 8009dc6:	a90c      	add	r1, sp, #48	@ 0x30
 8009dc8:	4650      	mov	r0, sl
 8009dca:	f7ff fa3b 	bl	8009244 <ucdr_init_buffer_origin_offset>
 8009dce:	2300      	movs	r3, #0
 8009dd0:	2205      	movs	r2, #5
 8009dd2:	210b      	movs	r1, #11
 8009dd4:	4650      	mov	r0, sl
 8009dd6:	f000 fdd1 	bl	800a97c <uxr_buffer_submessage_header>
 8009dda:	8968      	ldrh	r0, [r5, #10]
 8009ddc:	2101      	movs	r1, #1
 8009dde:	f005 f86d 	bl	800eebc <uxr_seq_num_add>
 8009de2:	892b      	ldrh	r3, [r5, #8]
 8009de4:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8009de8:	4602      	mov	r2, r0
 8009dea:	9b04      	ldr	r3, [sp, #16]
 8009dec:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8009df0:	a90a      	add	r1, sp, #40	@ 0x28
 8009df2:	4650      	mov	r0, sl
 8009df4:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8009df8:	f001 feba 	bl	800bb70 <uxr_serialize_HEARTBEAT_Payload>
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4611      	mov	r1, r2
 8009e00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e02:	4640      	mov	r0, r8
 8009e04:	f000 fbf4 	bl	800a5f0 <uxr_stamp_session_header>
 8009e08:	4650      	mov	r0, sl
 8009e0a:	f7ff fa59 	bl	80092c0 <ucdr_buffer_length>
 8009e0e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8009e12:	4602      	mov	r2, r0
 8009e14:	a90c      	add	r1, sp, #48	@ 0x30
 8009e16:	e9d3 0500 	ldrd	r0, r5, [r3]
 8009e1a:	4444      	add	r4, r8
 8009e1c:	47a8      	blx	r5
 8009e1e:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8009e22:	9903      	ldr	r1, [sp, #12]
 8009e24:	455a      	cmp	r2, fp
 8009e26:	f106 0601 	add.w	r6, r6, #1
 8009e2a:	eb73 0101 	sbcs.w	r1, r3, r1
 8009e2e:	b2f0      	uxtb	r0, r6
 8009e30:	db9c      	blt.n	8009d6c <listen_message_reliably+0x48>
 8009e32:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8009e36:	4283      	cmp	r3, r0
 8009e38:	d89e      	bhi.n	8009d78 <listen_message_reliably+0x54>
 8009e3a:	9a03      	ldr	r2, [sp, #12]
 8009e3c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009e40:	429a      	cmp	r2, r3
 8009e42:	bf08      	it	eq
 8009e44:	f1bb 3fff 	cmpeq.w	fp, #4294967295
 8009e48:	d01e      	beq.n	8009e88 <listen_message_reliably+0x164>
 8009e4a:	ebab 0309 	sub.w	r3, fp, r9
 8009e4e:	9905      	ldr	r1, [sp, #20]
 8009e50:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	bf08      	it	eq
 8009e58:	2301      	moveq	r3, #1
 8009e5a:	4299      	cmp	r1, r3
 8009e5c:	bfa8      	it	ge
 8009e5e:	4619      	movge	r1, r3
 8009e60:	6894      	ldr	r4, [r2, #8]
 8009e62:	6810      	ldr	r0, [r2, #0]
 8009e64:	4689      	mov	r9, r1
 8009e66:	460b      	mov	r3, r1
 8009e68:	aa08      	add	r2, sp, #32
 8009e6a:	a907      	add	r1, sp, #28
 8009e6c:	47a0      	blx	r4
 8009e6e:	b968      	cbnz	r0, 8009e8c <listen_message_reliably+0x168>
 8009e70:	9b05      	ldr	r3, [sp, #20]
 8009e72:	eba3 0309 	sub.w	r3, r3, r9
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	9305      	str	r3, [sp, #20]
 8009e7a:	f73f af5c 	bgt.w	8009d36 <listen_message_reliably+0x12>
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4620      	mov	r0, r4
 8009e82:	b01d      	add	sp, #116	@ 0x74
 8009e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e88:	9b05      	ldr	r3, [sp, #20]
 8009e8a:	e7e0      	b.n	8009e4e <listen_message_reliably+0x12a>
 8009e8c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8009e90:	4604      	mov	r4, r0
 8009e92:	a80c      	add	r0, sp, #48	@ 0x30
 8009e94:	f7ff f9e8 	bl	8009268 <ucdr_init_buffer>
 8009e98:	2500      	movs	r5, #0
 8009e9a:	f10d 031a 	add.w	r3, sp, #26
 8009e9e:	aa06      	add	r2, sp, #24
 8009ea0:	a90c      	add	r1, sp, #48	@ 0x30
 8009ea2:	4640      	mov	r0, r8
 8009ea4:	f88d 5018 	strb.w	r5, [sp, #24]
 8009ea8:	f000 fbb6 	bl	800a618 <uxr_read_session_header>
 8009eac:	b918      	cbnz	r0, 8009eb6 <listen_message_reliably+0x192>
 8009eae:	4620      	mov	r0, r4
 8009eb0:	b01d      	add	sp, #116	@ 0x74
 8009eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8009ebc:	f000 fc50 	bl	800a760 <uxr_stream_id_from_raw>
 8009ec0:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8009ec4:	2d01      	cmp	r5, #1
 8009ec6:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8009eca:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8009ece:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8009ed2:	d04b      	beq.n	8009f6c <listen_message_reliably+0x248>
 8009ed4:	2d02      	cmp	r5, #2
 8009ed6:	d00f      	beq.n	8009ef8 <listen_message_reliably+0x1d4>
 8009ed8:	2d00      	cmp	r5, #0
 8009eda:	d1e8      	bne.n	8009eae <listen_message_reliably+0x18a>
 8009edc:	4629      	mov	r1, r5
 8009ede:	4628      	mov	r0, r5
 8009ee0:	f000 fc3e 	bl	800a760 <uxr_stream_id_from_raw>
 8009ee4:	a90c      	add	r1, sp, #48	@ 0x30
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	4640      	mov	r0, r8
 8009eea:	920a      	str	r2, [sp, #40]	@ 0x28
 8009eec:	f7ff fd92 	bl	8009a14 <read_submessage_list>
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	b01d      	add	sp, #116	@ 0x74
 8009ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef8:	4631      	mov	r1, r6
 8009efa:	f108 0008 	add.w	r0, r8, #8
 8009efe:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8009f02:	f000 fd1b 	bl	800a93c <uxr_get_input_reliable_stream>
 8009f06:	4607      	mov	r7, r0
 8009f08:	b338      	cbz	r0, 8009f5a <listen_message_reliably+0x236>
 8009f0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f0c:	9203      	str	r2, [sp, #12]
 8009f0e:	a80c      	add	r0, sp, #48	@ 0x30
 8009f10:	f7ff f9da 	bl	80092c8 <ucdr_buffer_remaining>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f10d 0019 	add.w	r0, sp, #25
 8009f1a:	9000      	str	r0, [sp, #0]
 8009f1c:	9a03      	ldr	r2, [sp, #12]
 8009f1e:	4651      	mov	r1, sl
 8009f20:	4638      	mov	r0, r7
 8009f22:	f004 fa29 	bl	800e378 <uxr_receive_reliable_message>
 8009f26:	b1c0      	cbz	r0, 8009f5a <listen_message_reliably+0x236>
 8009f28:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8009f2c:	b393      	cbz	r3, 8009f94 <listen_message_reliably+0x270>
 8009f2e:	ad14      	add	r5, sp, #80	@ 0x50
 8009f30:	f04f 0a02 	mov.w	sl, #2
 8009f34:	e00a      	b.n	8009f4c <listen_message_reliably+0x228>
 8009f36:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8009f3a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8009f3e:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8009f42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f44:	4629      	mov	r1, r5
 8009f46:	4640      	mov	r0, r8
 8009f48:	f7ff fd64 	bl	8009a14 <read_submessage_list>
 8009f4c:	2204      	movs	r2, #4
 8009f4e:	4629      	mov	r1, r5
 8009f50:	4638      	mov	r0, r7
 8009f52:	f004 fa91 	bl	800e478 <uxr_next_input_reliable_buffer_available>
 8009f56:	2800      	cmp	r0, #0
 8009f58:	d1ed      	bne.n	8009f36 <listen_message_reliably+0x212>
 8009f5a:	4640      	mov	r0, r8
 8009f5c:	4632      	mov	r2, r6
 8009f5e:	4649      	mov	r1, r9
 8009f60:	f7ff fbd4 	bl	800970c <write_submessage_acknack.isra.0>
 8009f64:	4620      	mov	r0, r4
 8009f66:	b01d      	add	sp, #116	@ 0x74
 8009f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	f108 0008 	add.w	r0, r8, #8
 8009f72:	f000 fcd9 	bl	800a928 <uxr_get_input_best_effort_stream>
 8009f76:	2800      	cmp	r0, #0
 8009f78:	d099      	beq.n	8009eae <listen_message_reliably+0x18a>
 8009f7a:	4651      	mov	r1, sl
 8009f7c:	f004 f968 	bl	800e250 <uxr_receive_best_effort_message>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d094      	beq.n	8009eae <listen_message_reliably+0x18a>
 8009f84:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8009f88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f8a:	a90c      	add	r1, sp, #48	@ 0x30
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	f7ff fd41 	bl	8009a14 <read_submessage_list>
 8009f92:	e78c      	b.n	8009eae <listen_message_reliably+0x18a>
 8009f94:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8009f98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f9a:	a90c      	add	r1, sp, #48	@ 0x30
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	f7ff fd39 	bl	8009a14 <read_submessage_list>
 8009fa2:	e7c4      	b.n	8009f2e <listen_message_reliably+0x20a>

08009fa4 <uxr_run_session_until_confirm_delivery>:
 8009fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa8:	4606      	mov	r6, r0
 8009faa:	460d      	mov	r5, r1
 8009fac:	f000 fd2c 	bl	800aa08 <uxr_millis>
 8009fb0:	4607      	mov	r7, r0
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	f7ff fc70 	bl	8009898 <uxr_flash_output_streams>
 8009fb8:	2d00      	cmp	r5, #0
 8009fba:	f106 0808 	add.w	r8, r6, #8
 8009fbe:	bfa8      	it	ge
 8009fc0:	462c      	movge	r4, r5
 8009fc2:	da07      	bge.n	8009fd4 <uxr_run_session_until_confirm_delivery+0x30>
 8009fc4:	e00e      	b.n	8009fe4 <uxr_run_session_until_confirm_delivery+0x40>
 8009fc6:	f7ff fead 	bl	8009d24 <listen_message_reliably>
 8009fca:	f000 fd1d 	bl	800aa08 <uxr_millis>
 8009fce:	1bc3      	subs	r3, r0, r7
 8009fd0:	1aec      	subs	r4, r5, r3
 8009fd2:	d407      	bmi.n	8009fe4 <uxr_run_session_until_confirm_delivery+0x40>
 8009fd4:	4640      	mov	r0, r8
 8009fd6:	f000 fcbb 	bl	800a950 <uxr_output_streams_confirmed>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	4621      	mov	r1, r4
 8009fde:	4630      	mov	r0, r6
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d0f0      	beq.n	8009fc6 <uxr_run_session_until_confirm_delivery+0x22>
 8009fe4:	4640      	mov	r0, r8
 8009fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fea:	f000 bcb1 	b.w	800a950 <uxr_output_streams_confirmed>
 8009fee:	bf00      	nop

08009ff0 <uxr_run_session_until_all_status>:
 8009ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff4:	9c08      	ldr	r4, [sp, #32]
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	460f      	mov	r7, r1
 8009ffa:	4691      	mov	r9, r2
 8009ffc:	461d      	mov	r5, r3
 8009ffe:	f7ff fc4b 	bl	8009898 <uxr_flash_output_streams>
 800a002:	b124      	cbz	r4, 800a00e <uxr_run_session_until_all_status+0x1e>
 800a004:	4622      	mov	r2, r4
 800a006:	21ff      	movs	r1, #255	@ 0xff
 800a008:	4628      	mov	r0, r5
 800a00a:	f006 fc33 	bl	8010874 <memset>
 800a00e:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 800a012:	67f4      	str	r4, [r6, #124]	@ 0x7c
 800a014:	f000 fcf8 	bl	800aa08 <uxr_millis>
 800a018:	3d01      	subs	r5, #1
 800a01a:	f1a9 0902 	sub.w	r9, r9, #2
 800a01e:	4680      	mov	r8, r0
 800a020:	4639      	mov	r1, r7
 800a022:	4630      	mov	r0, r6
 800a024:	f7ff fe7e 	bl	8009d24 <listen_message_reliably>
 800a028:	f000 fcee 	bl	800aa08 <uxr_millis>
 800a02c:	eba0 0008 	sub.w	r0, r0, r8
 800a030:	1a39      	subs	r1, r7, r0
 800a032:	b344      	cbz	r4, 800a086 <uxr_run_session_until_all_status+0x96>
 800a034:	4628      	mov	r0, r5
 800a036:	46ac      	mov	ip, r5
 800a038:	2301      	movs	r3, #1
 800a03a:	e002      	b.n	800a042 <uxr_run_session_until_all_status+0x52>
 800a03c:	42a3      	cmp	r3, r4
 800a03e:	d20d      	bcs.n	800a05c <uxr_run_session_until_all_status+0x6c>
 800a040:	3301      	adds	r3, #1
 800a042:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 800a046:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 800a04a:	d1f7      	bne.n	800a03c <uxr_run_session_until_all_status+0x4c>
 800a04c:	42a3      	cmp	r3, r4
 800a04e:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 800a052:	d213      	bcs.n	800a07c <uxr_run_session_until_all_status+0x8c>
 800a054:	2a00      	cmp	r2, #0
 800a056:	d0f3      	beq.n	800a040 <uxr_run_session_until_all_status+0x50>
 800a058:	2900      	cmp	r1, #0
 800a05a:	dce2      	bgt.n	800a022 <uxr_run_session_until_all_status+0x32>
 800a05c:	2300      	movs	r3, #0
 800a05e:	67f3      	str	r3, [r6, #124]	@ 0x7c
 800a060:	442c      	add	r4, r5
 800a062:	e001      	b.n	800a068 <uxr_run_session_until_all_status+0x78>
 800a064:	2b01      	cmp	r3, #1
 800a066:	d812      	bhi.n	800a08e <uxr_run_session_until_all_status+0x9e>
 800a068:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800a06c:	4284      	cmp	r4, r0
 800a06e:	d1f9      	bne.n	800a064 <uxr_run_session_until_all_status+0x74>
 800a070:	2b01      	cmp	r3, #1
 800a072:	bf8c      	ite	hi
 800a074:	2000      	movhi	r0, #0
 800a076:	2001      	movls	r0, #1
 800a078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a07c:	2900      	cmp	r1, #0
 800a07e:	dded      	ble.n	800a05c <uxr_run_session_until_all_status+0x6c>
 800a080:	2a00      	cmp	r2, #0
 800a082:	d1ce      	bne.n	800a022 <uxr_run_session_until_all_status+0x32>
 800a084:	e7ea      	b.n	800a05c <uxr_run_session_until_all_status+0x6c>
 800a086:	67f4      	str	r4, [r6, #124]	@ 0x7c
 800a088:	2001      	movs	r0, #1
 800a08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a08e:	2000      	movs	r0, #0
 800a090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800a094 <wait_session_status>:
 800a094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a098:	4604      	mov	r4, r0
 800a09a:	b09d      	sub	sp, #116	@ 0x74
 800a09c:	20ff      	movs	r0, #255	@ 0xff
 800a09e:	7160      	strb	r0, [r4, #5]
 800a0a0:	9303      	str	r3, [sp, #12]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f000 80b6 	beq.w	800a214 <wait_session_status+0x180>
 800a0a8:	468a      	mov	sl, r1
 800a0aa:	4691      	mov	r9, r2
 800a0ac:	f04f 0b00 	mov.w	fp, #0
 800a0b0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800a0b2:	464a      	mov	r2, r9
 800a0b4:	e9d3 0500 	ldrd	r0, r5, [r3]
 800a0b8:	4651      	mov	r1, sl
 800a0ba:	47a8      	blx	r5
 800a0bc:	f000 fca4 	bl	800aa08 <uxr_millis>
 800a0c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a0c4:	4605      	mov	r5, r0
 800a0c6:	e009      	b.n	800a0dc <wait_session_status+0x48>
 800a0c8:	f000 fc9e 	bl	800aa08 <uxr_millis>
 800a0cc:	1b40      	subs	r0, r0, r5
 800a0ce:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	dd40      	ble.n	800a158 <wait_session_status+0xc4>
 800a0d6:	7960      	ldrb	r0, [r4, #5]
 800a0d8:	28ff      	cmp	r0, #255	@ 0xff
 800a0da:	d145      	bne.n	800a168 <wait_session_status+0xd4>
 800a0dc:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800a0de:	a908      	add	r1, sp, #32
 800a0e0:	6896      	ldr	r6, [r2, #8]
 800a0e2:	6810      	ldr	r0, [r2, #0]
 800a0e4:	aa09      	add	r2, sp, #36	@ 0x24
 800a0e6:	47b0      	blx	r6
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	d0ed      	beq.n	800a0c8 <wait_session_status+0x34>
 800a0ec:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 800a0f0:	a80c      	add	r0, sp, #48	@ 0x30
 800a0f2:	f7ff f8b9 	bl	8009268 <ucdr_init_buffer>
 800a0f6:	2600      	movs	r6, #0
 800a0f8:	f10d 031e 	add.w	r3, sp, #30
 800a0fc:	aa07      	add	r2, sp, #28
 800a0fe:	a90c      	add	r1, sp, #48	@ 0x30
 800a100:	4620      	mov	r0, r4
 800a102:	f88d 601c 	strb.w	r6, [sp, #28]
 800a106:	f000 fa87 	bl	800a618 <uxr_read_session_header>
 800a10a:	2800      	cmp	r0, #0
 800a10c:	d0dc      	beq.n	800a0c8 <wait_session_status+0x34>
 800a10e:	4631      	mov	r1, r6
 800a110:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800a114:	f000 fb24 	bl	800a760 <uxr_stream_id_from_raw>
 800a118:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800a11c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800a120:	9302      	str	r3, [sp, #8]
 800a122:	2f01      	cmp	r7, #1
 800a124:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 800a128:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800a12c:	d05c      	beq.n	800a1e8 <wait_session_status+0x154>
 800a12e:	2f02      	cmp	r7, #2
 800a130:	d020      	beq.n	800a174 <wait_session_status+0xe0>
 800a132:	2f00      	cmp	r7, #0
 800a134:	d1c8      	bne.n	800a0c8 <wait_session_status+0x34>
 800a136:	4639      	mov	r1, r7
 800a138:	4638      	mov	r0, r7
 800a13a:	f000 fb11 	bl	800a760 <uxr_stream_id_from_raw>
 800a13e:	a90c      	add	r1, sp, #48	@ 0x30
 800a140:	4602      	mov	r2, r0
 800a142:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a144:	4620      	mov	r0, r4
 800a146:	f7ff fc65 	bl	8009a14 <read_submessage_list>
 800a14a:	f000 fc5d 	bl	800aa08 <uxr_millis>
 800a14e:	1b40      	subs	r0, r0, r5
 800a150:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800a154:	2b00      	cmp	r3, #0
 800a156:	dcbe      	bgt.n	800a0d6 <wait_session_status+0x42>
 800a158:	9b03      	ldr	r3, [sp, #12]
 800a15a:	7960      	ldrb	r0, [r4, #5]
 800a15c:	f10b 0b01 	add.w	fp, fp, #1
 800a160:	455b      	cmp	r3, fp
 800a162:	d001      	beq.n	800a168 <wait_session_status+0xd4>
 800a164:	28ff      	cmp	r0, #255	@ 0xff
 800a166:	d0a3      	beq.n	800a0b0 <wait_session_status+0x1c>
 800a168:	38ff      	subs	r0, #255	@ 0xff
 800a16a:	bf18      	it	ne
 800a16c:	2001      	movne	r0, #1
 800a16e:	b01d      	add	sp, #116	@ 0x74
 800a170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a174:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 800a178:	9304      	str	r3, [sp, #16]
 800a17a:	4631      	mov	r1, r6
 800a17c:	f104 0008 	add.w	r0, r4, #8
 800a180:	f000 fbdc 	bl	800a93c <uxr_get_input_reliable_stream>
 800a184:	4680      	mov	r8, r0
 800a186:	b348      	cbz	r0, 800a1dc <wait_session_status+0x148>
 800a188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a18a:	9205      	str	r2, [sp, #20]
 800a18c:	a80c      	add	r0, sp, #48	@ 0x30
 800a18e:	f7ff f89b 	bl	80092c8 <ucdr_buffer_remaining>
 800a192:	4603      	mov	r3, r0
 800a194:	f10d 001d 	add.w	r0, sp, #29
 800a198:	9000      	str	r0, [sp, #0]
 800a19a:	9a05      	ldr	r2, [sp, #20]
 800a19c:	9902      	ldr	r1, [sp, #8]
 800a19e:	4640      	mov	r0, r8
 800a1a0:	f004 f8ea 	bl	800e378 <uxr_receive_reliable_message>
 800a1a4:	b1d0      	cbz	r0, 800a1dc <wait_session_status+0x148>
 800a1a6:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d03a      	beq.n	800a224 <wait_session_status+0x190>
 800a1ae:	9f04      	ldr	r7, [sp, #16]
 800a1b0:	e00a      	b.n	800a1c8 <wait_session_status+0x134>
 800a1b2:	f04f 0302 	mov.w	r3, #2
 800a1b6:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 800a1ba:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 800a1be:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 800a1c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a1c4:	f7ff fc26 	bl	8009a14 <read_submessage_list>
 800a1c8:	a914      	add	r1, sp, #80	@ 0x50
 800a1ca:	2204      	movs	r2, #4
 800a1cc:	4640      	mov	r0, r8
 800a1ce:	f004 f953 	bl	800e478 <uxr_next_input_reliable_buffer_available>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	a914      	add	r1, sp, #80	@ 0x50
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1ea      	bne.n	800a1b2 <wait_session_status+0x11e>
 800a1dc:	9904      	ldr	r1, [sp, #16]
 800a1de:	4632      	mov	r2, r6
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	f7ff fa93 	bl	800970c <write_submessage_acknack.isra.0>
 800a1e6:	e76f      	b.n	800a0c8 <wait_session_status+0x34>
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	f104 0008 	add.w	r0, r4, #8
 800a1ee:	f000 fb9b 	bl	800a928 <uxr_get_input_best_effort_stream>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	f43f af68 	beq.w	800a0c8 <wait_session_status+0x34>
 800a1f8:	9902      	ldr	r1, [sp, #8]
 800a1fa:	f004 f829 	bl	800e250 <uxr_receive_best_effort_message>
 800a1fe:	2800      	cmp	r0, #0
 800a200:	f43f af62 	beq.w	800a0c8 <wait_session_status+0x34>
 800a204:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 800a208:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a20a:	a90c      	add	r1, sp, #48	@ 0x30
 800a20c:	4620      	mov	r0, r4
 800a20e:	f7ff fc01 	bl	8009a14 <read_submessage_list>
 800a212:	e759      	b.n	800a0c8 <wait_session_status+0x34>
 800a214:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800a216:	e9d3 0400 	ldrd	r0, r4, [r3]
 800a21a:	47a0      	blx	r4
 800a21c:	2001      	movs	r0, #1
 800a21e:	b01d      	add	sp, #116	@ 0x74
 800a220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a224:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 800a228:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a22a:	a90c      	add	r1, sp, #48	@ 0x30
 800a22c:	4620      	mov	r0, r4
 800a22e:	f7ff fbf1 	bl	8009a14 <read_submessage_list>
 800a232:	e7bc      	b.n	800a1ae <wait_session_status+0x11a>

0800a234 <uxr_delete_session_retries>:
 800a234:	b530      	push	{r4, r5, lr}
 800a236:	b08f      	sub	sp, #60	@ 0x3c
 800a238:	4604      	mov	r4, r0
 800a23a:	460d      	mov	r5, r1
 800a23c:	f000 fa2e 	bl	800a69c <uxr_session_header_offset>
 800a240:	2300      	movs	r3, #0
 800a242:	2210      	movs	r2, #16
 800a244:	9000      	str	r0, [sp, #0]
 800a246:	a902      	add	r1, sp, #8
 800a248:	a806      	add	r0, sp, #24
 800a24a:	f7fe fffb 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800a24e:	a906      	add	r1, sp, #24
 800a250:	4620      	mov	r0, r4
 800a252:	f000 f973 	bl	800a53c <uxr_buffer_delete_session>
 800a256:	2200      	movs	r2, #0
 800a258:	4611      	mov	r1, r2
 800a25a:	9b06      	ldr	r3, [sp, #24]
 800a25c:	4620      	mov	r0, r4
 800a25e:	f000 f9c7 	bl	800a5f0 <uxr_stamp_session_header>
 800a262:	a806      	add	r0, sp, #24
 800a264:	f7ff f82c 	bl	80092c0 <ucdr_buffer_length>
 800a268:	462b      	mov	r3, r5
 800a26a:	4602      	mov	r2, r0
 800a26c:	a902      	add	r1, sp, #8
 800a26e:	4620      	mov	r0, r4
 800a270:	f7ff ff10 	bl	800a094 <wait_session_status>
 800a274:	b118      	cbz	r0, 800a27e <uxr_delete_session_retries+0x4a>
 800a276:	7960      	ldrb	r0, [r4, #5]
 800a278:	fab0 f080 	clz	r0, r0
 800a27c:	0940      	lsrs	r0, r0, #5
 800a27e:	b00f      	add	sp, #60	@ 0x3c
 800a280:	bd30      	pop	{r4, r5, pc}
 800a282:	bf00      	nop

0800a284 <uxr_create_session>:
 800a284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a288:	f100 0b08 	add.w	fp, r0, #8
 800a28c:	b0ab      	sub	sp, #172	@ 0xac
 800a28e:	4604      	mov	r4, r0
 800a290:	4658      	mov	r0, fp
 800a292:	f000 fa99 	bl	800a7c8 <uxr_reset_stream_storage>
 800a296:	4620      	mov	r0, r4
 800a298:	f000 fa00 	bl	800a69c <uxr_session_header_offset>
 800a29c:	2300      	movs	r3, #0
 800a29e:	9000      	str	r0, [sp, #0]
 800a2a0:	221c      	movs	r2, #28
 800a2a2:	a90b      	add	r1, sp, #44	@ 0x2c
 800a2a4:	a812      	add	r0, sp, #72	@ 0x48
 800a2a6:	f7fe ffcd 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800a2aa:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800a2ac:	8a1a      	ldrh	r2, [r3, #16]
 800a2ae:	3a04      	subs	r2, #4
 800a2b0:	b292      	uxth	r2, r2
 800a2b2:	a912      	add	r1, sp, #72	@ 0x48
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	f000 f917 	bl	800a4e8 <uxr_buffer_create_session>
 800a2ba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a2bc:	4620      	mov	r0, r4
 800a2be:	f000 f983 	bl	800a5c8 <uxr_stamp_create_session_header>
 800a2c2:	a812      	add	r0, sp, #72	@ 0x48
 800a2c4:	f7fe fffc 	bl	80092c0 <ucdr_buffer_length>
 800a2c8:	23ff      	movs	r3, #255	@ 0xff
 800a2ca:	7163      	strb	r3, [r4, #5]
 800a2cc:	230a      	movs	r3, #10
 800a2ce:	46da      	mov	sl, fp
 800a2d0:	9303      	str	r3, [sp, #12]
 800a2d2:	4683      	mov	fp, r0
 800a2d4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800a2d6:	465a      	mov	r2, fp
 800a2d8:	e9d3 0500 	ldrd	r0, r5, [r3]
 800a2dc:	a90b      	add	r1, sp, #44	@ 0x2c
 800a2de:	47a8      	blx	r5
 800a2e0:	f000 fb92 	bl	800aa08 <uxr_millis>
 800a2e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	e009      	b.n	800a300 <uxr_create_session+0x7c>
 800a2ec:	f000 fb8c 	bl	800aa08 <uxr_millis>
 800a2f0:	1b40      	subs	r0, r0, r5
 800a2f2:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	7962      	ldrb	r2, [r4, #5]
 800a2fa:	dd38      	ble.n	800a36e <uxr_create_session+0xea>
 800a2fc:	2aff      	cmp	r2, #255	@ 0xff
 800a2fe:	d13c      	bne.n	800a37a <uxr_create_session+0xf6>
 800a300:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800a302:	a907      	add	r1, sp, #28
 800a304:	6896      	ldr	r6, [r2, #8]
 800a306:	6810      	ldr	r0, [r2, #0]
 800a308:	aa08      	add	r2, sp, #32
 800a30a:	47b0      	blx	r6
 800a30c:	2800      	cmp	r0, #0
 800a30e:	d0ed      	beq.n	800a2ec <uxr_create_session+0x68>
 800a310:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800a314:	a81a      	add	r0, sp, #104	@ 0x68
 800a316:	f7fe ffa7 	bl	8009268 <ucdr_init_buffer>
 800a31a:	2600      	movs	r6, #0
 800a31c:	f10d 031a 	add.w	r3, sp, #26
 800a320:	aa06      	add	r2, sp, #24
 800a322:	a91a      	add	r1, sp, #104	@ 0x68
 800a324:	4620      	mov	r0, r4
 800a326:	f88d 6018 	strb.w	r6, [sp, #24]
 800a32a:	f000 f975 	bl	800a618 <uxr_read_session_header>
 800a32e:	2800      	cmp	r0, #0
 800a330:	d0dc      	beq.n	800a2ec <uxr_create_session+0x68>
 800a332:	4631      	mov	r1, r6
 800a334:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800a338:	f000 fa12 	bl	800a760 <uxr_stream_id_from_raw>
 800a33c:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800a340:	2e01      	cmp	r6, #1
 800a342:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800a346:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 800a34a:	f3c0 2707 	ubfx	r7, r0, #8, #8
 800a34e:	d053      	beq.n	800a3f8 <uxr_create_session+0x174>
 800a350:	2e02      	cmp	r6, #2
 800a352:	d018      	beq.n	800a386 <uxr_create_session+0x102>
 800a354:	2e00      	cmp	r6, #0
 800a356:	d1c9      	bne.n	800a2ec <uxr_create_session+0x68>
 800a358:	4631      	mov	r1, r6
 800a35a:	4630      	mov	r0, r6
 800a35c:	f000 fa00 	bl	800a760 <uxr_stream_id_from_raw>
 800a360:	a91a      	add	r1, sp, #104	@ 0x68
 800a362:	4602      	mov	r2, r0
 800a364:	900a      	str	r0, [sp, #40]	@ 0x28
 800a366:	4620      	mov	r0, r4
 800a368:	f7ff fb54 	bl	8009a14 <read_submessage_list>
 800a36c:	e7be      	b.n	800a2ec <uxr_create_session+0x68>
 800a36e:	9b03      	ldr	r3, [sp, #12]
 800a370:	3b01      	subs	r3, #1
 800a372:	9303      	str	r3, [sp, #12]
 800a374:	d001      	beq.n	800a37a <uxr_create_session+0xf6>
 800a376:	2aff      	cmp	r2, #255	@ 0xff
 800a378:	d0ac      	beq.n	800a2d4 <uxr_create_session+0x50>
 800a37a:	2a00      	cmp	r2, #0
 800a37c:	d051      	beq.n	800a422 <uxr_create_session+0x19e>
 800a37e:	2000      	movs	r0, #0
 800a380:	b02b      	add	sp, #172	@ 0xac
 800a382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a386:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 800a38a:	9304      	str	r3, [sp, #16]
 800a38c:	4639      	mov	r1, r7
 800a38e:	4650      	mov	r0, sl
 800a390:	f000 fad4 	bl	800a93c <uxr_get_input_reliable_stream>
 800a394:	4680      	mov	r8, r0
 800a396:	b348      	cbz	r0, 800a3ec <uxr_create_session+0x168>
 800a398:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a39a:	9205      	str	r2, [sp, #20]
 800a39c:	a81a      	add	r0, sp, #104	@ 0x68
 800a39e:	f7fe ff93 	bl	80092c8 <ucdr_buffer_remaining>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	f10d 0019 	add.w	r0, sp, #25
 800a3a8:	9000      	str	r0, [sp, #0]
 800a3aa:	9a05      	ldr	r2, [sp, #20]
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	4640      	mov	r0, r8
 800a3b0:	f003 ffe2 	bl	800e378 <uxr_receive_reliable_message>
 800a3b4:	b1d0      	cbz	r0, 800a3ec <uxr_create_session+0x168>
 800a3b6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d038      	beq.n	800a430 <uxr_create_session+0x1ac>
 800a3be:	9e04      	ldr	r6, [sp, #16]
 800a3c0:	e00a      	b.n	800a3d8 <uxr_create_session+0x154>
 800a3c2:	f04f 0302 	mov.w	r3, #2
 800a3c6:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 800a3ca:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 800a3ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3d4:	f7ff fb1e 	bl	8009a14 <read_submessage_list>
 800a3d8:	a922      	add	r1, sp, #136	@ 0x88
 800a3da:	2204      	movs	r2, #4
 800a3dc:	4640      	mov	r0, r8
 800a3de:	f004 f84b 	bl	800e478 <uxr_next_input_reliable_buffer_available>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	a922      	add	r1, sp, #136	@ 0x88
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1ea      	bne.n	800a3c2 <uxr_create_session+0x13e>
 800a3ec:	9904      	ldr	r1, [sp, #16]
 800a3ee:	463a      	mov	r2, r7
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	f7ff f98b 	bl	800970c <write_submessage_acknack.isra.0>
 800a3f6:	e779      	b.n	800a2ec <uxr_create_session+0x68>
 800a3f8:	4639      	mov	r1, r7
 800a3fa:	4650      	mov	r0, sl
 800a3fc:	f000 fa94 	bl	800a928 <uxr_get_input_best_effort_stream>
 800a400:	2800      	cmp	r0, #0
 800a402:	f43f af73 	beq.w	800a2ec <uxr_create_session+0x68>
 800a406:	4649      	mov	r1, r9
 800a408:	f003 ff22 	bl	800e250 <uxr_receive_best_effort_message>
 800a40c:	2800      	cmp	r0, #0
 800a40e:	f43f af6d 	beq.w	800a2ec <uxr_create_session+0x68>
 800a412:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 800a416:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a418:	a91a      	add	r1, sp, #104	@ 0x68
 800a41a:	4620      	mov	r0, r4
 800a41c:	f7ff fafa 	bl	8009a14 <read_submessage_list>
 800a420:	e764      	b.n	800a2ec <uxr_create_session+0x68>
 800a422:	4650      	mov	r0, sl
 800a424:	f000 f9d0 	bl	800a7c8 <uxr_reset_stream_storage>
 800a428:	2001      	movs	r0, #1
 800a42a:	b02b      	add	sp, #172	@ 0xac
 800a42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a430:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 800a434:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a436:	a91a      	add	r1, sp, #104	@ 0x68
 800a438:	4620      	mov	r0, r4
 800a43a:	f7ff faeb 	bl	8009a14 <read_submessage_list>
 800a43e:	e7be      	b.n	800a3be <uxr_create_session+0x13a>

0800a440 <uxr_prepare_stream_to_write_submessage>:
 800a440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a444:	b082      	sub	sp, #8
 800a446:	4682      	mov	sl, r0
 800a448:	4610      	mov	r0, r2
 800a44a:	4615      	mov	r5, r2
 800a44c:	461e      	mov	r6, r3
 800a44e:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 800a452:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 800a456:	9101      	str	r1, [sp, #4]
 800a458:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800a45c:	f000 face 	bl	800a9fc <uxr_submessage_padding>
 800a460:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a464:	f105 0904 	add.w	r9, r5, #4
 800a468:	2b01      	cmp	r3, #1
 800a46a:	4481      	add	r9, r0
 800a46c:	d01d      	beq.n	800a4aa <uxr_prepare_stream_to_write_submessage+0x6a>
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d116      	bne.n	800a4a0 <uxr_prepare_stream_to_write_submessage+0x60>
 800a472:	4621      	mov	r1, r4
 800a474:	f10a 0008 	add.w	r0, sl, #8
 800a478:	f000 fa4c 	bl	800a914 <uxr_get_output_reliable_stream>
 800a47c:	4604      	mov	r4, r0
 800a47e:	b158      	cbz	r0, 800a498 <uxr_prepare_stream_to_write_submessage+0x58>
 800a480:	4649      	mov	r1, r9
 800a482:	4632      	mov	r2, r6
 800a484:	f004 f9b4 	bl	800e7f0 <uxr_prepare_reliable_buffer_to_write>
 800a488:	4604      	mov	r4, r0
 800a48a:	b12c      	cbz	r4, 800a498 <uxr_prepare_stream_to_write_submessage+0x58>
 800a48c:	4643      	mov	r3, r8
 800a48e:	b2aa      	uxth	r2, r5
 800a490:	4639      	mov	r1, r7
 800a492:	4630      	mov	r0, r6
 800a494:	f000 fa72 	bl	800a97c <uxr_buffer_submessage_header>
 800a498:	4620      	mov	r0, r4
 800a49a:	b002      	add	sp, #8
 800a49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4a0:	2400      	movs	r4, #0
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	b002      	add	sp, #8
 800a4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4aa:	4621      	mov	r1, r4
 800a4ac:	f10a 0008 	add.w	r0, sl, #8
 800a4b0:	f000 fa28 	bl	800a904 <uxr_get_output_best_effort_stream>
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d0ee      	beq.n	800a498 <uxr_prepare_stream_to_write_submessage+0x58>
 800a4ba:	4649      	mov	r1, r9
 800a4bc:	4632      	mov	r2, r6
 800a4be:	f004 f8c7 	bl	800e650 <uxr_prepare_best_effort_buffer_to_write>
 800a4c2:	4604      	mov	r4, r0
 800a4c4:	e7e1      	b.n	800a48a <uxr_prepare_stream_to_write_submessage+0x4a>
 800a4c6:	bf00      	nop

0800a4c8 <uxr_init_session_info>:
 800a4c8:	0e13      	lsrs	r3, r2, #24
 800a4ca:	7043      	strb	r3, [r0, #1]
 800a4cc:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a4d0:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800a4d4:	7001      	strb	r1, [r0, #0]
 800a4d6:	70c3      	strb	r3, [r0, #3]
 800a4d8:	2109      	movs	r1, #9
 800a4da:	23ff      	movs	r3, #255	@ 0xff
 800a4dc:	f880 c002 	strb.w	ip, [r0, #2]
 800a4e0:	7102      	strb	r2, [r0, #4]
 800a4e2:	80c1      	strh	r1, [r0, #6]
 800a4e4:	7143      	strb	r3, [r0, #5]
 800a4e6:	4770      	bx	lr

0800a4e8 <uxr_buffer_create_session>:
 800a4e8:	b530      	push	{r4, r5, lr}
 800a4ea:	b089      	sub	sp, #36	@ 0x24
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	4d12      	ldr	r5, [pc, #72]	@ (800a538 <uxr_buffer_create_session+0x50>)
 800a4f0:	9307      	str	r3, [sp, #28]
 800a4f2:	f8ad 201c 	strh.w	r2, [sp, #28]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	9301      	str	r3, [sp, #4]
 800a4fa:	80c2      	strh	r2, [r0, #6]
 800a4fc:	f88d 2004 	strb.w	r2, [sp, #4]
 800a500:	682a      	ldr	r2, [r5, #0]
 800a502:	9200      	str	r2, [sp, #0]
 800a504:	88aa      	ldrh	r2, [r5, #4]
 800a506:	f8ad 2006 	strh.w	r2, [sp, #6]
 800a50a:	f8d0 2001 	ldr.w	r2, [r0, #1]
 800a50e:	9202      	str	r2, [sp, #8]
 800a510:	460c      	mov	r4, r1
 800a512:	7802      	ldrb	r2, [r0, #0]
 800a514:	9303      	str	r3, [sp, #12]
 800a516:	4619      	mov	r1, r3
 800a518:	f88d 200c 	strb.w	r2, [sp, #12]
 800a51c:	4620      	mov	r0, r4
 800a51e:	2210      	movs	r2, #16
 800a520:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800a524:	9306      	str	r3, [sp, #24]
 800a526:	f000 fa29 	bl	800a97c <uxr_buffer_submessage_header>
 800a52a:	4669      	mov	r1, sp
 800a52c:	4620      	mov	r0, r4
 800a52e:	f001 f981 	bl	800b834 <uxr_serialize_CREATE_CLIENT_Payload>
 800a532:	b009      	add	sp, #36	@ 0x24
 800a534:	bd30      	pop	{r4, r5, pc}
 800a536:	bf00      	nop
 800a538:	08011934 	.word	0x08011934

0800a53c <uxr_buffer_delete_session>:
 800a53c:	b510      	push	{r4, lr}
 800a53e:	4b0c      	ldr	r3, [pc, #48]	@ (800a570 <uxr_buffer_delete_session+0x34>)
 800a540:	b082      	sub	sp, #8
 800a542:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 800a546:	f8ad c006 	strh.w	ip, [sp, #6]
 800a54a:	460c      	mov	r4, r1
 800a54c:	2202      	movs	r2, #2
 800a54e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a552:	80c2      	strh	r2, [r0, #6]
 800a554:	f8ad 3004 	strh.w	r3, [sp, #4]
 800a558:	2204      	movs	r2, #4
 800a55a:	2300      	movs	r3, #0
 800a55c:	2103      	movs	r1, #3
 800a55e:	4620      	mov	r0, r4
 800a560:	f000 fa0c 	bl	800a97c <uxr_buffer_submessage_header>
 800a564:	a901      	add	r1, sp, #4
 800a566:	4620      	mov	r0, r4
 800a568:	f001 fa0a 	bl	800b980 <uxr_serialize_DELETE_Payload>
 800a56c:	b002      	add	sp, #8
 800a56e:	bd10      	pop	{r4, pc}
 800a570:	08011934 	.word	0x08011934

0800a574 <uxr_read_create_session_status>:
 800a574:	b510      	push	{r4, lr}
 800a576:	b088      	sub	sp, #32
 800a578:	4604      	mov	r4, r0
 800a57a:	4608      	mov	r0, r1
 800a57c:	a901      	add	r1, sp, #4
 800a57e:	f001 fa0f 	bl	800b9a0 <uxr_deserialize_STATUS_AGENT_Payload>
 800a582:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a586:	7163      	strb	r3, [r4, #5]
 800a588:	b008      	add	sp, #32
 800a58a:	bd10      	pop	{r4, pc}

0800a58c <uxr_read_delete_session_status>:
 800a58c:	b510      	push	{r4, lr}
 800a58e:	4604      	mov	r4, r0
 800a590:	b084      	sub	sp, #16
 800a592:	4608      	mov	r0, r1
 800a594:	a902      	add	r1, sp, #8
 800a596:	f001 fa33 	bl	800ba00 <uxr_deserialize_STATUS_Payload>
 800a59a:	88e3      	ldrh	r3, [r4, #6]
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d001      	beq.n	800a5a4 <uxr_read_delete_session_status+0x18>
 800a5a0:	b004      	add	sp, #16
 800a5a2:	bd10      	pop	{r4, pc}
 800a5a4:	f10d 000a 	add.w	r0, sp, #10
 800a5a8:	f7ff f836 	bl	8009618 <uxr_object_id_from_raw>
 800a5ac:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800a5b0:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800a5b4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	bf04      	itt	eq
 800a5be:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 800a5c2:	7163      	strbeq	r3, [r4, #5]
 800a5c4:	b004      	add	sp, #16
 800a5c6:	bd10      	pop	{r4, pc}

0800a5c8 <uxr_stamp_create_session_header>:
 800a5c8:	b510      	push	{r4, lr}
 800a5ca:	2208      	movs	r2, #8
 800a5cc:	b08a      	sub	sp, #40	@ 0x28
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	eb0d 0002 	add.w	r0, sp, r2
 800a5d4:	f7fe fe48 	bl	8009268 <ucdr_init_buffer>
 800a5d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5dc:	9400      	str	r4, [sp, #0]
 800a5de:	2300      	movs	r3, #0
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800a5e6:	a802      	add	r0, sp, #8
 800a5e8:	f000 fbc2 	bl	800ad70 <uxr_serialize_message_header>
 800a5ec:	b00a      	add	sp, #40	@ 0x28
 800a5ee:	bd10      	pop	{r4, pc}

0800a5f0 <uxr_stamp_session_header>:
 800a5f0:	b530      	push	{r4, r5, lr}
 800a5f2:	b08d      	sub	sp, #52	@ 0x34
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	460d      	mov	r5, r1
 800a5f8:	9203      	str	r2, [sp, #12]
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	a804      	add	r0, sp, #16
 800a5fe:	2208      	movs	r2, #8
 800a600:	f7fe fe32 	bl	8009268 <ucdr_init_buffer>
 800a604:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a608:	9b03      	ldr	r3, [sp, #12]
 800a60a:	9400      	str	r4, [sp, #0]
 800a60c:	462a      	mov	r2, r5
 800a60e:	a804      	add	r0, sp, #16
 800a610:	f000 fbae 	bl	800ad70 <uxr_serialize_message_header>
 800a614:	b00d      	add	sp, #52	@ 0x34
 800a616:	bd30      	pop	{r4, r5, pc}

0800a618 <uxr_read_session_header>:
 800a618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a61c:	4607      	mov	r7, r0
 800a61e:	b084      	sub	sp, #16
 800a620:	4608      	mov	r0, r1
 800a622:	460c      	mov	r4, r1
 800a624:	4615      	mov	r5, r2
 800a626:	461e      	mov	r6, r3
 800a628:	f7fe fe4e 	bl	80092c8 <ucdr_buffer_remaining>
 800a62c:	2808      	cmp	r0, #8
 800a62e:	d803      	bhi.n	800a638 <uxr_read_session_header+0x20>
 800a630:	2000      	movs	r0, #0
 800a632:	b004      	add	sp, #16
 800a634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a638:	f10d 080c 	add.w	r8, sp, #12
 800a63c:	4633      	mov	r3, r6
 800a63e:	462a      	mov	r2, r5
 800a640:	f8cd 8000 	str.w	r8, [sp]
 800a644:	4620      	mov	r0, r4
 800a646:	f10d 010b 	add.w	r1, sp, #11
 800a64a:	f000 fbaf 	bl	800adac <uxr_deserialize_message_header>
 800a64e:	783a      	ldrb	r2, [r7, #0]
 800a650:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800a654:	4293      	cmp	r3, r2
 800a656:	d1eb      	bne.n	800a630 <uxr_read_session_header+0x18>
 800a658:	061b      	lsls	r3, r3, #24
 800a65a:	d41c      	bmi.n	800a696 <uxr_read_session_header+0x7e>
 800a65c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800a660:	787b      	ldrb	r3, [r7, #1]
 800a662:	429a      	cmp	r2, r3
 800a664:	d003      	beq.n	800a66e <uxr_read_session_header+0x56>
 800a666:	2001      	movs	r0, #1
 800a668:	f080 0001 	eor.w	r0, r0, #1
 800a66c:	e7e1      	b.n	800a632 <uxr_read_session_header+0x1a>
 800a66e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800a672:	78bb      	ldrb	r3, [r7, #2]
 800a674:	429a      	cmp	r2, r3
 800a676:	f107 0102 	add.w	r1, r7, #2
 800a67a:	d1f4      	bne.n	800a666 <uxr_read_session_header+0x4e>
 800a67c:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800a680:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a684:	429a      	cmp	r2, r3
 800a686:	d1ee      	bne.n	800a666 <uxr_read_session_header+0x4e>
 800a688:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800a68c:	784b      	ldrb	r3, [r1, #1]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d1e9      	bne.n	800a666 <uxr_read_session_header+0x4e>
 800a692:	2000      	movs	r0, #0
 800a694:	e7e8      	b.n	800a668 <uxr_read_session_header+0x50>
 800a696:	2001      	movs	r0, #1
 800a698:	e7cb      	b.n	800a632 <uxr_read_session_header+0x1a>
 800a69a:	bf00      	nop

0800a69c <uxr_session_header_offset>:
 800a69c:	f990 3000 	ldrsb.w	r3, [r0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	bfac      	ite	ge
 800a6a4:	2008      	movge	r0, #8
 800a6a6:	2004      	movlt	r0, #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop

0800a6ac <uxr_init_base_object_request>:
 800a6ac:	b510      	push	{r4, lr}
 800a6ae:	88c3      	ldrh	r3, [r0, #6]
 800a6b0:	b082      	sub	sp, #8
 800a6b2:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800a6b6:	9101      	str	r1, [sp, #4]
 800a6b8:	f1a3 010a 	sub.w	r1, r3, #10
 800a6bc:	b289      	uxth	r1, r1
 800a6be:	42a1      	cmp	r1, r4
 800a6c0:	d80e      	bhi.n	800a6e0 <uxr_init_base_object_request+0x34>
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	b29c      	uxth	r4, r3
 800a6c6:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	80c4      	strh	r4, [r0, #6]
 800a6ce:	9801      	ldr	r0, [sp, #4]
 800a6d0:	7011      	strb	r1, [r2, #0]
 800a6d2:	7053      	strb	r3, [r2, #1]
 800a6d4:	1c91      	adds	r1, r2, #2
 800a6d6:	f7fe ffb3 	bl	8009640 <uxr_object_id_to_raw>
 800a6da:	4620      	mov	r0, r4
 800a6dc:	b002      	add	sp, #8
 800a6de:	bd10      	pop	{r4, pc}
 800a6e0:	230a      	movs	r3, #10
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	461c      	mov	r4, r3
 800a6e6:	e7f1      	b.n	800a6cc <uxr_init_base_object_request+0x20>

0800a6e8 <uxr_parse_base_object_request>:
 800a6e8:	b570      	push	{r4, r5, r6, lr}
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	3002      	adds	r0, #2
 800a6ee:	460d      	mov	r5, r1
 800a6f0:	4616      	mov	r6, r2
 800a6f2:	f7fe ff91 	bl	8009618 <uxr_object_id_from_raw>
 800a6f6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800a6fa:	8028      	strh	r0, [r5, #0]
 800a6fc:	806b      	strh	r3, [r5, #2]
 800a6fe:	7822      	ldrb	r2, [r4, #0]
 800a700:	7863      	ldrb	r3, [r4, #1]
 800a702:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a706:	8033      	strh	r3, [r6, #0]
 800a708:	bd70      	pop	{r4, r5, r6, pc}
 800a70a:	bf00      	nop

0800a70c <uxr_stream_id>:
 800a70c:	2901      	cmp	r1, #1
 800a70e:	b082      	sub	sp, #8
 800a710:	d01d      	beq.n	800a74e <uxr_stream_id+0x42>
 800a712:	2902      	cmp	r1, #2
 800a714:	f04f 0c00 	mov.w	ip, #0
 800a718:	d01e      	beq.n	800a758 <uxr_stream_id+0x4c>
 800a71a:	2300      	movs	r3, #0
 800a71c:	f36c 0307 	bfi	r3, ip, #0, #8
 800a720:	f360 230f 	bfi	r3, r0, #8, #8
 800a724:	f361 4317 	bfi	r3, r1, #16, #8
 800a728:	f362 631f 	bfi	r3, r2, #24, #8
 800a72c:	b2da      	uxtb	r2, r3
 800a72e:	2000      	movs	r0, #0
 800a730:	f362 0007 	bfi	r0, r2, #0, #8
 800a734:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a738:	f362 200f 	bfi	r0, r2, #8, #8
 800a73c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a740:	f362 4017 	bfi	r0, r2, #16, #8
 800a744:	0e1b      	lsrs	r3, r3, #24
 800a746:	f363 601f 	bfi	r0, r3, #24, #8
 800a74a:	b002      	add	sp, #8
 800a74c:	4770      	bx	lr
 800a74e:	f100 0c01 	add.w	ip, r0, #1
 800a752:	fa5f fc8c 	uxtb.w	ip, ip
 800a756:	e7e0      	b.n	800a71a <uxr_stream_id+0xe>
 800a758:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 800a75c:	e7dd      	b.n	800a71a <uxr_stream_id+0xe>
 800a75e:	bf00      	nop

0800a760 <uxr_stream_id_from_raw>:
 800a760:	b082      	sub	sp, #8
 800a762:	b130      	cbz	r0, 800a772 <uxr_stream_id_from_raw+0x12>
 800a764:	0603      	lsls	r3, r0, #24
 800a766:	d420      	bmi.n	800a7aa <uxr_stream_id_from_raw+0x4a>
 800a768:	1e42      	subs	r2, r0, #1
 800a76a:	b2d2      	uxtb	r2, r2
 800a76c:	f04f 0c01 	mov.w	ip, #1
 800a770:	e001      	b.n	800a776 <uxr_stream_id_from_raw+0x16>
 800a772:	4684      	mov	ip, r0
 800a774:	4602      	mov	r2, r0
 800a776:	2300      	movs	r3, #0
 800a778:	f360 0307 	bfi	r3, r0, #0, #8
 800a77c:	f362 230f 	bfi	r3, r2, #8, #8
 800a780:	f36c 4317 	bfi	r3, ip, #16, #8
 800a784:	f361 631f 	bfi	r3, r1, #24, #8
 800a788:	b2da      	uxtb	r2, r3
 800a78a:	2000      	movs	r0, #0
 800a78c:	f362 0007 	bfi	r0, r2, #0, #8
 800a790:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a794:	f362 200f 	bfi	r0, r2, #8, #8
 800a798:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a79c:	f362 4017 	bfi	r0, r2, #16, #8
 800a7a0:	0e1b      	lsrs	r3, r3, #24
 800a7a2:	f363 601f 	bfi	r0, r3, #24, #8
 800a7a6:	b002      	add	sp, #8
 800a7a8:	4770      	bx	lr
 800a7aa:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 800a7ae:	f04f 0c02 	mov.w	ip, #2
 800a7b2:	e7e0      	b.n	800a776 <uxr_stream_id_from_raw+0x16>

0800a7b4 <uxr_init_stream_storage>:
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	7403      	strb	r3, [r0, #16]
 800a7b8:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800a7bc:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 800a7c0:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 800a7c4:	4770      	bx	lr
 800a7c6:	bf00      	nop

0800a7c8 <uxr_reset_stream_storage>:
 800a7c8:	b570      	push	{r4, r5, r6, lr}
 800a7ca:	7c03      	ldrb	r3, [r0, #16]
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	b153      	cbz	r3, 800a7e6 <uxr_reset_stream_storage+0x1e>
 800a7d0:	4606      	mov	r6, r0
 800a7d2:	2500      	movs	r5, #0
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f003 ff35 	bl	800e644 <uxr_reset_output_best_effort_stream>
 800a7da:	7c23      	ldrb	r3, [r4, #16]
 800a7dc:	3501      	adds	r5, #1
 800a7de:	42ab      	cmp	r3, r5
 800a7e0:	f106 0610 	add.w	r6, r6, #16
 800a7e4:	d8f6      	bhi.n	800a7d4 <uxr_reset_stream_storage+0xc>
 800a7e6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a7ea:	b163      	cbz	r3, 800a806 <uxr_reset_stream_storage+0x3e>
 800a7ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7f0:	2500      	movs	r5, #0
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f003 fd28 	bl	800e248 <uxr_reset_input_best_effort_stream>
 800a7f8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a7fc:	3501      	adds	r5, #1
 800a7fe:	42ab      	cmp	r3, r5
 800a800:	f106 0602 	add.w	r6, r6, #2
 800a804:	d8f5      	bhi.n	800a7f2 <uxr_reset_stream_storage+0x2a>
 800a806:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800a80a:	b163      	cbz	r3, 800a826 <uxr_reset_stream_storage+0x5e>
 800a80c:	f104 0618 	add.w	r6, r4, #24
 800a810:	2500      	movs	r5, #0
 800a812:	4630      	mov	r0, r6
 800a814:	f003 ffc2 	bl	800e79c <uxr_reset_output_reliable_stream>
 800a818:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800a81c:	3501      	adds	r5, #1
 800a81e:	42ab      	cmp	r3, r5
 800a820:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 800a824:	d8f5      	bhi.n	800a812 <uxr_reset_stream_storage+0x4a>
 800a826:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800a82a:	b163      	cbz	r3, 800a846 <uxr_reset_stream_storage+0x7e>
 800a82c:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 800a830:	2500      	movs	r5, #0
 800a832:	4630      	mov	r0, r6
 800a834:	f003 fd7c 	bl	800e330 <uxr_reset_input_reliable_stream>
 800a838:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800a83c:	3501      	adds	r5, #1
 800a83e:	42ab      	cmp	r3, r5
 800a840:	f106 0618 	add.w	r6, r6, #24
 800a844:	d8f5      	bhi.n	800a832 <uxr_reset_stream_storage+0x6a>
 800a846:	bd70      	pop	{r4, r5, r6, pc}

0800a848 <uxr_add_output_best_effort_buffer>:
 800a848:	b510      	push	{r4, lr}
 800a84a:	7c04      	ldrb	r4, [r0, #16]
 800a84c:	f104 0c01 	add.w	ip, r4, #1
 800a850:	b082      	sub	sp, #8
 800a852:	f880 c010 	strb.w	ip, [r0, #16]
 800a856:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800a85a:	f003 fee9 	bl	800e630 <uxr_init_output_best_effort_stream>
 800a85e:	2201      	movs	r2, #1
 800a860:	4611      	mov	r1, r2
 800a862:	4620      	mov	r0, r4
 800a864:	b002      	add	sp, #8
 800a866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a86a:	f7ff bf4f 	b.w	800a70c <uxr_stream_id>
 800a86e:	bf00      	nop

0800a870 <uxr_add_output_reliable_buffer>:
 800a870:	b510      	push	{r4, lr}
 800a872:	b084      	sub	sp, #16
 800a874:	4684      	mov	ip, r0
 800a876:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800a87a:	9000      	str	r0, [sp, #0]
 800a87c:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 800a880:	2028      	movs	r0, #40	@ 0x28
 800a882:	fb00 c004 	mla	r0, r0, r4, ip
 800a886:	f104 0e01 	add.w	lr, r4, #1
 800a88a:	3018      	adds	r0, #24
 800a88c:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 800a890:	f003 ff4c 	bl	800e72c <uxr_init_output_reliable_stream>
 800a894:	2201      	movs	r2, #1
 800a896:	2102      	movs	r1, #2
 800a898:	4620      	mov	r0, r4
 800a89a:	b004      	add	sp, #16
 800a89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8a0:	f7ff bf34 	b.w	800a70c <uxr_stream_id>

0800a8a4 <uxr_add_input_best_effort_buffer>:
 800a8a4:	b510      	push	{r4, lr}
 800a8a6:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	1c62      	adds	r2, r4, #1
 800a8ae:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800a8b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8bc:	f003 fcc0 	bl	800e240 <uxr_init_input_best_effort_stream>
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	2101      	movs	r1, #1
 800a8c4:	4620      	mov	r0, r4
 800a8c6:	b002      	add	sp, #8
 800a8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8cc:	f7ff bf1e 	b.w	800a70c <uxr_stream_id>

0800a8d0 <uxr_add_input_reliable_buffer>:
 800a8d0:	b510      	push	{r4, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	4684      	mov	ip, r0
 800a8d6:	9806      	ldr	r0, [sp, #24]
 800a8d8:	9000      	str	r0, [sp, #0]
 800a8da:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 800a8de:	2018      	movs	r0, #24
 800a8e0:	fb00 c004 	mla	r0, r0, r4, ip
 800a8e4:	f104 0e01 	add.w	lr, r4, #1
 800a8e8:	3048      	adds	r0, #72	@ 0x48
 800a8ea:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 800a8ee:	f003 fcf3 	bl	800e2d8 <uxr_init_input_reliable_stream>
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	2102      	movs	r1, #2
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	b004      	add	sp, #16
 800a8fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8fe:	f7ff bf05 	b.w	800a70c <uxr_stream_id>
 800a902:	bf00      	nop

0800a904 <uxr_get_output_best_effort_stream>:
 800a904:	7c03      	ldrb	r3, [r0, #16]
 800a906:	428b      	cmp	r3, r1
 800a908:	bf8c      	ite	hi
 800a90a:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800a90e:	2000      	movls	r0, #0
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop

0800a914 <uxr_get_output_reliable_stream>:
 800a914:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800a918:	428b      	cmp	r3, r1
 800a91a:	bf83      	ittte	hi
 800a91c:	2328      	movhi	r3, #40	@ 0x28
 800a91e:	fb03 0001 	mlahi	r0, r3, r1, r0
 800a922:	3018      	addhi	r0, #24
 800a924:	2000      	movls	r0, #0
 800a926:	4770      	bx	lr

0800a928 <uxr_get_input_best_effort_stream>:
 800a928:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800a92c:	428b      	cmp	r3, r1
 800a92e:	bf86      	itte	hi
 800a930:	3121      	addhi	r1, #33	@ 0x21
 800a932:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800a936:	2000      	movls	r0, #0
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop

0800a93c <uxr_get_input_reliable_stream>:
 800a93c:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 800a940:	428b      	cmp	r3, r1
 800a942:	bf83      	ittte	hi
 800a944:	2318      	movhi	r3, #24
 800a946:	fb03 0001 	mlahi	r0, r3, r1, r0
 800a94a:	3048      	addhi	r0, #72	@ 0x48
 800a94c:	2000      	movls	r0, #0
 800a94e:	4770      	bx	lr

0800a950 <uxr_output_streams_confirmed>:
 800a950:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800a954:	b183      	cbz	r3, 800a978 <uxr_output_streams_confirmed+0x28>
 800a956:	b570      	push	{r4, r5, r6, lr}
 800a958:	4606      	mov	r6, r0
 800a95a:	f100 0518 	add.w	r5, r0, #24
 800a95e:	2400      	movs	r4, #0
 800a960:	e001      	b.n	800a966 <uxr_output_streams_confirmed+0x16>
 800a962:	3528      	adds	r5, #40	@ 0x28
 800a964:	b138      	cbz	r0, 800a976 <uxr_output_streams_confirmed+0x26>
 800a966:	4628      	mov	r0, r5
 800a968:	f004 f988 	bl	800ec7c <uxr_is_output_up_to_date>
 800a96c:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 800a970:	3401      	adds	r4, #1
 800a972:	42a3      	cmp	r3, r4
 800a974:	d8f5      	bhi.n	800a962 <uxr_output_streams_confirmed+0x12>
 800a976:	bd70      	pop	{r4, r5, r6, pc}
 800a978:	2001      	movs	r0, #1
 800a97a:	4770      	bx	lr

0800a97c <uxr_buffer_submessage_header>:
 800a97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a97e:	4604      	mov	r4, r0
 800a980:	460e      	mov	r6, r1
 800a982:	2104      	movs	r1, #4
 800a984:	4615      	mov	r5, r2
 800a986:	461f      	mov	r7, r3
 800a988:	f7fe fc88 	bl	800929c <ucdr_align_to>
 800a98c:	2301      	movs	r3, #1
 800a98e:	ea47 0203 	orr.w	r2, r7, r3
 800a992:	4631      	mov	r1, r6
 800a994:	7523      	strb	r3, [r4, #20]
 800a996:	4620      	mov	r0, r4
 800a998:	462b      	mov	r3, r5
 800a99a:	f000 fa27 	bl	800adec <uxr_serialize_submessage_header>
 800a99e:	4620      	mov	r0, r4
 800a9a0:	f7fe fc92 	bl	80092c8 <ucdr_buffer_remaining>
 800a9a4:	42a8      	cmp	r0, r5
 800a9a6:	bf34      	ite	cc
 800a9a8:	2000      	movcc	r0, #0
 800a9aa:	2001      	movcs	r0, #1
 800a9ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9ae:	bf00      	nop

0800a9b0 <uxr_read_submessage_header>:
 800a9b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b4:	4604      	mov	r4, r0
 800a9b6:	460d      	mov	r5, r1
 800a9b8:	2104      	movs	r1, #4
 800a9ba:	4616      	mov	r6, r2
 800a9bc:	4698      	mov	r8, r3
 800a9be:	f7fe fc6d 	bl	800929c <ucdr_align_to>
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	f7fe fc80 	bl	80092c8 <ucdr_buffer_remaining>
 800a9c8:	2803      	cmp	r0, #3
 800a9ca:	bf8c      	ite	hi
 800a9cc:	2701      	movhi	r7, #1
 800a9ce:	2700      	movls	r7, #0
 800a9d0:	d802      	bhi.n	800a9d8 <uxr_read_submessage_header+0x28>
 800a9d2:	4638      	mov	r0, r7
 800a9d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9d8:	4633      	mov	r3, r6
 800a9da:	4642      	mov	r2, r8
 800a9dc:	4620      	mov	r0, r4
 800a9de:	4629      	mov	r1, r5
 800a9e0:	f000 fa18 	bl	800ae14 <uxr_deserialize_submessage_header>
 800a9e4:	f898 3000 	ldrb.w	r3, [r8]
 800a9e8:	f003 0201 	and.w	r2, r3, #1
 800a9ec:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a9f0:	f888 3000 	strb.w	r3, [r8]
 800a9f4:	7522      	strb	r2, [r4, #20]
 800a9f6:	4638      	mov	r0, r7
 800a9f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a9fc <uxr_submessage_padding>:
 800a9fc:	f010 0003 	ands.w	r0, r0, #3
 800aa00:	bf18      	it	ne
 800aa02:	f1c0 0004 	rsbne	r0, r0, #4
 800aa06:	4770      	bx	lr

0800aa08 <uxr_millis>:
 800aa08:	b510      	push	{r4, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	4669      	mov	r1, sp
 800aa0e:	2001      	movs	r0, #1
 800aa10:	f7f6 fda2 	bl	8001558 <clock_gettime>
 800aa14:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800aa18:	4906      	ldr	r1, [pc, #24]	@ (800aa34 <uxr_millis+0x2c>)
 800aa1a:	fba0 0301 	umull	r0, r3, r0, r1
 800aa1e:	1900      	adds	r0, r0, r4
 800aa20:	fb01 3102 	mla	r1, r1, r2, r3
 800aa24:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800aa28:	4a03      	ldr	r2, [pc, #12]	@ (800aa38 <uxr_millis+0x30>)
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	f7f5 fc38 	bl	80002a0 <__aeabi_ldivmod>
 800aa30:	b004      	add	sp, #16
 800aa32:	bd10      	pop	{r4, pc}
 800aa34:	3b9aca00 	.word	0x3b9aca00
 800aa38:	000f4240 	.word	0x000f4240

0800aa3c <uxr_nanos>:
 800aa3c:	b510      	push	{r4, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	4669      	mov	r1, sp
 800aa42:	2001      	movs	r0, #1
 800aa44:	f7f6 fd88 	bl	8001558 <clock_gettime>
 800aa48:	4a06      	ldr	r2, [pc, #24]	@ (800aa64 <uxr_nanos+0x28>)
 800aa4a:	9800      	ldr	r0, [sp, #0]
 800aa4c:	9902      	ldr	r1, [sp, #8]
 800aa4e:	9c01      	ldr	r4, [sp, #4]
 800aa50:	fba0 0302 	umull	r0, r3, r0, r2
 800aa54:	1840      	adds	r0, r0, r1
 800aa56:	fb02 3304 	mla	r3, r2, r4, r3
 800aa5a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800aa5e:	b004      	add	sp, #16
 800aa60:	bd10      	pop	{r4, pc}
 800aa62:	bf00      	nop
 800aa64:	3b9aca00 	.word	0x3b9aca00

0800aa68 <on_full_output_buffer_fragmented>:
 800aa68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	b08a      	sub	sp, #40	@ 0x28
 800aa70:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 800aa74:	4606      	mov	r6, r0
 800aa76:	f104 0008 	add.w	r0, r4, #8
 800aa7a:	f7ff ff4b 	bl	800a914 <uxr_get_output_reliable_stream>
 800aa7e:	4605      	mov	r5, r0
 800aa80:	f004 f906 	bl	800ec90 <get_available_free_slots>
 800aa84:	b968      	cbnz	r0, 800aaa2 <on_full_output_buffer_fragmented+0x3a>
 800aa86:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	4798      	blx	r3
 800aa8e:	b918      	cbnz	r0, 800aa98 <on_full_output_buffer_fragmented+0x30>
 800aa90:	2001      	movs	r0, #1
 800aa92:	b00a      	add	sp, #40	@ 0x28
 800aa94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f004 f8f9 	bl	800ec90 <get_available_free_slots>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	d0f6      	beq.n	800aa90 <on_full_output_buffer_fragmented+0x28>
 800aaa2:	8929      	ldrh	r1, [r5, #8]
 800aaa4:	89eb      	ldrh	r3, [r5, #14]
 800aaa6:	7b28      	ldrb	r0, [r5, #12]
 800aaa8:	686a      	ldr	r2, [r5, #4]
 800aaaa:	fbb2 f8f1 	udiv	r8, r2, r1
 800aaae:	fbb3 f2f1 	udiv	r2, r3, r1
 800aab2:	fb01 3112 	mls	r1, r1, r2, r3
 800aab6:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 800aaba:	b289      	uxth	r1, r1
 800aabc:	fb08 f101 	mul.w	r1, r8, r1
 800aac0:	30fc      	adds	r0, #252	@ 0xfc
 800aac2:	f1a8 0804 	sub.w	r8, r8, #4
 800aac6:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 800aaca:	4440      	add	r0, r8
 800aacc:	b287      	uxth	r7, r0
 800aace:	1bdb      	subs	r3, r3, r7
 800aad0:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	3104      	adds	r1, #4
 800aad8:	4419      	add	r1, r3
 800aada:	4642      	mov	r2, r8
 800aadc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aae0:	9300      	str	r3, [sp, #0]
 800aae2:	a802      	add	r0, sp, #8
 800aae4:	2300      	movs	r3, #0
 800aae6:	f7fe fbad 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800aaea:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800aaee:	f102 0308 	add.w	r3, r2, #8
 800aaf2:	4543      	cmp	r3, r8
 800aaf4:	d928      	bls.n	800ab48 <on_full_output_buffer_fragmented+0xe0>
 800aaf6:	463a      	mov	r2, r7
 800aaf8:	2300      	movs	r3, #0
 800aafa:	210d      	movs	r1, #13
 800aafc:	a802      	add	r0, sp, #8
 800aafe:	f7ff ff3d 	bl	800a97c <uxr_buffer_submessage_header>
 800ab02:	8929      	ldrh	r1, [r5, #8]
 800ab04:	89eb      	ldrh	r3, [r5, #14]
 800ab06:	fbb3 f2f1 	udiv	r2, r3, r1
 800ab0a:	fb01 3312 	mls	r3, r1, r2, r3
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	686a      	ldr	r2, [r5, #4]
 800ab12:	fbb2 f2f1 	udiv	r2, r2, r1
 800ab16:	fb02 f303 	mul.w	r3, r2, r3
 800ab1a:	682a      	ldr	r2, [r5, #0]
 800ab1c:	f842 8003 	str.w	r8, [r2, r3]
 800ab20:	89e8      	ldrh	r0, [r5, #14]
 800ab22:	2101      	movs	r1, #1
 800ab24:	f004 f9ca 	bl	800eebc <uxr_seq_num_add>
 800ab28:	9904      	ldr	r1, [sp, #16]
 800ab2a:	9a03      	ldr	r2, [sp, #12]
 800ab2c:	81e8      	strh	r0, [r5, #14]
 800ab2e:	1a52      	subs	r2, r2, r1
 800ab30:	4630      	mov	r0, r6
 800ab32:	f7fe fb99 	bl	8009268 <ucdr_init_buffer>
 800ab36:	4630      	mov	r0, r6
 800ab38:	490f      	ldr	r1, [pc, #60]	@ (800ab78 <on_full_output_buffer_fragmented+0x110>)
 800ab3a:	4622      	mov	r2, r4
 800ab3c:	f7fe fb68 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800ab40:	2000      	movs	r0, #0
 800ab42:	b00a      	add	sp, #40	@ 0x28
 800ab44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab48:	b292      	uxth	r2, r2
 800ab4a:	2302      	movs	r3, #2
 800ab4c:	210d      	movs	r1, #13
 800ab4e:	a802      	add	r0, sp, #8
 800ab50:	f7ff ff14 	bl	800a97c <uxr_buffer_submessage_header>
 800ab54:	8928      	ldrh	r0, [r5, #8]
 800ab56:	89eb      	ldrh	r3, [r5, #14]
 800ab58:	fbb3 f1f0 	udiv	r1, r3, r0
 800ab5c:	fb00 3311 	mls	r3, r0, r1, r3
 800ab60:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800ab64:	6869      	ldr	r1, [r5, #4]
 800ab66:	fbb1 f1f0 	udiv	r1, r1, r0
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	fb01 f303 	mul.w	r3, r1, r3
 800ab70:	6829      	ldr	r1, [r5, #0]
 800ab72:	3208      	adds	r2, #8
 800ab74:	50ca      	str	r2, [r1, r3]
 800ab76:	e7d3      	b.n	800ab20 <on_full_output_buffer_fragmented+0xb8>
 800ab78:	0800aa69 	.word	0x0800aa69

0800ab7c <uxr_prepare_output_stream>:
 800ab7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab7e:	b087      	sub	sp, #28
 800ab80:	2707      	movs	r7, #7
 800ab82:	9202      	str	r2, [sp, #8]
 800ab84:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab86:	9103      	str	r1, [sp, #12]
 800ab88:	2500      	movs	r5, #0
 800ab8a:	3204      	adds	r2, #4
 800ab8c:	e9cd 7500 	strd	r7, r5, [sp]
 800ab90:	461c      	mov	r4, r3
 800ab92:	4606      	mov	r6, r0
 800ab94:	f7ff fc54 	bl	800a440 <uxr_prepare_stream_to_write_submessage>
 800ab98:	f080 0201 	eor.w	r2, r0, #1
 800ab9c:	b2d2      	uxtb	r2, r2
 800ab9e:	75a2      	strb	r2, [r4, #22]
 800aba0:	b112      	cbz	r2, 800aba8 <uxr_prepare_output_stream+0x2c>
 800aba2:	4628      	mov	r0, r5
 800aba4:	b007      	add	sp, #28
 800aba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba8:	aa05      	add	r2, sp, #20
 800abaa:	9902      	ldr	r1, [sp, #8]
 800abac:	4630      	mov	r0, r6
 800abae:	f7ff fd7d 	bl	800a6ac <uxr_init_base_object_request>
 800abb2:	a905      	add	r1, sp, #20
 800abb4:	4605      	mov	r5, r0
 800abb6:	4620      	mov	r0, r4
 800abb8:	f000 ffa0 	bl	800bafc <uxr_serialize_WRITE_DATA_Payload_Data>
 800abbc:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800abc0:	69a6      	ldr	r6, [r4, #24]
 800abc2:	69e7      	ldr	r7, [r4, #28]
 800abc4:	1a52      	subs	r2, r2, r1
 800abc6:	4620      	mov	r0, r4
 800abc8:	f7fe fb4e 	bl	8009268 <ucdr_init_buffer>
 800abcc:	4620      	mov	r0, r4
 800abce:	463a      	mov	r2, r7
 800abd0:	4631      	mov	r1, r6
 800abd2:	f7fe fb1d 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800abd6:	4628      	mov	r0, r5
 800abd8:	b007      	add	sp, #28
 800abda:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800abdc <uxr_prepare_output_stream_fragmented>:
 800abdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe0:	b091      	sub	sp, #68	@ 0x44
 800abe2:	4605      	mov	r5, r0
 800abe4:	9105      	str	r1, [sp, #20]
 800abe6:	3008      	adds	r0, #8
 800abe8:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800abec:	461e      	mov	r6, r3
 800abee:	9204      	str	r2, [sp, #16]
 800abf0:	f7ff fe90 	bl	800a914 <uxr_get_output_reliable_stream>
 800abf4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	f000 8091 	beq.w	800ad20 <uxr_prepare_output_stream_fragmented+0x144>
 800abfe:	4604      	mov	r4, r0
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f000 808d 	beq.w	800ad20 <uxr_prepare_output_stream_fragmented+0x144>
 800ac06:	f004 f843 	bl	800ec90 <get_available_free_slots>
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	f000 8083 	beq.w	800ad16 <uxr_prepare_output_stream_fragmented+0x13a>
 800ac10:	8922      	ldrh	r2, [r4, #8]
 800ac12:	89e7      	ldrh	r7, [r4, #14]
 800ac14:	fbb7 f9f2 	udiv	r9, r7, r2
 800ac18:	fb02 7919 	mls	r9, r2, r9, r7
 800ac1c:	fa1f f989 	uxth.w	r9, r9
 800ac20:	6863      	ldr	r3, [r4, #4]
 800ac22:	fbb3 f2f2 	udiv	r2, r3, r2
 800ac26:	6823      	ldr	r3, [r4, #0]
 800ac28:	9203      	str	r2, [sp, #12]
 800ac2a:	fb02 f909 	mul.w	r9, r2, r9
 800ac2e:	f109 0904 	add.w	r9, r9, #4
 800ac32:	4499      	add	r9, r3
 800ac34:	7b23      	ldrb	r3, [r4, #12]
 800ac36:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800ac3a:	4543      	cmp	r3, r8
 800ac3c:	f1a2 0b04 	sub.w	fp, r2, #4
 800ac40:	d37a      	bcc.n	800ad38 <uxr_prepare_output_stream_fragmented+0x15c>
 800ac42:	f1ab 0a04 	sub.w	sl, fp, #4
 800ac46:	ebaa 0a03 	sub.w	sl, sl, r3
 800ac4a:	465a      	mov	r2, fp
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4649      	mov	r1, r9
 800ac50:	a808      	add	r0, sp, #32
 800ac52:	f8cd 8000 	str.w	r8, [sp]
 800ac56:	f7fe faf5 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800ac5a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800ac5c:	fa1f fa8a 	uxth.w	sl, sl
 800ac60:	4652      	mov	r2, sl
 800ac62:	f103 0a08 	add.w	sl, r3, #8
 800ac66:	45da      	cmp	sl, fp
 800ac68:	bf34      	ite	cc
 800ac6a:	2302      	movcc	r3, #2
 800ac6c:	2300      	movcs	r3, #0
 800ac6e:	210d      	movs	r1, #13
 800ac70:	a808      	add	r0, sp, #32
 800ac72:	f7ff fe83 	bl	800a97c <uxr_buffer_submessage_header>
 800ac76:	8921      	ldrh	r1, [r4, #8]
 800ac78:	fbb7 f2f1 	udiv	r2, r7, r1
 800ac7c:	fb01 7212 	mls	r2, r1, r2, r7
 800ac80:	b292      	uxth	r2, r2
 800ac82:	6863      	ldr	r3, [r4, #4]
 800ac84:	fbb3 f3f1 	udiv	r3, r3, r1
 800ac88:	fb02 f303 	mul.w	r3, r2, r3
 800ac8c:	6822      	ldr	r2, [r4, #0]
 800ac8e:	4638      	mov	r0, r7
 800ac90:	f842 b003 	str.w	fp, [r2, r3]
 800ac94:	2101      	movs	r1, #1
 800ac96:	f004 f911 	bl	800eebc <uxr_seq_num_add>
 800ac9a:	9b03      	ldr	r3, [sp, #12]
 800ac9c:	f108 0104 	add.w	r1, r8, #4
 800aca0:	f1a3 0208 	sub.w	r2, r3, #8
 800aca4:	eba2 0208 	sub.w	r2, r2, r8
 800aca8:	4449      	add	r1, r9
 800acaa:	4607      	mov	r7, r0
 800acac:	4630      	mov	r0, r6
 800acae:	f7fe fadb 	bl	8009268 <ucdr_init_buffer>
 800acb2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800acb4:	81e7      	strh	r7, [r4, #14]
 800acb6:	1d1a      	adds	r2, r3, #4
 800acb8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800acbc:	bf28      	it	cs
 800acbe:	2200      	movcs	r2, #0
 800acc0:	2300      	movs	r3, #0
 800acc2:	b292      	uxth	r2, r2
 800acc4:	2107      	movs	r1, #7
 800acc6:	4630      	mov	r0, r6
 800acc8:	f7ff fe58 	bl	800a97c <uxr_buffer_submessage_header>
 800accc:	9904      	ldr	r1, [sp, #16]
 800acce:	aa07      	add	r2, sp, #28
 800acd0:	4628      	mov	r0, r5
 800acd2:	f7ff fceb 	bl	800a6ac <uxr_init_base_object_request>
 800acd6:	4604      	mov	r4, r0
 800acd8:	b318      	cbz	r0, 800ad22 <uxr_prepare_output_stream_fragmented+0x146>
 800acda:	a907      	add	r1, sp, #28
 800acdc:	4630      	mov	r0, r6
 800acde:	f000 ff0d 	bl	800bafc <uxr_serialize_WRITE_DATA_Payload_Data>
 800ace2:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800ace6:	4630      	mov	r0, r6
 800ace8:	1a52      	subs	r2, r2, r1
 800acea:	f7fe fabd 	bl	8009268 <ucdr_init_buffer>
 800acee:	9b05      	ldr	r3, [sp, #20]
 800acf0:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 800acf4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800acf6:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 800acfa:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800acfc:	491b      	ldr	r1, [pc, #108]	@ (800ad6c <uxr_prepare_output_stream_fragmented+0x190>)
 800acfe:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 800ad02:	4630      	mov	r0, r6
 800ad04:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 800ad08:	462a      	mov	r2, r5
 800ad0a:	f7fe fa81 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800ad0e:	4620      	mov	r0, r4
 800ad10:	b011      	add	sp, #68	@ 0x44
 800ad12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad16:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800ad18:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	4798      	blx	r3
 800ad1e:	b920      	cbnz	r0, 800ad2a <uxr_prepare_output_stream_fragmented+0x14e>
 800ad20:	2400      	movs	r4, #0
 800ad22:	4620      	mov	r0, r4
 800ad24:	b011      	add	sp, #68	@ 0x44
 800ad26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f003 ffb0 	bl	800ec90 <get_available_free_slots>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	f47f af6d 	bne.w	800ac10 <uxr_prepare_output_stream_fragmented+0x34>
 800ad36:	e7f3      	b.n	800ad20 <uxr_prepare_output_stream_fragmented+0x144>
 800ad38:	4638      	mov	r0, r7
 800ad3a:	2101      	movs	r1, #1
 800ad3c:	f004 f8be 	bl	800eebc <uxr_seq_num_add>
 800ad40:	8921      	ldrh	r1, [r4, #8]
 800ad42:	fbb0 f2f1 	udiv	r2, r0, r1
 800ad46:	fb01 0912 	mls	r9, r1, r2, r0
 800ad4a:	fa1f f289 	uxth.w	r2, r9
 800ad4e:	6863      	ldr	r3, [r4, #4]
 800ad50:	fbb3 f9f1 	udiv	r9, r3, r1
 800ad54:	6823      	ldr	r3, [r4, #0]
 800ad56:	fb02 f909 	mul.w	r9, r2, r9
 800ad5a:	f109 0904 	add.w	r9, r9, #4
 800ad5e:	4499      	add	r9, r3
 800ad60:	4607      	mov	r7, r0
 800ad62:	7b23      	ldrb	r3, [r4, #12]
 800ad64:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800ad68:	e76b      	b.n	800ac42 <uxr_prepare_output_stream_fragmented+0x66>
 800ad6a:	bf00      	nop
 800ad6c:	0800aa69 	.word	0x0800aa69

0800ad70 <uxr_serialize_message_header>:
 800ad70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad72:	b083      	sub	sp, #12
 800ad74:	4616      	mov	r6, r2
 800ad76:	4604      	mov	r4, r0
 800ad78:	9301      	str	r3, [sp, #4]
 800ad7a:	460d      	mov	r5, r1
 800ad7c:	9f08      	ldr	r7, [sp, #32]
 800ad7e:	f7fd fac7 	bl	8008310 <ucdr_serialize_uint8_t>
 800ad82:	4631      	mov	r1, r6
 800ad84:	4620      	mov	r0, r4
 800ad86:	f7fd fac3 	bl	8008310 <ucdr_serialize_uint8_t>
 800ad8a:	9a01      	ldr	r2, [sp, #4]
 800ad8c:	2101      	movs	r1, #1
 800ad8e:	4620      	mov	r0, r4
 800ad90:	f7fd fb6a 	bl	8008468 <ucdr_serialize_endian_uint16_t>
 800ad94:	062b      	lsls	r3, r5, #24
 800ad96:	d501      	bpl.n	800ad9c <uxr_serialize_message_header+0x2c>
 800ad98:	b003      	add	sp, #12
 800ad9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad9c:	2204      	movs	r2, #4
 800ad9e:	4639      	mov	r1, r7
 800ada0:	4620      	mov	r0, r4
 800ada2:	b003      	add	sp, #12
 800ada4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ada8:	f003 b850 	b.w	800de4c <ucdr_serialize_array_uint8_t>

0800adac <uxr_deserialize_message_header>:
 800adac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adae:	b083      	sub	sp, #12
 800adb0:	4616      	mov	r6, r2
 800adb2:	4604      	mov	r4, r0
 800adb4:	9301      	str	r3, [sp, #4]
 800adb6:	460d      	mov	r5, r1
 800adb8:	9f08      	ldr	r7, [sp, #32]
 800adba:	f7fd fabf 	bl	800833c <ucdr_deserialize_uint8_t>
 800adbe:	4631      	mov	r1, r6
 800adc0:	4620      	mov	r0, r4
 800adc2:	f7fd fabb 	bl	800833c <ucdr_deserialize_uint8_t>
 800adc6:	9a01      	ldr	r2, [sp, #4]
 800adc8:	2101      	movs	r1, #1
 800adca:	4620      	mov	r0, r4
 800adcc:	f7fd fc40 	bl	8008650 <ucdr_deserialize_endian_uint16_t>
 800add0:	f995 3000 	ldrsb.w	r3, [r5]
 800add4:	2b00      	cmp	r3, #0
 800add6:	da01      	bge.n	800addc <uxr_deserialize_message_header+0x30>
 800add8:	b003      	add	sp, #12
 800adda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800addc:	2204      	movs	r2, #4
 800adde:	4639      	mov	r1, r7
 800ade0:	4620      	mov	r0, r4
 800ade2:	b003      	add	sp, #12
 800ade4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ade8:	f003 b894 	b.w	800df14 <ucdr_deserialize_array_uint8_t>

0800adec <uxr_serialize_submessage_header>:
 800adec:	b530      	push	{r4, r5, lr}
 800adee:	b083      	sub	sp, #12
 800adf0:	4615      	mov	r5, r2
 800adf2:	4604      	mov	r4, r0
 800adf4:	9301      	str	r3, [sp, #4]
 800adf6:	f7fd fa8b 	bl	8008310 <ucdr_serialize_uint8_t>
 800adfa:	4629      	mov	r1, r5
 800adfc:	4620      	mov	r0, r4
 800adfe:	f7fd fa87 	bl	8008310 <ucdr_serialize_uint8_t>
 800ae02:	9a01      	ldr	r2, [sp, #4]
 800ae04:	2101      	movs	r1, #1
 800ae06:	4620      	mov	r0, r4
 800ae08:	b003      	add	sp, #12
 800ae0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae0e:	f7fd bb2b 	b.w	8008468 <ucdr_serialize_endian_uint16_t>
 800ae12:	bf00      	nop

0800ae14 <uxr_deserialize_submessage_header>:
 800ae14:	b530      	push	{r4, r5, lr}
 800ae16:	b083      	sub	sp, #12
 800ae18:	4615      	mov	r5, r2
 800ae1a:	4604      	mov	r4, r0
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	f7fd fa8d 	bl	800833c <ucdr_deserialize_uint8_t>
 800ae22:	4629      	mov	r1, r5
 800ae24:	4620      	mov	r0, r4
 800ae26:	f7fd fa89 	bl	800833c <ucdr_deserialize_uint8_t>
 800ae2a:	9a01      	ldr	r2, [sp, #4]
 800ae2c:	2101      	movs	r1, #1
 800ae2e:	4620      	mov	r0, r4
 800ae30:	b003      	add	sp, #12
 800ae32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae36:	f7fd bc0b 	b.w	8008650 <ucdr_deserialize_endian_uint16_t>
 800ae3a:	bf00      	nop

0800ae3c <uxr_serialize_CLIENT_Representation>:
 800ae3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae40:	2204      	movs	r2, #4
 800ae42:	460e      	mov	r6, r1
 800ae44:	4605      	mov	r5, r0
 800ae46:	f003 f801 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	4607      	mov	r7, r0
 800ae4e:	1d31      	adds	r1, r6, #4
 800ae50:	4628      	mov	r0, r5
 800ae52:	f002 fffb 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ae56:	4038      	ands	r0, r7
 800ae58:	2202      	movs	r2, #2
 800ae5a:	1db1      	adds	r1, r6, #6
 800ae5c:	b2c7      	uxtb	r7, r0
 800ae5e:	4628      	mov	r0, r5
 800ae60:	f002 fff4 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ae64:	2204      	movs	r2, #4
 800ae66:	4007      	ands	r7, r0
 800ae68:	f106 0108 	add.w	r1, r6, #8
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	f002 ffed 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ae72:	7b31      	ldrb	r1, [r6, #12]
 800ae74:	4007      	ands	r7, r0
 800ae76:	4628      	mov	r0, r5
 800ae78:	f7fd fa4a 	bl	8008310 <ucdr_serialize_uint8_t>
 800ae7c:	7b71      	ldrb	r1, [r6, #13]
 800ae7e:	4007      	ands	r7, r0
 800ae80:	4628      	mov	r0, r5
 800ae82:	f7fd fa17 	bl	80082b4 <ucdr_serialize_bool>
 800ae86:	7b73      	ldrb	r3, [r6, #13]
 800ae88:	ea07 0800 	and.w	r8, r7, r0
 800ae8c:	b93b      	cbnz	r3, 800ae9e <uxr_serialize_CLIENT_Representation+0x62>
 800ae8e:	8bb1      	ldrh	r1, [r6, #28]
 800ae90:	4628      	mov	r0, r5
 800ae92:	f7fd fa69 	bl	8008368 <ucdr_serialize_uint16_t>
 800ae96:	ea08 0000 	and.w	r0, r8, r0
 800ae9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae9e:	6931      	ldr	r1, [r6, #16]
 800aea0:	4628      	mov	r0, r5
 800aea2:	f7fd fc4b 	bl	800873c <ucdr_serialize_uint32_t>
 800aea6:	6933      	ldr	r3, [r6, #16]
 800aea8:	b1e3      	cbz	r3, 800aee4 <uxr_serialize_CLIENT_Representation+0xa8>
 800aeaa:	b1c0      	cbz	r0, 800aede <uxr_serialize_CLIENT_Representation+0xa2>
 800aeac:	4637      	mov	r7, r6
 800aeae:	f04f 0900 	mov.w	r9, #0
 800aeb2:	e001      	b.n	800aeb8 <uxr_serialize_CLIENT_Representation+0x7c>
 800aeb4:	3708      	adds	r7, #8
 800aeb6:	b194      	cbz	r4, 800aede <uxr_serialize_CLIENT_Representation+0xa2>
 800aeb8:	6979      	ldr	r1, [r7, #20]
 800aeba:	4628      	mov	r0, r5
 800aebc:	f003 f8e6 	bl	800e08c <ucdr_serialize_string>
 800aec0:	69b9      	ldr	r1, [r7, #24]
 800aec2:	4604      	mov	r4, r0
 800aec4:	4628      	mov	r0, r5
 800aec6:	f003 f8e1 	bl	800e08c <ucdr_serialize_string>
 800aeca:	6933      	ldr	r3, [r6, #16]
 800aecc:	f109 0901 	add.w	r9, r9, #1
 800aed0:	4004      	ands	r4, r0
 800aed2:	4599      	cmp	r9, r3
 800aed4:	b2e4      	uxtb	r4, r4
 800aed6:	d3ed      	bcc.n	800aeb4 <uxr_serialize_CLIENT_Representation+0x78>
 800aed8:	ea08 0804 	and.w	r8, r8, r4
 800aedc:	e7d7      	b.n	800ae8e <uxr_serialize_CLIENT_Representation+0x52>
 800aede:	f04f 0800 	mov.w	r8, #0
 800aee2:	e7d4      	b.n	800ae8e <uxr_serialize_CLIENT_Representation+0x52>
 800aee4:	ea08 0800 	and.w	r8, r8, r0
 800aee8:	e7d1      	b.n	800ae8e <uxr_serialize_CLIENT_Representation+0x52>
 800aeea:	bf00      	nop

0800aeec <uxr_deserialize_CLIENT_Representation>:
 800aeec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aef0:	2204      	movs	r2, #4
 800aef2:	460c      	mov	r4, r1
 800aef4:	4605      	mov	r5, r0
 800aef6:	f003 f80d 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800aefa:	2202      	movs	r2, #2
 800aefc:	4607      	mov	r7, r0
 800aefe:	1d21      	adds	r1, r4, #4
 800af00:	4628      	mov	r0, r5
 800af02:	f003 f807 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800af06:	4038      	ands	r0, r7
 800af08:	2202      	movs	r2, #2
 800af0a:	1da1      	adds	r1, r4, #6
 800af0c:	b2c6      	uxtb	r6, r0
 800af0e:	4628      	mov	r0, r5
 800af10:	f003 f800 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800af14:	2204      	movs	r2, #4
 800af16:	4006      	ands	r6, r0
 800af18:	f104 0108 	add.w	r1, r4, #8
 800af1c:	4628      	mov	r0, r5
 800af1e:	f002 fff9 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800af22:	f104 010c 	add.w	r1, r4, #12
 800af26:	4006      	ands	r6, r0
 800af28:	4628      	mov	r0, r5
 800af2a:	f7fd fa07 	bl	800833c <ucdr_deserialize_uint8_t>
 800af2e:	f104 010d 	add.w	r1, r4, #13
 800af32:	ea06 0700 	and.w	r7, r6, r0
 800af36:	4628      	mov	r0, r5
 800af38:	f7fd f9d2 	bl	80082e0 <ucdr_deserialize_bool>
 800af3c:	7b63      	ldrb	r3, [r4, #13]
 800af3e:	4007      	ands	r7, r0
 800af40:	b93b      	cbnz	r3, 800af52 <uxr_deserialize_CLIENT_Representation+0x66>
 800af42:	f104 011c 	add.w	r1, r4, #28
 800af46:	4628      	mov	r0, r5
 800af48:	f7fd fb0e 	bl	8008568 <ucdr_deserialize_uint16_t>
 800af4c:	4038      	ands	r0, r7
 800af4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af52:	f104 0110 	add.w	r1, r4, #16
 800af56:	4628      	mov	r0, r5
 800af58:	f7fd fd20 	bl	800899c <ucdr_deserialize_uint32_t>
 800af5c:	6923      	ldr	r3, [r4, #16]
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d903      	bls.n	800af6a <uxr_deserialize_CLIENT_Representation+0x7e>
 800af62:	2301      	movs	r3, #1
 800af64:	75ab      	strb	r3, [r5, #22]
 800af66:	2700      	movs	r7, #0
 800af68:	e7eb      	b.n	800af42 <uxr_deserialize_CLIENT_Representation+0x56>
 800af6a:	b30b      	cbz	r3, 800afb0 <uxr_deserialize_CLIENT_Representation+0xc4>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d0fa      	beq.n	800af66 <uxr_deserialize_CLIENT_Representation+0x7a>
 800af70:	46a0      	mov	r8, r4
 800af72:	f04f 0900 	mov.w	r9, #0
 800af76:	e001      	b.n	800af7c <uxr_deserialize_CLIENT_Representation+0x90>
 800af78:	2e00      	cmp	r6, #0
 800af7a:	d0f4      	beq.n	800af66 <uxr_deserialize_CLIENT_Representation+0x7a>
 800af7c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800af80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af84:	4628      	mov	r0, r5
 800af86:	f003 f891 	bl	800e0ac <ucdr_deserialize_string>
 800af8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af8e:	4606      	mov	r6, r0
 800af90:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800af94:	4628      	mov	r0, r5
 800af96:	f003 f889 	bl	800e0ac <ucdr_deserialize_string>
 800af9a:	6923      	ldr	r3, [r4, #16]
 800af9c:	f109 0901 	add.w	r9, r9, #1
 800afa0:	4006      	ands	r6, r0
 800afa2:	4599      	cmp	r9, r3
 800afa4:	f108 0808 	add.w	r8, r8, #8
 800afa8:	b2f6      	uxtb	r6, r6
 800afaa:	d3e5      	bcc.n	800af78 <uxr_deserialize_CLIENT_Representation+0x8c>
 800afac:	4037      	ands	r7, r6
 800afae:	e7c8      	b.n	800af42 <uxr_deserialize_CLIENT_Representation+0x56>
 800afb0:	4007      	ands	r7, r0
 800afb2:	e7c6      	b.n	800af42 <uxr_deserialize_CLIENT_Representation+0x56>

0800afb4 <uxr_serialize_AGENT_Representation>:
 800afb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afb8:	2204      	movs	r2, #4
 800afba:	460f      	mov	r7, r1
 800afbc:	4605      	mov	r5, r0
 800afbe:	f002 ff45 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800afc2:	2202      	movs	r2, #2
 800afc4:	4604      	mov	r4, r0
 800afc6:	1d39      	adds	r1, r7, #4
 800afc8:	4628      	mov	r0, r5
 800afca:	f002 ff3f 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800afce:	4020      	ands	r0, r4
 800afd0:	2202      	movs	r2, #2
 800afd2:	1db9      	adds	r1, r7, #6
 800afd4:	b2c4      	uxtb	r4, r0
 800afd6:	4628      	mov	r0, r5
 800afd8:	f002 ff38 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800afdc:	7a39      	ldrb	r1, [r7, #8]
 800afde:	4004      	ands	r4, r0
 800afe0:	4628      	mov	r0, r5
 800afe2:	f7fd f967 	bl	80082b4 <ucdr_serialize_bool>
 800afe6:	7a3b      	ldrb	r3, [r7, #8]
 800afe8:	ea00 0804 	and.w	r8, r0, r4
 800afec:	b913      	cbnz	r3, 800aff4 <uxr_serialize_AGENT_Representation+0x40>
 800afee:	4640      	mov	r0, r8
 800aff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aff4:	68f9      	ldr	r1, [r7, #12]
 800aff6:	4628      	mov	r0, r5
 800aff8:	f7fd fba0 	bl	800873c <ucdr_serialize_uint32_t>
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	b303      	cbz	r3, 800b042 <uxr_serialize_AGENT_Representation+0x8e>
 800b000:	b1d0      	cbz	r0, 800b038 <uxr_serialize_AGENT_Representation+0x84>
 800b002:	463e      	mov	r6, r7
 800b004:	f04f 0900 	mov.w	r9, #0
 800b008:	e001      	b.n	800b00e <uxr_serialize_AGENT_Representation+0x5a>
 800b00a:	3608      	adds	r6, #8
 800b00c:	b1a4      	cbz	r4, 800b038 <uxr_serialize_AGENT_Representation+0x84>
 800b00e:	6931      	ldr	r1, [r6, #16]
 800b010:	4628      	mov	r0, r5
 800b012:	f003 f83b 	bl	800e08c <ucdr_serialize_string>
 800b016:	6971      	ldr	r1, [r6, #20]
 800b018:	4604      	mov	r4, r0
 800b01a:	4628      	mov	r0, r5
 800b01c:	f003 f836 	bl	800e08c <ucdr_serialize_string>
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f109 0901 	add.w	r9, r9, #1
 800b026:	4004      	ands	r4, r0
 800b028:	4599      	cmp	r9, r3
 800b02a:	b2e4      	uxtb	r4, r4
 800b02c:	d3ed      	bcc.n	800b00a <uxr_serialize_AGENT_Representation+0x56>
 800b02e:	ea08 0804 	and.w	r8, r8, r4
 800b032:	4640      	mov	r0, r8
 800b034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b038:	f04f 0800 	mov.w	r8, #0
 800b03c:	4640      	mov	r0, r8
 800b03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b042:	ea08 0800 	and.w	r8, r8, r0
 800b046:	e7d2      	b.n	800afee <uxr_serialize_AGENT_Representation+0x3a>

0800b048 <uxr_serialize_DATAWRITER_Representation>:
 800b048:	b570      	push	{r4, r5, r6, lr}
 800b04a:	460d      	mov	r5, r1
 800b04c:	7809      	ldrb	r1, [r1, #0]
 800b04e:	4606      	mov	r6, r0
 800b050:	f7fd f95e 	bl	8008310 <ucdr_serialize_uint8_t>
 800b054:	4604      	mov	r4, r0
 800b056:	b130      	cbz	r0, 800b066 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800b058:	782b      	ldrb	r3, [r5, #0]
 800b05a:	2b02      	cmp	r3, #2
 800b05c:	d00c      	beq.n	800b078 <uxr_serialize_DATAWRITER_Representation+0x30>
 800b05e:	2b03      	cmp	r3, #3
 800b060:	d010      	beq.n	800b084 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800b062:	2b01      	cmp	r3, #1
 800b064:	d008      	beq.n	800b078 <uxr_serialize_DATAWRITER_Representation+0x30>
 800b066:	2202      	movs	r2, #2
 800b068:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800b06c:	4630      	mov	r0, r6
 800b06e:	f002 feed 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b072:	4020      	ands	r0, r4
 800b074:	b2c0      	uxtb	r0, r0
 800b076:	bd70      	pop	{r4, r5, r6, pc}
 800b078:	6869      	ldr	r1, [r5, #4]
 800b07a:	4630      	mov	r0, r6
 800b07c:	f003 f806 	bl	800e08c <ucdr_serialize_string>
 800b080:	4604      	mov	r4, r0
 800b082:	e7f0      	b.n	800b066 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800b084:	4629      	mov	r1, r5
 800b086:	4630      	mov	r0, r6
 800b088:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800b08c:	3104      	adds	r1, #4
 800b08e:	f002 ffd1 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b092:	4604      	mov	r4, r0
 800b094:	e7e7      	b.n	800b066 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800b096:	bf00      	nop

0800b098 <uxr_serialize_ObjectVariant.part.0>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	780b      	ldrb	r3, [r1, #0]
 800b09c:	3b01      	subs	r3, #1
 800b09e:	460c      	mov	r4, r1
 800b0a0:	4605      	mov	r5, r0
 800b0a2:	2b0d      	cmp	r3, #13
 800b0a4:	d854      	bhi.n	800b150 <uxr_serialize_ObjectVariant.part.0+0xb8>
 800b0a6:	e8df f003 	tbb	[pc, r3]
 800b0aa:	0730      	.short	0x0730
 800b0ac:	07071b1b 	.word	0x07071b1b
 800b0b0:	0c530707 	.word	0x0c530707
 800b0b4:	494e0c0c 	.word	0x494e0c0c
 800b0b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0bc:	3104      	adds	r1, #4
 800b0be:	f7ff bfc3 	b.w	800b048 <uxr_serialize_DATAWRITER_Representation>
 800b0c2:	7909      	ldrb	r1, [r1, #4]
 800b0c4:	f7fd f924 	bl	8008310 <ucdr_serialize_uint8_t>
 800b0c8:	b1e8      	cbz	r0, 800b106 <uxr_serialize_ObjectVariant.part.0+0x6e>
 800b0ca:	7923      	ldrb	r3, [r4, #4]
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d001      	beq.n	800b0d4 <uxr_serialize_ObjectVariant.part.0+0x3c>
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d13d      	bne.n	800b150 <uxr_serialize_ObjectVariant.part.0+0xb8>
 800b0d4:	68a1      	ldr	r1, [r4, #8]
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0dc:	f002 bfd6 	b.w	800e08c <ucdr_serialize_string>
 800b0e0:	7909      	ldrb	r1, [r1, #4]
 800b0e2:	f7fd f915 	bl	8008310 <ucdr_serialize_uint8_t>
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	b120      	cbz	r0, 800b0f4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800b0ea:	7923      	ldrb	r3, [r4, #4]
 800b0ec:	2b02      	cmp	r3, #2
 800b0ee:	d039      	beq.n	800b164 <uxr_serialize_ObjectVariant.part.0+0xcc>
 800b0f0:	2b03      	cmp	r3, #3
 800b0f2:	d02f      	beq.n	800b154 <uxr_serialize_ObjectVariant.part.0+0xbc>
 800b0f4:	2202      	movs	r2, #2
 800b0f6:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	f002 fea6 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b100:	4030      	ands	r0, r6
 800b102:	b2c0      	uxtb	r0, r0
 800b104:	bd70      	pop	{r4, r5, r6, pc}
 800b106:	2000      	movs	r0, #0
 800b108:	bd70      	pop	{r4, r5, r6, pc}
 800b10a:	7909      	ldrb	r1, [r1, #4]
 800b10c:	f7fd f900 	bl	8008310 <ucdr_serialize_uint8_t>
 800b110:	4606      	mov	r6, r0
 800b112:	b158      	cbz	r0, 800b12c <uxr_serialize_ObjectVariant.part.0+0x94>
 800b114:	7923      	ldrb	r3, [r4, #4]
 800b116:	2b02      	cmp	r3, #2
 800b118:	d003      	beq.n	800b122 <uxr_serialize_ObjectVariant.part.0+0x8a>
 800b11a:	2b03      	cmp	r3, #3
 800b11c:	d028      	beq.n	800b170 <uxr_serialize_ObjectVariant.part.0+0xd8>
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d104      	bne.n	800b12c <uxr_serialize_ObjectVariant.part.0+0x94>
 800b122:	68a1      	ldr	r1, [r4, #8]
 800b124:	4628      	mov	r0, r5
 800b126:	f002 ffb1 	bl	800e08c <ucdr_serialize_string>
 800b12a:	4606      	mov	r6, r0
 800b12c:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 800b130:	4628      	mov	r0, r5
 800b132:	f7fd fe29 	bl	8008d88 <ucdr_serialize_int16_t>
 800b136:	4030      	ands	r0, r6
 800b138:	b2c0      	uxtb	r0, r0
 800b13a:	bd70      	pop	{r4, r5, r6, pc}
 800b13c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b140:	3104      	adds	r1, #4
 800b142:	f7ff be7b 	b.w	800ae3c <uxr_serialize_CLIENT_Representation>
 800b146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b14a:	3104      	adds	r1, #4
 800b14c:	f7ff bf32 	b.w	800afb4 <uxr_serialize_AGENT_Representation>
 800b150:	2001      	movs	r0, #1
 800b152:	bd70      	pop	{r4, r5, r6, pc}
 800b154:	68a2      	ldr	r2, [r4, #8]
 800b156:	f104 010c 	add.w	r1, r4, #12
 800b15a:	4628      	mov	r0, r5
 800b15c:	f002 ff6a 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b160:	4606      	mov	r6, r0
 800b162:	e7c7      	b.n	800b0f4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800b164:	68a1      	ldr	r1, [r4, #8]
 800b166:	4628      	mov	r0, r5
 800b168:	f002 ff90 	bl	800e08c <ucdr_serialize_string>
 800b16c:	4606      	mov	r6, r0
 800b16e:	e7c1      	b.n	800b0f4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800b170:	68a2      	ldr	r2, [r4, #8]
 800b172:	f104 010c 	add.w	r1, r4, #12
 800b176:	4628      	mov	r0, r5
 800b178:	f002 ff5c 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b17c:	4606      	mov	r6, r0
 800b17e:	e7d5      	b.n	800b12c <uxr_serialize_ObjectVariant.part.0+0x94>

0800b180 <uxr_deserialize_DATAWRITER_Representation>:
 800b180:	b570      	push	{r4, r5, r6, lr}
 800b182:	4606      	mov	r6, r0
 800b184:	460d      	mov	r5, r1
 800b186:	f7fd f8d9 	bl	800833c <ucdr_deserialize_uint8_t>
 800b18a:	4604      	mov	r4, r0
 800b18c:	b130      	cbz	r0, 800b19c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800b18e:	782b      	ldrb	r3, [r5, #0]
 800b190:	2b02      	cmp	r3, #2
 800b192:	d00c      	beq.n	800b1ae <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800b194:	2b03      	cmp	r3, #3
 800b196:	d012      	beq.n	800b1be <uxr_deserialize_DATAWRITER_Representation+0x3e>
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d008      	beq.n	800b1ae <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800b19c:	2202      	movs	r2, #2
 800b19e:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800b1a2:	4630      	mov	r0, r6
 800b1a4:	f002 feb6 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b1a8:	4020      	ands	r0, r4
 800b1aa:	b2c0      	uxtb	r0, r0
 800b1ac:	bd70      	pop	{r4, r5, r6, pc}
 800b1ae:	6869      	ldr	r1, [r5, #4]
 800b1b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b1b4:	4630      	mov	r0, r6
 800b1b6:	f002 ff79 	bl	800e0ac <ucdr_deserialize_string>
 800b1ba:	4604      	mov	r4, r0
 800b1bc:	e7ee      	b.n	800b19c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800b1be:	1d2b      	adds	r3, r5, #4
 800b1c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b1c4:	f105 0108 	add.w	r1, r5, #8
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f002 ff45 	bl	800e058 <ucdr_deserialize_sequence_uint8_t>
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	e7e4      	b.n	800b19c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800b1d2:	bf00      	nop

0800b1d4 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 800b1d4:	b570      	push	{r4, r5, r6, lr}
 800b1d6:	460d      	mov	r5, r1
 800b1d8:	7809      	ldrb	r1, [r1, #0]
 800b1da:	4606      	mov	r6, r0
 800b1dc:	f7fd f86a 	bl	80082b4 <ucdr_serialize_bool>
 800b1e0:	782b      	ldrb	r3, [r5, #0]
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	b94b      	cbnz	r3, 800b1fa <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 800b1e6:	7a29      	ldrb	r1, [r5, #8]
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f7fd f863 	bl	80082b4 <ucdr_serialize_bool>
 800b1ee:	7a2b      	ldrb	r3, [r5, #8]
 800b1f0:	4004      	ands	r4, r0
 800b1f2:	b2e4      	uxtb	r4, r4
 800b1f4:	b943      	cbnz	r3, 800b208 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	bd70      	pop	{r4, r5, r6, pc}
 800b1fa:	6869      	ldr	r1, [r5, #4]
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	f002 ff45 	bl	800e08c <ucdr_serialize_string>
 800b202:	4004      	ands	r4, r0
 800b204:	b2e4      	uxtb	r4, r4
 800b206:	e7ee      	b.n	800b1e6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 800b208:	68e9      	ldr	r1, [r5, #12]
 800b20a:	4630      	mov	r0, r6
 800b20c:	f002 ff3e 	bl	800e08c <ucdr_serialize_string>
 800b210:	4004      	ands	r4, r0
 800b212:	4620      	mov	r0, r4
 800b214:	bd70      	pop	{r4, r5, r6, pc}
 800b216:	bf00      	nop

0800b218 <uxr_serialize_OBJK_Topic_Binary>:
 800b218:	b570      	push	{r4, r5, r6, lr}
 800b21a:	460d      	mov	r5, r1
 800b21c:	6809      	ldr	r1, [r1, #0]
 800b21e:	4606      	mov	r6, r0
 800b220:	f002 ff34 	bl	800e08c <ucdr_serialize_string>
 800b224:	7929      	ldrb	r1, [r5, #4]
 800b226:	4604      	mov	r4, r0
 800b228:	4630      	mov	r0, r6
 800b22a:	f7fd f843 	bl	80082b4 <ucdr_serialize_bool>
 800b22e:	792b      	ldrb	r3, [r5, #4]
 800b230:	4004      	ands	r4, r0
 800b232:	b2e4      	uxtb	r4, r4
 800b234:	b943      	cbnz	r3, 800b248 <uxr_serialize_OBJK_Topic_Binary+0x30>
 800b236:	7b29      	ldrb	r1, [r5, #12]
 800b238:	4630      	mov	r0, r6
 800b23a:	f7fd f83b 	bl	80082b4 <ucdr_serialize_bool>
 800b23e:	7b2b      	ldrb	r3, [r5, #12]
 800b240:	4004      	ands	r4, r0
 800b242:	b93b      	cbnz	r3, 800b254 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 800b244:	4620      	mov	r0, r4
 800b246:	bd70      	pop	{r4, r5, r6, pc}
 800b248:	68a9      	ldr	r1, [r5, #8]
 800b24a:	4630      	mov	r0, r6
 800b24c:	f002 ff1e 	bl	800e08c <ucdr_serialize_string>
 800b250:	4004      	ands	r4, r0
 800b252:	e7f0      	b.n	800b236 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 800b254:	6929      	ldr	r1, [r5, #16]
 800b256:	4630      	mov	r0, r6
 800b258:	f002 ff18 	bl	800e08c <ucdr_serialize_string>
 800b25c:	4004      	ands	r4, r0
 800b25e:	b2e4      	uxtb	r4, r4
 800b260:	4620      	mov	r0, r4
 800b262:	bd70      	pop	{r4, r5, r6, pc}

0800b264 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 800b264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b268:	460c      	mov	r4, r1
 800b26a:	7809      	ldrb	r1, [r1, #0]
 800b26c:	4606      	mov	r6, r0
 800b26e:	f7fd f821 	bl	80082b4 <ucdr_serialize_bool>
 800b272:	7823      	ldrb	r3, [r4, #0]
 800b274:	4605      	mov	r5, r0
 800b276:	b96b      	cbnz	r3, 800b294 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 800b278:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 800b27c:	4630      	mov	r0, r6
 800b27e:	f7fd f819 	bl	80082b4 <ucdr_serialize_bool>
 800b282:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800b286:	4005      	ands	r5, r0
 800b288:	b2ed      	uxtb	r5, r5
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d169      	bne.n	800b362 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 800b28e:	4628      	mov	r0, r5
 800b290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b294:	6861      	ldr	r1, [r4, #4]
 800b296:	4630      	mov	r0, r6
 800b298:	f7fd fa50 	bl	800873c <ucdr_serialize_uint32_t>
 800b29c:	6863      	ldr	r3, [r4, #4]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d06b      	beq.n	800b37a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d067      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b2a6:	68a1      	ldr	r1, [r4, #8]
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	f002 feef 	bl	800e08c <ucdr_serialize_string>
 800b2ae:	6863      	ldr	r3, [r4, #4]
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d953      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d05e      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b2b8:	68e1      	ldr	r1, [r4, #12]
 800b2ba:	4630      	mov	r0, r6
 800b2bc:	f002 fee6 	bl	800e08c <ucdr_serialize_string>
 800b2c0:	6863      	ldr	r3, [r4, #4]
 800b2c2:	2b02      	cmp	r3, #2
 800b2c4:	d94a      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d055      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b2ca:	6921      	ldr	r1, [r4, #16]
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	f002 fedd 	bl	800e08c <ucdr_serialize_string>
 800b2d2:	6863      	ldr	r3, [r4, #4]
 800b2d4:	2b03      	cmp	r3, #3
 800b2d6:	d941      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	d04c      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b2dc:	6961      	ldr	r1, [r4, #20]
 800b2de:	4630      	mov	r0, r6
 800b2e0:	f002 fed4 	bl	800e08c <ucdr_serialize_string>
 800b2e4:	6863      	ldr	r3, [r4, #4]
 800b2e6:	2b04      	cmp	r3, #4
 800b2e8:	d938      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d043      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b2ee:	69a1      	ldr	r1, [r4, #24]
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f002 fecb 	bl	800e08c <ucdr_serialize_string>
 800b2f6:	6863      	ldr	r3, [r4, #4]
 800b2f8:	2b05      	cmp	r3, #5
 800b2fa:	d92f      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b2fc:	2800      	cmp	r0, #0
 800b2fe:	d03a      	beq.n	800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b300:	69e1      	ldr	r1, [r4, #28]
 800b302:	4630      	mov	r0, r6
 800b304:	f002 fec2 	bl	800e08c <ucdr_serialize_string>
 800b308:	6863      	ldr	r3, [r4, #4]
 800b30a:	2b06      	cmp	r3, #6
 800b30c:	d926      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b30e:	b390      	cbz	r0, 800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b310:	6a21      	ldr	r1, [r4, #32]
 800b312:	4630      	mov	r0, r6
 800b314:	f002 feba 	bl	800e08c <ucdr_serialize_string>
 800b318:	6863      	ldr	r3, [r4, #4]
 800b31a:	2b07      	cmp	r3, #7
 800b31c:	d91e      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b31e:	b350      	cbz	r0, 800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b320:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800b322:	4630      	mov	r0, r6
 800b324:	f002 feb2 	bl	800e08c <ucdr_serialize_string>
 800b328:	6863      	ldr	r3, [r4, #4]
 800b32a:	2b08      	cmp	r3, #8
 800b32c:	d916      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b32e:	b310      	cbz	r0, 800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b330:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800b332:	4630      	mov	r0, r6
 800b334:	f002 feaa 	bl	800e08c <ucdr_serialize_string>
 800b338:	6863      	ldr	r3, [r4, #4]
 800b33a:	2b09      	cmp	r3, #9
 800b33c:	d90e      	bls.n	800b35c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800b33e:	b1d0      	cbz	r0, 800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b340:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 800b344:	2709      	movs	r7, #9
 800b346:	e000      	b.n	800b34a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 800b348:	b1a8      	cbz	r0, 800b376 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800b34a:	f858 1b04 	ldr.w	r1, [r8], #4
 800b34e:	4630      	mov	r0, r6
 800b350:	f002 fe9c 	bl	800e08c <ucdr_serialize_string>
 800b354:	6862      	ldr	r2, [r4, #4]
 800b356:	3701      	adds	r7, #1
 800b358:	4297      	cmp	r7, r2
 800b35a:	d3f5      	bcc.n	800b348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 800b35c:	4005      	ands	r5, r0
 800b35e:	b2ed      	uxtb	r5, r5
 800b360:	e78a      	b.n	800b278 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800b362:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b364:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800b368:	4630      	mov	r0, r6
 800b36a:	f002 fe63 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b36e:	4005      	ands	r5, r0
 800b370:	4628      	mov	r0, r5
 800b372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b376:	2500      	movs	r5, #0
 800b378:	e77e      	b.n	800b278 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800b37a:	4028      	ands	r0, r5
 800b37c:	b2c5      	uxtb	r5, r0
 800b37e:	e77b      	b.n	800b278 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0800b380 <uxr_serialize_OBJK_Publisher_Binary>:
 800b380:	b570      	push	{r4, r5, r6, lr}
 800b382:	460d      	mov	r5, r1
 800b384:	7809      	ldrb	r1, [r1, #0]
 800b386:	4606      	mov	r6, r0
 800b388:	f7fc ff94 	bl	80082b4 <ucdr_serialize_bool>
 800b38c:	782b      	ldrb	r3, [r5, #0]
 800b38e:	4604      	mov	r4, r0
 800b390:	b94b      	cbnz	r3, 800b3a6 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 800b392:	7a29      	ldrb	r1, [r5, #8]
 800b394:	4630      	mov	r0, r6
 800b396:	f7fc ff8d 	bl	80082b4 <ucdr_serialize_bool>
 800b39a:	7a2b      	ldrb	r3, [r5, #8]
 800b39c:	4004      	ands	r4, r0
 800b39e:	b2e4      	uxtb	r4, r4
 800b3a0:	b943      	cbnz	r3, 800b3b4 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	bd70      	pop	{r4, r5, r6, pc}
 800b3a6:	6869      	ldr	r1, [r5, #4]
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	f002 fe6f 	bl	800e08c <ucdr_serialize_string>
 800b3ae:	4004      	ands	r4, r0
 800b3b0:	b2e4      	uxtb	r4, r4
 800b3b2:	e7ee      	b.n	800b392 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 800b3b4:	f105 010c 	add.w	r1, r5, #12
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	f7ff ff53 	bl	800b264 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 800b3be:	4004      	ands	r4, r0
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	bd70      	pop	{r4, r5, r6, pc}

0800b3c4 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 800b3c4:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 800b3c8:	4688      	mov	r8, r1
 800b3ca:	8809      	ldrh	r1, [r1, #0]
 800b3cc:	4681      	mov	r9, r0
 800b3ce:	f7fc ffcb 	bl	8008368 <ucdr_serialize_uint16_t>
 800b3d2:	f898 1002 	ldrb.w	r1, [r8, #2]
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	4648      	mov	r0, r9
 800b3da:	f7fc ff6b 	bl	80082b4 <ucdr_serialize_bool>
 800b3de:	f898 3002 	ldrb.w	r3, [r8, #2]
 800b3e2:	4006      	ands	r6, r0
 800b3e4:	b2f5      	uxtb	r5, r6
 800b3e6:	b9eb      	cbnz	r3, 800b424 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 800b3e8:	f898 1006 	ldrb.w	r1, [r8, #6]
 800b3ec:	4648      	mov	r0, r9
 800b3ee:	f7fc ff61 	bl	80082b4 <ucdr_serialize_bool>
 800b3f2:	f898 3006 	ldrb.w	r3, [r8, #6]
 800b3f6:	4005      	ands	r5, r0
 800b3f8:	bb7b      	cbnz	r3, 800b45a <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 800b3fa:	f898 100c 	ldrb.w	r1, [r8, #12]
 800b3fe:	4648      	mov	r0, r9
 800b400:	f7fc ff58 	bl	80082b4 <ucdr_serialize_bool>
 800b404:	f898 300c 	ldrb.w	r3, [r8, #12]
 800b408:	4005      	ands	r5, r0
 800b40a:	b9f3      	cbnz	r3, 800b44a <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 800b40c:	f898 1014 	ldrb.w	r1, [r8, #20]
 800b410:	4648      	mov	r0, r9
 800b412:	f7fc ff4f 	bl	80082b4 <ucdr_serialize_bool>
 800b416:	f898 3014 	ldrb.w	r3, [r8, #20]
 800b41a:	4005      	ands	r5, r0
 800b41c:	b94b      	cbnz	r3, 800b432 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 800b41e:	4628      	mov	r0, r5
 800b420:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800b424:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 800b428:	4648      	mov	r0, r9
 800b42a:	f7fc ff9d 	bl	8008368 <ucdr_serialize_uint16_t>
 800b42e:	4005      	ands	r5, r0
 800b430:	e7da      	b.n	800b3e8 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 800b432:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800b436:	f108 011c 	add.w	r1, r8, #28
 800b43a:	4648      	mov	r0, r9
 800b43c:	f002 fdfa 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b440:	4028      	ands	r0, r5
 800b442:	b2c5      	uxtb	r5, r0
 800b444:	4628      	mov	r0, r5
 800b446:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800b44a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b44e:	4648      	mov	r0, r9
 800b450:	f7fd f974 	bl	800873c <ucdr_serialize_uint32_t>
 800b454:	4028      	ands	r0, r5
 800b456:	b2c5      	uxtb	r5, r0
 800b458:	e7d8      	b.n	800b40c <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 800b45a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800b45e:	4648      	mov	r0, r9
 800b460:	f7fd f96c 	bl	800873c <ucdr_serialize_uint32_t>
 800b464:	4028      	ands	r0, r5
 800b466:	b2c5      	uxtb	r5, r0
 800b468:	e7c7      	b.n	800b3fa <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 800b46a:	bf00      	nop

0800b46c <uxr_serialize_OBJK_DataWriter_Binary>:
 800b46c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b46e:	2202      	movs	r2, #2
 800b470:	460d      	mov	r5, r1
 800b472:	4606      	mov	r6, r0
 800b474:	f002 fcea 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b478:	78a9      	ldrb	r1, [r5, #2]
 800b47a:	4604      	mov	r4, r0
 800b47c:	4630      	mov	r0, r6
 800b47e:	f7fc ff19 	bl	80082b4 <ucdr_serialize_bool>
 800b482:	78ab      	ldrb	r3, [r5, #2]
 800b484:	4004      	ands	r4, r0
 800b486:	b2e4      	uxtb	r4, r4
 800b488:	b90b      	cbnz	r3, 800b48e <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 800b48a:	4620      	mov	r0, r4
 800b48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b48e:	f105 0108 	add.w	r1, r5, #8
 800b492:	4630      	mov	r0, r6
 800b494:	f7ff ff96 	bl	800b3c4 <uxr_serialize_OBJK_Endpoint_QosBinary>
 800b498:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 800b49c:	4607      	mov	r7, r0
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f7fc ff08 	bl	80082b4 <ucdr_serialize_bool>
 800b4a4:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 800b4a8:	4038      	ands	r0, r7
 800b4aa:	b2c7      	uxtb	r7, r0
 800b4ac:	b913      	cbnz	r3, 800b4b4 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 800b4ae:	403c      	ands	r4, r7
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4b4:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7fd fb95 	bl	8008be8 <ucdr_serialize_uint64_t>
 800b4be:	4007      	ands	r7, r0
 800b4c0:	e7f5      	b.n	800b4ae <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 800b4c2:	bf00      	nop

0800b4c4 <uxr_deserialize_ObjectVariant>:
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	4605      	mov	r5, r0
 800b4c8:	460e      	mov	r6, r1
 800b4ca:	f7fc ff37 	bl	800833c <ucdr_deserialize_uint8_t>
 800b4ce:	b168      	cbz	r0, 800b4ec <uxr_deserialize_ObjectVariant+0x28>
 800b4d0:	7833      	ldrb	r3, [r6, #0]
 800b4d2:	3b01      	subs	r3, #1
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	2b0d      	cmp	r3, #13
 800b4d8:	d809      	bhi.n	800b4ee <uxr_deserialize_ObjectVariant+0x2a>
 800b4da:	e8df f003 	tbb	[pc, r3]
 800b4de:	0a41      	.short	0x0a41
 800b4e0:	0a0a2323 	.word	0x0a0a2323
 800b4e4:	10080a0a 	.word	0x10080a0a
 800b4e8:	565c1010 	.word	0x565c1010
 800b4ec:	2400      	movs	r4, #0
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	bd70      	pop	{r4, r5, r6, pc}
 800b4f2:	1d31      	adds	r1, r6, #4
 800b4f4:	4628      	mov	r0, r5
 800b4f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b4fa:	f7ff be41 	b.w	800b180 <uxr_deserialize_DATAWRITER_Representation>
 800b4fe:	1d31      	adds	r1, r6, #4
 800b500:	4628      	mov	r0, r5
 800b502:	f7fc ff1b 	bl	800833c <ucdr_deserialize_uint8_t>
 800b506:	2800      	cmp	r0, #0
 800b508:	d0f0      	beq.n	800b4ec <uxr_deserialize_ObjectVariant+0x28>
 800b50a:	7933      	ldrb	r3, [r6, #4]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d001      	beq.n	800b514 <uxr_deserialize_ObjectVariant+0x50>
 800b510:	2b02      	cmp	r3, #2
 800b512:	d1ec      	bne.n	800b4ee <uxr_deserialize_ObjectVariant+0x2a>
 800b514:	68b1      	ldr	r1, [r6, #8]
 800b516:	4628      	mov	r0, r5
 800b518:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b51c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b520:	f002 bdc4 	b.w	800e0ac <ucdr_deserialize_string>
 800b524:	1d31      	adds	r1, r6, #4
 800b526:	4628      	mov	r0, r5
 800b528:	f7fc ff08 	bl	800833c <ucdr_deserialize_uint8_t>
 800b52c:	4604      	mov	r4, r0
 800b52e:	b170      	cbz	r0, 800b54e <uxr_deserialize_ObjectVariant+0x8a>
 800b530:	7933      	ldrb	r3, [r6, #4]
 800b532:	2b02      	cmp	r3, #2
 800b534:	d04c      	beq.n	800b5d0 <uxr_deserialize_ObjectVariant+0x10c>
 800b536:	2b03      	cmp	r3, #3
 800b538:	d109      	bne.n	800b54e <uxr_deserialize_ObjectVariant+0x8a>
 800b53a:	f106 0308 	add.w	r3, r6, #8
 800b53e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b542:	f106 010c 	add.w	r1, r6, #12
 800b546:	4628      	mov	r0, r5
 800b548:	f002 fd86 	bl	800e058 <ucdr_deserialize_sequence_uint8_t>
 800b54c:	4604      	mov	r4, r0
 800b54e:	2202      	movs	r2, #2
 800b550:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 800b554:	4628      	mov	r0, r5
 800b556:	f002 fcdd 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b55a:	4020      	ands	r0, r4
 800b55c:	b2c4      	uxtb	r4, r0
 800b55e:	e7c6      	b.n	800b4ee <uxr_deserialize_ObjectVariant+0x2a>
 800b560:	1d31      	adds	r1, r6, #4
 800b562:	4628      	mov	r0, r5
 800b564:	f7fc feea 	bl	800833c <ucdr_deserialize_uint8_t>
 800b568:	4604      	mov	r4, r0
 800b56a:	b130      	cbz	r0, 800b57a <uxr_deserialize_ObjectVariant+0xb6>
 800b56c:	7933      	ldrb	r3, [r6, #4]
 800b56e:	2b02      	cmp	r3, #2
 800b570:	d036      	beq.n	800b5e0 <uxr_deserialize_ObjectVariant+0x11c>
 800b572:	2b03      	cmp	r3, #3
 800b574:	d03c      	beq.n	800b5f0 <uxr_deserialize_ObjectVariant+0x12c>
 800b576:	2b01      	cmp	r3, #1
 800b578:	d032      	beq.n	800b5e0 <uxr_deserialize_ObjectVariant+0x11c>
 800b57a:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 800b57e:	4628      	mov	r0, r5
 800b580:	f7fd fc82 	bl	8008e88 <ucdr_deserialize_int16_t>
 800b584:	4020      	ands	r0, r4
 800b586:	b2c4      	uxtb	r4, r0
 800b588:	e7b1      	b.n	800b4ee <uxr_deserialize_ObjectVariant+0x2a>
 800b58a:	1d31      	adds	r1, r6, #4
 800b58c:	4628      	mov	r0, r5
 800b58e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b592:	f7ff bcab 	b.w	800aeec <uxr_deserialize_CLIENT_Representation>
 800b596:	2204      	movs	r2, #4
 800b598:	18b1      	adds	r1, r6, r2
 800b59a:	4628      	mov	r0, r5
 800b59c:	f002 fcba 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b5a0:	2202      	movs	r2, #2
 800b5a2:	f106 0108 	add.w	r1, r6, #8
 800b5a6:	4604      	mov	r4, r0
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f002 fcb3 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b5ae:	2202      	movs	r2, #2
 800b5b0:	4004      	ands	r4, r0
 800b5b2:	f106 010a 	add.w	r1, r6, #10
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f002 fcac 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b5bc:	b2e4      	uxtb	r4, r4
 800b5be:	4603      	mov	r3, r0
 800b5c0:	f106 010c 	add.w	r1, r6, #12
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	401c      	ands	r4, r3
 800b5c8:	f7fc fe8a 	bl	80082e0 <ucdr_deserialize_bool>
 800b5cc:	4004      	ands	r4, r0
 800b5ce:	e78e      	b.n	800b4ee <uxr_deserialize_ObjectVariant+0x2a>
 800b5d0:	68b1      	ldr	r1, [r6, #8]
 800b5d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	f002 fd68 	bl	800e0ac <ucdr_deserialize_string>
 800b5dc:	4604      	mov	r4, r0
 800b5de:	e7b6      	b.n	800b54e <uxr_deserialize_ObjectVariant+0x8a>
 800b5e0:	68b1      	ldr	r1, [r6, #8]
 800b5e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	f002 fd60 	bl	800e0ac <ucdr_deserialize_string>
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	e7c4      	b.n	800b57a <uxr_deserialize_ObjectVariant+0xb6>
 800b5f0:	f106 0308 	add.w	r3, r6, #8
 800b5f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5f8:	f106 010c 	add.w	r1, r6, #12
 800b5fc:	4628      	mov	r0, r5
 800b5fe:	f002 fd2b 	bl	800e058 <ucdr_deserialize_sequence_uint8_t>
 800b602:	4604      	mov	r4, r0
 800b604:	e7b9      	b.n	800b57a <uxr_deserialize_ObjectVariant+0xb6>
 800b606:	bf00      	nop

0800b608 <uxr_deserialize_BaseObjectRequest>:
 800b608:	b570      	push	{r4, r5, r6, lr}
 800b60a:	2202      	movs	r2, #2
 800b60c:	4605      	mov	r5, r0
 800b60e:	460e      	mov	r6, r1
 800b610:	f002 fc80 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b614:	2202      	movs	r2, #2
 800b616:	4604      	mov	r4, r0
 800b618:	18b1      	adds	r1, r6, r2
 800b61a:	4628      	mov	r0, r5
 800b61c:	f002 fc7a 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b620:	4020      	ands	r0, r4
 800b622:	b2c0      	uxtb	r0, r0
 800b624:	bd70      	pop	{r4, r5, r6, pc}
 800b626:	bf00      	nop

0800b628 <uxr_serialize_ActivityInfoVariant>:
 800b628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b62c:	460d      	mov	r5, r1
 800b62e:	7809      	ldrb	r1, [r1, #0]
 800b630:	4607      	mov	r7, r0
 800b632:	f7fc fe6d 	bl	8008310 <ucdr_serialize_uint8_t>
 800b636:	4681      	mov	r9, r0
 800b638:	b138      	cbz	r0, 800b64a <uxr_serialize_ActivityInfoVariant+0x22>
 800b63a:	782b      	ldrb	r3, [r5, #0]
 800b63c:	2b06      	cmp	r3, #6
 800b63e:	f000 8082 	beq.w	800b746 <uxr_serialize_ActivityInfoVariant+0x11e>
 800b642:	2b0d      	cmp	r3, #13
 800b644:	d016      	beq.n	800b674 <uxr_serialize_ActivityInfoVariant+0x4c>
 800b646:	2b05      	cmp	r3, #5
 800b648:	d002      	beq.n	800b650 <uxr_serialize_ActivityInfoVariant+0x28>
 800b64a:	4648      	mov	r0, r9
 800b64c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b650:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b654:	4638      	mov	r0, r7
 800b656:	f7fd fb97 	bl	8008d88 <ucdr_serialize_int16_t>
 800b65a:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 800b65e:	4681      	mov	r9, r0
 800b660:	4638      	mov	r0, r7
 800b662:	f7fd fac1 	bl	8008be8 <ucdr_serialize_uint64_t>
 800b666:	ea09 0000 	and.w	r0, r9, r0
 800b66a:	fa5f f980 	uxtb.w	r9, r0
 800b66e:	4648      	mov	r0, r9
 800b670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b674:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b678:	4638      	mov	r0, r7
 800b67a:	f7fd fb85 	bl	8008d88 <ucdr_serialize_int16_t>
 800b67e:	68e9      	ldr	r1, [r5, #12]
 800b680:	4681      	mov	r9, r0
 800b682:	4638      	mov	r0, r7
 800b684:	f7fd f85a 	bl	800873c <ucdr_serialize_uint32_t>
 800b688:	68eb      	ldr	r3, [r5, #12]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d0eb      	beq.n	800b666 <uxr_serialize_ActivityInfoVariant+0x3e>
 800b68e:	b320      	cbz	r0, 800b6da <uxr_serialize_ActivityInfoVariant+0xb2>
 800b690:	f105 080c 	add.w	r8, r5, #12
 800b694:	2600      	movs	r6, #0
 800b696:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 800b69a:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 800b69e:	f89a 1010 	ldrb.w	r1, [sl, #16]
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	f7fc fe34 	bl	8008310 <ucdr_serialize_uint8_t>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	d053      	beq.n	800b754 <uxr_serialize_ActivityInfoVariant+0x12c>
 800b6ac:	f89a 3010 	ldrb.w	r3, [sl, #16]
 800b6b0:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 800b6b4:	0074      	lsls	r4, r6, #1
 800b6b6:	00c9      	lsls	r1, r1, #3
 800b6b8:	2b03      	cmp	r3, #3
 800b6ba:	d854      	bhi.n	800b766 <uxr_serialize_ActivityInfoVariant+0x13e>
 800b6bc:	e8df f003 	tbb	[pc, r3]
 800b6c0:	02102132 	.word	0x02102132
 800b6c4:	4441      	add	r1, r8
 800b6c6:	4638      	mov	r0, r7
 800b6c8:	6889      	ldr	r1, [r1, #8]
 800b6ca:	f002 fcdf 	bl	800e08c <ucdr_serialize_string>
 800b6ce:	68ea      	ldr	r2, [r5, #12]
 800b6d0:	3601      	adds	r6, #1
 800b6d2:	4296      	cmp	r6, r2
 800b6d4:	d242      	bcs.n	800b75c <uxr_serialize_ActivityInfoVariant+0x134>
 800b6d6:	2800      	cmp	r0, #0
 800b6d8:	d1dd      	bne.n	800b696 <uxr_serialize_ActivityInfoVariant+0x6e>
 800b6da:	f04f 0900 	mov.w	r9, #0
 800b6de:	e7b4      	b.n	800b64a <uxr_serialize_ActivityInfoVariant+0x22>
 800b6e0:	3108      	adds	r1, #8
 800b6e2:	4441      	add	r1, r8
 800b6e4:	2210      	movs	r2, #16
 800b6e6:	4638      	mov	r0, r7
 800b6e8:	f002 fbb0 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b6ec:	4434      	add	r4, r6
 800b6ee:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b6f6:	4638      	mov	r0, r7
 800b6f8:	f7fd f820 	bl	800873c <ucdr_serialize_uint32_t>
 800b6fc:	4020      	ands	r0, r4
 800b6fe:	b2c0      	uxtb	r0, r0
 800b700:	e7e5      	b.n	800b6ce <uxr_serialize_ActivityInfoVariant+0xa6>
 800b702:	3108      	adds	r1, #8
 800b704:	4441      	add	r1, r8
 800b706:	2204      	movs	r2, #4
 800b708:	4638      	mov	r0, r7
 800b70a:	f002 fb9f 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b70e:	4434      	add	r4, r6
 800b710:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b714:	4604      	mov	r4, r0
 800b716:	8b19      	ldrh	r1, [r3, #24]
 800b718:	4638      	mov	r0, r7
 800b71a:	f7fc fe25 	bl	8008368 <ucdr_serialize_uint16_t>
 800b71e:	4020      	ands	r0, r4
 800b720:	b2c0      	uxtb	r0, r0
 800b722:	e7d4      	b.n	800b6ce <uxr_serialize_ActivityInfoVariant+0xa6>
 800b724:	3108      	adds	r1, #8
 800b726:	4441      	add	r1, r8
 800b728:	2202      	movs	r2, #2
 800b72a:	4638      	mov	r0, r7
 800b72c:	f002 fb8e 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b730:	4434      	add	r4, r6
 800b732:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b736:	4604      	mov	r4, r0
 800b738:	7d99      	ldrb	r1, [r3, #22]
 800b73a:	4638      	mov	r0, r7
 800b73c:	f7fc fde8 	bl	8008310 <ucdr_serialize_uint8_t>
 800b740:	4020      	ands	r0, r4
 800b742:	b2c0      	uxtb	r0, r0
 800b744:	e7c3      	b.n	800b6ce <uxr_serialize_ActivityInfoVariant+0xa6>
 800b746:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b74a:	4638      	mov	r0, r7
 800b74c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b750:	f7fd bb1a 	b.w	8008d88 <ucdr_serialize_int16_t>
 800b754:	68ea      	ldr	r2, [r5, #12]
 800b756:	3601      	adds	r6, #1
 800b758:	42b2      	cmp	r2, r6
 800b75a:	d8be      	bhi.n	800b6da <uxr_serialize_ActivityInfoVariant+0xb2>
 800b75c:	ea09 0900 	and.w	r9, r9, r0
 800b760:	fa5f f989 	uxtb.w	r9, r9
 800b764:	e771      	b.n	800b64a <uxr_serialize_ActivityInfoVariant+0x22>
 800b766:	68eb      	ldr	r3, [r5, #12]
 800b768:	3601      	adds	r6, #1
 800b76a:	429e      	cmp	r6, r3
 800b76c:	f10a 0a18 	add.w	sl, sl, #24
 800b770:	d395      	bcc.n	800b69e <uxr_serialize_ActivityInfoVariant+0x76>
 800b772:	e76a      	b.n	800b64a <uxr_serialize_ActivityInfoVariant+0x22>

0800b774 <uxr_deserialize_BaseObjectReply>:
 800b774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b778:	2202      	movs	r2, #2
 800b77a:	4606      	mov	r6, r0
 800b77c:	460f      	mov	r7, r1
 800b77e:	f002 fbc9 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b782:	2202      	movs	r2, #2
 800b784:	18b9      	adds	r1, r7, r2
 800b786:	4605      	mov	r5, r0
 800b788:	4630      	mov	r0, r6
 800b78a:	f002 fbc3 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b78e:	1d39      	adds	r1, r7, #4
 800b790:	4680      	mov	r8, r0
 800b792:	4630      	mov	r0, r6
 800b794:	f7fc fdd2 	bl	800833c <ucdr_deserialize_uint8_t>
 800b798:	1d79      	adds	r1, r7, #5
 800b79a:	4604      	mov	r4, r0
 800b79c:	4630      	mov	r0, r6
 800b79e:	f7fc fdcd 	bl	800833c <ucdr_deserialize_uint8_t>
 800b7a2:	ea05 0508 	and.w	r5, r5, r8
 800b7a6:	402c      	ands	r4, r5
 800b7a8:	4020      	ands	r0, r4
 800b7aa:	b2c0      	uxtb	r0, r0
 800b7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b7b0 <uxr_serialize_ReadSpecification>:
 800b7b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b4:	460e      	mov	r6, r1
 800b7b6:	7809      	ldrb	r1, [r1, #0]
 800b7b8:	4607      	mov	r7, r0
 800b7ba:	f7fc fda9 	bl	8008310 <ucdr_serialize_uint8_t>
 800b7be:	7871      	ldrb	r1, [r6, #1]
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	4638      	mov	r0, r7
 800b7c4:	f7fc fda4 	bl	8008310 <ucdr_serialize_uint8_t>
 800b7c8:	78b1      	ldrb	r1, [r6, #2]
 800b7ca:	4004      	ands	r4, r0
 800b7cc:	4638      	mov	r0, r7
 800b7ce:	f7fc fd71 	bl	80082b4 <ucdr_serialize_bool>
 800b7d2:	78b3      	ldrb	r3, [r6, #2]
 800b7d4:	b2e4      	uxtb	r4, r4
 800b7d6:	4004      	ands	r4, r0
 800b7d8:	b94b      	cbnz	r3, 800b7ee <uxr_serialize_ReadSpecification+0x3e>
 800b7da:	7a31      	ldrb	r1, [r6, #8]
 800b7dc:	4638      	mov	r0, r7
 800b7de:	f7fc fd69 	bl	80082b4 <ucdr_serialize_bool>
 800b7e2:	7a33      	ldrb	r3, [r6, #8]
 800b7e4:	4004      	ands	r4, r0
 800b7e6:	b943      	cbnz	r3, 800b7fa <uxr_serialize_ReadSpecification+0x4a>
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ee:	6871      	ldr	r1, [r6, #4]
 800b7f0:	4638      	mov	r0, r7
 800b7f2:	f002 fc4b 	bl	800e08c <ucdr_serialize_string>
 800b7f6:	4004      	ands	r4, r0
 800b7f8:	e7ef      	b.n	800b7da <uxr_serialize_ReadSpecification+0x2a>
 800b7fa:	8971      	ldrh	r1, [r6, #10]
 800b7fc:	4638      	mov	r0, r7
 800b7fe:	f7fc fdb3 	bl	8008368 <ucdr_serialize_uint16_t>
 800b802:	89b1      	ldrh	r1, [r6, #12]
 800b804:	4605      	mov	r5, r0
 800b806:	4638      	mov	r0, r7
 800b808:	f7fc fdae 	bl	8008368 <ucdr_serialize_uint16_t>
 800b80c:	89f1      	ldrh	r1, [r6, #14]
 800b80e:	4005      	ands	r5, r0
 800b810:	4638      	mov	r0, r7
 800b812:	f7fc fda9 	bl	8008368 <ucdr_serialize_uint16_t>
 800b816:	8a31      	ldrh	r1, [r6, #16]
 800b818:	4680      	mov	r8, r0
 800b81a:	4638      	mov	r0, r7
 800b81c:	f7fc fda4 	bl	8008368 <ucdr_serialize_uint16_t>
 800b820:	b2ed      	uxtb	r5, r5
 800b822:	4025      	ands	r5, r4
 800b824:	ea08 0505 	and.w	r5, r8, r5
 800b828:	ea00 0405 	and.w	r4, r0, r5
 800b82c:	4620      	mov	r0, r4
 800b82e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b832:	bf00      	nop

0800b834 <uxr_serialize_CREATE_CLIENT_Payload>:
 800b834:	f7ff bb02 	b.w	800ae3c <uxr_serialize_CLIENT_Representation>

0800b838 <uxr_serialize_CREATE_Payload>:
 800b838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b83a:	2202      	movs	r2, #2
 800b83c:	4607      	mov	r7, r0
 800b83e:	460e      	mov	r6, r1
 800b840:	f002 fb04 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b844:	2202      	movs	r2, #2
 800b846:	18b1      	adds	r1, r6, r2
 800b848:	4605      	mov	r5, r0
 800b84a:	4638      	mov	r0, r7
 800b84c:	f002 fafe 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b850:	7931      	ldrb	r1, [r6, #4]
 800b852:	4604      	mov	r4, r0
 800b854:	4638      	mov	r0, r7
 800b856:	f7fc fd5b 	bl	8008310 <ucdr_serialize_uint8_t>
 800b85a:	b170      	cbz	r0, 800b87a <uxr_serialize_CREATE_Payload+0x42>
 800b85c:	7933      	ldrb	r3, [r6, #4]
 800b85e:	402c      	ands	r4, r5
 800b860:	3b01      	subs	r3, #1
 800b862:	b2e4      	uxtb	r4, r4
 800b864:	2b0d      	cmp	r3, #13
 800b866:	d809      	bhi.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b868:	e8df f003 	tbb	[pc, r3]
 800b86c:	23230a4c 	.word	0x23230a4c
 800b870:	0a0a0a0a 	.word	0x0a0a0a0a
 800b874:	12121208 	.word	0x12121208
 800b878:	3e45      	.short	0x3e45
 800b87a:	2400      	movs	r4, #0
 800b87c:	4620      	mov	r0, r4
 800b87e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b880:	f106 0108 	add.w	r1, r6, #8
 800b884:	4638      	mov	r0, r7
 800b886:	f7ff fbdf 	bl	800b048 <uxr_serialize_DATAWRITER_Representation>
 800b88a:	4004      	ands	r4, r0
 800b88c:	4620      	mov	r0, r4
 800b88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b890:	7a31      	ldrb	r1, [r6, #8]
 800b892:	4638      	mov	r0, r7
 800b894:	f7fc fd3c 	bl	8008310 <ucdr_serialize_uint8_t>
 800b898:	2800      	cmp	r0, #0
 800b89a:	d0ee      	beq.n	800b87a <uxr_serialize_CREATE_Payload+0x42>
 800b89c:	7a33      	ldrb	r3, [r6, #8]
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d001      	beq.n	800b8a6 <uxr_serialize_CREATE_Payload+0x6e>
 800b8a2:	2b02      	cmp	r3, #2
 800b8a4:	d1ea      	bne.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b8a6:	68f1      	ldr	r1, [r6, #12]
 800b8a8:	4638      	mov	r0, r7
 800b8aa:	f002 fbef 	bl	800e08c <ucdr_serialize_string>
 800b8ae:	4004      	ands	r4, r0
 800b8b0:	e7e4      	b.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b8b2:	7a31      	ldrb	r1, [r6, #8]
 800b8b4:	4638      	mov	r0, r7
 800b8b6:	f7fc fd2b 	bl	8008310 <ucdr_serialize_uint8_t>
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	b158      	cbz	r0, 800b8d6 <uxr_serialize_CREATE_Payload+0x9e>
 800b8be:	7a33      	ldrb	r3, [r6, #8]
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d034      	beq.n	800b92e <uxr_serialize_CREATE_Payload+0xf6>
 800b8c4:	2b03      	cmp	r3, #3
 800b8c6:	d106      	bne.n	800b8d6 <uxr_serialize_CREATE_Payload+0x9e>
 800b8c8:	68f2      	ldr	r2, [r6, #12]
 800b8ca:	f106 0110 	add.w	r1, r6, #16
 800b8ce:	4638      	mov	r0, r7
 800b8d0:	f002 fbb0 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b8d4:	4605      	mov	r5, r0
 800b8d6:	2202      	movs	r2, #2
 800b8d8:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 800b8dc:	4638      	mov	r0, r7
 800b8de:	f002 fab5 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b8e2:	4028      	ands	r0, r5
 800b8e4:	4004      	ands	r4, r0
 800b8e6:	e7c9      	b.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b8e8:	f106 0108 	add.w	r1, r6, #8
 800b8ec:	4638      	mov	r0, r7
 800b8ee:	f7ff faa5 	bl	800ae3c <uxr_serialize_CLIENT_Representation>
 800b8f2:	4004      	ands	r4, r0
 800b8f4:	e7c2      	b.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b8f6:	f106 0108 	add.w	r1, r6, #8
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	f7ff fb5a 	bl	800afb4 <uxr_serialize_AGENT_Representation>
 800b900:	4004      	ands	r4, r0
 800b902:	e7bb      	b.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b904:	7a31      	ldrb	r1, [r6, #8]
 800b906:	4638      	mov	r0, r7
 800b908:	f7fc fd02 	bl	8008310 <ucdr_serialize_uint8_t>
 800b90c:	4605      	mov	r5, r0
 800b90e:	b130      	cbz	r0, 800b91e <uxr_serialize_CREATE_Payload+0xe6>
 800b910:	7a33      	ldrb	r3, [r6, #8]
 800b912:	2b02      	cmp	r3, #2
 800b914:	d011      	beq.n	800b93a <uxr_serialize_CREATE_Payload+0x102>
 800b916:	2b03      	cmp	r3, #3
 800b918:	d015      	beq.n	800b946 <uxr_serialize_CREATE_Payload+0x10e>
 800b91a:	2b01      	cmp	r3, #1
 800b91c:	d00d      	beq.n	800b93a <uxr_serialize_CREATE_Payload+0x102>
 800b91e:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 800b922:	4638      	mov	r0, r7
 800b924:	f7fd fa30 	bl	8008d88 <ucdr_serialize_int16_t>
 800b928:	4028      	ands	r0, r5
 800b92a:	4004      	ands	r4, r0
 800b92c:	e7a6      	b.n	800b87c <uxr_serialize_CREATE_Payload+0x44>
 800b92e:	68f1      	ldr	r1, [r6, #12]
 800b930:	4638      	mov	r0, r7
 800b932:	f002 fbab 	bl	800e08c <ucdr_serialize_string>
 800b936:	4605      	mov	r5, r0
 800b938:	e7cd      	b.n	800b8d6 <uxr_serialize_CREATE_Payload+0x9e>
 800b93a:	68f1      	ldr	r1, [r6, #12]
 800b93c:	4638      	mov	r0, r7
 800b93e:	f002 fba5 	bl	800e08c <ucdr_serialize_string>
 800b942:	4605      	mov	r5, r0
 800b944:	e7eb      	b.n	800b91e <uxr_serialize_CREATE_Payload+0xe6>
 800b946:	68f2      	ldr	r2, [r6, #12]
 800b948:	f106 0110 	add.w	r1, r6, #16
 800b94c:	4638      	mov	r0, r7
 800b94e:	f002 fb71 	bl	800e034 <ucdr_serialize_sequence_uint8_t>
 800b952:	4605      	mov	r5, r0
 800b954:	e7e3      	b.n	800b91e <uxr_serialize_CREATE_Payload+0xe6>
 800b956:	bf00      	nop

0800b958 <uxr_deserialize_GET_INFO_Payload>:
 800b958:	b570      	push	{r4, r5, r6, lr}
 800b95a:	2202      	movs	r2, #2
 800b95c:	4605      	mov	r5, r0
 800b95e:	460e      	mov	r6, r1
 800b960:	f002 fad8 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b964:	2202      	movs	r2, #2
 800b966:	18b1      	adds	r1, r6, r2
 800b968:	4604      	mov	r4, r0
 800b96a:	4628      	mov	r0, r5
 800b96c:	f002 fad2 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b970:	1d31      	adds	r1, r6, #4
 800b972:	4004      	ands	r4, r0
 800b974:	4628      	mov	r0, r5
 800b976:	f7fd f811 	bl	800899c <ucdr_deserialize_uint32_t>
 800b97a:	b2e4      	uxtb	r4, r4
 800b97c:	4020      	ands	r0, r4
 800b97e:	bd70      	pop	{r4, r5, r6, pc}

0800b980 <uxr_serialize_DELETE_Payload>:
 800b980:	b570      	push	{r4, r5, r6, lr}
 800b982:	2202      	movs	r2, #2
 800b984:	4605      	mov	r5, r0
 800b986:	460e      	mov	r6, r1
 800b988:	f002 fa60 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b98c:	2202      	movs	r2, #2
 800b98e:	4604      	mov	r4, r0
 800b990:	18b1      	adds	r1, r6, r2
 800b992:	4628      	mov	r0, r5
 800b994:	f002 fa5a 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800b998:	4020      	ands	r0, r4
 800b99a:	b2c0      	uxtb	r0, r0
 800b99c:	bd70      	pop	{r4, r5, r6, pc}
 800b99e:	bf00      	nop

0800b9a0 <uxr_deserialize_STATUS_AGENT_Payload>:
 800b9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a4:	4605      	mov	r5, r0
 800b9a6:	460e      	mov	r6, r1
 800b9a8:	f7fc fcc8 	bl	800833c <ucdr_deserialize_uint8_t>
 800b9ac:	1c71      	adds	r1, r6, #1
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	f7fc fcc3 	bl	800833c <ucdr_deserialize_uint8_t>
 800b9b6:	2204      	movs	r2, #4
 800b9b8:	18b1      	adds	r1, r6, r2
 800b9ba:	4680      	mov	r8, r0
 800b9bc:	4628      	mov	r0, r5
 800b9be:	f002 faa9 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b9c2:	f106 0108 	add.w	r1, r6, #8
 800b9c6:	4607      	mov	r7, r0
 800b9c8:	2202      	movs	r2, #2
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	f002 faa2 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b9d0:	ea04 0308 	and.w	r3, r4, r8
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	ea03 0407 	and.w	r4, r3, r7
 800b9da:	2202      	movs	r2, #2
 800b9dc:	4607      	mov	r7, r0
 800b9de:	f106 010a 	add.w	r1, r6, #10
 800b9e2:	4628      	mov	r0, r5
 800b9e4:	f002 fa96 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800b9e8:	f106 010c 	add.w	r1, r6, #12
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	461d      	mov	r5, r3
 800b9f2:	f7fc fc75 	bl	80082e0 <ucdr_deserialize_bool>
 800b9f6:	403c      	ands	r4, r7
 800b9f8:	4025      	ands	r5, r4
 800b9fa:	4028      	ands	r0, r5
 800b9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ba00 <uxr_deserialize_STATUS_Payload>:
 800ba00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba04:	2202      	movs	r2, #2
 800ba06:	4606      	mov	r6, r0
 800ba08:	460f      	mov	r7, r1
 800ba0a:	f002 fa83 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800ba0e:	2202      	movs	r2, #2
 800ba10:	18b9      	adds	r1, r7, r2
 800ba12:	4605      	mov	r5, r0
 800ba14:	4630      	mov	r0, r6
 800ba16:	f002 fa7d 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800ba1a:	1d39      	adds	r1, r7, #4
 800ba1c:	4680      	mov	r8, r0
 800ba1e:	4630      	mov	r0, r6
 800ba20:	f7fc fc8c 	bl	800833c <ucdr_deserialize_uint8_t>
 800ba24:	1d79      	adds	r1, r7, #5
 800ba26:	4604      	mov	r4, r0
 800ba28:	4630      	mov	r0, r6
 800ba2a:	f7fc fc87 	bl	800833c <ucdr_deserialize_uint8_t>
 800ba2e:	ea05 0508 	and.w	r5, r5, r8
 800ba32:	402c      	ands	r4, r5
 800ba34:	4020      	ands	r0, r4
 800ba36:	b2c0      	uxtb	r0, r0
 800ba38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ba3c <uxr_serialize_INFO_Payload>:
 800ba3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba40:	2202      	movs	r2, #2
 800ba42:	460c      	mov	r4, r1
 800ba44:	4605      	mov	r5, r0
 800ba46:	f002 fa01 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ba4a:	2202      	movs	r2, #2
 800ba4c:	18a1      	adds	r1, r4, r2
 800ba4e:	4680      	mov	r8, r0
 800ba50:	4628      	mov	r0, r5
 800ba52:	f002 f9fb 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800ba56:	7921      	ldrb	r1, [r4, #4]
 800ba58:	4607      	mov	r7, r0
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	f7fc fc58 	bl	8008310 <ucdr_serialize_uint8_t>
 800ba60:	7961      	ldrb	r1, [r4, #5]
 800ba62:	4606      	mov	r6, r0
 800ba64:	4628      	mov	r0, r5
 800ba66:	f7fc fc53 	bl	8008310 <ucdr_serialize_uint8_t>
 800ba6a:	ea08 0807 	and.w	r8, r8, r7
 800ba6e:	ea06 0608 	and.w	r6, r6, r8
 800ba72:	4006      	ands	r6, r0
 800ba74:	7a21      	ldrb	r1, [r4, #8]
 800ba76:	4628      	mov	r0, r5
 800ba78:	f7fc fc1c 	bl	80082b4 <ucdr_serialize_bool>
 800ba7c:	7a23      	ldrb	r3, [r4, #8]
 800ba7e:	b2f7      	uxtb	r7, r6
 800ba80:	4606      	mov	r6, r0
 800ba82:	b96b      	cbnz	r3, 800baa0 <uxr_serialize_INFO_Payload+0x64>
 800ba84:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 800ba88:	4628      	mov	r0, r5
 800ba8a:	f7fc fc13 	bl	80082b4 <ucdr_serialize_bool>
 800ba8e:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 800ba92:	4030      	ands	r0, r6
 800ba94:	b2c6      	uxtb	r6, r0
 800ba96:	b983      	cbnz	r3, 800baba <uxr_serialize_INFO_Payload+0x7e>
 800ba98:	ea06 0007 	and.w	r0, r6, r7
 800ba9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baa0:	7b21      	ldrb	r1, [r4, #12]
 800baa2:	4628      	mov	r0, r5
 800baa4:	f7fc fc34 	bl	8008310 <ucdr_serialize_uint8_t>
 800baa8:	b188      	cbz	r0, 800bace <uxr_serialize_INFO_Payload+0x92>
 800baaa:	f104 010c 	add.w	r1, r4, #12
 800baae:	4628      	mov	r0, r5
 800bab0:	f7ff faf2 	bl	800b098 <uxr_serialize_ObjectVariant.part.0>
 800bab4:	4030      	ands	r0, r6
 800bab6:	b2c6      	uxtb	r6, r0
 800bab8:	e7e4      	b.n	800ba84 <uxr_serialize_INFO_Payload+0x48>
 800baba:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 800babe:	4628      	mov	r0, r5
 800bac0:	f7ff fdb2 	bl	800b628 <uxr_serialize_ActivityInfoVariant>
 800bac4:	4006      	ands	r6, r0
 800bac6:	ea06 0007 	and.w	r0, r6, r7
 800baca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bace:	4606      	mov	r6, r0
 800bad0:	e7d8      	b.n	800ba84 <uxr_serialize_INFO_Payload+0x48>
 800bad2:	bf00      	nop

0800bad4 <uxr_serialize_READ_DATA_Payload>:
 800bad4:	b570      	push	{r4, r5, r6, lr}
 800bad6:	2202      	movs	r2, #2
 800bad8:	4605      	mov	r5, r0
 800bada:	460e      	mov	r6, r1
 800badc:	f002 f9b6 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800bae0:	2202      	movs	r2, #2
 800bae2:	18b1      	adds	r1, r6, r2
 800bae4:	4604      	mov	r4, r0
 800bae6:	4628      	mov	r0, r5
 800bae8:	f002 f9b0 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800baec:	1d31      	adds	r1, r6, #4
 800baee:	4004      	ands	r4, r0
 800baf0:	4628      	mov	r0, r5
 800baf2:	f7ff fe5d 	bl	800b7b0 <uxr_serialize_ReadSpecification>
 800baf6:	b2e4      	uxtb	r4, r4
 800baf8:	4020      	ands	r0, r4
 800bafa:	bd70      	pop	{r4, r5, r6, pc}

0800bafc <uxr_serialize_WRITE_DATA_Payload_Data>:
 800bafc:	b570      	push	{r4, r5, r6, lr}
 800bafe:	2202      	movs	r2, #2
 800bb00:	4605      	mov	r5, r0
 800bb02:	460e      	mov	r6, r1
 800bb04:	f002 f9a2 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800bb08:	2202      	movs	r2, #2
 800bb0a:	4604      	mov	r4, r0
 800bb0c:	18b1      	adds	r1, r6, r2
 800bb0e:	4628      	mov	r0, r5
 800bb10:	f002 f99c 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800bb14:	4020      	ands	r0, r4
 800bb16:	b2c0      	uxtb	r0, r0
 800bb18:	bd70      	pop	{r4, r5, r6, pc}
 800bb1a:	bf00      	nop

0800bb1c <uxr_serialize_ACKNACK_Payload>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	460c      	mov	r4, r1
 800bb20:	460e      	mov	r6, r1
 800bb22:	f834 1b02 	ldrh.w	r1, [r4], #2
 800bb26:	4605      	mov	r5, r0
 800bb28:	f7fc fc1e 	bl	8008368 <ucdr_serialize_uint16_t>
 800bb2c:	2202      	movs	r2, #2
 800bb2e:	4621      	mov	r1, r4
 800bb30:	4604      	mov	r4, r0
 800bb32:	4628      	mov	r0, r5
 800bb34:	f002 f98a 	bl	800de4c <ucdr_serialize_array_uint8_t>
 800bb38:	7931      	ldrb	r1, [r6, #4]
 800bb3a:	4004      	ands	r4, r0
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	f7fc fbe7 	bl	8008310 <ucdr_serialize_uint8_t>
 800bb42:	b2e4      	uxtb	r4, r4
 800bb44:	4020      	ands	r0, r4
 800bb46:	bd70      	pop	{r4, r5, r6, pc}

0800bb48 <uxr_deserialize_ACKNACK_Payload>:
 800bb48:	b570      	push	{r4, r5, r6, lr}
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	460e      	mov	r6, r1
 800bb4e:	f7fc fd0b 	bl	8008568 <ucdr_deserialize_uint16_t>
 800bb52:	2202      	movs	r2, #2
 800bb54:	18b1      	adds	r1, r6, r2
 800bb56:	4604      	mov	r4, r0
 800bb58:	4628      	mov	r0, r5
 800bb5a:	f002 f9db 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800bb5e:	1d31      	adds	r1, r6, #4
 800bb60:	4004      	ands	r4, r0
 800bb62:	4628      	mov	r0, r5
 800bb64:	f7fc fbea 	bl	800833c <ucdr_deserialize_uint8_t>
 800bb68:	b2e4      	uxtb	r4, r4
 800bb6a:	4020      	ands	r0, r4
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
 800bb6e:	bf00      	nop

0800bb70 <uxr_serialize_HEARTBEAT_Payload>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	460d      	mov	r5, r1
 800bb74:	8809      	ldrh	r1, [r1, #0]
 800bb76:	4606      	mov	r6, r0
 800bb78:	f7fc fbf6 	bl	8008368 <ucdr_serialize_uint16_t>
 800bb7c:	8869      	ldrh	r1, [r5, #2]
 800bb7e:	4604      	mov	r4, r0
 800bb80:	4630      	mov	r0, r6
 800bb82:	f7fc fbf1 	bl	8008368 <ucdr_serialize_uint16_t>
 800bb86:	7929      	ldrb	r1, [r5, #4]
 800bb88:	4004      	ands	r4, r0
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	f7fc fbc0 	bl	8008310 <ucdr_serialize_uint8_t>
 800bb90:	b2e4      	uxtb	r4, r4
 800bb92:	4020      	ands	r0, r4
 800bb94:	bd70      	pop	{r4, r5, r6, pc}
 800bb96:	bf00      	nop

0800bb98 <uxr_deserialize_HEARTBEAT_Payload>:
 800bb98:	b570      	push	{r4, r5, r6, lr}
 800bb9a:	4605      	mov	r5, r0
 800bb9c:	460e      	mov	r6, r1
 800bb9e:	f7fc fce3 	bl	8008568 <ucdr_deserialize_uint16_t>
 800bba2:	1cb1      	adds	r1, r6, #2
 800bba4:	4604      	mov	r4, r0
 800bba6:	4628      	mov	r0, r5
 800bba8:	f7fc fcde 	bl	8008568 <ucdr_deserialize_uint16_t>
 800bbac:	1d31      	adds	r1, r6, #4
 800bbae:	4004      	ands	r4, r0
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	f7fc fbc3 	bl	800833c <ucdr_deserialize_uint8_t>
 800bbb6:	b2e4      	uxtb	r4, r4
 800bbb8:	4020      	ands	r0, r4
 800bbba:	bd70      	pop	{r4, r5, r6, pc}

0800bbbc <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 800bbbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	460e      	mov	r6, r1
 800bbc4:	f7fd fa6c 	bl	80090a0 <ucdr_deserialize_int32_t>
 800bbc8:	1d31      	adds	r1, r6, #4
 800bbca:	4607      	mov	r7, r0
 800bbcc:	4628      	mov	r0, r5
 800bbce:	f7fc fee5 	bl	800899c <ucdr_deserialize_uint32_t>
 800bbd2:	f106 0108 	add.w	r1, r6, #8
 800bbd6:	4680      	mov	r8, r0
 800bbd8:	4628      	mov	r0, r5
 800bbda:	f7fd fa61 	bl	80090a0 <ucdr_deserialize_int32_t>
 800bbde:	f106 010c 	add.w	r1, r6, #12
 800bbe2:	4604      	mov	r4, r0
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	f7fc fed9 	bl	800899c <ucdr_deserialize_uint32_t>
 800bbea:	ea07 0708 	and.w	r7, r7, r8
 800bbee:	403c      	ands	r4, r7
 800bbf0:	f106 0110 	add.w	r1, r6, #16
 800bbf4:	4004      	ands	r4, r0
 800bbf6:	4628      	mov	r0, r5
 800bbf8:	f7fd fa52 	bl	80090a0 <ucdr_deserialize_int32_t>
 800bbfc:	f106 0114 	add.w	r1, r6, #20
 800bc00:	4607      	mov	r7, r0
 800bc02:	4628      	mov	r0, r5
 800bc04:	f7fc feca 	bl	800899c <ucdr_deserialize_uint32_t>
 800bc08:	b2e4      	uxtb	r4, r4
 800bc0a:	403c      	ands	r4, r7
 800bc0c:	4020      	ands	r0, r4
 800bc0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc12:	bf00      	nop

0800bc14 <uxr_deserialize_SampleIdentity>:
 800bc14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc18:	220c      	movs	r2, #12
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	460d      	mov	r5, r1
 800bc1e:	f002 f979 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800bc22:	2203      	movs	r2, #3
 800bc24:	f105 010c 	add.w	r1, r5, #12
 800bc28:	4607      	mov	r7, r0
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	f002 f972 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800bc30:	f105 010f 	add.w	r1, r5, #15
 800bc34:	4680      	mov	r8, r0
 800bc36:	4620      	mov	r0, r4
 800bc38:	f7fc fb80 	bl	800833c <ucdr_deserialize_uint8_t>
 800bc3c:	f105 0110 	add.w	r1, r5, #16
 800bc40:	4606      	mov	r6, r0
 800bc42:	4620      	mov	r0, r4
 800bc44:	f7fd fa2c 	bl	80090a0 <ucdr_deserialize_int32_t>
 800bc48:	f105 0114 	add.w	r1, r5, #20
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	4620      	mov	r0, r4
 800bc50:	ea07 0708 	and.w	r7, r7, r8
 800bc54:	461c      	mov	r4, r3
 800bc56:	f7fc fea1 	bl	800899c <ucdr_deserialize_uint32_t>
 800bc5a:	403e      	ands	r6, r7
 800bc5c:	4034      	ands	r4, r6
 800bc5e:	4020      	ands	r0, r4
 800bc60:	b2c0      	uxtb	r0, r0
 800bc62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc66:	bf00      	nop

0800bc68 <rcl_convert_rmw_ret_to_rcl_ret>:
 800bc68:	280b      	cmp	r0, #11
 800bc6a:	dc0d      	bgt.n	800bc88 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	db09      	blt.n	800bc84 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800bc70:	280b      	cmp	r0, #11
 800bc72:	d807      	bhi.n	800bc84 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800bc74:	e8df f000 	tbb	[pc, r0]
 800bc78:	07060607 	.word	0x07060607
 800bc7c:	06060606 	.word	0x06060606
 800bc80:	07070606 	.word	0x07070606
 800bc84:	2001      	movs	r0, #1
 800bc86:	4770      	bx	lr
 800bc88:	28cb      	cmp	r0, #203	@ 0xcb
 800bc8a:	bf18      	it	ne
 800bc8c:	2001      	movne	r0, #1
 800bc8e:	4770      	bx	lr

0800bc90 <rcl_get_zero_initialized_context>:
 800bc90:	4a03      	ldr	r2, [pc, #12]	@ (800bca0 <rcl_get_zero_initialized_context+0x10>)
 800bc92:	4603      	mov	r3, r0
 800bc94:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc98:	e883 0003 	stmia.w	r3, {r0, r1}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	4770      	bx	lr
 800bca0:	08011bdc 	.word	0x08011bdc

0800bca4 <rcl_context_is_valid>:
 800bca4:	b118      	cbz	r0, 800bcae <rcl_context_is_valid+0xa>
 800bca6:	6840      	ldr	r0, [r0, #4]
 800bca8:	3800      	subs	r0, #0
 800bcaa:	bf18      	it	ne
 800bcac:	2001      	movne	r0, #1
 800bcae:	4770      	bx	lr

0800bcb0 <__cleanup_context>:
 800bcb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcb4:	4606      	mov	r6, r0
 800bcb6:	6800      	ldr	r0, [r0, #0]
 800bcb8:	2300      	movs	r3, #0
 800bcba:	6073      	str	r3, [r6, #4]
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d049      	beq.n	800bd54 <__cleanup_context+0xa4>
 800bcc0:	6947      	ldr	r7, [r0, #20]
 800bcc2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800bcc6:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800bcca:	b137      	cbz	r7, 800bcda <__cleanup_context+0x2a>
 800bccc:	3014      	adds	r0, #20
 800bcce:	f000 f9bb 	bl	800c048 <rcl_init_options_fini>
 800bcd2:	4607      	mov	r7, r0
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	d144      	bne.n	800bd62 <__cleanup_context+0xb2>
 800bcd8:	6830      	ldr	r0, [r6, #0]
 800bcda:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800bcdc:	b143      	cbz	r3, 800bcf0 <__cleanup_context+0x40>
 800bcde:	3028      	adds	r0, #40	@ 0x28
 800bce0:	f001 fd9a 	bl	800d818 <rmw_context_fini>
 800bce4:	b118      	cbz	r0, 800bcee <__cleanup_context+0x3e>
 800bce6:	2f00      	cmp	r7, #0
 800bce8:	d03e      	beq.n	800bd68 <__cleanup_context+0xb8>
 800bcea:	f7fb fde5 	bl	80078b8 <rcutils_reset_error>
 800bcee:	6830      	ldr	r0, [r6, #0]
 800bcf0:	6a03      	ldr	r3, [r0, #32]
 800bcf2:	b1db      	cbz	r3, 800bd2c <__cleanup_context+0x7c>
 800bcf4:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800bcf8:	2a01      	cmp	r2, #1
 800bcfa:	f17c 0100 	sbcs.w	r1, ip, #0
 800bcfe:	db11      	blt.n	800bd24 <__cleanup_context+0x74>
 800bd00:	2400      	movs	r4, #0
 800bd02:	4625      	mov	r5, r4
 800bd04:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bd08:	4649      	mov	r1, r9
 800bd0a:	b1b8      	cbz	r0, 800bd3c <__cleanup_context+0x8c>
 800bd0c:	47c0      	blx	r8
 800bd0e:	6833      	ldr	r3, [r6, #0]
 800bd10:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800bd14:	3401      	adds	r4, #1
 800bd16:	f145 0500 	adc.w	r5, r5, #0
 800bd1a:	4294      	cmp	r4, r2
 800bd1c:	eb75 010c 	sbcs.w	r1, r5, ip
 800bd20:	6a1b      	ldr	r3, [r3, #32]
 800bd22:	dbef      	blt.n	800bd04 <__cleanup_context+0x54>
 800bd24:	4618      	mov	r0, r3
 800bd26:	4649      	mov	r1, r9
 800bd28:	47c0      	blx	r8
 800bd2a:	6830      	ldr	r0, [r6, #0]
 800bd2c:	4649      	mov	r1, r9
 800bd2e:	47c0      	blx	r8
 800bd30:	2300      	movs	r3, #0
 800bd32:	e9c6 3300 	strd	r3, r3, [r6]
 800bd36:	4638      	mov	r0, r7
 800bd38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd3c:	3401      	adds	r4, #1
 800bd3e:	f145 0500 	adc.w	r5, r5, #0
 800bd42:	4294      	cmp	r4, r2
 800bd44:	eb75 010c 	sbcs.w	r1, r5, ip
 800bd48:	dbdc      	blt.n	800bd04 <__cleanup_context+0x54>
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	47c0      	blx	r8
 800bd50:	6830      	ldr	r0, [r6, #0]
 800bd52:	e7eb      	b.n	800bd2c <__cleanup_context+0x7c>
 800bd54:	4607      	mov	r7, r0
 800bd56:	2300      	movs	r3, #0
 800bd58:	e9c6 3300 	strd	r3, r3, [r6]
 800bd5c:	4638      	mov	r0, r7
 800bd5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd62:	f7fb fda9 	bl	80078b8 <rcutils_reset_error>
 800bd66:	e7b7      	b.n	800bcd8 <__cleanup_context+0x28>
 800bd68:	f7ff ff7e 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800bd6c:	4607      	mov	r7, r0
 800bd6e:	e7bc      	b.n	800bcea <__cleanup_context+0x3a>

0800bd70 <rcl_init>:
 800bd70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd74:	1e05      	subs	r5, r0, #0
 800bd76:	b09e      	sub	sp, #120	@ 0x78
 800bd78:	460e      	mov	r6, r1
 800bd7a:	4690      	mov	r8, r2
 800bd7c:	461f      	mov	r7, r3
 800bd7e:	f340 809c 	ble.w	800beba <rcl_init+0x14a>
 800bd82:	2900      	cmp	r1, #0
 800bd84:	f000 809c 	beq.w	800bec0 <rcl_init+0x150>
 800bd88:	f1a1 0e04 	sub.w	lr, r1, #4
 800bd8c:	f04f 0c00 	mov.w	ip, #0
 800bd90:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 800bd94:	f10c 0c01 	add.w	ip, ip, #1
 800bd98:	2c00      	cmp	r4, #0
 800bd9a:	f000 8091 	beq.w	800bec0 <rcl_init+0x150>
 800bd9e:	4565      	cmp	r5, ip
 800bda0:	d1f6      	bne.n	800bd90 <rcl_init+0x20>
 800bda2:	f1b8 0f00 	cmp.w	r8, #0
 800bda6:	f000 808b 	beq.w	800bec0 <rcl_init+0x150>
 800bdaa:	f8d8 4000 	ldr.w	r4, [r8]
 800bdae:	2c00      	cmp	r4, #0
 800bdb0:	f000 8086 	beq.w	800bec0 <rcl_init+0x150>
 800bdb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bdb6:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 800bdba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bdbe:	6823      	ldr	r3, [r4, #0]
 800bdc0:	f8cc 3000 	str.w	r3, [ip]
 800bdc4:	a819      	add	r0, sp, #100	@ 0x64
 800bdc6:	f7fb fd51 	bl	800786c <rcutils_allocator_is_valid>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	d078      	beq.n	800bec0 <rcl_init+0x150>
 800bdce:	2f00      	cmp	r7, #0
 800bdd0:	d076      	beq.n	800bec0 <rcl_init+0x150>
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d178      	bne.n	800beca <rcl_init+0x15a>
 800bdd8:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 800bddc:	2178      	movs	r1, #120	@ 0x78
 800bdde:	2001      	movs	r0, #1
 800bde0:	4798      	blx	r3
 800bde2:	4604      	mov	r4, r0
 800bde4:	6038      	str	r0, [r7, #0]
 800bde6:	2800      	cmp	r0, #0
 800bde8:	f000 80b6 	beq.w	800bf58 <rcl_init+0x1e8>
 800bdec:	a802      	add	r0, sp, #8
 800bdee:	f001 f957 	bl	800d0a0 <rmw_get_zero_initialized_context>
 800bdf2:	a902      	add	r1, sp, #8
 800bdf4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800bdf8:	2250      	movs	r2, #80	@ 0x50
 800bdfa:	ac19      	add	r4, sp, #100	@ 0x64
 800bdfc:	f004 fe59 	bl	8010ab2 <memcpy>
 800be00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800be02:	f8d7 e000 	ldr.w	lr, [r7]
 800be06:	46f4      	mov	ip, lr
 800be08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	f8cc 3000 	str.w	r3, [ip]
 800be12:	f10e 0114 	add.w	r1, lr, #20
 800be16:	4640      	mov	r0, r8
 800be18:	f000 f940 	bl	800c09c <rcl_init_options_copy>
 800be1c:	4604      	mov	r4, r0
 800be1e:	2800      	cmp	r0, #0
 800be20:	d144      	bne.n	800beac <rcl_init+0x13c>
 800be22:	f8d7 9000 	ldr.w	r9, [r7]
 800be26:	ea4f 78e5 	mov.w	r8, r5, asr #31
 800be2a:	f8c9 0020 	str.w	r0, [r9, #32]
 800be2e:	f8c9 5018 	str.w	r5, [r9, #24]
 800be32:	f8c9 801c 	str.w	r8, [r9, #28]
 800be36:	2d00      	cmp	r5, #0
 800be38:	d04e      	beq.n	800bed8 <rcl_init+0x168>
 800be3a:	2e00      	cmp	r6, #0
 800be3c:	d04c      	beq.n	800bed8 <rcl_init+0x168>
 800be3e:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 800be42:	2104      	movs	r1, #4
 800be44:	4628      	mov	r0, r5
 800be46:	4798      	blx	r3
 800be48:	f8c9 0020 	str.w	r0, [r9, #32]
 800be4c:	f8d7 9000 	ldr.w	r9, [r7]
 800be50:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800be54:	46ca      	mov	sl, r9
 800be56:	b343      	cbz	r3, 800beaa <rcl_init+0x13a>
 800be58:	2d01      	cmp	r5, #1
 800be5a:	f178 0300 	sbcs.w	r3, r8, #0
 800be5e:	db3b      	blt.n	800bed8 <rcl_init+0x168>
 800be60:	2400      	movs	r4, #0
 800be62:	3e04      	subs	r6, #4
 800be64:	46a1      	mov	r9, r4
 800be66:	e00b      	b.n	800be80 <rcl_init+0x110>
 800be68:	6831      	ldr	r1, [r6, #0]
 800be6a:	f004 fe22 	bl	8010ab2 <memcpy>
 800be6e:	3401      	adds	r4, #1
 800be70:	f149 0900 	adc.w	r9, r9, #0
 800be74:	45c8      	cmp	r8, r9
 800be76:	bf08      	it	eq
 800be78:	42a5      	cmpeq	r5, r4
 800be7a:	d02b      	beq.n	800bed4 <rcl_init+0x164>
 800be7c:	f8d7 a000 	ldr.w	sl, [r7]
 800be80:	f856 0f04 	ldr.w	r0, [r6, #4]!
 800be84:	f7f4 f9ae 	bl	80001e4 <strlen>
 800be88:	1c42      	adds	r2, r0, #1
 800be8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be8c:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800be8e:	f8da a020 	ldr.w	sl, [sl, #32]
 800be92:	9201      	str	r2, [sp, #4]
 800be94:	4610      	mov	r0, r2
 800be96:	4798      	blx	r3
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 800be9e:	6a1b      	ldr	r3, [r3, #32]
 800bea0:	9a01      	ldr	r2, [sp, #4]
 800bea2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bea6:	2800      	cmp	r0, #0
 800bea8:	d1de      	bne.n	800be68 <rcl_init+0xf8>
 800beaa:	240a      	movs	r4, #10
 800beac:	4638      	mov	r0, r7
 800beae:	f7ff feff 	bl	800bcb0 <__cleanup_context>
 800beb2:	4620      	mov	r0, r4
 800beb4:	b01e      	add	sp, #120	@ 0x78
 800beb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beba:	2900      	cmp	r1, #0
 800bebc:	f43f af71 	beq.w	800bda2 <rcl_init+0x32>
 800bec0:	240b      	movs	r4, #11
 800bec2:	4620      	mov	r0, r4
 800bec4:	b01e      	add	sp, #120	@ 0x78
 800bec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beca:	2464      	movs	r4, #100	@ 0x64
 800becc:	4620      	mov	r0, r4
 800bece:	b01e      	add	sp, #120	@ 0x78
 800bed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bed4:	f8d7 9000 	ldr.w	r9, [r7]
 800bed8:	4926      	ldr	r1, [pc, #152]	@ (800bf74 <rcl_init+0x204>)
 800beda:	680b      	ldr	r3, [r1, #0]
 800bedc:	3301      	adds	r3, #1
 800bede:	d036      	beq.n	800bf4e <rcl_init+0x1de>
 800bee0:	600b      	str	r3, [r1, #0]
 800bee2:	461a      	mov	r2, r3
 800bee4:	2400      	movs	r4, #0
 800bee6:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800beea:	607b      	str	r3, [r7, #4]
 800beec:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800beee:	3301      	adds	r3, #1
 800bef0:	e9c0 2406 	strd	r2, r4, [r0, #24]
 800bef4:	d034      	beq.n	800bf60 <rcl_init+0x1f0>
 800bef6:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800befa:	b93b      	cbnz	r3, 800bf0c <rcl_init+0x19c>
 800befc:	3030      	adds	r0, #48	@ 0x30
 800befe:	f000 f939 	bl	800c174 <rcl_get_localhost_only>
 800bf02:	4604      	mov	r4, r0
 800bf04:	2800      	cmp	r0, #0
 800bf06:	d1d1      	bne.n	800beac <rcl_init+0x13c>
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	6958      	ldr	r0, [r3, #20]
 800bf0c:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800bf0e:	aa18      	add	r2, sp, #96	@ 0x60
 800bf10:	a917      	add	r1, sp, #92	@ 0x5c
 800bf12:	f000 fd81 	bl	800ca18 <rcl_validate_enclave_name>
 800bf16:	4604      	mov	r4, r0
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	d1c7      	bne.n	800beac <rcl_init+0x13c>
 800bf1c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bf1e:	b9eb      	cbnz	r3, 800bf5c <rcl_init+0x1ec>
 800bf20:	6839      	ldr	r1, [r7, #0]
 800bf22:	694b      	ldr	r3, [r1, #20]
 800bf24:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800bf26:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800bf2a:	f000 fc3d 	bl	800c7a8 <rcl_get_security_options_from_environment>
 800bf2e:	4604      	mov	r4, r0
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d1bb      	bne.n	800beac <rcl_init+0x13c>
 800bf34:	6839      	ldr	r1, [r7, #0]
 800bf36:	6948      	ldr	r0, [r1, #20]
 800bf38:	3128      	adds	r1, #40	@ 0x28
 800bf3a:	3018      	adds	r0, #24
 800bf3c:	f001 fb36 	bl	800d5ac <rmw_init>
 800bf40:	4604      	mov	r4, r0
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d0bd      	beq.n	800bec2 <rcl_init+0x152>
 800bf46:	f7ff fe8f 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	e7ae      	b.n	800beac <rcl_init+0x13c>
 800bf4e:	2201      	movs	r2, #1
 800bf50:	461c      	mov	r4, r3
 800bf52:	600a      	str	r2, [r1, #0]
 800bf54:	4613      	mov	r3, r2
 800bf56:	e7c6      	b.n	800bee6 <rcl_init+0x176>
 800bf58:	240a      	movs	r4, #10
 800bf5a:	e7b2      	b.n	800bec2 <rcl_init+0x152>
 800bf5c:	2401      	movs	r4, #1
 800bf5e:	e7a5      	b.n	800beac <rcl_init+0x13c>
 800bf60:	3024      	adds	r0, #36	@ 0x24
 800bf62:	f003 fc5d 	bl	800f820 <rcl_get_default_domain_id>
 800bf66:	4604      	mov	r4, r0
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	d19f      	bne.n	800beac <rcl_init+0x13c>
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	6958      	ldr	r0, [r3, #20]
 800bf70:	e7c1      	b.n	800bef6 <rcl_init+0x186>
 800bf72:	bf00      	nop
 800bf74:	2000da94 	.word	0x2000da94

0800bf78 <rcl_get_zero_initialized_init_options>:
 800bf78:	2000      	movs	r0, #0
 800bf7a:	4770      	bx	lr

0800bf7c <rcl_init_options_init>:
 800bf7c:	b084      	sub	sp, #16
 800bf7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf80:	b097      	sub	sp, #92	@ 0x5c
 800bf82:	ae1d      	add	r6, sp, #116	@ 0x74
 800bf84:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	d058      	beq.n	800c03e <rcl_init_options_init+0xc2>
 800bf8c:	6803      	ldr	r3, [r0, #0]
 800bf8e:	4605      	mov	r5, r0
 800bf90:	b133      	cbz	r3, 800bfa0 <rcl_init_options_init+0x24>
 800bf92:	2464      	movs	r4, #100	@ 0x64
 800bf94:	4620      	mov	r0, r4
 800bf96:	b017      	add	sp, #92	@ 0x5c
 800bf98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800bf9c:	b004      	add	sp, #16
 800bf9e:	4770      	bx	lr
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	f7fb fc63 	bl	800786c <rcutils_allocator_is_valid>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d049      	beq.n	800c03e <rcl_init_options_init+0xc2>
 800bfaa:	46b4      	mov	ip, r6
 800bfac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bfb0:	ac11      	add	r4, sp, #68	@ 0x44
 800bfb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bfb4:	f8dc 3000 	ldr.w	r3, [ip]
 800bfb8:	6023      	str	r3, [r4, #0]
 800bfba:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800bfbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bfbe:	2050      	movs	r0, #80	@ 0x50
 800bfc0:	4798      	blx	r3
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	6028      	str	r0, [r5, #0]
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	d03b      	beq.n	800c042 <rcl_init_options_init+0xc6>
 800bfca:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800bfce:	4686      	mov	lr, r0
 800bfd0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bfd4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bfd8:	f8dc 3000 	ldr.w	r3, [ip]
 800bfdc:	f8ce 3000 	str.w	r3, [lr]
 800bfe0:	a802      	add	r0, sp, #8
 800bfe2:	f001 f86d 	bl	800d0c0 <rmw_get_zero_initialized_init_options>
 800bfe6:	f10d 0e08 	add.w	lr, sp, #8
 800bfea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bfee:	f104 0c18 	add.w	ip, r4, #24
 800bff2:	682f      	ldr	r7, [r5, #0]
 800bff4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bff8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bffc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c000:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c004:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c008:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c00c:	ac20      	add	r4, sp, #128	@ 0x80
 800c00e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c012:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c016:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c01a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800c01e:	f107 0018 	add.w	r0, r7, #24
 800c022:	f001 f9cb 	bl	800d3bc <rmw_init_options_init>
 800c026:	4604      	mov	r4, r0
 800c028:	2800      	cmp	r0, #0
 800c02a:	d0b3      	beq.n	800bf94 <rcl_init_options_init+0x18>
 800c02c:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c02e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c030:	6828      	ldr	r0, [r5, #0]
 800c032:	4798      	blx	r3
 800c034:	4620      	mov	r0, r4
 800c036:	f7ff fe17 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800c03a:	4604      	mov	r4, r0
 800c03c:	e7aa      	b.n	800bf94 <rcl_init_options_init+0x18>
 800c03e:	240b      	movs	r4, #11
 800c040:	e7a8      	b.n	800bf94 <rcl_init_options_init+0x18>
 800c042:	240a      	movs	r4, #10
 800c044:	e7a6      	b.n	800bf94 <rcl_init_options_init+0x18>
 800c046:	bf00      	nop

0800c048 <rcl_init_options_fini>:
 800c048:	b530      	push	{r4, r5, lr}
 800c04a:	b087      	sub	sp, #28
 800c04c:	b1f0      	cbz	r0, 800c08c <rcl_init_options_fini+0x44>
 800c04e:	6803      	ldr	r3, [r0, #0]
 800c050:	4604      	mov	r4, r0
 800c052:	b1db      	cbz	r3, 800c08c <rcl_init_options_fini+0x44>
 800c054:	469c      	mov	ip, r3
 800c056:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c05a:	f10d 0e04 	add.w	lr, sp, #4
 800c05e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c062:	f8dc 3000 	ldr.w	r3, [ip]
 800c066:	f8ce 3000 	str.w	r3, [lr]
 800c06a:	a801      	add	r0, sp, #4
 800c06c:	f7fb fbfe 	bl	800786c <rcutils_allocator_is_valid>
 800c070:	b160      	cbz	r0, 800c08c <rcl_init_options_fini+0x44>
 800c072:	6820      	ldr	r0, [r4, #0]
 800c074:	3018      	adds	r0, #24
 800c076:	f001 fa51 	bl	800d51c <rmw_init_options_fini>
 800c07a:	4605      	mov	r5, r0
 800c07c:	b950      	cbnz	r0, 800c094 <rcl_init_options_fini+0x4c>
 800c07e:	6820      	ldr	r0, [r4, #0]
 800c080:	9b02      	ldr	r3, [sp, #8]
 800c082:	9905      	ldr	r1, [sp, #20]
 800c084:	4798      	blx	r3
 800c086:	4628      	mov	r0, r5
 800c088:	b007      	add	sp, #28
 800c08a:	bd30      	pop	{r4, r5, pc}
 800c08c:	250b      	movs	r5, #11
 800c08e:	4628      	mov	r0, r5
 800c090:	b007      	add	sp, #28
 800c092:	bd30      	pop	{r4, r5, pc}
 800c094:	f7ff fde8 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800c098:	4605      	mov	r5, r0
 800c09a:	e7f8      	b.n	800c08e <rcl_init_options_fini+0x46>

0800c09c <rcl_init_options_copy>:
 800c09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a0:	b094      	sub	sp, #80	@ 0x50
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d058      	beq.n	800c158 <rcl_init_options_copy+0xbc>
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	6800      	ldr	r0, [r0, #0]
 800c0aa:	2800      	cmp	r0, #0
 800c0ac:	d054      	beq.n	800c158 <rcl_init_options_copy+0xbc>
 800c0ae:	460e      	mov	r6, r1
 800c0b0:	f7fb fbdc 	bl	800786c <rcutils_allocator_is_valid>
 800c0b4:	2800      	cmp	r0, #0
 800c0b6:	d04f      	beq.n	800c158 <rcl_init_options_copy+0xbc>
 800c0b8:	2e00      	cmp	r6, #0
 800c0ba:	d04d      	beq.n	800c158 <rcl_init_options_copy+0xbc>
 800c0bc:	6833      	ldr	r3, [r6, #0]
 800c0be:	b123      	cbz	r3, 800c0ca <rcl_init_options_copy+0x2e>
 800c0c0:	2464      	movs	r4, #100	@ 0x64
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	b014      	add	sp, #80	@ 0x50
 800c0c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ca:	6827      	ldr	r7, [r4, #0]
 800c0cc:	46bc      	mov	ip, r7
 800c0ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c0d2:	ad0f      	add	r5, sp, #60	@ 0x3c
 800c0d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c0d6:	f8dc 3000 	ldr.w	r3, [ip]
 800c0da:	f8d7 8000 	ldr.w	r8, [r7]
 800c0de:	602b      	str	r3, [r5, #0]
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	2050      	movs	r0, #80	@ 0x50
 800c0e4:	47c0      	blx	r8
 800c0e6:	4605      	mov	r5, r0
 800c0e8:	6030      	str	r0, [r6, #0]
 800c0ea:	b3d0      	cbz	r0, 800c162 <rcl_init_options_copy+0xc6>
 800c0ec:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800c0f0:	4686      	mov	lr, r0
 800c0f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c0f6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c0fa:	f8dc 3000 	ldr.w	r3, [ip]
 800c0fe:	f8ce 3000 	str.w	r3, [lr]
 800c102:	4668      	mov	r0, sp
 800c104:	f000 ffdc 	bl	800d0c0 <rmw_get_zero_initialized_init_options>
 800c108:	46ee      	mov	lr, sp
 800c10a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c10e:	f105 0c18 	add.w	ip, r5, #24
 800c112:	6824      	ldr	r4, [r4, #0]
 800c114:	6835      	ldr	r5, [r6, #0]
 800c116:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c11a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c11e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c122:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c126:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c12a:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c12e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c132:	f104 0018 	add.w	r0, r4, #24
 800c136:	f105 0118 	add.w	r1, r5, #24
 800c13a:	f001 f9a7 	bl	800d48c <rmw_init_options_copy>
 800c13e:	4604      	mov	r4, r0
 800c140:	2800      	cmp	r0, #0
 800c142:	d0be      	beq.n	800c0c2 <rcl_init_options_copy+0x26>
 800c144:	f7fb fba0 	bl	8007888 <rcutils_get_error_string>
 800c148:	f7fb fbb6 	bl	80078b8 <rcutils_reset_error>
 800c14c:	4630      	mov	r0, r6
 800c14e:	f7ff ff7b 	bl	800c048 <rcl_init_options_fini>
 800c152:	b140      	cbz	r0, 800c166 <rcl_init_options_copy+0xca>
 800c154:	4604      	mov	r4, r0
 800c156:	e7b4      	b.n	800c0c2 <rcl_init_options_copy+0x26>
 800c158:	240b      	movs	r4, #11
 800c15a:	4620      	mov	r0, r4
 800c15c:	b014      	add	sp, #80	@ 0x50
 800c15e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c162:	240a      	movs	r4, #10
 800c164:	e7ad      	b.n	800c0c2 <rcl_init_options_copy+0x26>
 800c166:	4620      	mov	r0, r4
 800c168:	b014      	add	sp, #80	@ 0x50
 800c16a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c16e:	f7ff bd7b 	b.w	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800c172:	bf00      	nop

0800c174 <rcl_get_localhost_only>:
 800c174:	b510      	push	{r4, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	2300      	movs	r3, #0
 800c17a:	9301      	str	r3, [sp, #4]
 800c17c:	b1b8      	cbz	r0, 800c1ae <rcl_get_localhost_only+0x3a>
 800c17e:	4604      	mov	r4, r0
 800c180:	a901      	add	r1, sp, #4
 800c182:	480c      	ldr	r0, [pc, #48]	@ (800c1b4 <rcl_get_localhost_only+0x40>)
 800c184:	f000 fc90 	bl	800caa8 <rcutils_get_env>
 800c188:	b110      	cbz	r0, 800c190 <rcl_get_localhost_only+0x1c>
 800c18a:	2001      	movs	r0, #1
 800c18c:	b002      	add	sp, #8
 800c18e:	bd10      	pop	{r4, pc}
 800c190:	9b01      	ldr	r3, [sp, #4]
 800c192:	b113      	cbz	r3, 800c19a <rcl_get_localhost_only+0x26>
 800c194:	781a      	ldrb	r2, [r3, #0]
 800c196:	2a31      	cmp	r2, #49	@ 0x31
 800c198:	d004      	beq.n	800c1a4 <rcl_get_localhost_only+0x30>
 800c19a:	2302      	movs	r3, #2
 800c19c:	2000      	movs	r0, #0
 800c19e:	7023      	strb	r3, [r4, #0]
 800c1a0:	b002      	add	sp, #8
 800c1a2:	bd10      	pop	{r4, pc}
 800c1a4:	785b      	ldrb	r3, [r3, #1]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d1f7      	bne.n	800c19a <rcl_get_localhost_only+0x26>
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e7f6      	b.n	800c19c <rcl_get_localhost_only+0x28>
 800c1ae:	200b      	movs	r0, #11
 800c1b0:	b002      	add	sp, #8
 800c1b2:	bd10      	pop	{r4, pc}
 800c1b4:	08011be4 	.word	0x08011be4

0800c1b8 <rcl_get_zero_initialized_node>:
 800c1b8:	4a03      	ldr	r2, [pc, #12]	@ (800c1c8 <rcl_get_zero_initialized_node+0x10>)
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1c0:	e883 0003 	stmia.w	r3, {r0, r1}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	4770      	bx	lr
 800c1c8:	08011c0c 	.word	0x08011c0c

0800c1cc <rcl_node_init>:
 800c1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1d0:	b0a9      	sub	sp, #164	@ 0xa4
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800c1d8:	a823      	add	r0, sp, #140	@ 0x8c
 800c1da:	460e      	mov	r6, r1
 800c1dc:	4615      	mov	r5, r2
 800c1de:	461f      	mov	r7, r3
 800c1e0:	f003 fd46 	bl	800fc70 <rcl_guard_condition_get_default_options>
 800c1e4:	f1b8 0f00 	cmp.w	r8, #0
 800c1e8:	f000 80e6 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	f7fb fb3d 	bl	800786c <rcutils_allocator_is_valid>
 800c1f2:	2800      	cmp	r0, #0
 800c1f4:	f000 80e0 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c1f8:	2e00      	cmp	r6, #0
 800c1fa:	f000 80dd 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c1fe:	2d00      	cmp	r5, #0
 800c200:	f000 80da 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c204:	2c00      	cmp	r4, #0
 800c206:	f000 80d7 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c20a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c20e:	f1b9 0f00 	cmp.w	r9, #0
 800c212:	f040 80fd 	bne.w	800c410 <rcl_node_init+0x244>
 800c216:	2f00      	cmp	r7, #0
 800c218:	f000 80ce 	beq.w	800c3b8 <rcl_node_init+0x1ec>
 800c21c:	4638      	mov	r0, r7
 800c21e:	f7ff fd41 	bl	800bca4 <rcl_context_is_valid>
 800c222:	4682      	mov	sl, r0
 800c224:	2800      	cmp	r0, #0
 800c226:	f000 80cd 	beq.w	800c3c4 <rcl_node_init+0x1f8>
 800c22a:	464a      	mov	r2, r9
 800c22c:	a922      	add	r1, sp, #136	@ 0x88
 800c22e:	4630      	mov	r0, r6
 800c230:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800c234:	f001 f83a 	bl	800d2ac <rmw_validate_node_name>
 800c238:	4681      	mov	r9, r0
 800c23a:	2800      	cmp	r0, #0
 800c23c:	f040 80be 	bne.w	800c3bc <rcl_node_init+0x1f0>
 800c240:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c242:	2800      	cmp	r0, #0
 800c244:	f040 80f0 	bne.w	800c428 <rcl_node_init+0x25c>
 800c248:	4628      	mov	r0, r5
 800c24a:	f7f3 ffcb 	bl	80001e4 <strlen>
 800c24e:	2800      	cmp	r0, #0
 800c250:	f040 80bb 	bne.w	800c3ca <rcl_node_init+0x1fe>
 800c254:	4d7c      	ldr	r5, [pc, #496]	@ (800c448 <rcl_node_init+0x27c>)
 800c256:	a922      	add	r1, sp, #136	@ 0x88
 800c258:	2200      	movs	r2, #0
 800c25a:	4628      	mov	r0, r5
 800c25c:	f001 f808 	bl	800d270 <rmw_validate_namespace>
 800c260:	4681      	mov	r9, r0
 800c262:	2800      	cmp	r0, #0
 800c264:	f040 80aa 	bne.w	800c3bc <rcl_node_init+0x1f0>
 800c268:	4682      	mov	sl, r0
 800c26a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c26c:	2800      	cmp	r0, #0
 800c26e:	f040 80e0 	bne.w	800c432 <rcl_node_init+0x266>
 800c272:	f8d8 3000 	ldr.w	r3, [r8]
 800c276:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c27a:	2078      	movs	r0, #120	@ 0x78
 800c27c:	4798      	blx	r3
 800c27e:	4681      	mov	r9, r0
 800c280:	6060      	str	r0, [r4, #4]
 800c282:	2800      	cmp	r0, #0
 800c284:	f000 80ca 	beq.w	800c41c <rcl_node_init+0x250>
 800c288:	2200      	movs	r2, #0
 800c28a:	2300      	movs	r3, #0
 800c28c:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800c290:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800c294:	a808      	add	r0, sp, #32
 800c296:	f000 f907 	bl	800c4a8 <rcl_node_get_default_options>
 800c29a:	a908      	add	r1, sp, #32
 800c29c:	4648      	mov	r0, r9
 800c29e:	2268      	movs	r2, #104	@ 0x68
 800c2a0:	f004 fc07 	bl	8010ab2 <memcpy>
 800c2a4:	6861      	ldr	r1, [r4, #4]
 800c2a6:	6027      	str	r7, [r4, #0]
 800c2a8:	4640      	mov	r0, r8
 800c2aa:	f000 f90b 	bl	800c4c4 <rcl_node_options_copy>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	d158      	bne.n	800c364 <rcl_node_init+0x198>
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	f7f3 ff96 	bl	80001e4 <strlen>
 800c2b8:	4428      	add	r0, r5
 800c2ba:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800c2be:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800c2c2:	2b2f      	cmp	r3, #47	@ 0x2f
 800c2c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c2c8:	9300      	str	r3, [sp, #0]
 800c2ca:	bf0c      	ite	eq
 800c2cc:	4b5f      	ldreq	r3, [pc, #380]	@ (800c44c <rcl_node_init+0x280>)
 800c2ce:	4b60      	ldrne	r3, [pc, #384]	@ (800c450 <rcl_node_init+0x284>)
 800c2d0:	9302      	str	r3, [sp, #8]
 800c2d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c2d6:	9301      	str	r3, [sp, #4]
 800c2d8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800c2dc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c2e0:	f000 fc0a 	bl	800caf8 <rcutils_format_string_limit>
 800c2e4:	6823      	ldr	r3, [r4, #0]
 800c2e6:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800c2ea:	6818      	ldr	r0, [r3, #0]
 800c2ec:	4631      	mov	r1, r6
 800c2ee:	3028      	adds	r0, #40	@ 0x28
 800c2f0:	462a      	mov	r2, r5
 800c2f2:	6866      	ldr	r6, [r4, #4]
 800c2f4:	f001 fbae 	bl	800da54 <rmw_create_node>
 800c2f8:	6863      	ldr	r3, [r4, #4]
 800c2fa:	66b0      	str	r0, [r6, #104]	@ 0x68
 800c2fc:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800c2fe:	2800      	cmp	r0, #0
 800c300:	d032      	beq.n	800c368 <rcl_node_init+0x19c>
 800c302:	f001 fc3b 	bl	800db7c <rmw_node_get_graph_guard_condition>
 800c306:	4681      	mov	r9, r0
 800c308:	b360      	cbz	r0, 800c364 <rcl_node_init+0x198>
 800c30a:	f8d8 3000 	ldr.w	r3, [r8]
 800c30e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c312:	6866      	ldr	r6, [r4, #4]
 800c314:	2008      	movs	r0, #8
 800c316:	4798      	blx	r3
 800c318:	6863      	ldr	r3, [r4, #4]
 800c31a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800c31c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800c320:	f1bb 0f00 	cmp.w	fp, #0
 800c324:	d020      	beq.n	800c368 <rcl_node_init+0x19c>
 800c326:	a806      	add	r0, sp, #24
 800c328:	f003 fc12 	bl	800fb50 <rcl_get_zero_initialized_guard_condition>
 800c32c:	a806      	add	r0, sp, #24
 800c32e:	c803      	ldmia	r0, {r0, r1}
 800c330:	6863      	ldr	r3, [r4, #4]
 800c332:	46c4      	mov	ip, r8
 800c334:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800c338:	e88b 0003 	stmia.w	fp, {r0, r1}
 800c33c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c340:	ae23      	add	r6, sp, #140	@ 0x8c
 800c342:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c344:	f8dc 3000 	ldr.w	r3, [ip]
 800c348:	6033      	str	r3, [r6, #0]
 800c34a:	ab28      	add	r3, sp, #160	@ 0xa0
 800c34c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800c350:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c354:	4649      	mov	r1, r9
 800c356:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c358:	463a      	mov	r2, r7
 800c35a:	4670      	mov	r0, lr
 800c35c:	f003 fc02 	bl	800fb64 <rcl_guard_condition_init_from_rmw>
 800c360:	4681      	mov	r9, r0
 800c362:	b328      	cbz	r0, 800c3b0 <rcl_node_init+0x1e4>
 800c364:	6863      	ldr	r3, [r4, #4]
 800c366:	b1f3      	cbz	r3, 800c3a6 <rcl_node_init+0x1da>
 800c368:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800c36a:	b128      	cbz	r0, 800c378 <rcl_node_init+0x1ac>
 800c36c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c370:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c374:	4798      	blx	r3
 800c376:	6863      	ldr	r3, [r4, #4]
 800c378:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800c37a:	b110      	cbz	r0, 800c382 <rcl_node_init+0x1b6>
 800c37c:	f001 fb82 	bl	800da84 <rmw_destroy_node>
 800c380:	6863      	ldr	r3, [r4, #4]
 800c382:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c384:	b148      	cbz	r0, 800c39a <rcl_node_init+0x1ce>
 800c386:	f003 fc4d 	bl	800fc24 <rcl_guard_condition_fini>
 800c38a:	6863      	ldr	r3, [r4, #4]
 800c38c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c390:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c392:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c396:	4798      	blx	r3
 800c398:	6863      	ldr	r3, [r4, #4]
 800c39a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c3a4:	4798      	blx	r3
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	e9c4 3300 	strd	r3, r3, [r4]
 800c3ac:	f04f 0901 	mov.w	r9, #1
 800c3b0:	f1ba 0f00 	cmp.w	sl, #0
 800c3b4:	d125      	bne.n	800c402 <rcl_node_init+0x236>
 800c3b6:	e001      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c3b8:	f04f 090b 	mov.w	r9, #11
 800c3bc:	4648      	mov	r0, r9
 800c3be:	b029      	add	sp, #164	@ 0xa4
 800c3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c4:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800c3c8:	e7f8      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c3ca:	782b      	ldrb	r3, [r5, #0]
 800c3cc:	2b2f      	cmp	r3, #47	@ 0x2f
 800c3ce:	f43f af42 	beq.w	800c256 <rcl_node_init+0x8a>
 800c3d2:	9503      	str	r5, [sp, #12]
 800c3d4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	4b1e      	ldr	r3, [pc, #120]	@ (800c454 <rcl_node_init+0x288>)
 800c3dc:	9302      	str	r3, [sp, #8]
 800c3de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c3e2:	9301      	str	r3, [sp, #4]
 800c3e4:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800c3e8:	f000 fb86 	bl	800caf8 <rcutils_format_string_limit>
 800c3ec:	4605      	mov	r5, r0
 800c3ee:	b340      	cbz	r0, 800c442 <rcl_node_init+0x276>
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	a922      	add	r1, sp, #136	@ 0x88
 800c3f4:	9222      	str	r2, [sp, #136]	@ 0x88
 800c3f6:	f000 ff3b 	bl	800d270 <rmw_validate_namespace>
 800c3fa:	4681      	mov	r9, r0
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	f43f af34 	beq.w	800c26a <rcl_node_init+0x9e>
 800c402:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c406:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c40a:	4628      	mov	r0, r5
 800c40c:	4798      	blx	r3
 800c40e:	e7d5      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c410:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800c414:	4648      	mov	r0, r9
 800c416:	b029      	add	sp, #164	@ 0xa4
 800c418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c41c:	f04f 090a 	mov.w	r9, #10
 800c420:	f1ba 0f00 	cmp.w	sl, #0
 800c424:	d1ed      	bne.n	800c402 <rcl_node_init+0x236>
 800c426:	e7c9      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c428:	f000 ff92 	bl	800d350 <rmw_node_name_validation_result_string>
 800c42c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800c430:	e7c4      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c432:	f000 ff2f 	bl	800d294 <rmw_namespace_validation_result_string>
 800c436:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800c43a:	f1ba 0f00 	cmp.w	sl, #0
 800c43e:	d1e0      	bne.n	800c402 <rcl_node_init+0x236>
 800c440:	e7bc      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c442:	f04f 090a 	mov.w	r9, #10
 800c446:	e7b9      	b.n	800c3bc <rcl_node_init+0x1f0>
 800c448:	08011bfc 	.word	0x08011bfc
 800c44c:	08011a80 	.word	0x08011a80
 800c450:	08011c04 	.word	0x08011c04
 800c454:	08011c00 	.word	0x08011c00

0800c458 <rcl_node_is_valid>:
 800c458:	b130      	cbz	r0, 800c468 <rcl_node_is_valid+0x10>
 800c45a:	6843      	ldr	r3, [r0, #4]
 800c45c:	b123      	cbz	r3, 800c468 <rcl_node_is_valid+0x10>
 800c45e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c460:	b113      	cbz	r3, 800c468 <rcl_node_is_valid+0x10>
 800c462:	6800      	ldr	r0, [r0, #0]
 800c464:	f7ff bc1e 	b.w	800bca4 <rcl_context_is_valid>
 800c468:	2000      	movs	r0, #0
 800c46a:	4770      	bx	lr

0800c46c <rcl_node_get_name>:
 800c46c:	b120      	cbz	r0, 800c478 <rcl_node_get_name+0xc>
 800c46e:	6840      	ldr	r0, [r0, #4]
 800c470:	b110      	cbz	r0, 800c478 <rcl_node_get_name+0xc>
 800c472:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c474:	b100      	cbz	r0, 800c478 <rcl_node_get_name+0xc>
 800c476:	6880      	ldr	r0, [r0, #8]
 800c478:	4770      	bx	lr
 800c47a:	bf00      	nop

0800c47c <rcl_node_get_namespace>:
 800c47c:	b120      	cbz	r0, 800c488 <rcl_node_get_namespace+0xc>
 800c47e:	6840      	ldr	r0, [r0, #4]
 800c480:	b110      	cbz	r0, 800c488 <rcl_node_get_namespace+0xc>
 800c482:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c484:	b100      	cbz	r0, 800c488 <rcl_node_get_namespace+0xc>
 800c486:	68c0      	ldr	r0, [r0, #12]
 800c488:	4770      	bx	lr
 800c48a:	bf00      	nop

0800c48c <rcl_node_get_options>:
 800c48c:	b128      	cbz	r0, 800c49a <rcl_node_get_options+0xe>
 800c48e:	6840      	ldr	r0, [r0, #4]
 800c490:	b118      	cbz	r0, 800c49a <rcl_node_get_options+0xe>
 800c492:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800c494:	2b00      	cmp	r3, #0
 800c496:	bf08      	it	eq
 800c498:	2000      	moveq	r0, #0
 800c49a:	4770      	bx	lr

0800c49c <rcl_node_get_rmw_handle>:
 800c49c:	b110      	cbz	r0, 800c4a4 <rcl_node_get_rmw_handle+0x8>
 800c49e:	6840      	ldr	r0, [r0, #4]
 800c4a0:	b100      	cbz	r0, 800c4a4 <rcl_node_get_rmw_handle+0x8>
 800c4a2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop

0800c4a8 <rcl_node_get_default_options>:
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	2268      	movs	r2, #104	@ 0x68
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	f004 f9e0 	bl	8010874 <memset>
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	f7fb f9cb 	bl	8007850 <rcutils_get_default_allocator>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	7523      	strb	r3, [r4, #20]
 800c4be:	4620      	mov	r0, r4
 800c4c0:	bd10      	pop	{r4, pc}
 800c4c2:	bf00      	nop

0800c4c4 <rcl_node_options_copy>:
 800c4c4:	b1d0      	cbz	r0, 800c4fc <rcl_node_options_copy+0x38>
 800c4c6:	b570      	push	{r4, r5, r6, lr}
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	b1a9      	cbz	r1, 800c4f8 <rcl_node_options_copy+0x34>
 800c4cc:	4288      	cmp	r0, r1
 800c4ce:	4684      	mov	ip, r0
 800c4d0:	d012      	beq.n	800c4f8 <rcl_node_options_copy+0x34>
 800c4d2:	4605      	mov	r5, r0
 800c4d4:	8a86      	ldrh	r6, [r0, #20]
 800c4d6:	468e      	mov	lr, r1
 800c4d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c4da:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c4de:	682b      	ldr	r3, [r5, #0]
 800c4e0:	f8ce 3000 	str.w	r3, [lr]
 800c4e4:	f10c 0118 	add.w	r1, ip, #24
 800c4e8:	2250      	movs	r2, #80	@ 0x50
 800c4ea:	82a6      	strh	r6, [r4, #20]
 800c4ec:	f104 0018 	add.w	r0, r4, #24
 800c4f0:	f004 fadf 	bl	8010ab2 <memcpy>
 800c4f4:	2000      	movs	r0, #0
 800c4f6:	bd70      	pop	{r4, r5, r6, pc}
 800c4f8:	200b      	movs	r0, #11
 800c4fa:	bd70      	pop	{r4, r5, r6, pc}
 800c4fc:	200b      	movs	r0, #11
 800c4fe:	4770      	bx	lr

0800c500 <rcl_node_resolve_name>:
 800c500:	b082      	sub	sp, #8
 800c502:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c506:	b091      	sub	sp, #68	@ 0x44
 800c508:	ac1a      	add	r4, sp, #104	@ 0x68
 800c50a:	e884 000c 	stmia.w	r4, {r2, r3}
 800c50e:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 800c512:	2800      	cmp	r0, #0
 800c514:	d03b      	beq.n	800c58e <rcl_node_resolve_name+0x8e>
 800c516:	460c      	mov	r4, r1
 800c518:	4605      	mov	r5, r0
 800c51a:	f7ff ffb7 	bl	800c48c <rcl_node_get_options>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d037      	beq.n	800c592 <rcl_node_resolve_name+0x92>
 800c522:	4628      	mov	r0, r5
 800c524:	f7ff ffa2 	bl	800c46c <rcl_node_get_name>
 800c528:	4606      	mov	r6, r0
 800c52a:	4628      	mov	r0, r5
 800c52c:	f7ff ffa6 	bl	800c47c <rcl_node_get_namespace>
 800c530:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 800c534:	4681      	mov	r9, r0
 800c536:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c53a:	ad0b      	add	r5, sp, #44	@ 0x2c
 800c53c:	46ac      	mov	ip, r5
 800c53e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c542:	f8de 3000 	ldr.w	r3, [lr]
 800c546:	f8cc 3000 	str.w	r3, [ip]
 800c54a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c54c:	b1fb      	cbz	r3, 800c58e <rcl_node_resolve_name+0x8e>
 800c54e:	468a      	mov	sl, r1
 800c550:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 800c554:	f000 fc28 	bl	800cda8 <rcutils_get_zero_initialized_string_map>
 800c558:	ab10      	add	r3, sp, #64	@ 0x40
 800c55a:	9008      	str	r0, [sp, #32]
 800c55c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800c560:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c564:	2100      	movs	r1, #0
 800c566:	e895 000c 	ldmia.w	r5, {r2, r3}
 800c56a:	a808      	add	r0, sp, #32
 800c56c:	f000 fc94 	bl	800ce98 <rcutils_string_map_init>
 800c570:	4607      	mov	r7, r0
 800c572:	b180      	cbz	r0, 800c596 <rcl_node_resolve_name+0x96>
 800c574:	f7fb f988 	bl	8007888 <rcutils_get_error_string>
 800c578:	f7fb f99e 	bl	80078b8 <rcutils_reset_error>
 800c57c:	2f0a      	cmp	r7, #10
 800c57e:	bf18      	it	ne
 800c580:	2701      	movne	r7, #1
 800c582:	4638      	mov	r0, r7
 800c584:	b011      	add	sp, #68	@ 0x44
 800c586:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58a:	b002      	add	sp, #8
 800c58c:	4770      	bx	lr
 800c58e:	270b      	movs	r7, #11
 800c590:	e7f7      	b.n	800c582 <rcl_node_resolve_name+0x82>
 800c592:	2701      	movs	r7, #1
 800c594:	e7f5      	b.n	800c582 <rcl_node_resolve_name+0x82>
 800c596:	9009      	str	r0, [sp, #36]	@ 0x24
 800c598:	9007      	str	r0, [sp, #28]
 800c59a:	a808      	add	r0, sp, #32
 800c59c:	f003 fad2 	bl	800fb44 <rcl_get_default_topic_name_substitutions>
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	b1a8      	cbz	r0, 800c5d0 <rcl_node_resolve_name+0xd0>
 800c5a4:	280a      	cmp	r0, #10
 800c5a6:	9c07      	ldr	r4, [sp, #28]
 800c5a8:	d000      	beq.n	800c5ac <rcl_node_resolve_name+0xac>
 800c5aa:	2701      	movs	r7, #1
 800c5ac:	a808      	add	r0, sp, #32
 800c5ae:	f000 fcb3 	bl	800cf18 <rcutils_string_map_fini>
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	d13d      	bne.n	800c632 <rcl_node_resolve_name+0x132>
 800c5b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5b8:	4659      	mov	r1, fp
 800c5ba:	47d0      	blx	sl
 800c5bc:	4659      	mov	r1, fp
 800c5be:	4620      	mov	r0, r4
 800c5c0:	47d0      	blx	sl
 800c5c2:	f1b8 0f00 	cmp.w	r8, #0
 800c5c6:	d0dc      	beq.n	800c582 <rcl_node_resolve_name+0x82>
 800c5c8:	2f67      	cmp	r7, #103	@ 0x67
 800c5ca:	bf08      	it	eq
 800c5cc:	2768      	moveq	r7, #104	@ 0x68
 800c5ce:	e7d8      	b.n	800c582 <rcl_node_resolve_name+0x82>
 800c5d0:	ab09      	add	r3, sp, #36	@ 0x24
 800c5d2:	9305      	str	r3, [sp, #20]
 800c5d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c5d6:	46ec      	mov	ip, sp
 800c5d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c5dc:	682b      	ldr	r3, [r5, #0]
 800c5de:	f8cc 3000 	str.w	r3, [ip]
 800c5e2:	464a      	mov	r2, r9
 800c5e4:	4631      	mov	r1, r6
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	ab08      	add	r3, sp, #32
 800c5ea:	f003 f94d 	bl	800f888 <rcl_expand_topic_name>
 800c5ee:	4607      	mov	r7, r0
 800c5f0:	b9b8      	cbnz	r0, 800c622 <rcl_node_resolve_name+0x122>
 800c5f2:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800c5f4:	9009      	str	r0, [sp, #36]	@ 0x24
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	a90a      	add	r1, sp, #40	@ 0x28
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f000 fd74 	bl	800d0e8 <rmw_validate_full_topic_name>
 800c600:	b988      	cbnz	r0, 800c626 <rcl_node_resolve_name+0x126>
 800c602:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c604:	b9d5      	cbnz	r5, 800c63c <rcl_node_resolve_name+0x13c>
 800c606:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c608:	a808      	add	r0, sp, #32
 800c60a:	601c      	str	r4, [r3, #0]
 800c60c:	f000 fc84 	bl	800cf18 <rcutils_string_map_fini>
 800c610:	4607      	mov	r7, r0
 800c612:	b1a8      	cbz	r0, 800c640 <rcl_node_resolve_name+0x140>
 800c614:	f7fb f938 	bl	8007888 <rcutils_get_error_string>
 800c618:	462c      	mov	r4, r5
 800c61a:	f7fb f94d 	bl	80078b8 <rcutils_reset_error>
 800c61e:	2701      	movs	r7, #1
 800c620:	e7c9      	b.n	800c5b6 <rcl_node_resolve_name+0xb6>
 800c622:	9c07      	ldr	r4, [sp, #28]
 800c624:	e7c2      	b.n	800c5ac <rcl_node_resolve_name+0xac>
 800c626:	f7fb f92f 	bl	8007888 <rcutils_get_error_string>
 800c62a:	2701      	movs	r7, #1
 800c62c:	f7fb f944 	bl	80078b8 <rcutils_reset_error>
 800c630:	e7bc      	b.n	800c5ac <rcl_node_resolve_name+0xac>
 800c632:	f7fb f929 	bl	8007888 <rcutils_get_error_string>
 800c636:	f7fb f93f 	bl	80078b8 <rcutils_reset_error>
 800c63a:	e7bc      	b.n	800c5b6 <rcl_node_resolve_name+0xb6>
 800c63c:	2767      	movs	r7, #103	@ 0x67
 800c63e:	e7b5      	b.n	800c5ac <rcl_node_resolve_name+0xac>
 800c640:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c642:	4659      	mov	r1, fp
 800c644:	47d0      	blx	sl
 800c646:	4659      	mov	r1, fp
 800c648:	4638      	mov	r0, r7
 800c64a:	47d0      	blx	sl
 800c64c:	e799      	b.n	800c582 <rcl_node_resolve_name+0x82>
 800c64e:	bf00      	nop

0800c650 <exact_match_lookup>:
 800c650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c652:	f102 0708 	add.w	r7, r2, #8
 800c656:	460b      	mov	r3, r1
 800c658:	4614      	mov	r4, r2
 800c65a:	4606      	mov	r6, r0
 800c65c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800c660:	b085      	sub	sp, #20
 800c662:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c666:	4618      	mov	r0, r3
 800c668:	4919      	ldr	r1, [pc, #100]	@ (800c6d0 <exact_match_lookup+0x80>)
 800c66a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800c66e:	f000 fa35 	bl	800cadc <rcutils_join_path>
 800c672:	7833      	ldrb	r3, [r6, #0]
 800c674:	2b2f      	cmp	r3, #47	@ 0x2f
 800c676:	4605      	mov	r5, r0
 800c678:	d023      	beq.n	800c6c2 <exact_match_lookup+0x72>
 800c67a:	f104 030c 	add.w	r3, r4, #12
 800c67e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c682:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c686:	1c70      	adds	r0, r6, #1
 800c688:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c68c:	f000 fa2c 	bl	800cae8 <rcutils_to_native_path>
 800c690:	4606      	mov	r6, r0
 800c692:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800c696:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c69a:	4631      	mov	r1, r6
 800c69c:	e894 000c 	ldmia.w	r4, {r2, r3}
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	f000 fa1b 	bl	800cadc <rcutils_join_path>
 800c6a6:	6862      	ldr	r2, [r4, #4]
 800c6a8:	6921      	ldr	r1, [r4, #16]
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	4630      	mov	r0, r6
 800c6ae:	461e      	mov	r6, r3
 800c6b0:	4790      	blx	r2
 800c6b2:	4628      	mov	r0, r5
 800c6b4:	6863      	ldr	r3, [r4, #4]
 800c6b6:	6921      	ldr	r1, [r4, #16]
 800c6b8:	4798      	blx	r3
 800c6ba:	4635      	mov	r5, r6
 800c6bc:	4628      	mov	r0, r5
 800c6be:	b005      	add	sp, #20
 800c6c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6c2:	7873      	ldrb	r3, [r6, #1]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d1d8      	bne.n	800c67a <exact_match_lookup+0x2a>
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	b005      	add	sp, #20
 800c6cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6ce:	bf00      	nop
 800c6d0:	08011c50 	.word	0x08011c50

0800c6d4 <rcl_get_secure_root>:
 800c6d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6d8:	b085      	sub	sp, #20
 800c6da:	b168      	cbz	r0, 800c6f8 <rcl_get_secure_root+0x24>
 800c6dc:	4607      	mov	r7, r0
 800c6de:	4608      	mov	r0, r1
 800c6e0:	460c      	mov	r4, r1
 800c6e2:	f7fb f8c3 	bl	800786c <rcutils_allocator_is_valid>
 800c6e6:	b138      	cbz	r0, 800c6f8 <rcl_get_secure_root+0x24>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	482d      	ldr	r0, [pc, #180]	@ (800c7a0 <rcl_get_secure_root+0xcc>)
 800c6ec:	9303      	str	r3, [sp, #12]
 800c6ee:	a903      	add	r1, sp, #12
 800c6f0:	f000 f9da 	bl	800caa8 <rcutils_get_env>
 800c6f4:	4605      	mov	r5, r0
 800c6f6:	b120      	cbz	r0, 800c702 <rcl_get_secure_root+0x2e>
 800c6f8:	2500      	movs	r5, #0
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	b005      	add	sp, #20
 800c6fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c702:	9b03      	ldr	r3, [sp, #12]
 800c704:	781a      	ldrb	r2, [r3, #0]
 800c706:	2a00      	cmp	r2, #0
 800c708:	d0f6      	beq.n	800c6f8 <rcl_get_secure_root+0x24>
 800c70a:	f104 090c 	add.w	r9, r4, #12
 800c70e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800c712:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c716:	4618      	mov	r0, r3
 800c718:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c71c:	f000 fb06 	bl	800cd2c <rcutils_strdup>
 800c720:	4680      	mov	r8, r0
 800c722:	2800      	cmp	r0, #0
 800c724:	d0e8      	beq.n	800c6f8 <rcl_get_secure_root+0x24>
 800c726:	481f      	ldr	r0, [pc, #124]	@ (800c7a4 <rcl_get_secure_root+0xd0>)
 800c728:	9503      	str	r5, [sp, #12]
 800c72a:	a903      	add	r1, sp, #12
 800c72c:	f000 f9bc 	bl	800caa8 <rcutils_get_env>
 800c730:	b160      	cbz	r0, 800c74c <rcl_get_secure_root+0x78>
 800c732:	2600      	movs	r6, #0
 800c734:	6863      	ldr	r3, [r4, #4]
 800c736:	6921      	ldr	r1, [r4, #16]
 800c738:	4630      	mov	r0, r6
 800c73a:	4798      	blx	r3
 800c73c:	4640      	mov	r0, r8
 800c73e:	6863      	ldr	r3, [r4, #4]
 800c740:	6921      	ldr	r1, [r4, #16]
 800c742:	4798      	blx	r3
 800c744:	4628      	mov	r0, r5
 800c746:	b005      	add	sp, #20
 800c748:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c74c:	9b03      	ldr	r3, [sp, #12]
 800c74e:	781e      	ldrb	r6, [r3, #0]
 800c750:	b1f6      	cbz	r6, 800c790 <rcl_get_secure_root+0xbc>
 800c752:	e899 0003 	ldmia.w	r9, {r0, r1}
 800c756:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c75a:	4618      	mov	r0, r3
 800c75c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c760:	f000 fae4 	bl	800cd2c <rcutils_strdup>
 800c764:	4606      	mov	r6, r0
 800c766:	2800      	cmp	r0, #0
 800c768:	d0e3      	beq.n	800c732 <rcl_get_secure_root+0x5e>
 800c76a:	4622      	mov	r2, r4
 800c76c:	4641      	mov	r1, r8
 800c76e:	f7ff ff6f 	bl	800c650 <exact_match_lookup>
 800c772:	4605      	mov	r5, r0
 800c774:	2d00      	cmp	r5, #0
 800c776:	d0dd      	beq.n	800c734 <rcl_get_secure_root+0x60>
 800c778:	4628      	mov	r0, r5
 800c77a:	f000 f9ad 	bl	800cad8 <rcutils_is_directory>
 800c77e:	4603      	mov	r3, r0
 800c780:	2800      	cmp	r0, #0
 800c782:	d1d7      	bne.n	800c734 <rcl_get_secure_root+0x60>
 800c784:	4628      	mov	r0, r5
 800c786:	6921      	ldr	r1, [r4, #16]
 800c788:	461d      	mov	r5, r3
 800c78a:	6863      	ldr	r3, [r4, #4]
 800c78c:	4798      	blx	r3
 800c78e:	e7d1      	b.n	800c734 <rcl_get_secure_root+0x60>
 800c790:	4622      	mov	r2, r4
 800c792:	4638      	mov	r0, r7
 800c794:	4641      	mov	r1, r8
 800c796:	f7ff ff5b 	bl	800c650 <exact_match_lookup>
 800c79a:	4605      	mov	r5, r0
 800c79c:	e7ea      	b.n	800c774 <rcl_get_secure_root+0xa0>
 800c79e:	bf00      	nop
 800c7a0:	08011c5c 	.word	0x08011c5c
 800c7a4:	08011c74 	.word	0x08011c74

0800c7a8 <rcl_get_security_options_from_environment>:
 800c7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ac:	b082      	sub	sp, #8
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	4606      	mov	r6, r0
 800c7b2:	460f      	mov	r7, r1
 800c7b4:	4820      	ldr	r0, [pc, #128]	@ (800c838 <rcl_get_security_options_from_environment+0x90>)
 800c7b6:	9301      	str	r3, [sp, #4]
 800c7b8:	a901      	add	r1, sp, #4
 800c7ba:	4690      	mov	r8, r2
 800c7bc:	f000 f974 	bl	800caa8 <rcutils_get_env>
 800c7c0:	b120      	cbz	r0, 800c7cc <rcl_get_security_options_from_environment+0x24>
 800c7c2:	2501      	movs	r5, #1
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	b002      	add	sp, #8
 800c7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7cc:	491b      	ldr	r1, [pc, #108]	@ (800c83c <rcl_get_security_options_from_environment+0x94>)
 800c7ce:	4604      	mov	r4, r0
 800c7d0:	9801      	ldr	r0, [sp, #4]
 800c7d2:	f7f3 fcfd 	bl	80001d0 <strcmp>
 800c7d6:	4605      	mov	r5, r0
 800c7d8:	b9e8      	cbnz	r0, 800c816 <rcl_get_security_options_from_environment+0x6e>
 800c7da:	9001      	str	r0, [sp, #4]
 800c7dc:	f1b8 0f00 	cmp.w	r8, #0
 800c7e0:	d020      	beq.n	800c824 <rcl_get_security_options_from_environment+0x7c>
 800c7e2:	4817      	ldr	r0, [pc, #92]	@ (800c840 <rcl_get_security_options_from_environment+0x98>)
 800c7e4:	a901      	add	r1, sp, #4
 800c7e6:	f000 f95f 	bl	800caa8 <rcutils_get_env>
 800c7ea:	2800      	cmp	r0, #0
 800c7ec:	d1e9      	bne.n	800c7c2 <rcl_get_security_options_from_environment+0x1a>
 800c7ee:	4915      	ldr	r1, [pc, #84]	@ (800c844 <rcl_get_security_options_from_environment+0x9c>)
 800c7f0:	9801      	ldr	r0, [sp, #4]
 800c7f2:	f7f3 fced 	bl	80001d0 <strcmp>
 800c7f6:	fab0 f080 	clz	r0, r0
 800c7fa:	0940      	lsrs	r0, r0, #5
 800c7fc:	f888 0000 	strb.w	r0, [r8]
 800c800:	4639      	mov	r1, r7
 800c802:	4630      	mov	r0, r6
 800c804:	f7ff ff66 	bl	800c6d4 <rcl_get_secure_root>
 800c808:	b170      	cbz	r0, 800c828 <rcl_get_security_options_from_environment+0x80>
 800c80a:	f8c8 0004 	str.w	r0, [r8, #4]
 800c80e:	4628      	mov	r0, r5
 800c810:	b002      	add	sp, #8
 800c812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c816:	4625      	mov	r5, r4
 800c818:	4628      	mov	r0, r5
 800c81a:	f888 4000 	strb.w	r4, [r8]
 800c81e:	b002      	add	sp, #8
 800c820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c824:	250b      	movs	r5, #11
 800c826:	e7cd      	b.n	800c7c4 <rcl_get_security_options_from_environment+0x1c>
 800c828:	f898 5000 	ldrb.w	r5, [r8]
 800c82c:	f1a5 0501 	sub.w	r5, r5, #1
 800c830:	fab5 f585 	clz	r5, r5
 800c834:	096d      	lsrs	r5, r5, #5
 800c836:	e7c5      	b.n	800c7c4 <rcl_get_security_options_from_environment+0x1c>
 800c838:	08011c14 	.word	0x08011c14
 800c83c:	08011c28 	.word	0x08011c28
 800c840:	08011c30 	.word	0x08011c30
 800c844:	08011c48 	.word	0x08011c48

0800c848 <rcl_get_system_time>:
 800c848:	4608      	mov	r0, r1
 800c84a:	f000 bbd9 	b.w	800d000 <rcutils_system_time_now>
 800c84e:	bf00      	nop

0800c850 <rcl_get_steady_time>:
 800c850:	4608      	mov	r0, r1
 800c852:	f000 bbfd 	b.w	800d050 <rcutils_steady_time_now>
 800c856:	bf00      	nop

0800c858 <rcl_get_ros_time>:
 800c858:	7a03      	ldrb	r3, [r0, #8]
 800c85a:	b510      	push	{r4, lr}
 800c85c:	460c      	mov	r4, r1
 800c85e:	b133      	cbz	r3, 800c86e <rcl_get_ros_time+0x16>
 800c860:	2105      	movs	r1, #5
 800c862:	f000 f8eb 	bl	800ca3c <__atomic_load_8>
 800c866:	e9c4 0100 	strd	r0, r1, [r4]
 800c86a:	2000      	movs	r0, #0
 800c86c:	bd10      	pop	{r4, pc}
 800c86e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c872:	4608      	mov	r0, r1
 800c874:	f000 bbc4 	b.w	800d000 <rcutils_system_time_now>

0800c878 <rcl_clock_init>:
 800c878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87a:	4605      	mov	r5, r0
 800c87c:	4610      	mov	r0, r2
 800c87e:	4614      	mov	r4, r2
 800c880:	460e      	mov	r6, r1
 800c882:	f7fa fff3 	bl	800786c <rcutils_allocator_is_valid>
 800c886:	b128      	cbz	r0, 800c894 <rcl_clock_init+0x1c>
 800c888:	2d03      	cmp	r5, #3
 800c88a:	d803      	bhi.n	800c894 <rcl_clock_init+0x1c>
 800c88c:	e8df f005 	tbb	[pc, r5]
 800c890:	06532e1d 	.word	0x06532e1d
 800c894:	f04f 0c0b 	mov.w	ip, #11
 800c898:	4660      	mov	r0, ip
 800c89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c89c:	2e00      	cmp	r6, #0
 800c89e:	d0f9      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c8a0:	2c00      	cmp	r4, #0
 800c8a2:	d0f7      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c8aa:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 800c960 <rcl_clock_init+0xe8>
 800c8ae:	6133      	str	r3, [r6, #16]
 800c8b0:	f106 0514 	add.w	r5, r6, #20
 800c8b4:	469c      	mov	ip, r3
 800c8b6:	2703      	movs	r7, #3
 800c8b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c8ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c8bc:	6823      	ldr	r3, [r4, #0]
 800c8be:	602b      	str	r3, [r5, #0]
 800c8c0:	7037      	strb	r7, [r6, #0]
 800c8c2:	f8c6 e00c 	str.w	lr, [r6, #12]
 800c8c6:	4660      	mov	r0, ip
 800c8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ca:	2e00      	cmp	r6, #0
 800c8cc:	d0e2      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	7033      	strb	r3, [r6, #0]
 800c8d2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c8d6:	e9c6 3303 	strd	r3, r3, [r6, #12]
 800c8da:	469c      	mov	ip, r3
 800c8dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c8de:	f106 0514 	add.w	r5, r6, #20
 800c8e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c8e4:	6823      	ldr	r3, [r4, #0]
 800c8e6:	602b      	str	r3, [r5, #0]
 800c8e8:	4660      	mov	r0, ip
 800c8ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ec:	2e00      	cmp	r6, #0
 800c8ee:	d0d1      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c8f0:	2c00      	cmp	r4, #0
 800c8f2:	d0cf      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c8f4:	2700      	movs	r7, #0
 800c8f6:	7037      	strb	r7, [r6, #0]
 800c8f8:	46a4      	mov	ip, r4
 800c8fa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c8fe:	f106 0514 	add.w	r5, r6, #20
 800c902:	e9c6 7701 	strd	r7, r7, [r6, #4]
 800c906:	e9c6 7703 	strd	r7, r7, [r6, #12]
 800c90a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c90c:	f8dc 3000 	ldr.w	r3, [ip]
 800c910:	602b      	str	r3, [r5, #0]
 800c912:	6921      	ldr	r1, [r4, #16]
 800c914:	6823      	ldr	r3, [r4, #0]
 800c916:	2010      	movs	r0, #16
 800c918:	4798      	blx	r3
 800c91a:	6130      	str	r0, [r6, #16]
 800c91c:	b1d0      	cbz	r0, 800c954 <rcl_clock_init+0xdc>
 800c91e:	2200      	movs	r2, #0
 800c920:	2300      	movs	r3, #0
 800c922:	e9c0 2300 	strd	r2, r3, [r0]
 800c926:	2301      	movs	r3, #1
 800c928:	7207      	strb	r7, [r0, #8]
 800c92a:	4a0c      	ldr	r2, [pc, #48]	@ (800c95c <rcl_clock_init+0xe4>)
 800c92c:	7033      	strb	r3, [r6, #0]
 800c92e:	46bc      	mov	ip, r7
 800c930:	60f2      	str	r2, [r6, #12]
 800c932:	4660      	mov	r0, ip
 800c934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c936:	2e00      	cmp	r6, #0
 800c938:	d0ac      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c93a:	2c00      	cmp	r4, #0
 800c93c:	d0aa      	beq.n	800c894 <rcl_clock_init+0x1c>
 800c93e:	2300      	movs	r3, #0
 800c940:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c944:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 800c964 <rcl_clock_init+0xec>
 800c948:	6133      	str	r3, [r6, #16]
 800c94a:	f106 0514 	add.w	r5, r6, #20
 800c94e:	469c      	mov	ip, r3
 800c950:	2702      	movs	r7, #2
 800c952:	e7b1      	b.n	800c8b8 <rcl_clock_init+0x40>
 800c954:	f04f 0c0a 	mov.w	ip, #10
 800c958:	e79e      	b.n	800c898 <rcl_clock_init+0x20>
 800c95a:	bf00      	nop
 800c95c:	0800c859 	.word	0x0800c859
 800c960:	0800c851 	.word	0x0800c851
 800c964:	0800c849 	.word	0x0800c849

0800c968 <rcl_validate_enclave_name_with_size>:
 800c968:	b378      	cbz	r0, 800c9ca <rcl_validate_enclave_name_with_size+0x62>
 800c96a:	b570      	push	{r4, r5, r6, lr}
 800c96c:	4615      	mov	r5, r2
 800c96e:	b0c2      	sub	sp, #264	@ 0x108
 800c970:	b302      	cbz	r2, 800c9b4 <rcl_validate_enclave_name_with_size+0x4c>
 800c972:	461e      	mov	r6, r3
 800c974:	466a      	mov	r2, sp
 800c976:	ab01      	add	r3, sp, #4
 800c978:	460c      	mov	r4, r1
 800c97a:	f000 fc2b 	bl	800d1d4 <rmw_validate_namespace_with_size>
 800c97e:	4684      	mov	ip, r0
 800c980:	b9e8      	cbnz	r0, 800c9be <rcl_validate_enclave_name_with_size+0x56>
 800c982:	9b00      	ldr	r3, [sp, #0]
 800c984:	b923      	cbnz	r3, 800c990 <rcl_validate_enclave_name_with_size+0x28>
 800c986:	2300      	movs	r3, #0
 800c988:	602b      	str	r3, [r5, #0]
 800c98a:	4660      	mov	r0, ip
 800c98c:	b042      	add	sp, #264	@ 0x108
 800c98e:	bd70      	pop	{r4, r5, r6, pc}
 800c990:	2b07      	cmp	r3, #7
 800c992:	d007      	beq.n	800c9a4 <rcl_validate_enclave_name_with_size+0x3c>
 800c994:	1e5a      	subs	r2, r3, #1
 800c996:	2a05      	cmp	r2, #5
 800c998:	d833      	bhi.n	800ca02 <rcl_validate_enclave_name_with_size+0x9a>
 800c99a:	e8df f002 	tbb	[pc, r2]
 800c99e:	2c2f      	.short	0x2c2f
 800c9a0:	1a232629 	.word	0x1a232629
 800c9a4:	2cff      	cmp	r4, #255	@ 0xff
 800c9a6:	d9ee      	bls.n	800c986 <rcl_validate_enclave_name_with_size+0x1e>
 800c9a8:	602b      	str	r3, [r5, #0]
 800c9aa:	2e00      	cmp	r6, #0
 800c9ac:	d0ed      	beq.n	800c98a <rcl_validate_enclave_name_with_size+0x22>
 800c9ae:	23fe      	movs	r3, #254	@ 0xfe
 800c9b0:	6033      	str	r3, [r6, #0]
 800c9b2:	e7ea      	b.n	800c98a <rcl_validate_enclave_name_with_size+0x22>
 800c9b4:	f04f 0c0b 	mov.w	ip, #11
 800c9b8:	4660      	mov	r0, ip
 800c9ba:	b042      	add	sp, #264	@ 0x108
 800c9bc:	bd70      	pop	{r4, r5, r6, pc}
 800c9be:	f7ff f953 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800c9c2:	4684      	mov	ip, r0
 800c9c4:	4660      	mov	r0, ip
 800c9c6:	b042      	add	sp, #264	@ 0x108
 800c9c8:	bd70      	pop	{r4, r5, r6, pc}
 800c9ca:	f04f 0c0b 	mov.w	ip, #11
 800c9ce:	4660      	mov	r0, ip
 800c9d0:	4770      	bx	lr
 800c9d2:	2306      	movs	r3, #6
 800c9d4:	602b      	str	r3, [r5, #0]
 800c9d6:	2e00      	cmp	r6, #0
 800c9d8:	d0d7      	beq.n	800c98a <rcl_validate_enclave_name_with_size+0x22>
 800c9da:	9b01      	ldr	r3, [sp, #4]
 800c9dc:	6033      	str	r3, [r6, #0]
 800c9de:	4660      	mov	r0, ip
 800c9e0:	b042      	add	sp, #264	@ 0x108
 800c9e2:	bd70      	pop	{r4, r5, r6, pc}
 800c9e4:	2305      	movs	r3, #5
 800c9e6:	602b      	str	r3, [r5, #0]
 800c9e8:	e7f5      	b.n	800c9d6 <rcl_validate_enclave_name_with_size+0x6e>
 800c9ea:	2304      	movs	r3, #4
 800c9ec:	602b      	str	r3, [r5, #0]
 800c9ee:	e7f2      	b.n	800c9d6 <rcl_validate_enclave_name_with_size+0x6e>
 800c9f0:	2303      	movs	r3, #3
 800c9f2:	602b      	str	r3, [r5, #0]
 800c9f4:	e7ef      	b.n	800c9d6 <rcl_validate_enclave_name_with_size+0x6e>
 800c9f6:	2302      	movs	r3, #2
 800c9f8:	602b      	str	r3, [r5, #0]
 800c9fa:	e7ec      	b.n	800c9d6 <rcl_validate_enclave_name_with_size+0x6e>
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	602b      	str	r3, [r5, #0]
 800ca00:	e7e9      	b.n	800c9d6 <rcl_validate_enclave_name_with_size+0x6e>
 800ca02:	4a04      	ldr	r2, [pc, #16]	@ (800ca14 <rcl_validate_enclave_name_with_size+0xac>)
 800ca04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ca08:	a802      	add	r0, sp, #8
 800ca0a:	f000 f963 	bl	800ccd4 <rcutils_snprintf>
 800ca0e:	f04f 0c01 	mov.w	ip, #1
 800ca12:	e7ba      	b.n	800c98a <rcl_validate_enclave_name_with_size+0x22>
 800ca14:	08011c94 	.word	0x08011c94

0800ca18 <rcl_validate_enclave_name>:
 800ca18:	b168      	cbz	r0, 800ca36 <rcl_validate_enclave_name+0x1e>
 800ca1a:	b570      	push	{r4, r5, r6, lr}
 800ca1c:	460d      	mov	r5, r1
 800ca1e:	4616      	mov	r6, r2
 800ca20:	4604      	mov	r4, r0
 800ca22:	f7f3 fbdf 	bl	80001e4 <strlen>
 800ca26:	4633      	mov	r3, r6
 800ca28:	4601      	mov	r1, r0
 800ca2a:	462a      	mov	r2, r5
 800ca2c:	4620      	mov	r0, r4
 800ca2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca32:	f7ff bf99 	b.w	800c968 <rcl_validate_enclave_name_with_size>
 800ca36:	200b      	movs	r0, #11
 800ca38:	4770      	bx	lr
 800ca3a:	bf00      	nop

0800ca3c <__atomic_load_8>:
 800ca3c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800ca40:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800ca44:	4a15      	ldr	r2, [pc, #84]	@ (800ca9c <__atomic_load_8+0x60>)
 800ca46:	4b16      	ldr	r3, [pc, #88]	@ (800caa0 <__atomic_load_8+0x64>)
 800ca48:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800ca4c:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800ca50:	fb02 f101 	mul.w	r1, r2, r1
 800ca54:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800ca58:	fba3 2301 	umull	r2, r3, r3, r1
 800ca5c:	091b      	lsrs	r3, r3, #4
 800ca5e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800ca62:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800ca66:	b4d0      	push	{r4, r6, r7}
 800ca68:	4c0e      	ldr	r4, [pc, #56]	@ (800caa4 <__atomic_load_8+0x68>)
 800ca6a:	1ac9      	subs	r1, r1, r3
 800ca6c:	1862      	adds	r2, r4, r1
 800ca6e:	f04f 0c01 	mov.w	ip, #1
 800ca72:	e8d2 3f4f 	ldrexb	r3, [r2]
 800ca76:	e8c2 cf46 	strexb	r6, ip, [r2]
 800ca7a:	2e00      	cmp	r6, #0
 800ca7c:	d1f9      	bne.n	800ca72 <__atomic_load_8+0x36>
 800ca7e:	f3bf 8f5b 	dmb	ish
 800ca82:	b2db      	uxtb	r3, r3
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d1f4      	bne.n	800ca72 <__atomic_load_8+0x36>
 800ca88:	e9d0 6700 	ldrd	r6, r7, [r0]
 800ca8c:	f3bf 8f5b 	dmb	ish
 800ca90:	5463      	strb	r3, [r4, r1]
 800ca92:	4630      	mov	r0, r6
 800ca94:	4639      	mov	r1, r7
 800ca96:	bcd0      	pop	{r4, r6, r7}
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	27d4eb2d 	.word	0x27d4eb2d
 800caa0:	b21642c9 	.word	0xb21642c9
 800caa4:	2000da98 	.word	0x2000da98

0800caa8 <rcutils_get_env>:
 800caa8:	b168      	cbz	r0, 800cac6 <rcutils_get_env+0x1e>
 800caaa:	b510      	push	{r4, lr}
 800caac:	460c      	mov	r4, r1
 800caae:	b129      	cbz	r1, 800cabc <rcutils_get_env+0x14>
 800cab0:	f003 fb3c 	bl	801012c <getenv>
 800cab4:	b120      	cbz	r0, 800cac0 <rcutils_get_env+0x18>
 800cab6:	6020      	str	r0, [r4, #0]
 800cab8:	2000      	movs	r0, #0
 800caba:	bd10      	pop	{r4, pc}
 800cabc:	4803      	ldr	r0, [pc, #12]	@ (800cacc <rcutils_get_env+0x24>)
 800cabe:	bd10      	pop	{r4, pc}
 800cac0:	4b03      	ldr	r3, [pc, #12]	@ (800cad0 <rcutils_get_env+0x28>)
 800cac2:	6023      	str	r3, [r4, #0]
 800cac4:	bd10      	pop	{r4, pc}
 800cac6:	4803      	ldr	r0, [pc, #12]	@ (800cad4 <rcutils_get_env+0x2c>)
 800cac8:	4770      	bx	lr
 800caca:	bf00      	nop
 800cacc:	08011d10 	.word	0x08011d10
 800cad0:	08011e34 	.word	0x08011e34
 800cad4:	08011cf4 	.word	0x08011cf4

0800cad8 <rcutils_is_directory>:
 800cad8:	2000      	movs	r0, #0
 800cada:	4770      	bx	lr

0800cadc <rcutils_join_path>:
 800cadc:	b082      	sub	sp, #8
 800cade:	e88d 000c 	stmia.w	sp, {r2, r3}
 800cae2:	2000      	movs	r0, #0
 800cae4:	b002      	add	sp, #8
 800cae6:	4770      	bx	lr

0800cae8 <rcutils_to_native_path>:
 800cae8:	b084      	sub	sp, #16
 800caea:	a801      	add	r0, sp, #4
 800caec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800caf0:	b004      	add	sp, #16
 800caf2:	2000      	movs	r0, #0
 800caf4:	4770      	bx	lr
 800caf6:	bf00      	nop

0800caf8 <rcutils_format_string_limit>:
 800caf8:	b40f      	push	{r0, r1, r2, r3}
 800cafa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cafc:	b083      	sub	sp, #12
 800cafe:	ac08      	add	r4, sp, #32
 800cb00:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800cb02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cb06:	b34e      	cbz	r6, 800cb5c <rcutils_format_string_limit+0x64>
 800cb08:	a808      	add	r0, sp, #32
 800cb0a:	f7fa feaf 	bl	800786c <rcutils_allocator_is_valid>
 800cb0e:	b328      	cbz	r0, 800cb5c <rcutils_format_string_limit+0x64>
 800cb10:	2100      	movs	r1, #0
 800cb12:	ab0f      	add	r3, sp, #60	@ 0x3c
 800cb14:	4632      	mov	r2, r6
 800cb16:	4608      	mov	r0, r1
 800cb18:	e9cd 3300 	strd	r3, r3, [sp]
 800cb1c:	f000 f8f4 	bl	800cd08 <rcutils_vsnprintf>
 800cb20:	1c43      	adds	r3, r0, #1
 800cb22:	4605      	mov	r5, r0
 800cb24:	d01a      	beq.n	800cb5c <rcutils_format_string_limit+0x64>
 800cb26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cb2a:	1c47      	adds	r7, r0, #1
 800cb2c:	429f      	cmp	r7, r3
 800cb2e:	bf84      	itt	hi
 800cb30:	461f      	movhi	r7, r3
 800cb32:	f103 35ff 	addhi.w	r5, r3, #4294967295
 800cb36:	4638      	mov	r0, r7
 800cb38:	9b08      	ldr	r3, [sp, #32]
 800cb3a:	4798      	blx	r3
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	b168      	cbz	r0, 800cb5c <rcutils_format_string_limit+0x64>
 800cb40:	9b01      	ldr	r3, [sp, #4]
 800cb42:	4632      	mov	r2, r6
 800cb44:	4639      	mov	r1, r7
 800cb46:	f000 f8df 	bl	800cd08 <rcutils_vsnprintf>
 800cb4a:	2800      	cmp	r0, #0
 800cb4c:	db02      	blt.n	800cb54 <rcutils_format_string_limit+0x5c>
 800cb4e:	2300      	movs	r3, #0
 800cb50:	5563      	strb	r3, [r4, r5]
 800cb52:	e004      	b.n	800cb5e <rcutils_format_string_limit+0x66>
 800cb54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb56:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cb58:	4620      	mov	r0, r4
 800cb5a:	4798      	blx	r3
 800cb5c:	2400      	movs	r4, #0
 800cb5e:	4620      	mov	r0, r4
 800cb60:	b003      	add	sp, #12
 800cb62:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cb66:	b004      	add	sp, #16
 800cb68:	4770      	bx	lr
 800cb6a:	bf00      	nop

0800cb6c <rcutils_repl_str>:
 800cb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb70:	ed2d 8b02 	vpush	{d8}
 800cb74:	b087      	sub	sp, #28
 800cb76:	4680      	mov	r8, r0
 800cb78:	4608      	mov	r0, r1
 800cb7a:	f8cd 8004 	str.w	r8, [sp, #4]
 800cb7e:	ee08 2a10 	vmov	s16, r2
 800cb82:	468a      	mov	sl, r1
 800cb84:	4699      	mov	r9, r3
 800cb86:	f7f3 fb2d 	bl	80001e4 <strlen>
 800cb8a:	2600      	movs	r6, #0
 800cb8c:	4647      	mov	r7, r8
 800cb8e:	9002      	str	r0, [sp, #8]
 800cb90:	46b3      	mov	fp, r6
 800cb92:	2510      	movs	r5, #16
 800cb94:	46b0      	mov	r8, r6
 800cb96:	e01d      	b.n	800cbd4 <rcutils_repl_str+0x68>
 800cb98:	f10b 0b01 	add.w	fp, fp, #1
 800cb9c:	455e      	cmp	r6, fp
 800cb9e:	d211      	bcs.n	800cbc4 <rcutils_repl_str+0x58>
 800cba0:	442e      	add	r6, r5
 800cba2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800cba6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800cbaa:	00b1      	lsls	r1, r6, #2
 800cbac:	4798      	blx	r3
 800cbae:	2800      	cmp	r0, #0
 800cbb0:	f000 8088 	beq.w	800ccc4 <rcutils_repl_str+0x158>
 800cbb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cbb8:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800cbbc:	4680      	mov	r8, r0
 800cbbe:	bf28      	it	cs
 800cbc0:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 800cbc4:	9a01      	ldr	r2, [sp, #4]
 800cbc6:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800cbca:	1aa2      	subs	r2, r4, r2
 800cbcc:	f843 2c04 	str.w	r2, [r3, #-4]
 800cbd0:	9b02      	ldr	r3, [sp, #8]
 800cbd2:	18e7      	adds	r7, r4, r3
 800cbd4:	4651      	mov	r1, sl
 800cbd6:	4638      	mov	r0, r7
 800cbd8:	f003 fe73 	bl	80108c2 <strstr>
 800cbdc:	4604      	mov	r4, r0
 800cbde:	4640      	mov	r0, r8
 800cbe0:	2c00      	cmp	r4, #0
 800cbe2:	d1d9      	bne.n	800cb98 <rcutils_repl_str+0x2c>
 800cbe4:	46b8      	mov	r8, r7
 800cbe6:	4607      	mov	r7, r0
 800cbe8:	4640      	mov	r0, r8
 800cbea:	f7f3 fafb 	bl	80001e4 <strlen>
 800cbee:	9b01      	ldr	r3, [sp, #4]
 800cbf0:	eba8 0303 	sub.w	r3, r8, r3
 800cbf4:	181c      	adds	r4, r3, r0
 800cbf6:	9404      	str	r4, [sp, #16]
 800cbf8:	f1bb 0f00 	cmp.w	fp, #0
 800cbfc:	d04a      	beq.n	800cc94 <rcutils_repl_str+0x128>
 800cbfe:	ee18 0a10 	vmov	r0, s16
 800cc02:	f7f3 faef 	bl	80001e4 <strlen>
 800cc06:	9b02      	ldr	r3, [sp, #8]
 800cc08:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800cc0c:	1ac3      	subs	r3, r0, r3
 800cc0e:	fb0b 4303 	mla	r3, fp, r3, r4
 800cc12:	461a      	mov	r2, r3
 800cc14:	9305      	str	r3, [sp, #20]
 800cc16:	4606      	mov	r6, r0
 800cc18:	f8d9 3000 	ldr.w	r3, [r9]
 800cc1c:	1c50      	adds	r0, r2, #1
 800cc1e:	4798      	blx	r3
 800cc20:	9003      	str	r0, [sp, #12]
 800cc22:	2800      	cmp	r0, #0
 800cc24:	d04f      	beq.n	800ccc6 <rcutils_repl_str+0x15a>
 800cc26:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cc2a:	683a      	ldr	r2, [r7, #0]
 800cc2c:	4641      	mov	r1, r8
 800cc2e:	f003 ff40 	bl	8010ab2 <memcpy>
 800cc32:	683d      	ldr	r5, [r7, #0]
 800cc34:	9b03      	ldr	r3, [sp, #12]
 800cc36:	9701      	str	r7, [sp, #4]
 800cc38:	46ba      	mov	sl, r7
 800cc3a:	441d      	add	r5, r3
 800cc3c:	9f02      	ldr	r7, [sp, #8]
 800cc3e:	f8cd 9008 	str.w	r9, [sp, #8]
 800cc42:	2401      	movs	r4, #1
 800cc44:	46d1      	mov	r9, sl
 800cc46:	ee18 aa10 	vmov	sl, s16
 800cc4a:	e00a      	b.n	800cc62 <rcutils_repl_str+0xf6>
 800cc4c:	f8d9 5000 	ldr.w	r5, [r9]
 800cc50:	1aaa      	subs	r2, r5, r2
 800cc52:	1885      	adds	r5, r0, r2
 800cc54:	f003 ff2d 	bl	8010ab2 <memcpy>
 800cc58:	45a3      	cmp	fp, r4
 800cc5a:	f104 0201 	add.w	r2, r4, #1
 800cc5e:	d935      	bls.n	800cccc <rcutils_repl_str+0x160>
 800cc60:	4614      	mov	r4, r2
 800cc62:	4632      	mov	r2, r6
 800cc64:	4651      	mov	r1, sl
 800cc66:	4628      	mov	r0, r5
 800cc68:	f003 ff23 	bl	8010ab2 <memcpy>
 800cc6c:	f859 2b04 	ldr.w	r2, [r9], #4
 800cc70:	45a3      	cmp	fp, r4
 800cc72:	443a      	add	r2, r7
 800cc74:	eb05 0006 	add.w	r0, r5, r6
 800cc78:	eb08 0102 	add.w	r1, r8, r2
 800cc7c:	d1e6      	bne.n	800cc4c <rcutils_repl_str+0xe0>
 800cc7e:	9b04      	ldr	r3, [sp, #16]
 800cc80:	1a9a      	subs	r2, r3, r2
 800cc82:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800cc86:	f003 ff14 	bl	8010ab2 <memcpy>
 800cc8a:	9a03      	ldr	r2, [sp, #12]
 800cc8c:	9905      	ldr	r1, [sp, #20]
 800cc8e:	2300      	movs	r3, #0
 800cc90:	5453      	strb	r3, [r2, r1]
 800cc92:	e00b      	b.n	800ccac <rcutils_repl_str+0x140>
 800cc94:	4620      	mov	r0, r4
 800cc96:	f8d9 3000 	ldr.w	r3, [r9]
 800cc9a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800cc9e:	3001      	adds	r0, #1
 800cca0:	4798      	blx	r3
 800cca2:	9003      	str	r0, [sp, #12]
 800cca4:	b110      	cbz	r0, 800ccac <rcutils_repl_str+0x140>
 800cca6:	9901      	ldr	r1, [sp, #4]
 800cca8:	f003 fefb 	bl	8010aa2 <strcpy>
 800ccac:	4638      	mov	r0, r7
 800ccae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ccb2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800ccb6:	4798      	blx	r3
 800ccb8:	9803      	ldr	r0, [sp, #12]
 800ccba:	b007      	add	sp, #28
 800ccbc:	ecbd 8b02 	vpop	{d8}
 800ccc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc4:	4647      	mov	r7, r8
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9303      	str	r3, [sp, #12]
 800ccca:	e7ef      	b.n	800ccac <rcutils_repl_str+0x140>
 800cccc:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800ccd0:	e7db      	b.n	800cc8a <rcutils_repl_str+0x11e>
 800ccd2:	bf00      	nop

0800ccd4 <rcutils_snprintf>:
 800ccd4:	b40c      	push	{r2, r3}
 800ccd6:	b530      	push	{r4, r5, lr}
 800ccd8:	b083      	sub	sp, #12
 800ccda:	ab06      	add	r3, sp, #24
 800ccdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800cce0:	9301      	str	r3, [sp, #4]
 800cce2:	b152      	cbz	r2, 800ccfa <rcutils_snprintf+0x26>
 800cce4:	b138      	cbz	r0, 800ccf6 <rcutils_snprintf+0x22>
 800cce6:	b141      	cbz	r1, 800ccfa <rcutils_snprintf+0x26>
 800cce8:	f003 fdb6 	bl	8010858 <vsniprintf>
 800ccec:	b003      	add	sp, #12
 800ccee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ccf2:	b002      	add	sp, #8
 800ccf4:	4770      	bx	lr
 800ccf6:	2900      	cmp	r1, #0
 800ccf8:	d0f6      	beq.n	800cce8 <rcutils_snprintf+0x14>
 800ccfa:	f003 fea5 	bl	8010a48 <__errno>
 800ccfe:	2316      	movs	r3, #22
 800cd00:	6003      	str	r3, [r0, #0]
 800cd02:	f04f 30ff 	mov.w	r0, #4294967295
 800cd06:	e7f1      	b.n	800ccec <rcutils_snprintf+0x18>

0800cd08 <rcutils_vsnprintf>:
 800cd08:	b570      	push	{r4, r5, r6, lr}
 800cd0a:	b13a      	cbz	r2, 800cd1c <rcutils_vsnprintf+0x14>
 800cd0c:	b120      	cbz	r0, 800cd18 <rcutils_vsnprintf+0x10>
 800cd0e:	b129      	cbz	r1, 800cd1c <rcutils_vsnprintf+0x14>
 800cd10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd14:	f003 bda0 	b.w	8010858 <vsniprintf>
 800cd18:	2900      	cmp	r1, #0
 800cd1a:	d0f9      	beq.n	800cd10 <rcutils_vsnprintf+0x8>
 800cd1c:	f003 fe94 	bl	8010a48 <__errno>
 800cd20:	2316      	movs	r3, #22
 800cd22:	6003      	str	r3, [r0, #0]
 800cd24:	f04f 30ff 	mov.w	r0, #4294967295
 800cd28:	bd70      	pop	{r4, r5, r6, pc}
 800cd2a:	bf00      	nop

0800cd2c <rcutils_strdup>:
 800cd2c:	b084      	sub	sp, #16
 800cd2e:	b570      	push	{r4, r5, r6, lr}
 800cd30:	b082      	sub	sp, #8
 800cd32:	ac07      	add	r4, sp, #28
 800cd34:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800cd38:	4605      	mov	r5, r0
 800cd3a:	b1b0      	cbz	r0, 800cd6a <rcutils_strdup+0x3e>
 800cd3c:	f7f3 fa52 	bl	80001e4 <strlen>
 800cd40:	1c42      	adds	r2, r0, #1
 800cd42:	9b07      	ldr	r3, [sp, #28]
 800cd44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd46:	9201      	str	r2, [sp, #4]
 800cd48:	4606      	mov	r6, r0
 800cd4a:	4610      	mov	r0, r2
 800cd4c:	4798      	blx	r3
 800cd4e:	4604      	mov	r4, r0
 800cd50:	b128      	cbz	r0, 800cd5e <rcutils_strdup+0x32>
 800cd52:	9a01      	ldr	r2, [sp, #4]
 800cd54:	4629      	mov	r1, r5
 800cd56:	f003 feac 	bl	8010ab2 <memcpy>
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	55a3      	strb	r3, [r4, r6]
 800cd5e:	4620      	mov	r0, r4
 800cd60:	b002      	add	sp, #8
 800cd62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd66:	b004      	add	sp, #16
 800cd68:	4770      	bx	lr
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	e7f7      	b.n	800cd5e <rcutils_strdup+0x32>
 800cd6e:	bf00      	nop

0800cd70 <rcutils_strndup>:
 800cd70:	b082      	sub	sp, #8
 800cd72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd74:	ac06      	add	r4, sp, #24
 800cd76:	e884 000c 	stmia.w	r4, {r2, r3}
 800cd7a:	4605      	mov	r5, r0
 800cd7c:	b188      	cbz	r0, 800cda2 <rcutils_strndup+0x32>
 800cd7e:	1c4f      	adds	r7, r1, #1
 800cd80:	460e      	mov	r6, r1
 800cd82:	4638      	mov	r0, r7
 800cd84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd86:	4790      	blx	r2
 800cd88:	4604      	mov	r4, r0
 800cd8a:	b128      	cbz	r0, 800cd98 <rcutils_strndup+0x28>
 800cd8c:	463a      	mov	r2, r7
 800cd8e:	4629      	mov	r1, r5
 800cd90:	f003 fe8f 	bl	8010ab2 <memcpy>
 800cd94:	2300      	movs	r3, #0
 800cd96:	55a3      	strb	r3, [r4, r6]
 800cd98:	4620      	mov	r0, r4
 800cd9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cd9e:	b002      	add	sp, #8
 800cda0:	4770      	bx	lr
 800cda2:	4604      	mov	r4, r0
 800cda4:	e7f8      	b.n	800cd98 <rcutils_strndup+0x28>
 800cda6:	bf00      	nop

0800cda8 <rcutils_get_zero_initialized_string_map>:
 800cda8:	4b01      	ldr	r3, [pc, #4]	@ (800cdb0 <rcutils_get_zero_initialized_string_map+0x8>)
 800cdaa:	2000      	movs	r0, #0
 800cdac:	6018      	str	r0, [r3, #0]
 800cdae:	4770      	bx	lr
 800cdb0:	2000dab0 	.word	0x2000dab0

0800cdb4 <rcutils_string_map_reserve>:
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	d05f      	beq.n	800ce78 <rcutils_string_map_reserve+0xc4>
 800cdb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdbc:	460c      	mov	r4, r1
 800cdbe:	6801      	ldr	r1, [r0, #0]
 800cdc0:	b082      	sub	sp, #8
 800cdc2:	4605      	mov	r5, r0
 800cdc4:	b129      	cbz	r1, 800cdd2 <rcutils_string_map_reserve+0x1e>
 800cdc6:	68cb      	ldr	r3, [r1, #12]
 800cdc8:	42a3      	cmp	r3, r4
 800cdca:	d906      	bls.n	800cdda <rcutils_string_map_reserve+0x26>
 800cdcc:	461c      	mov	r4, r3
 800cdce:	2900      	cmp	r1, #0
 800cdd0:	d1f9      	bne.n	800cdc6 <rcutils_string_map_reserve+0x12>
 800cdd2:	201f      	movs	r0, #31
 800cdd4:	b002      	add	sp, #8
 800cdd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdda:	688b      	ldr	r3, [r1, #8]
 800cddc:	42a3      	cmp	r3, r4
 800cdde:	d047      	beq.n	800ce70 <rcutils_string_map_reserve+0xbc>
 800cde0:	6a0e      	ldr	r6, [r1, #32]
 800cde2:	2c00      	cmp	r4, #0
 800cde4:	d034      	beq.n	800ce50 <rcutils_string_map_reserve+0x9c>
 800cde6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800cdea:	d243      	bcs.n	800ce74 <rcutils_string_map_reserve+0xc0>
 800cdec:	00a7      	lsls	r7, r4, #2
 800cdee:	f8d1 8018 	ldr.w	r8, [r1, #24]
 800cdf2:	6808      	ldr	r0, [r1, #0]
 800cdf4:	4632      	mov	r2, r6
 800cdf6:	4639      	mov	r1, r7
 800cdf8:	47c0      	blx	r8
 800cdfa:	2800      	cmp	r0, #0
 800cdfc:	d03a      	beq.n	800ce74 <rcutils_string_map_reserve+0xc0>
 800cdfe:	682b      	ldr	r3, [r5, #0]
 800ce00:	4632      	mov	r2, r6
 800ce02:	6018      	str	r0, [r3, #0]
 800ce04:	4639      	mov	r1, r7
 800ce06:	6858      	ldr	r0, [r3, #4]
 800ce08:	47c0      	blx	r8
 800ce0a:	2800      	cmp	r0, #0
 800ce0c:	d032      	beq.n	800ce74 <rcutils_string_map_reserve+0xc0>
 800ce0e:	682d      	ldr	r5, [r5, #0]
 800ce10:	68ab      	ldr	r3, [r5, #8]
 800ce12:	6068      	str	r0, [r5, #4]
 800ce14:	42a3      	cmp	r3, r4
 800ce16:	d226      	bcs.n	800ce66 <rcutils_string_map_reserve+0xb2>
 800ce18:	682a      	ldr	r2, [r5, #0]
 800ce1a:	eb00 0c07 	add.w	ip, r0, r7
 800ce1e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 800ce22:	45e6      	cmp	lr, ip
 800ce24:	ea4f 0183 	mov.w	r1, r3, lsl #2
 800ce28:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800ce2c:	d203      	bcs.n	800ce36 <rcutils_string_map_reserve+0x82>
 800ce2e:	eb02 0c07 	add.w	ip, r2, r7
 800ce32:	4566      	cmp	r6, ip
 800ce34:	d322      	bcc.n	800ce7c <rcutils_string_map_reserve+0xc8>
 800ce36:	1ae3      	subs	r3, r4, r3
 800ce38:	009a      	lsls	r2, r3, #2
 800ce3a:	4670      	mov	r0, lr
 800ce3c:	2100      	movs	r1, #0
 800ce3e:	9201      	str	r2, [sp, #4]
 800ce40:	f003 fd18 	bl	8010874 <memset>
 800ce44:	9a01      	ldr	r2, [sp, #4]
 800ce46:	2100      	movs	r1, #0
 800ce48:	4630      	mov	r0, r6
 800ce4a:	f003 fd13 	bl	8010874 <memset>
 800ce4e:	e00a      	b.n	800ce66 <rcutils_string_map_reserve+0xb2>
 800ce50:	694f      	ldr	r7, [r1, #20]
 800ce52:	6808      	ldr	r0, [r1, #0]
 800ce54:	4631      	mov	r1, r6
 800ce56:	47b8      	blx	r7
 800ce58:	682b      	ldr	r3, [r5, #0]
 800ce5a:	4631      	mov	r1, r6
 800ce5c:	6858      	ldr	r0, [r3, #4]
 800ce5e:	601c      	str	r4, [r3, #0]
 800ce60:	47b8      	blx	r7
 800ce62:	682d      	ldr	r5, [r5, #0]
 800ce64:	606c      	str	r4, [r5, #4]
 800ce66:	2000      	movs	r0, #0
 800ce68:	60ac      	str	r4, [r5, #8]
 800ce6a:	b002      	add	sp, #8
 800ce6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce70:	2000      	movs	r0, #0
 800ce72:	e7af      	b.n	800cdd4 <rcutils_string_map_reserve+0x20>
 800ce74:	200a      	movs	r0, #10
 800ce76:	e7ad      	b.n	800cdd4 <rcutils_string_map_reserve+0x20>
 800ce78:	200b      	movs	r0, #11
 800ce7a:	4770      	bx	lr
 800ce7c:	1f0b      	subs	r3, r1, #4
 800ce7e:	4418      	add	r0, r3
 800ce80:	4413      	add	r3, r2
 800ce82:	3a04      	subs	r2, #4
 800ce84:	4417      	add	r7, r2
 800ce86:	2200      	movs	r2, #0
 800ce88:	f843 2f04 	str.w	r2, [r3, #4]!
 800ce8c:	42bb      	cmp	r3, r7
 800ce8e:	f840 2f04 	str.w	r2, [r0, #4]!
 800ce92:	d1f9      	bne.n	800ce88 <rcutils_string_map_reserve+0xd4>
 800ce94:	e7e7      	b.n	800ce66 <rcutils_string_map_reserve+0xb2>
 800ce96:	bf00      	nop

0800ce98 <rcutils_string_map_init>:
 800ce98:	b082      	sub	sp, #8
 800ce9a:	b570      	push	{r4, r5, r6, lr}
 800ce9c:	ac04      	add	r4, sp, #16
 800ce9e:	e884 000c 	stmia.w	r4, {r2, r3}
 800cea2:	b380      	cbz	r0, 800cf06 <rcutils_string_map_init+0x6e>
 800cea4:	6806      	ldr	r6, [r0, #0]
 800cea6:	4604      	mov	r4, r0
 800cea8:	b12e      	cbz	r6, 800ceb6 <rcutils_string_map_init+0x1e>
 800ceaa:	251e      	movs	r5, #30
 800ceac:	4628      	mov	r0, r5
 800ceae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ceb2:	b002      	add	sp, #8
 800ceb4:	4770      	bx	lr
 800ceb6:	a804      	add	r0, sp, #16
 800ceb8:	460d      	mov	r5, r1
 800ceba:	f7fa fcd7 	bl	800786c <rcutils_allocator_is_valid>
 800cebe:	b310      	cbz	r0, 800cf06 <rcutils_string_map_init+0x6e>
 800cec0:	9b04      	ldr	r3, [sp, #16]
 800cec2:	9908      	ldr	r1, [sp, #32]
 800cec4:	2024      	movs	r0, #36	@ 0x24
 800cec6:	4798      	blx	r3
 800cec8:	6020      	str	r0, [r4, #0]
 800ceca:	b310      	cbz	r0, 800cf12 <rcutils_string_map_init+0x7a>
 800cecc:	f10d 0e10 	add.w	lr, sp, #16
 800ced0:	e9c0 6600 	strd	r6, r6, [r0]
 800ced4:	e9c0 6602 	strd	r6, r6, [r0, #8]
 800ced8:	f100 0c10 	add.w	ip, r0, #16
 800cedc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cee0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cee4:	f8de 3000 	ldr.w	r3, [lr]
 800cee8:	f8cc 3000 	str.w	r3, [ip]
 800ceec:	4629      	mov	r1, r5
 800ceee:	4620      	mov	r0, r4
 800cef0:	f7ff ff60 	bl	800cdb4 <rcutils_string_map_reserve>
 800cef4:	4605      	mov	r5, r0
 800cef6:	2800      	cmp	r0, #0
 800cef8:	d0d8      	beq.n	800ceac <rcutils_string_map_init+0x14>
 800cefa:	9b05      	ldr	r3, [sp, #20]
 800cefc:	9908      	ldr	r1, [sp, #32]
 800cefe:	6820      	ldr	r0, [r4, #0]
 800cf00:	4798      	blx	r3
 800cf02:	6026      	str	r6, [r4, #0]
 800cf04:	e7d2      	b.n	800ceac <rcutils_string_map_init+0x14>
 800cf06:	250b      	movs	r5, #11
 800cf08:	4628      	mov	r0, r5
 800cf0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cf0e:	b002      	add	sp, #8
 800cf10:	4770      	bx	lr
 800cf12:	250a      	movs	r5, #10
 800cf14:	e7ca      	b.n	800ceac <rcutils_string_map_init+0x14>
 800cf16:	bf00      	nop

0800cf18 <rcutils_string_map_fini>:
 800cf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf1c:	b082      	sub	sp, #8
 800cf1e:	2800      	cmp	r0, #0
 800cf20:	d03a      	beq.n	800cf98 <rcutils_string_map_fini+0x80>
 800cf22:	6804      	ldr	r4, [r0, #0]
 800cf24:	4606      	mov	r6, r0
 800cf26:	2c00      	cmp	r4, #0
 800cf28:	d032      	beq.n	800cf90 <rcutils_string_map_fini+0x78>
 800cf2a:	68a3      	ldr	r3, [r4, #8]
 800cf2c:	b32b      	cbz	r3, 800cf7a <rcutils_string_map_fini+0x62>
 800cf2e:	2500      	movs	r5, #0
 800cf30:	6822      	ldr	r2, [r4, #0]
 800cf32:	462f      	mov	r7, r5
 800cf34:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800cf38:	b1e0      	cbz	r0, 800cf74 <rcutils_string_map_fini+0x5c>
 800cf3a:	6a21      	ldr	r1, [r4, #32]
 800cf3c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 800cf40:	9101      	str	r1, [sp, #4]
 800cf42:	47c0      	blx	r8
 800cf44:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf48:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 800cf4c:	9901      	ldr	r1, [sp, #4]
 800cf4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf52:	47c0      	blx	r8
 800cf54:	68e3      	ldr	r3, [r4, #12]
 800cf56:	6862      	ldr	r2, [r4, #4]
 800cf58:	3b01      	subs	r3, #1
 800cf5a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 800cf5e:	60e3      	str	r3, [r4, #12]
 800cf60:	6834      	ldr	r4, [r6, #0]
 800cf62:	68a3      	ldr	r3, [r4, #8]
 800cf64:	3501      	adds	r5, #1
 800cf66:	429d      	cmp	r5, r3
 800cf68:	d207      	bcs.n	800cf7a <rcutils_string_map_fini+0x62>
 800cf6a:	6822      	ldr	r2, [r4, #0]
 800cf6c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800cf70:	2800      	cmp	r0, #0
 800cf72:	d1e2      	bne.n	800cf3a <rcutils_string_map_fini+0x22>
 800cf74:	3501      	adds	r5, #1
 800cf76:	429d      	cmp	r5, r3
 800cf78:	d3dc      	bcc.n	800cf34 <rcutils_string_map_fini+0x1c>
 800cf7a:	2100      	movs	r1, #0
 800cf7c:	4630      	mov	r0, r6
 800cf7e:	f7ff ff19 	bl	800cdb4 <rcutils_string_map_reserve>
 800cf82:	4604      	mov	r4, r0
 800cf84:	b920      	cbnz	r0, 800cf90 <rcutils_string_map_fini+0x78>
 800cf86:	6830      	ldr	r0, [r6, #0]
 800cf88:	6943      	ldr	r3, [r0, #20]
 800cf8a:	6a01      	ldr	r1, [r0, #32]
 800cf8c:	4798      	blx	r3
 800cf8e:	6034      	str	r4, [r6, #0]
 800cf90:	4620      	mov	r0, r4
 800cf92:	b002      	add	sp, #8
 800cf94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf98:	240b      	movs	r4, #11
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	b002      	add	sp, #8
 800cf9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfa2:	bf00      	nop

0800cfa4 <rcutils_string_map_getn>:
 800cfa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfa8:	b300      	cbz	r0, 800cfec <rcutils_string_map_getn+0x48>
 800cfaa:	6807      	ldr	r7, [r0, #0]
 800cfac:	b1ff      	cbz	r7, 800cfee <rcutils_string_map_getn+0x4a>
 800cfae:	4688      	mov	r8, r1
 800cfb0:	b1e1      	cbz	r1, 800cfec <rcutils_string_map_getn+0x48>
 800cfb2:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800cfb6:	683e      	ldr	r6, [r7, #0]
 800cfb8:	f1ba 0f00 	cmp.w	sl, #0
 800cfbc:	d016      	beq.n	800cfec <rcutils_string_map_getn+0x48>
 800cfbe:	4691      	mov	r9, r2
 800cfc0:	3e04      	subs	r6, #4
 800cfc2:	2400      	movs	r4, #0
 800cfc4:	f856 5f04 	ldr.w	r5, [r6, #4]!
 800cfc8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cfcc:	4628      	mov	r0, r5
 800cfce:	3401      	adds	r4, #1
 800cfd0:	b155      	cbz	r5, 800cfe8 <rcutils_string_map_getn+0x44>
 800cfd2:	f7f3 f907 	bl	80001e4 <strlen>
 800cfd6:	4548      	cmp	r0, r9
 800cfd8:	4602      	mov	r2, r0
 800cfda:	4629      	mov	r1, r5
 800cfdc:	bf38      	it	cc
 800cfde:	464a      	movcc	r2, r9
 800cfe0:	4640      	mov	r0, r8
 800cfe2:	f003 fc5c 	bl	801089e <strncmp>
 800cfe6:	b128      	cbz	r0, 800cff4 <rcutils_string_map_getn+0x50>
 800cfe8:	45a2      	cmp	sl, r4
 800cfea:	d1eb      	bne.n	800cfc4 <rcutils_string_map_getn+0x20>
 800cfec:	2700      	movs	r7, #0
 800cfee:	4638      	mov	r0, r7
 800cff0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f853 700b 	ldr.w	r7, [r3, fp]
 800cffa:	4638      	mov	r0, r7
 800cffc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d000 <rcutils_system_time_now>:
 800d000:	b308      	cbz	r0, 800d046 <rcutils_system_time_now+0x46>
 800d002:	b570      	push	{r4, r5, r6, lr}
 800d004:	b084      	sub	sp, #16
 800d006:	4604      	mov	r4, r0
 800d008:	4669      	mov	r1, sp
 800d00a:	2001      	movs	r0, #1
 800d00c:	f7f4 faa4 	bl	8001558 <clock_gettime>
 800d010:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d014:	2d00      	cmp	r5, #0
 800d016:	db13      	blt.n	800d040 <rcutils_system_time_now+0x40>
 800d018:	9902      	ldr	r1, [sp, #8]
 800d01a:	2900      	cmp	r1, #0
 800d01c:	db0d      	blt.n	800d03a <rcutils_system_time_now+0x3a>
 800d01e:	4e0b      	ldr	r6, [pc, #44]	@ (800d04c <rcutils_system_time_now+0x4c>)
 800d020:	fba3 3206 	umull	r3, r2, r3, r6
 800d024:	185b      	adds	r3, r3, r1
 800d026:	fb06 2205 	mla	r2, r6, r5, r2
 800d02a:	f04f 0000 	mov.w	r0, #0
 800d02e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d032:	e9c4 3200 	strd	r3, r2, [r4]
 800d036:	b004      	add	sp, #16
 800d038:	bd70      	pop	{r4, r5, r6, pc}
 800d03a:	ea53 0205 	orrs.w	r2, r3, r5
 800d03e:	d1ee      	bne.n	800d01e <rcutils_system_time_now+0x1e>
 800d040:	2002      	movs	r0, #2
 800d042:	b004      	add	sp, #16
 800d044:	bd70      	pop	{r4, r5, r6, pc}
 800d046:	200b      	movs	r0, #11
 800d048:	4770      	bx	lr
 800d04a:	bf00      	nop
 800d04c:	3b9aca00 	.word	0x3b9aca00

0800d050 <rcutils_steady_time_now>:
 800d050:	b308      	cbz	r0, 800d096 <rcutils_steady_time_now+0x46>
 800d052:	b570      	push	{r4, r5, r6, lr}
 800d054:	b084      	sub	sp, #16
 800d056:	4604      	mov	r4, r0
 800d058:	4669      	mov	r1, sp
 800d05a:	2000      	movs	r0, #0
 800d05c:	f7f4 fa7c 	bl	8001558 <clock_gettime>
 800d060:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d064:	2d00      	cmp	r5, #0
 800d066:	db13      	blt.n	800d090 <rcutils_steady_time_now+0x40>
 800d068:	9902      	ldr	r1, [sp, #8]
 800d06a:	2900      	cmp	r1, #0
 800d06c:	db0d      	blt.n	800d08a <rcutils_steady_time_now+0x3a>
 800d06e:	4e0b      	ldr	r6, [pc, #44]	@ (800d09c <rcutils_steady_time_now+0x4c>)
 800d070:	fba3 3206 	umull	r3, r2, r3, r6
 800d074:	185b      	adds	r3, r3, r1
 800d076:	fb06 2205 	mla	r2, r6, r5, r2
 800d07a:	f04f 0000 	mov.w	r0, #0
 800d07e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d082:	e9c4 3200 	strd	r3, r2, [r4]
 800d086:	b004      	add	sp, #16
 800d088:	bd70      	pop	{r4, r5, r6, pc}
 800d08a:	ea53 0205 	orrs.w	r2, r3, r5
 800d08e:	d1ee      	bne.n	800d06e <rcutils_steady_time_now+0x1e>
 800d090:	2002      	movs	r0, #2
 800d092:	b004      	add	sp, #16
 800d094:	bd70      	pop	{r4, r5, r6, pc}
 800d096:	200b      	movs	r0, #11
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop
 800d09c:	3b9aca00 	.word	0x3b9aca00

0800d0a0 <rmw_get_zero_initialized_context>:
 800d0a0:	b510      	push	{r4, lr}
 800d0a2:	4604      	mov	r4, r0
 800d0a4:	3010      	adds	r0, #16
 800d0a6:	f000 f80b 	bl	800d0c0 <rmw_get_zero_initialized_init_options>
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	2000      	movs	r0, #0
 800d0ae:	2100      	movs	r1, #0
 800d0b0:	e9c4 0100 	strd	r0, r1, [r4]
 800d0b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 800d0b8:	60a3      	str	r3, [r4, #8]
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	bd10      	pop	{r4, pc}
 800d0be:	bf00      	nop

0800d0c0 <rmw_get_zero_initialized_init_options>:
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	2238      	movs	r2, #56	@ 0x38
 800d0c4:	4604      	mov	r4, r0
 800d0c6:	2100      	movs	r1, #0
 800d0c8:	f003 fbd4 	bl	8010874 <memset>
 800d0cc:	f104 0010 	add.w	r0, r4, #16
 800d0d0:	f000 f806 	bl	800d0e0 <rmw_get_default_security_options>
 800d0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d8:	60e3      	str	r3, [r4, #12]
 800d0da:	4620      	mov	r0, r4
 800d0dc:	bd10      	pop	{r4, pc}
 800d0de:	bf00      	nop

0800d0e0 <rmw_get_default_security_options>:
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	7002      	strb	r2, [r0, #0]
 800d0e4:	6042      	str	r2, [r0, #4]
 800d0e6:	4770      	bx	lr

0800d0e8 <rmw_validate_full_topic_name>:
 800d0e8:	2800      	cmp	r0, #0
 800d0ea:	d057      	beq.n	800d19c <rmw_validate_full_topic_name+0xb4>
 800d0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f0:	460d      	mov	r5, r1
 800d0f2:	2900      	cmp	r1, #0
 800d0f4:	d054      	beq.n	800d1a0 <rmw_validate_full_topic_name+0xb8>
 800d0f6:	4616      	mov	r6, r2
 800d0f8:	4604      	mov	r4, r0
 800d0fa:	f7f3 f873 	bl	80001e4 <strlen>
 800d0fe:	b148      	cbz	r0, 800d114 <rmw_validate_full_topic_name+0x2c>
 800d100:	7823      	ldrb	r3, [r4, #0]
 800d102:	2b2f      	cmp	r3, #47	@ 0x2f
 800d104:	d00d      	beq.n	800d122 <rmw_validate_full_topic_name+0x3a>
 800d106:	2302      	movs	r3, #2
 800d108:	602b      	str	r3, [r5, #0]
 800d10a:	b13e      	cbz	r6, 800d11c <rmw_validate_full_topic_name+0x34>
 800d10c:	2000      	movs	r0, #0
 800d10e:	6030      	str	r0, [r6, #0]
 800d110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d114:	2301      	movs	r3, #1
 800d116:	602b      	str	r3, [r5, #0]
 800d118:	2e00      	cmp	r6, #0
 800d11a:	d1f7      	bne.n	800d10c <rmw_validate_full_topic_name+0x24>
 800d11c:	2000      	movs	r0, #0
 800d11e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d122:	1e43      	subs	r3, r0, #1
 800d124:	5ce2      	ldrb	r2, [r4, r3]
 800d126:	2a2f      	cmp	r2, #47	@ 0x2f
 800d128:	d03c      	beq.n	800d1a4 <rmw_validate_full_topic_name+0xbc>
 800d12a:	1e63      	subs	r3, r4, #1
 800d12c:	eb03 0800 	add.w	r8, r3, r0
 800d130:	f1c4 0e01 	rsb	lr, r4, #1
 800d134:	eb0e 0703 	add.w	r7, lr, r3
 800d138:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800d13c:	f021 0220 	bic.w	r2, r1, #32
 800d140:	3a41      	subs	r2, #65	@ 0x41
 800d142:	2a19      	cmp	r2, #25
 800d144:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 800d148:	d90b      	bls.n	800d162 <rmw_validate_full_topic_name+0x7a>
 800d14a:	295f      	cmp	r1, #95	@ 0x5f
 800d14c:	d009      	beq.n	800d162 <rmw_validate_full_topic_name+0x7a>
 800d14e:	f1bc 0f0a 	cmp.w	ip, #10
 800d152:	d906      	bls.n	800d162 <rmw_validate_full_topic_name+0x7a>
 800d154:	2304      	movs	r3, #4
 800d156:	602b      	str	r3, [r5, #0]
 800d158:	2e00      	cmp	r6, #0
 800d15a:	d0df      	beq.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d15c:	6037      	str	r7, [r6, #0]
 800d15e:	2000      	movs	r0, #0
 800d160:	e7d6      	b.n	800d110 <rmw_validate_full_topic_name+0x28>
 800d162:	4543      	cmp	r3, r8
 800d164:	d1e6      	bne.n	800d134 <rmw_validate_full_topic_name+0x4c>
 800d166:	4f1a      	ldr	r7, [pc, #104]	@ (800d1d0 <rmw_validate_full_topic_name+0xe8>)
 800d168:	2301      	movs	r3, #1
 800d16a:	e004      	b.n	800d176 <rmw_validate_full_topic_name+0x8e>
 800d16c:	4298      	cmp	r0, r3
 800d16e:	f104 0401 	add.w	r4, r4, #1
 800d172:	d91c      	bls.n	800d1ae <rmw_validate_full_topic_name+0xc6>
 800d174:	4613      	mov	r3, r2
 800d176:	4298      	cmp	r0, r3
 800d178:	f103 0201 	add.w	r2, r3, #1
 800d17c:	d0f6      	beq.n	800d16c <rmw_validate_full_topic_name+0x84>
 800d17e:	7821      	ldrb	r1, [r4, #0]
 800d180:	292f      	cmp	r1, #47	@ 0x2f
 800d182:	d1f3      	bne.n	800d16c <rmw_validate_full_topic_name+0x84>
 800d184:	7861      	ldrb	r1, [r4, #1]
 800d186:	292f      	cmp	r1, #47	@ 0x2f
 800d188:	d01c      	beq.n	800d1c4 <rmw_validate_full_topic_name+0xdc>
 800d18a:	5dc9      	ldrb	r1, [r1, r7]
 800d18c:	0749      	lsls	r1, r1, #29
 800d18e:	d5ed      	bpl.n	800d16c <rmw_validate_full_topic_name+0x84>
 800d190:	2206      	movs	r2, #6
 800d192:	602a      	str	r2, [r5, #0]
 800d194:	2e00      	cmp	r6, #0
 800d196:	d0c1      	beq.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d198:	6033      	str	r3, [r6, #0]
 800d19a:	e7bf      	b.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d19c:	200b      	movs	r0, #11
 800d19e:	4770      	bx	lr
 800d1a0:	200b      	movs	r0, #11
 800d1a2:	e7b5      	b.n	800d110 <rmw_validate_full_topic_name+0x28>
 800d1a4:	2203      	movs	r2, #3
 800d1a6:	602a      	str	r2, [r5, #0]
 800d1a8:	2e00      	cmp	r6, #0
 800d1aa:	d1f5      	bne.n	800d198 <rmw_validate_full_topic_name+0xb0>
 800d1ac:	e7b6      	b.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d1ae:	28f7      	cmp	r0, #247	@ 0xf7
 800d1b0:	d802      	bhi.n	800d1b8 <rmw_validate_full_topic_name+0xd0>
 800d1b2:	2000      	movs	r0, #0
 800d1b4:	6028      	str	r0, [r5, #0]
 800d1b6:	e7ab      	b.n	800d110 <rmw_validate_full_topic_name+0x28>
 800d1b8:	2307      	movs	r3, #7
 800d1ba:	602b      	str	r3, [r5, #0]
 800d1bc:	2e00      	cmp	r6, #0
 800d1be:	d0ad      	beq.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d1c0:	23f6      	movs	r3, #246	@ 0xf6
 800d1c2:	e7e9      	b.n	800d198 <rmw_validate_full_topic_name+0xb0>
 800d1c4:	2205      	movs	r2, #5
 800d1c6:	602a      	str	r2, [r5, #0]
 800d1c8:	2e00      	cmp	r6, #0
 800d1ca:	d1e5      	bne.n	800d198 <rmw_validate_full_topic_name+0xb0>
 800d1cc:	e7a6      	b.n	800d11c <rmw_validate_full_topic_name+0x34>
 800d1ce:	bf00      	nop
 800d1d0:	08012324 	.word	0x08012324

0800d1d4 <rmw_validate_namespace_with_size>:
 800d1d4:	b340      	cbz	r0, 800d228 <rmw_validate_namespace_with_size+0x54>
 800d1d6:	b570      	push	{r4, r5, r6, lr}
 800d1d8:	4614      	mov	r4, r2
 800d1da:	b0c2      	sub	sp, #264	@ 0x108
 800d1dc:	b332      	cbz	r2, 800d22c <rmw_validate_namespace_with_size+0x58>
 800d1de:	2901      	cmp	r1, #1
 800d1e0:	460d      	mov	r5, r1
 800d1e2:	461e      	mov	r6, r3
 800d1e4:	d102      	bne.n	800d1ec <rmw_validate_namespace_with_size+0x18>
 800d1e6:	7803      	ldrb	r3, [r0, #0]
 800d1e8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d1ea:	d012      	beq.n	800d212 <rmw_validate_namespace_with_size+0x3e>
 800d1ec:	aa01      	add	r2, sp, #4
 800d1ee:	4669      	mov	r1, sp
 800d1f0:	f7ff ff7a 	bl	800d0e8 <rmw_validate_full_topic_name>
 800d1f4:	b978      	cbnz	r0, 800d216 <rmw_validate_namespace_with_size+0x42>
 800d1f6:	9b00      	ldr	r3, [sp, #0]
 800d1f8:	b14b      	cbz	r3, 800d20e <rmw_validate_namespace_with_size+0x3a>
 800d1fa:	2b07      	cmp	r3, #7
 800d1fc:	d007      	beq.n	800d20e <rmw_validate_namespace_with_size+0x3a>
 800d1fe:	1e5a      	subs	r2, r3, #1
 800d200:	2a05      	cmp	r2, #5
 800d202:	d82b      	bhi.n	800d25c <rmw_validate_namespace_with_size+0x88>
 800d204:	e8df f002 	tbb	[pc, r2]
 800d208:	1e212427 	.word	0x1e212427
 800d20c:	141b      	.short	0x141b
 800d20e:	2df5      	cmp	r5, #245	@ 0xf5
 800d210:	d803      	bhi.n	800d21a <rmw_validate_namespace_with_size+0x46>
 800d212:	2000      	movs	r0, #0
 800d214:	6020      	str	r0, [r4, #0]
 800d216:	b042      	add	sp, #264	@ 0x108
 800d218:	bd70      	pop	{r4, r5, r6, pc}
 800d21a:	2307      	movs	r3, #7
 800d21c:	6023      	str	r3, [r4, #0]
 800d21e:	2e00      	cmp	r6, #0
 800d220:	d0f9      	beq.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d222:	23f4      	movs	r3, #244	@ 0xf4
 800d224:	6033      	str	r3, [r6, #0]
 800d226:	e7f6      	b.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d228:	200b      	movs	r0, #11
 800d22a:	4770      	bx	lr
 800d22c:	200b      	movs	r0, #11
 800d22e:	e7f2      	b.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d230:	2306      	movs	r3, #6
 800d232:	6023      	str	r3, [r4, #0]
 800d234:	2e00      	cmp	r6, #0
 800d236:	d0ee      	beq.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d238:	9b01      	ldr	r3, [sp, #4]
 800d23a:	6033      	str	r3, [r6, #0]
 800d23c:	e7eb      	b.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d23e:	2305      	movs	r3, #5
 800d240:	6023      	str	r3, [r4, #0]
 800d242:	e7f7      	b.n	800d234 <rmw_validate_namespace_with_size+0x60>
 800d244:	2304      	movs	r3, #4
 800d246:	6023      	str	r3, [r4, #0]
 800d248:	e7f4      	b.n	800d234 <rmw_validate_namespace_with_size+0x60>
 800d24a:	2303      	movs	r3, #3
 800d24c:	6023      	str	r3, [r4, #0]
 800d24e:	e7f1      	b.n	800d234 <rmw_validate_namespace_with_size+0x60>
 800d250:	2302      	movs	r3, #2
 800d252:	6023      	str	r3, [r4, #0]
 800d254:	e7ee      	b.n	800d234 <rmw_validate_namespace_with_size+0x60>
 800d256:	2301      	movs	r3, #1
 800d258:	6023      	str	r3, [r4, #0]
 800d25a:	e7eb      	b.n	800d234 <rmw_validate_namespace_with_size+0x60>
 800d25c:	4a03      	ldr	r2, [pc, #12]	@ (800d26c <rmw_validate_namespace_with_size+0x98>)
 800d25e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d262:	a802      	add	r0, sp, #8
 800d264:	f7ff fd36 	bl	800ccd4 <rcutils_snprintf>
 800d268:	2001      	movs	r0, #1
 800d26a:	e7d4      	b.n	800d216 <rmw_validate_namespace_with_size+0x42>
 800d26c:	08011d2c 	.word	0x08011d2c

0800d270 <rmw_validate_namespace>:
 800d270:	b168      	cbz	r0, 800d28e <rmw_validate_namespace+0x1e>
 800d272:	b570      	push	{r4, r5, r6, lr}
 800d274:	460d      	mov	r5, r1
 800d276:	4616      	mov	r6, r2
 800d278:	4604      	mov	r4, r0
 800d27a:	f7f2 ffb3 	bl	80001e4 <strlen>
 800d27e:	4633      	mov	r3, r6
 800d280:	4601      	mov	r1, r0
 800d282:	462a      	mov	r2, r5
 800d284:	4620      	mov	r0, r4
 800d286:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d28a:	f7ff bfa3 	b.w	800d1d4 <rmw_validate_namespace_with_size>
 800d28e:	200b      	movs	r0, #11
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop

0800d294 <rmw_namespace_validation_result_string>:
 800d294:	2807      	cmp	r0, #7
 800d296:	bf9a      	itte	ls
 800d298:	4b02      	ldrls	r3, [pc, #8]	@ (800d2a4 <rmw_namespace_validation_result_string+0x10>)
 800d29a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d29e:	4802      	ldrhi	r0, [pc, #8]	@ (800d2a8 <rmw_namespace_validation_result_string+0x14>)
 800d2a0:	4770      	bx	lr
 800d2a2:	bf00      	nop
 800d2a4:	08011f24 	.word	0x08011f24
 800d2a8:	08011d7c 	.word	0x08011d7c

0800d2ac <rmw_validate_node_name>:
 800d2ac:	2800      	cmp	r0, #0
 800d2ae:	d03b      	beq.n	800d328 <rmw_validate_node_name+0x7c>
 800d2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b4:	460d      	mov	r5, r1
 800d2b6:	2900      	cmp	r1, #0
 800d2b8:	d038      	beq.n	800d32c <rmw_validate_node_name+0x80>
 800d2ba:	4616      	mov	r6, r2
 800d2bc:	4604      	mov	r4, r0
 800d2be:	f7f2 ff91 	bl	80001e4 <strlen>
 800d2c2:	b1e0      	cbz	r0, 800d2fe <rmw_validate_node_name+0x52>
 800d2c4:	1e63      	subs	r3, r4, #1
 800d2c6:	eb03 0800 	add.w	r8, r3, r0
 800d2ca:	f1c4 0101 	rsb	r1, r4, #1
 800d2ce:	18cf      	adds	r7, r1, r3
 800d2d0:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800d2d4:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 800d2d8:	f02e 0c20 	bic.w	ip, lr, #32
 800d2dc:	2a09      	cmp	r2, #9
 800d2de:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800d2e2:	d914      	bls.n	800d30e <rmw_validate_node_name+0x62>
 800d2e4:	f1bc 0f19 	cmp.w	ip, #25
 800d2e8:	d911      	bls.n	800d30e <rmw_validate_node_name+0x62>
 800d2ea:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800d2ee:	d00e      	beq.n	800d30e <rmw_validate_node_name+0x62>
 800d2f0:	2302      	movs	r3, #2
 800d2f2:	602b      	str	r3, [r5, #0]
 800d2f4:	b106      	cbz	r6, 800d2f8 <rmw_validate_node_name+0x4c>
 800d2f6:	6037      	str	r7, [r6, #0]
 800d2f8:	2000      	movs	r0, #0
 800d2fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2fe:	2301      	movs	r3, #1
 800d300:	602b      	str	r3, [r5, #0]
 800d302:	2e00      	cmp	r6, #0
 800d304:	d0f8      	beq.n	800d2f8 <rmw_validate_node_name+0x4c>
 800d306:	2000      	movs	r0, #0
 800d308:	6030      	str	r0, [r6, #0]
 800d30a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d30e:	4543      	cmp	r3, r8
 800d310:	d1dd      	bne.n	800d2ce <rmw_validate_node_name+0x22>
 800d312:	7822      	ldrb	r2, [r4, #0]
 800d314:	4b0d      	ldr	r3, [pc, #52]	@ (800d34c <rmw_validate_node_name+0xa0>)
 800d316:	5cd3      	ldrb	r3, [r2, r3]
 800d318:	f013 0304 	ands.w	r3, r3, #4
 800d31c:	d110      	bne.n	800d340 <rmw_validate_node_name+0x94>
 800d31e:	28ff      	cmp	r0, #255	@ 0xff
 800d320:	d806      	bhi.n	800d330 <rmw_validate_node_name+0x84>
 800d322:	602b      	str	r3, [r5, #0]
 800d324:	4618      	mov	r0, r3
 800d326:	e7e8      	b.n	800d2fa <rmw_validate_node_name+0x4e>
 800d328:	200b      	movs	r0, #11
 800d32a:	4770      	bx	lr
 800d32c:	200b      	movs	r0, #11
 800d32e:	e7e4      	b.n	800d2fa <rmw_validate_node_name+0x4e>
 800d330:	2204      	movs	r2, #4
 800d332:	602a      	str	r2, [r5, #0]
 800d334:	2e00      	cmp	r6, #0
 800d336:	d0df      	beq.n	800d2f8 <rmw_validate_node_name+0x4c>
 800d338:	22fe      	movs	r2, #254	@ 0xfe
 800d33a:	6032      	str	r2, [r6, #0]
 800d33c:	4618      	mov	r0, r3
 800d33e:	e7dc      	b.n	800d2fa <rmw_validate_node_name+0x4e>
 800d340:	2303      	movs	r3, #3
 800d342:	602b      	str	r3, [r5, #0]
 800d344:	2e00      	cmp	r6, #0
 800d346:	d1de      	bne.n	800d306 <rmw_validate_node_name+0x5a>
 800d348:	e7d6      	b.n	800d2f8 <rmw_validate_node_name+0x4c>
 800d34a:	bf00      	nop
 800d34c:	08012324 	.word	0x08012324

0800d350 <rmw_node_name_validation_result_string>:
 800d350:	2804      	cmp	r0, #4
 800d352:	bf9a      	itte	ls
 800d354:	4b02      	ldrls	r3, [pc, #8]	@ (800d360 <rmw_node_name_validation_result_string+0x10>)
 800d356:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d35a:	4802      	ldrhi	r0, [pc, #8]	@ (800d364 <rmw_node_name_validation_result_string+0x14>)
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	08012030 	.word	0x08012030
 800d364:	08011f44 	.word	0x08011f44

0800d368 <get_memory>:
 800d368:	4603      	mov	r3, r0
 800d36a:	6840      	ldr	r0, [r0, #4]
 800d36c:	b158      	cbz	r0, 800d386 <get_memory+0x1e>
 800d36e:	6842      	ldr	r2, [r0, #4]
 800d370:	605a      	str	r2, [r3, #4]
 800d372:	b10a      	cbz	r2, 800d378 <get_memory+0x10>
 800d374:	2100      	movs	r1, #0
 800d376:	6011      	str	r1, [r2, #0]
 800d378:	681a      	ldr	r2, [r3, #0]
 800d37a:	6042      	str	r2, [r0, #4]
 800d37c:	b102      	cbz	r2, 800d380 <get_memory+0x18>
 800d37e:	6010      	str	r0, [r2, #0]
 800d380:	2200      	movs	r2, #0
 800d382:	6002      	str	r2, [r0, #0]
 800d384:	6018      	str	r0, [r3, #0]
 800d386:	4770      	bx	lr

0800d388 <put_memory>:
 800d388:	680b      	ldr	r3, [r1, #0]
 800d38a:	b10b      	cbz	r3, 800d390 <put_memory+0x8>
 800d38c:	684a      	ldr	r2, [r1, #4]
 800d38e:	605a      	str	r2, [r3, #4]
 800d390:	684a      	ldr	r2, [r1, #4]
 800d392:	b102      	cbz	r2, 800d396 <put_memory+0xe>
 800d394:	6013      	str	r3, [r2, #0]
 800d396:	6803      	ldr	r3, [r0, #0]
 800d398:	428b      	cmp	r3, r1
 800d39a:	6843      	ldr	r3, [r0, #4]
 800d39c:	bf08      	it	eq
 800d39e:	6002      	streq	r2, [r0, #0]
 800d3a0:	604b      	str	r3, [r1, #4]
 800d3a2:	b103      	cbz	r3, 800d3a6 <put_memory+0x1e>
 800d3a4:	6019      	str	r1, [r3, #0]
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	600b      	str	r3, [r1, #0]
 800d3aa:	6041      	str	r1, [r0, #4]
 800d3ac:	4770      	bx	lr
 800d3ae:	bf00      	nop

0800d3b0 <rmw_get_implementation_identifier>:
 800d3b0:	4b01      	ldr	r3, [pc, #4]	@ (800d3b8 <rmw_get_implementation_identifier+0x8>)
 800d3b2:	6818      	ldr	r0, [r3, #0]
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop
 800d3b8:	0801205c 	.word	0x0801205c

0800d3bc <rmw_init_options_init>:
 800d3bc:	b084      	sub	sp, #16
 800d3be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3c0:	b083      	sub	sp, #12
 800d3c2:	ad09      	add	r5, sp, #36	@ 0x24
 800d3c4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800d3c8:	b130      	cbz	r0, 800d3d8 <rmw_init_options_init+0x1c>
 800d3ca:	4604      	mov	r4, r0
 800d3cc:	4628      	mov	r0, r5
 800d3ce:	f7fa fa4d 	bl	800786c <rcutils_allocator_is_valid>
 800d3d2:	b108      	cbz	r0, 800d3d8 <rmw_init_options_init+0x1c>
 800d3d4:	68a6      	ldr	r6, [r4, #8]
 800d3d6:	b12e      	cbz	r6, 800d3e4 <rmw_init_options_init+0x28>
 800d3d8:	200b      	movs	r0, #11
 800d3da:	b003      	add	sp, #12
 800d3dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d3e0:	b004      	add	sp, #16
 800d3e2:	4770      	bx	lr
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	e9c4 2300 	strd	r2, r3, [r4]
 800d3ec:	4b22      	ldr	r3, [pc, #136]	@ (800d478 <rmw_init_options_init+0xbc>)
 800d3ee:	f8df e098 	ldr.w	lr, [pc, #152]	@ 800d488 <rmw_init_options_init+0xcc>
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	60a3      	str	r3, [r4, #8]
 800d3f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d3f8:	f104 0c20 	add.w	ip, r4, #32
 800d3fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d400:	466f      	mov	r7, sp
 800d402:	682b      	ldr	r3, [r5, #0]
 800d404:	f8cc 3000 	str.w	r3, [ip]
 800d408:	4638      	mov	r0, r7
 800d40a:	f8c4 e01c 	str.w	lr, [r4, #28]
 800d40e:	60e6      	str	r6, [r4, #12]
 800d410:	f7ff fe66 	bl	800d0e0 <rmw_get_default_security_options>
 800d414:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d418:	f104 0310 	add.w	r3, r4, #16
 800d41c:	e883 0003 	stmia.w	r3, {r0, r1}
 800d420:	2203      	movs	r2, #3
 800d422:	4816      	ldr	r0, [pc, #88]	@ (800d47c <rmw_init_options_init+0xc0>)
 800d424:	4916      	ldr	r1, [pc, #88]	@ (800d480 <rmw_init_options_init+0xc4>)
 800d426:	7626      	strb	r6, [r4, #24]
 800d428:	f7fa fd20 	bl	8007e6c <rmw_uxrce_init_init_options_impl_memory>
 800d42c:	4813      	ldr	r0, [pc, #76]	@ (800d47c <rmw_init_options_init+0xc0>)
 800d42e:	f7ff ff9b 	bl	800d368 <get_memory>
 800d432:	b1f0      	cbz	r0, 800d472 <rmw_init_options_init+0xb6>
 800d434:	4a13      	ldr	r2, [pc, #76]	@ (800d484 <rmw_init_options_init+0xc8>)
 800d436:	6883      	ldr	r3, [r0, #8]
 800d438:	6851      	ldr	r1, [r2, #4]
 800d43a:	7810      	ldrb	r0, [r2, #0]
 800d43c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d43e:	7418      	strb	r0, [r3, #16]
 800d440:	6159      	str	r1, [r3, #20]
 800d442:	68d1      	ldr	r1, [r2, #12]
 800d444:	61d9      	str	r1, [r3, #28]
 800d446:	6911      	ldr	r1, [r2, #16]
 800d448:	6219      	str	r1, [r3, #32]
 800d44a:	6951      	ldr	r1, [r2, #20]
 800d44c:	6892      	ldr	r2, [r2, #8]
 800d44e:	619a      	str	r2, [r3, #24]
 800d450:	6259      	str	r1, [r3, #36]	@ 0x24
 800d452:	f7fd faf3 	bl	800aa3c <uxr_nanos>
 800d456:	f002 ff6f 	bl	8010338 <srand>
 800d45a:	f002 ff9b 	bl	8010394 <rand>
 800d45e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d460:	6298      	str	r0, [r3, #40]	@ 0x28
 800d462:	2800      	cmp	r0, #0
 800d464:	d0f9      	beq.n	800d45a <rmw_init_options_init+0x9e>
 800d466:	2000      	movs	r0, #0
 800d468:	b003      	add	sp, #12
 800d46a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d46e:	b004      	add	sp, #16
 800d470:	4770      	bx	lr
 800d472:	2001      	movs	r0, #1
 800d474:	e7b1      	b.n	800d3da <rmw_init_options_init+0x1e>
 800d476:	bf00      	nop
 800d478:	0801205c 	.word	0x0801205c
 800d47c:	2000da04 	.word	0x2000da04
 800d480:	200092a0 	.word	0x200092a0
 800d484:	2000912c 	.word	0x2000912c
 800d488:	08011bfc 	.word	0x08011bfc

0800d48c <rmw_init_options_copy>:
 800d48c:	b570      	push	{r4, r5, r6, lr}
 800d48e:	b158      	cbz	r0, 800d4a8 <rmw_init_options_copy+0x1c>
 800d490:	460d      	mov	r5, r1
 800d492:	b149      	cbz	r1, 800d4a8 <rmw_init_options_copy+0x1c>
 800d494:	4604      	mov	r4, r0
 800d496:	6880      	ldr	r0, [r0, #8]
 800d498:	b120      	cbz	r0, 800d4a4 <rmw_init_options_copy+0x18>
 800d49a:	4b1e      	ldr	r3, [pc, #120]	@ (800d514 <rmw_init_options_copy+0x88>)
 800d49c:	6819      	ldr	r1, [r3, #0]
 800d49e:	f7f2 fe97 	bl	80001d0 <strcmp>
 800d4a2:	bb90      	cbnz	r0, 800d50a <rmw_init_options_copy+0x7e>
 800d4a4:	68ab      	ldr	r3, [r5, #8]
 800d4a6:	b113      	cbz	r3, 800d4ae <rmw_init_options_copy+0x22>
 800d4a8:	250b      	movs	r5, #11
 800d4aa:	4628      	mov	r0, r5
 800d4ac:	bd70      	pop	{r4, r5, r6, pc}
 800d4ae:	4623      	mov	r3, r4
 800d4b0:	462a      	mov	r2, r5
 800d4b2:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800d4b6:	f8d3 c000 	ldr.w	ip, [r3]
 800d4ba:	6858      	ldr	r0, [r3, #4]
 800d4bc:	6899      	ldr	r1, [r3, #8]
 800d4be:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800d4c2:	f8c2 e00c 	str.w	lr, [r2, #12]
 800d4c6:	3310      	adds	r3, #16
 800d4c8:	42b3      	cmp	r3, r6
 800d4ca:	f8c2 c000 	str.w	ip, [r2]
 800d4ce:	6050      	str	r0, [r2, #4]
 800d4d0:	6091      	str	r1, [r2, #8]
 800d4d2:	f102 0210 	add.w	r2, r2, #16
 800d4d6:	d1ee      	bne.n	800d4b6 <rmw_init_options_copy+0x2a>
 800d4d8:	6819      	ldr	r1, [r3, #0]
 800d4da:	685b      	ldr	r3, [r3, #4]
 800d4dc:	480e      	ldr	r0, [pc, #56]	@ (800d518 <rmw_init_options_copy+0x8c>)
 800d4de:	6053      	str	r3, [r2, #4]
 800d4e0:	6011      	str	r1, [r2, #0]
 800d4e2:	f7ff ff41 	bl	800d368 <get_memory>
 800d4e6:	b198      	cbz	r0, 800d510 <rmw_init_options_copy+0x84>
 800d4e8:	6883      	ldr	r3, [r0, #8]
 800d4ea:	636b      	str	r3, [r5, #52]	@ 0x34
 800d4ec:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800d4ee:	f102 0c10 	add.w	ip, r2, #16
 800d4f2:	f103 0410 	add.w	r4, r3, #16
 800d4f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d4fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4fc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800d500:	2500      	movs	r5, #0
 800d502:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d506:	4628      	mov	r0, r5
 800d508:	bd70      	pop	{r4, r5, r6, pc}
 800d50a:	250c      	movs	r5, #12
 800d50c:	4628      	mov	r0, r5
 800d50e:	bd70      	pop	{r4, r5, r6, pc}
 800d510:	2501      	movs	r5, #1
 800d512:	e7ca      	b.n	800d4aa <rmw_init_options_copy+0x1e>
 800d514:	0801205c 	.word	0x0801205c
 800d518:	2000da04 	.word	0x2000da04

0800d51c <rmw_init_options_fini>:
 800d51c:	2800      	cmp	r0, #0
 800d51e:	d03d      	beq.n	800d59c <rmw_init_options_fini+0x80>
 800d520:	b510      	push	{r4, lr}
 800d522:	4604      	mov	r4, r0
 800d524:	b08e      	sub	sp, #56	@ 0x38
 800d526:	3020      	adds	r0, #32
 800d528:	f7fa f9a0 	bl	800786c <rcutils_allocator_is_valid>
 800d52c:	b360      	cbz	r0, 800d588 <rmw_init_options_fini+0x6c>
 800d52e:	68a0      	ldr	r0, [r4, #8]
 800d530:	b120      	cbz	r0, 800d53c <rmw_init_options_fini+0x20>
 800d532:	4b1c      	ldr	r3, [pc, #112]	@ (800d5a4 <rmw_init_options_fini+0x88>)
 800d534:	6819      	ldr	r1, [r3, #0]
 800d536:	f7f2 fe4b 	bl	80001d0 <strcmp>
 800d53a:	bb68      	cbnz	r0, 800d598 <rmw_init_options_fini+0x7c>
 800d53c:	4b1a      	ldr	r3, [pc, #104]	@ (800d5a8 <rmw_init_options_fini+0x8c>)
 800d53e:	6819      	ldr	r1, [r3, #0]
 800d540:	b331      	cbz	r1, 800d590 <rmw_init_options_fini+0x74>
 800d542:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800d544:	e001      	b.n	800d54a <rmw_init_options_fini+0x2e>
 800d546:	6849      	ldr	r1, [r1, #4]
 800d548:	b311      	cbz	r1, 800d590 <rmw_init_options_fini+0x74>
 800d54a:	688b      	ldr	r3, [r1, #8]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d1fa      	bne.n	800d546 <rmw_init_options_fini+0x2a>
 800d550:	4815      	ldr	r0, [pc, #84]	@ (800d5a8 <rmw_init_options_fini+0x8c>)
 800d552:	f7ff ff19 	bl	800d388 <put_memory>
 800d556:	4668      	mov	r0, sp
 800d558:	f7ff fdb2 	bl	800d0c0 <rmw_get_zero_initialized_init_options>
 800d55c:	46ee      	mov	lr, sp
 800d55e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d562:	46a4      	mov	ip, r4
 800d564:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d568:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d56c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d570:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d574:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d578:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800d57c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800d580:	2300      	movs	r3, #0
 800d582:	4618      	mov	r0, r3
 800d584:	b00e      	add	sp, #56	@ 0x38
 800d586:	bd10      	pop	{r4, pc}
 800d588:	230b      	movs	r3, #11
 800d58a:	4618      	mov	r0, r3
 800d58c:	b00e      	add	sp, #56	@ 0x38
 800d58e:	bd10      	pop	{r4, pc}
 800d590:	2301      	movs	r3, #1
 800d592:	4618      	mov	r0, r3
 800d594:	b00e      	add	sp, #56	@ 0x38
 800d596:	bd10      	pop	{r4, pc}
 800d598:	230c      	movs	r3, #12
 800d59a:	e7f2      	b.n	800d582 <rmw_init_options_fini+0x66>
 800d59c:	230b      	movs	r3, #11
 800d59e:	4618      	mov	r0, r3
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	0801205c 	.word	0x0801205c
 800d5a8:	2000da04 	.word	0x2000da04

0800d5ac <rmw_init>:
 800d5ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5b0:	b083      	sub	sp, #12
 800d5b2:	2800      	cmp	r0, #0
 800d5b4:	f000 80d3 	beq.w	800d75e <rmw_init+0x1b2>
 800d5b8:	460e      	mov	r6, r1
 800d5ba:	2900      	cmp	r1, #0
 800d5bc:	f000 80cf 	beq.w	800d75e <rmw_init+0x1b2>
 800d5c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d5c2:	4605      	mov	r5, r0
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f000 80ca 	beq.w	800d75e <rmw_init+0x1b2>
 800d5ca:	4b78      	ldr	r3, [pc, #480]	@ (800d7ac <rmw_init+0x200>)
 800d5cc:	6880      	ldr	r0, [r0, #8]
 800d5ce:	681f      	ldr	r7, [r3, #0]
 800d5d0:	b128      	cbz	r0, 800d5de <rmw_init+0x32>
 800d5d2:	4639      	mov	r1, r7
 800d5d4:	f7f2 fdfc 	bl	80001d0 <strcmp>
 800d5d8:	2800      	cmp	r0, #0
 800d5da:	f040 80ca 	bne.w	800d772 <rmw_init+0x1c6>
 800d5de:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d5e2:	4c73      	ldr	r4, [pc, #460]	@ (800d7b0 <rmw_init+0x204>)
 800d5e4:	4973      	ldr	r1, [pc, #460]	@ (800d7b4 <rmw_init+0x208>)
 800d5e6:	4874      	ldr	r0, [pc, #464]	@ (800d7b8 <rmw_init+0x20c>)
 800d5e8:	60b7      	str	r7, [r6, #8]
 800d5ea:	e9c6 2300 	strd	r2, r3, [r6]
 800d5ee:	68eb      	ldr	r3, [r5, #12]
 800d5f0:	64b3      	str	r3, [r6, #72]	@ 0x48
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f7fa fbda 	bl	8007dac <rmw_uxrce_init_session_memory>
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	4970      	ldr	r1, [pc, #448]	@ (800d7bc <rmw_init+0x210>)
 800d5fc:	2204      	movs	r2, #4
 800d5fe:	f7fa fc15 	bl	8007e2c <rmw_uxrce_init_static_input_buffer_memory>
 800d602:	f04f 0800 	mov.w	r8, #0
 800d606:	486c      	ldr	r0, [pc, #432]	@ (800d7b8 <rmw_init+0x20c>)
 800d608:	f884 800d 	strb.w	r8, [r4, #13]
 800d60c:	f7ff feac 	bl	800d368 <get_memory>
 800d610:	2800      	cmp	r0, #0
 800d612:	f000 80a9 	beq.w	800d768 <rmw_init+0x1bc>
 800d616:	6884      	ldr	r4, [r0, #8]
 800d618:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800d61a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800d61c:	f890 c010 	ldrb.w	ip, [r0, #16]
 800d620:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800d624:	9101      	str	r1, [sp, #4]
 800d626:	6a00      	ldr	r0, [r0, #32]
 800d628:	9000      	str	r0, [sp, #0]
 800d62a:	f104 0910 	add.w	r9, r4, #16
 800d62e:	4661      	mov	r1, ip
 800d630:	4648      	mov	r0, r9
 800d632:	f000 fdbf 	bl	800e1b4 <uxr_set_custom_transport_callbacks>
 800d636:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800d63a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d63e:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800d642:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800d646:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800d64a:	495d      	ldr	r1, [pc, #372]	@ (800d7c0 <rmw_init+0x214>)
 800d64c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800d650:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800d654:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800d658:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800d65c:	4859      	ldr	r0, [pc, #356]	@ (800d7c4 <rmw_init+0x218>)
 800d65e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800d662:	2201      	movs	r2, #1
 800d664:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800d666:	f7fa fb81 	bl	8007d6c <rmw_uxrce_init_node_memory>
 800d66a:	4957      	ldr	r1, [pc, #348]	@ (800d7c8 <rmw_init+0x21c>)
 800d66c:	4857      	ldr	r0, [pc, #348]	@ (800d7cc <rmw_init+0x220>)
 800d66e:	2205      	movs	r2, #5
 800d670:	f7fa fb5c 	bl	8007d2c <rmw_uxrce_init_subscription_memory>
 800d674:	4956      	ldr	r1, [pc, #344]	@ (800d7d0 <rmw_init+0x224>)
 800d676:	4857      	ldr	r0, [pc, #348]	@ (800d7d4 <rmw_init+0x228>)
 800d678:	220a      	movs	r2, #10
 800d67a:	f7fa fb37 	bl	8007cec <rmw_uxrce_init_publisher_memory>
 800d67e:	4956      	ldr	r1, [pc, #344]	@ (800d7d8 <rmw_init+0x22c>)
 800d680:	4856      	ldr	r0, [pc, #344]	@ (800d7dc <rmw_init+0x230>)
 800d682:	2201      	movs	r2, #1
 800d684:	f7fa faf2 	bl	8007c6c <rmw_uxrce_init_service_memory>
 800d688:	4955      	ldr	r1, [pc, #340]	@ (800d7e0 <rmw_init+0x234>)
 800d68a:	4856      	ldr	r0, [pc, #344]	@ (800d7e4 <rmw_init+0x238>)
 800d68c:	2201      	movs	r2, #1
 800d68e:	f7fa fb0d 	bl	8007cac <rmw_uxrce_init_client_memory>
 800d692:	4955      	ldr	r1, [pc, #340]	@ (800d7e8 <rmw_init+0x23c>)
 800d694:	4855      	ldr	r0, [pc, #340]	@ (800d7ec <rmw_init+0x240>)
 800d696:	220f      	movs	r2, #15
 800d698:	f7fa fba8 	bl	8007dec <rmw_uxrce_init_topic_memory>
 800d69c:	4954      	ldr	r1, [pc, #336]	@ (800d7f0 <rmw_init+0x244>)
 800d69e:	4855      	ldr	r0, [pc, #340]	@ (800d7f4 <rmw_init+0x248>)
 800d6a0:	2203      	movs	r2, #3
 800d6a2:	f7fa fbe3 	bl	8007e6c <rmw_uxrce_init_init_options_impl_memory>
 800d6a6:	4954      	ldr	r1, [pc, #336]	@ (800d7f8 <rmw_init+0x24c>)
 800d6a8:	4854      	ldr	r0, [pc, #336]	@ (800d7fc <rmw_init+0x250>)
 800d6aa:	2204      	movs	r2, #4
 800d6ac:	f7fa fbfe 	bl	8007eac <rmw_uxrce_init_wait_set_memory>
 800d6b0:	4953      	ldr	r1, [pc, #332]	@ (800d800 <rmw_init+0x254>)
 800d6b2:	4854      	ldr	r0, [pc, #336]	@ (800d804 <rmw_init+0x258>)
 800d6b4:	2204      	movs	r2, #4
 800d6b6:	f7fa fc19 	bl	8007eec <rmw_uxrce_init_guard_condition_memory>
 800d6ba:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800d6bc:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800d6be:	4642      	mov	r2, r8
 800d6c0:	f000 fb06 	bl	800dcd0 <rmw_uxrce_transport_init>
 800d6c4:	4607      	mov	r7, r0
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	d158      	bne.n	800d77c <rmw_init+0x1d0>
 800d6ca:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800d6cc:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800d6d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d6d2:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800d6d6:	4628      	mov	r0, r5
 800d6d8:	f7fc f84e 	bl	8009778 <uxr_init_session>
 800d6dc:	494a      	ldr	r1, [pc, #296]	@ (800d808 <rmw_init+0x25c>)
 800d6de:	4622      	mov	r2, r4
 800d6e0:	4628      	mov	r0, r5
 800d6e2:	f7fc f86d 	bl	80097c0 <uxr_set_topic_callback>
 800d6e6:	4949      	ldr	r1, [pc, #292]	@ (800d80c <rmw_init+0x260>)
 800d6e8:	463a      	mov	r2, r7
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	f7fc f864 	bl	80097b8 <uxr_set_status_callback>
 800d6f0:	4947      	ldr	r1, [pc, #284]	@ (800d810 <rmw_init+0x264>)
 800d6f2:	463a      	mov	r2, r7
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	f7fc f867 	bl	80097c8 <uxr_set_request_callback>
 800d6fa:	4946      	ldr	r1, [pc, #280]	@ (800d814 <rmw_init+0x268>)
 800d6fc:	463a      	mov	r2, r7
 800d6fe:	4628      	mov	r0, r5
 800d700:	f7fc f866 	bl	80097d0 <uxr_set_reply_callback>
 800d704:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d708:	2304      	movs	r3, #4
 800d70a:	0092      	lsls	r2, r2, #2
 800d70c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800d710:	4628      	mov	r0, r5
 800d712:	f7fc f89b 	bl	800984c <uxr_create_input_reliable_stream>
 800d716:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d71a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800d71e:	0092      	lsls	r2, r2, #2
 800d720:	2304      	movs	r3, #4
 800d722:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800d726:	4628      	mov	r0, r5
 800d728:	f7fc f868 	bl	80097fc <uxr_create_output_reliable_stream>
 800d72c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800d730:	4628      	mov	r0, r5
 800d732:	f7fc f885 	bl	8009840 <uxr_create_input_best_effort_stream>
 800d736:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800d73a:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800d73e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d742:	3114      	adds	r1, #20
 800d744:	4628      	mov	r0, r5
 800d746:	f7fc f847 	bl	80097d8 <uxr_create_output_best_effort_stream>
 800d74a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800d74e:	4628      	mov	r0, r5
 800d750:	f7fc fd98 	bl	800a284 <uxr_create_session>
 800d754:	b1f8      	cbz	r0, 800d796 <rmw_init+0x1ea>
 800d756:	4638      	mov	r0, r7
 800d758:	b003      	add	sp, #12
 800d75a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d75e:	270b      	movs	r7, #11
 800d760:	4638      	mov	r0, r7
 800d762:	b003      	add	sp, #12
 800d764:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d768:	2701      	movs	r7, #1
 800d76a:	4638      	mov	r0, r7
 800d76c:	b003      	add	sp, #12
 800d76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d772:	270c      	movs	r7, #12
 800d774:	4638      	mov	r0, r7
 800d776:	b003      	add	sp, #12
 800d778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d77c:	4648      	mov	r0, r9
 800d77e:	f000 fd5b 	bl	800e238 <uxr_close_custom_transport>
 800d782:	480d      	ldr	r0, [pc, #52]	@ (800d7b8 <rmw_init+0x20c>)
 800d784:	4621      	mov	r1, r4
 800d786:	f7ff fdff 	bl	800d388 <put_memory>
 800d78a:	4638      	mov	r0, r7
 800d78c:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800d790:	b003      	add	sp, #12
 800d792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d796:	4648      	mov	r0, r9
 800d798:	f000 fd4e 	bl	800e238 <uxr_close_custom_transport>
 800d79c:	4806      	ldr	r0, [pc, #24]	@ (800d7b8 <rmw_init+0x20c>)
 800d79e:	4621      	mov	r1, r4
 800d7a0:	f7ff fdf2 	bl	800d388 <put_memory>
 800d7a4:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800d7a6:	2701      	movs	r7, #1
 800d7a8:	e7d5      	b.n	800d756 <rmw_init+0x1aa>
 800d7aa:	bf00      	nop
 800d7ac:	0801205c 	.word	0x0801205c
 800d7b0:	2000da54 	.word	0x2000da54
 800d7b4:	20009d00 	.word	0x20009d00
 800d7b8:	2000da44 	.word	0x2000da44
 800d7bc:	2000b2a8 	.word	0x2000b2a8
 800d7c0:	20009324 	.word	0x20009324
 800d7c4:	2000da14 	.word	0x2000da14
 800d7c8:	2000d3a8 	.word	0x2000d3a8
 800d7cc:	2000da64 	.word	0x2000da64
 800d7d0:	200093c8 	.word	0x200093c8
 800d7d4:	2000da24 	.word	0x2000da24
 800d7d8:	20009c38 	.word	0x20009c38
 800d7dc:	2000da34 	.word	0x2000da34
 800d7e0:	20009158 	.word	0x20009158
 800d7e4:	20009148 	.word	0x20009148
 800d7e8:	2000d7e0 	.word	0x2000d7e0
 800d7ec:	2000da74 	.word	0x2000da74
 800d7f0:	200092a0 	.word	0x200092a0
 800d7f4:	2000da04 	.word	0x2000da04
 800d7f8:	2000d984 	.word	0x2000d984
 800d7fc:	2000da84 	.word	0x2000da84
 800d800:	20009220 	.word	0x20009220
 800d804:	2000d9f4 	.word	0x2000d9f4
 800d808:	0800fe55 	.word	0x0800fe55
 800d80c:	0800fe4d 	.word	0x0800fe4d
 800d810:	0800feed 	.word	0x0800feed
 800d814:	0800ff89 	.word	0x0800ff89

0800d818 <rmw_context_fini>:
 800d818:	4b17      	ldr	r3, [pc, #92]	@ (800d878 <rmw_context_fini+0x60>)
 800d81a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800d81c:	b570      	push	{r4, r5, r6, lr}
 800d81e:	681c      	ldr	r4, [r3, #0]
 800d820:	4605      	mov	r5, r0
 800d822:	b334      	cbz	r4, 800d872 <rmw_context_fini+0x5a>
 800d824:	2600      	movs	r6, #0
 800d826:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800d82a:	6902      	ldr	r2, [r0, #16]
 800d82c:	428a      	cmp	r2, r1
 800d82e:	d018      	beq.n	800d862 <rmw_context_fini+0x4a>
 800d830:	2c00      	cmp	r4, #0
 800d832:	d1f8      	bne.n	800d826 <rmw_context_fini+0xe>
 800d834:	b189      	cbz	r1, 800d85a <rmw_context_fini+0x42>
 800d836:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800d83a:	789b      	ldrb	r3, [r3, #2]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800d842:	bf14      	ite	ne
 800d844:	210a      	movne	r1, #10
 800d846:	2100      	moveq	r1, #0
 800d848:	f7fc fcf4 	bl	800a234 <uxr_delete_session_retries>
 800d84c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800d84e:	f7fa fb6d 	bl	8007f2c <rmw_uxrce_fini_session_memory>
 800d852:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800d854:	3010      	adds	r0, #16
 800d856:	f000 fcef 	bl	800e238 <uxr_close_custom_transport>
 800d85a:	2300      	movs	r3, #0
 800d85c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800d85e:	4630      	mov	r0, r6
 800d860:	bd70      	pop	{r4, r5, r6, pc}
 800d862:	3018      	adds	r0, #24
 800d864:	f000 f90e 	bl	800da84 <rmw_destroy_node>
 800d868:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d86a:	4606      	mov	r6, r0
 800d86c:	2c00      	cmp	r4, #0
 800d86e:	d1da      	bne.n	800d826 <rmw_context_fini+0xe>
 800d870:	e7e0      	b.n	800d834 <rmw_context_fini+0x1c>
 800d872:	4626      	mov	r6, r4
 800d874:	e7de      	b.n	800d834 <rmw_context_fini+0x1c>
 800d876:	bf00      	nop
 800d878:	2000da14 	.word	0x2000da14

0800d87c <create_topic>:
 800d87c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d880:	4605      	mov	r5, r0
 800d882:	b084      	sub	sp, #16
 800d884:	4822      	ldr	r0, [pc, #136]	@ (800d910 <create_topic+0x94>)
 800d886:	460f      	mov	r7, r1
 800d888:	4616      	mov	r6, r2
 800d88a:	f7ff fd6d 	bl	800d368 <get_memory>
 800d88e:	4604      	mov	r4, r0
 800d890:	2800      	cmp	r0, #0
 800d892:	d039      	beq.n	800d908 <create_topic+0x8c>
 800d894:	692b      	ldr	r3, [r5, #16]
 800d896:	6884      	ldr	r4, [r0, #8]
 800d898:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 800d918 <create_topic+0x9c>
 800d89c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8a0:	e9c4 6505 	strd	r6, r5, [r4, #20]
 800d8a4:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 800d8a8:	1c42      	adds	r2, r0, #1
 800d8aa:	2102      	movs	r1, #2
 800d8ac:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 800d8b0:	f7fb fea4 	bl	80095fc <uxr_object_id>
 800d8b4:	223c      	movs	r2, #60	@ 0x3c
 800d8b6:	6120      	str	r0, [r4, #16]
 800d8b8:	4641      	mov	r1, r8
 800d8ba:	4638      	mov	r0, r7
 800d8bc:	f7fa fc6e 	bl	800819c <generate_topic_name>
 800d8c0:	b1f0      	cbz	r0, 800d900 <create_topic+0x84>
 800d8c2:	4f14      	ldr	r7, [pc, #80]	@ (800d914 <create_topic+0x98>)
 800d8c4:	4630      	mov	r0, r6
 800d8c6:	2264      	movs	r2, #100	@ 0x64
 800d8c8:	4639      	mov	r1, r7
 800d8ca:	f7fa fc37 	bl	800813c <generate_type_name>
 800d8ce:	b1b8      	cbz	r0, 800d900 <create_topic+0x84>
 800d8d0:	6928      	ldr	r0, [r5, #16]
 800d8d2:	2306      	movs	r3, #6
 800d8d4:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800d8d8:	f8cd 8000 	str.w	r8, [sp]
 800d8dc:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800d8e0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d8e4:	6811      	ldr	r1, [r2, #0]
 800d8e6:	696b      	ldr	r3, [r5, #20]
 800d8e8:	6922      	ldr	r2, [r4, #16]
 800d8ea:	f7fb fdab 	bl	8009444 <uxr_buffer_create_topic_bin>
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	6928      	ldr	r0, [r5, #16]
 800d8f2:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800d8f6:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800d8fa:	f7fa fbe9 	bl	80080d0 <run_xrce_session>
 800d8fe:	b918      	cbnz	r0, 800d908 <create_topic+0x8c>
 800d900:	4620      	mov	r0, r4
 800d902:	f7fa fb89 	bl	8008018 <rmw_uxrce_fini_topic_memory>
 800d906:	2400      	movs	r4, #0
 800d908:	4620      	mov	r0, r4
 800d90a:	b004      	add	sp, #16
 800d90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d910:	2000da74 	.word	0x2000da74
 800d914:	2000daf0 	.word	0x2000daf0
 800d918:	2000dab4 	.word	0x2000dab4

0800d91c <destroy_topic>:
 800d91c:	b538      	push	{r3, r4, r5, lr}
 800d91e:	6985      	ldr	r5, [r0, #24]
 800d920:	b1d5      	cbz	r5, 800d958 <destroy_topic+0x3c>
 800d922:	4604      	mov	r4, r0
 800d924:	6928      	ldr	r0, [r5, #16]
 800d926:	6922      	ldr	r2, [r4, #16]
 800d928:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d92c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d930:	6819      	ldr	r1, [r3, #0]
 800d932:	f7fb fd09 	bl	8009348 <uxr_buffer_delete_entity>
 800d936:	4602      	mov	r2, r0
 800d938:	6928      	ldr	r0, [r5, #16]
 800d93a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d93e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d942:	f7fa fbc5 	bl	80080d0 <run_xrce_session>
 800d946:	2800      	cmp	r0, #0
 800d948:	4620      	mov	r0, r4
 800d94a:	bf14      	ite	ne
 800d94c:	2400      	movne	r4, #0
 800d94e:	2402      	moveq	r4, #2
 800d950:	f7fa fb62 	bl	8008018 <rmw_uxrce_fini_topic_memory>
 800d954:	4620      	mov	r0, r4
 800d956:	bd38      	pop	{r3, r4, r5, pc}
 800d958:	2401      	movs	r4, #1
 800d95a:	4620      	mov	r0, r4
 800d95c:	bd38      	pop	{r3, r4, r5, pc}
 800d95e:	bf00      	nop

0800d960 <create_node>:
 800d960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d964:	b083      	sub	sp, #12
 800d966:	2b00      	cmp	r3, #0
 800d968:	d05f      	beq.n	800da2a <create_node+0xca>
 800d96a:	4606      	mov	r6, r0
 800d96c:	4835      	ldr	r0, [pc, #212]	@ (800da44 <create_node+0xe4>)
 800d96e:	460f      	mov	r7, r1
 800d970:	4690      	mov	r8, r2
 800d972:	461d      	mov	r5, r3
 800d974:	f7ff fcf8 	bl	800d368 <get_memory>
 800d978:	2800      	cmp	r0, #0
 800d97a:	d056      	beq.n	800da2a <create_node+0xca>
 800d97c:	6884      	ldr	r4, [r0, #8]
 800d97e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800d980:	6123      	str	r3, [r4, #16]
 800d982:	f7ff fd15 	bl	800d3b0 <rmw_get_implementation_identifier>
 800d986:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800d98a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800d98e:	f8c4 9020 	str.w	r9, [r4, #32]
 800d992:	4630      	mov	r0, r6
 800d994:	f7f2 fc26 	bl	80001e4 <strlen>
 800d998:	1c42      	adds	r2, r0, #1
 800d99a:	2a3c      	cmp	r2, #60	@ 0x3c
 800d99c:	f104 0518 	add.w	r5, r4, #24
 800d9a0:	d840      	bhi.n	800da24 <create_node+0xc4>
 800d9a2:	4648      	mov	r0, r9
 800d9a4:	4631      	mov	r1, r6
 800d9a6:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800d9aa:	f003 f882 	bl	8010ab2 <memcpy>
 800d9ae:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800d9b2:	4638      	mov	r0, r7
 800d9b4:	f7f2 fc16 	bl	80001e4 <strlen>
 800d9b8:	1c42      	adds	r2, r0, #1
 800d9ba:	2a3c      	cmp	r2, #60	@ 0x3c
 800d9bc:	d832      	bhi.n	800da24 <create_node+0xc4>
 800d9be:	4639      	mov	r1, r7
 800d9c0:	4648      	mov	r0, r9
 800d9c2:	f003 f876 	bl	8010ab2 <memcpy>
 800d9c6:	6923      	ldr	r3, [r4, #16]
 800d9c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d9cc:	2101      	movs	r1, #1
 800d9ce:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800d9d2:	1842      	adds	r2, r0, r1
 800d9d4:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800d9d8:	f7fb fe10 	bl	80095fc <uxr_object_id>
 800d9dc:	6160      	str	r0, [r4, #20]
 800d9de:	783b      	ldrb	r3, [r7, #0]
 800d9e0:	2b2f      	cmp	r3, #47	@ 0x2f
 800d9e2:	d127      	bne.n	800da34 <create_node+0xd4>
 800d9e4:	787b      	ldrb	r3, [r7, #1]
 800d9e6:	bb2b      	cbnz	r3, 800da34 <create_node+0xd4>
 800d9e8:	4a17      	ldr	r2, [pc, #92]	@ (800da48 <create_node+0xe8>)
 800d9ea:	4818      	ldr	r0, [pc, #96]	@ (800da4c <create_node+0xec>)
 800d9ec:	4633      	mov	r3, r6
 800d9ee:	213c      	movs	r1, #60	@ 0x3c
 800d9f0:	f002 fe90 	bl	8010714 <sniprintf>
 800d9f4:	6920      	ldr	r0, [r4, #16]
 800d9f6:	4915      	ldr	r1, [pc, #84]	@ (800da4c <create_node+0xec>)
 800d9f8:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800d9fc:	9100      	str	r1, [sp, #0]
 800d9fe:	2106      	movs	r1, #6
 800da00:	9101      	str	r1, [sp, #4]
 800da02:	6811      	ldr	r1, [r2, #0]
 800da04:	6962      	ldr	r2, [r4, #20]
 800da06:	fa1f f388 	uxth.w	r3, r8
 800da0a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800da0e:	f7fb fce7 	bl	80093e0 <uxr_buffer_create_participant_bin>
 800da12:	4602      	mov	r2, r0
 800da14:	6920      	ldr	r0, [r4, #16]
 800da16:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800da1a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800da1e:	f7fa fb57 	bl	80080d0 <run_xrce_session>
 800da22:	b918      	cbnz	r0, 800da2c <create_node+0xcc>
 800da24:	4628      	mov	r0, r5
 800da26:	f7fa fa87 	bl	8007f38 <rmw_uxrce_fini_node_memory>
 800da2a:	2500      	movs	r5, #0
 800da2c:	4628      	mov	r0, r5
 800da2e:	b003      	add	sp, #12
 800da30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da34:	4a06      	ldr	r2, [pc, #24]	@ (800da50 <create_node+0xf0>)
 800da36:	9600      	str	r6, [sp, #0]
 800da38:	463b      	mov	r3, r7
 800da3a:	213c      	movs	r1, #60	@ 0x3c
 800da3c:	4803      	ldr	r0, [pc, #12]	@ (800da4c <create_node+0xec>)
 800da3e:	f002 fe69 	bl	8010714 <sniprintf>
 800da42:	e7d7      	b.n	800d9f4 <create_node+0x94>
 800da44:	2000da14 	.word	0x2000da14
 800da48:	08011a74 	.word	0x08011a74
 800da4c:	2000db54 	.word	0x2000db54
 800da50:	08011c04 	.word	0x08011c04

0800da54 <rmw_create_node>:
 800da54:	b199      	cbz	r1, 800da7e <rmw_create_node+0x2a>
 800da56:	780b      	ldrb	r3, [r1, #0]
 800da58:	468c      	mov	ip, r1
 800da5a:	b183      	cbz	r3, 800da7e <rmw_create_node+0x2a>
 800da5c:	b410      	push	{r4}
 800da5e:	4614      	mov	r4, r2
 800da60:	b14a      	cbz	r2, 800da76 <rmw_create_node+0x22>
 800da62:	7813      	ldrb	r3, [r2, #0]
 800da64:	b13b      	cbz	r3, 800da76 <rmw_create_node+0x22>
 800da66:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800da68:	4603      	mov	r3, r0
 800da6a:	4621      	mov	r1, r4
 800da6c:	4660      	mov	r0, ip
 800da6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da72:	f7ff bf75 	b.w	800d960 <create_node>
 800da76:	2000      	movs	r0, #0
 800da78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da7c:	4770      	bx	lr
 800da7e:	2000      	movs	r0, #0
 800da80:	4770      	bx	lr
 800da82:	bf00      	nop

0800da84 <rmw_destroy_node>:
 800da84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da86:	b328      	cbz	r0, 800dad4 <rmw_destroy_node+0x50>
 800da88:	4607      	mov	r7, r0
 800da8a:	6800      	ldr	r0, [r0, #0]
 800da8c:	b120      	cbz	r0, 800da98 <rmw_destroy_node+0x14>
 800da8e:	4b36      	ldr	r3, [pc, #216]	@ (800db68 <rmw_destroy_node+0xe4>)
 800da90:	6819      	ldr	r1, [r3, #0]
 800da92:	f7f2 fb9d 	bl	80001d0 <strcmp>
 800da96:	b9e8      	cbnz	r0, 800dad4 <rmw_destroy_node+0x50>
 800da98:	687d      	ldr	r5, [r7, #4]
 800da9a:	b1dd      	cbz	r5, 800dad4 <rmw_destroy_node+0x50>
 800da9c:	4b33      	ldr	r3, [pc, #204]	@ (800db6c <rmw_destroy_node+0xe8>)
 800da9e:	681c      	ldr	r4, [r3, #0]
 800daa0:	2c00      	cmp	r4, #0
 800daa2:	d05f      	beq.n	800db64 <rmw_destroy_node+0xe0>
 800daa4:	2600      	movs	r6, #0
 800daa6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800daaa:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800daae:	429d      	cmp	r5, r3
 800dab0:	d013      	beq.n	800dada <rmw_destroy_node+0x56>
 800dab2:	2c00      	cmp	r4, #0
 800dab4:	d1f7      	bne.n	800daa6 <rmw_destroy_node+0x22>
 800dab6:	4b2e      	ldr	r3, [pc, #184]	@ (800db70 <rmw_destroy_node+0xec>)
 800dab8:	681c      	ldr	r4, [r3, #0]
 800daba:	b1c4      	cbz	r4, 800daee <rmw_destroy_node+0x6a>
 800dabc:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800dac0:	6a0b      	ldr	r3, [r1, #32]
 800dac2:	429d      	cmp	r5, r3
 800dac4:	d1f9      	bne.n	800daba <rmw_destroy_node+0x36>
 800dac6:	317c      	adds	r1, #124	@ 0x7c
 800dac8:	4638      	mov	r0, r7
 800daca:	f000 f8a1 	bl	800dc10 <rmw_destroy_subscription>
 800dace:	2801      	cmp	r0, #1
 800dad0:	4606      	mov	r6, r0
 800dad2:	d1f2      	bne.n	800daba <rmw_destroy_node+0x36>
 800dad4:	2601      	movs	r6, #1
 800dad6:	4630      	mov	r0, r6
 800dad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dada:	3184      	adds	r1, #132	@ 0x84
 800dadc:	4638      	mov	r0, r7
 800dade:	f7fa f873 	bl	8007bc8 <rmw_destroy_publisher>
 800dae2:	2801      	cmp	r0, #1
 800dae4:	4606      	mov	r6, r0
 800dae6:	d0f5      	beq.n	800dad4 <rmw_destroy_node+0x50>
 800dae8:	2c00      	cmp	r4, #0
 800daea:	d1dc      	bne.n	800daa6 <rmw_destroy_node+0x22>
 800daec:	e7e3      	b.n	800dab6 <rmw_destroy_node+0x32>
 800daee:	4b21      	ldr	r3, [pc, #132]	@ (800db74 <rmw_destroy_node+0xf0>)
 800daf0:	681c      	ldr	r4, [r3, #0]
 800daf2:	b16c      	cbz	r4, 800db10 <rmw_destroy_node+0x8c>
 800daf4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800daf8:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800dafa:	429d      	cmp	r5, r3
 800dafc:	d1f9      	bne.n	800daf2 <rmw_destroy_node+0x6e>
 800dafe:	317c      	adds	r1, #124	@ 0x7c
 800db00:	4638      	mov	r0, r7
 800db02:	f000 f841 	bl	800db88 <rmw_destroy_service>
 800db06:	2801      	cmp	r0, #1
 800db08:	4606      	mov	r6, r0
 800db0a:	d0e3      	beq.n	800dad4 <rmw_destroy_node+0x50>
 800db0c:	2c00      	cmp	r4, #0
 800db0e:	d1f1      	bne.n	800daf4 <rmw_destroy_node+0x70>
 800db10:	4b19      	ldr	r3, [pc, #100]	@ (800db78 <rmw_destroy_node+0xf4>)
 800db12:	681c      	ldr	r4, [r3, #0]
 800db14:	b16c      	cbz	r4, 800db32 <rmw_destroy_node+0xae>
 800db16:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800db1a:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800db1c:	429d      	cmp	r5, r3
 800db1e:	d1f9      	bne.n	800db14 <rmw_destroy_node+0x90>
 800db20:	317c      	adds	r1, #124	@ 0x7c
 800db22:	4638      	mov	r0, r7
 800db24:	f002 fa7a 	bl	801001c <rmw_destroy_client>
 800db28:	2801      	cmp	r0, #1
 800db2a:	4606      	mov	r6, r0
 800db2c:	d0d2      	beq.n	800dad4 <rmw_destroy_node+0x50>
 800db2e:	2c00      	cmp	r4, #0
 800db30:	d1f1      	bne.n	800db16 <rmw_destroy_node+0x92>
 800db32:	6928      	ldr	r0, [r5, #16]
 800db34:	696a      	ldr	r2, [r5, #20]
 800db36:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800db3a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800db3e:	6819      	ldr	r1, [r3, #0]
 800db40:	f7fb fc02 	bl	8009348 <uxr_buffer_delete_entity>
 800db44:	4602      	mov	r2, r0
 800db46:	6928      	ldr	r0, [r5, #16]
 800db48:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800db4c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800db50:	f7fa fabe 	bl	80080d0 <run_xrce_session>
 800db54:	2800      	cmp	r0, #0
 800db56:	bf08      	it	eq
 800db58:	2602      	moveq	r6, #2
 800db5a:	4638      	mov	r0, r7
 800db5c:	f7fa f9ec 	bl	8007f38 <rmw_uxrce_fini_node_memory>
 800db60:	4630      	mov	r0, r6
 800db62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db64:	4626      	mov	r6, r4
 800db66:	e7a6      	b.n	800dab6 <rmw_destroy_node+0x32>
 800db68:	0801205c 	.word	0x0801205c
 800db6c:	2000da24 	.word	0x2000da24
 800db70:	2000da64 	.word	0x2000da64
 800db74:	2000da34 	.word	0x2000da34
 800db78:	20009148 	.word	0x20009148

0800db7c <rmw_node_get_graph_guard_condition>:
 800db7c:	6843      	ldr	r3, [r0, #4]
 800db7e:	6918      	ldr	r0, [r3, #16]
 800db80:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop

0800db88 <rmw_destroy_service>:
 800db88:	b570      	push	{r4, r5, r6, lr}
 800db8a:	b128      	cbz	r0, 800db98 <rmw_destroy_service+0x10>
 800db8c:	4604      	mov	r4, r0
 800db8e:	6800      	ldr	r0, [r0, #0]
 800db90:	460d      	mov	r5, r1
 800db92:	f7fa fb1d 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 800db96:	b910      	cbnz	r0, 800db9e <rmw_destroy_service+0x16>
 800db98:	2401      	movs	r4, #1
 800db9a:	4620      	mov	r0, r4
 800db9c:	bd70      	pop	{r4, r5, r6, pc}
 800db9e:	6863      	ldr	r3, [r4, #4]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d0f9      	beq.n	800db98 <rmw_destroy_service+0x10>
 800dba4:	2d00      	cmp	r5, #0
 800dba6:	d0f7      	beq.n	800db98 <rmw_destroy_service+0x10>
 800dba8:	6828      	ldr	r0, [r5, #0]
 800dbaa:	f7fa fb11 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 800dbae:	2800      	cmp	r0, #0
 800dbb0:	d0f2      	beq.n	800db98 <rmw_destroy_service+0x10>
 800dbb2:	686e      	ldr	r6, [r5, #4]
 800dbb4:	2e00      	cmp	r6, #0
 800dbb6:	d0ef      	beq.n	800db98 <rmw_destroy_service+0x10>
 800dbb8:	6864      	ldr	r4, [r4, #4]
 800dbba:	6932      	ldr	r2, [r6, #16]
 800dbbc:	6920      	ldr	r0, [r4, #16]
 800dbbe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800dbc2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dbc6:	6819      	ldr	r1, [r3, #0]
 800dbc8:	f001 f882 	bl	800ecd0 <uxr_buffer_cancel_data>
 800dbcc:	4602      	mov	r2, r0
 800dbce:	6920      	ldr	r0, [r4, #16]
 800dbd0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800dbd4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800dbd8:	f7fa fa7a 	bl	80080d0 <run_xrce_session>
 800dbdc:	6920      	ldr	r0, [r4, #16]
 800dbde:	6932      	ldr	r2, [r6, #16]
 800dbe0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800dbe4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dbe8:	6819      	ldr	r1, [r3, #0]
 800dbea:	f7fb fbad 	bl	8009348 <uxr_buffer_delete_entity>
 800dbee:	4602      	mov	r2, r0
 800dbf0:	6920      	ldr	r0, [r4, #16]
 800dbf2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800dbf6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800dbfa:	f7fa fa69 	bl	80080d0 <run_xrce_session>
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	4628      	mov	r0, r5
 800dc02:	bf14      	ite	ne
 800dc04:	2400      	movne	r4, #0
 800dc06:	2402      	moveq	r4, #2
 800dc08:	f7fa f9da 	bl	8007fc0 <rmw_uxrce_fini_service_memory>
 800dc0c:	e7c5      	b.n	800db9a <rmw_destroy_service+0x12>
 800dc0e:	bf00      	nop

0800dc10 <rmw_destroy_subscription>:
 800dc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc12:	b128      	cbz	r0, 800dc20 <rmw_destroy_subscription+0x10>
 800dc14:	4604      	mov	r4, r0
 800dc16:	6800      	ldr	r0, [r0, #0]
 800dc18:	460d      	mov	r5, r1
 800dc1a:	f7fa fad9 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 800dc1e:	b910      	cbnz	r0, 800dc26 <rmw_destroy_subscription+0x16>
 800dc20:	2401      	movs	r4, #1
 800dc22:	4620      	mov	r0, r4
 800dc24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc26:	6863      	ldr	r3, [r4, #4]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d0f9      	beq.n	800dc20 <rmw_destroy_subscription+0x10>
 800dc2c:	2d00      	cmp	r5, #0
 800dc2e:	d0f7      	beq.n	800dc20 <rmw_destroy_subscription+0x10>
 800dc30:	6828      	ldr	r0, [r5, #0]
 800dc32:	f7fa facd 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 800dc36:	2800      	cmp	r0, #0
 800dc38:	d0f2      	beq.n	800dc20 <rmw_destroy_subscription+0x10>
 800dc3a:	686c      	ldr	r4, [r5, #4]
 800dc3c:	2c00      	cmp	r4, #0
 800dc3e:	d0ef      	beq.n	800dc20 <rmw_destroy_subscription+0x10>
 800dc40:	6a26      	ldr	r6, [r4, #32]
 800dc42:	6962      	ldr	r2, [r4, #20]
 800dc44:	6930      	ldr	r0, [r6, #16]
 800dc46:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800dc4a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dc4e:	6819      	ldr	r1, [r3, #0]
 800dc50:	f001 f83e 	bl	800ecd0 <uxr_buffer_cancel_data>
 800dc54:	4602      	mov	r2, r0
 800dc56:	6930      	ldr	r0, [r6, #16]
 800dc58:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800dc5c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800dc60:	f7fa fa36 	bl	80080d0 <run_xrce_session>
 800dc64:	69e0      	ldr	r0, [r4, #28]
 800dc66:	f7ff fe59 	bl	800d91c <destroy_topic>
 800dc6a:	6a23      	ldr	r3, [r4, #32]
 800dc6c:	6962      	ldr	r2, [r4, #20]
 800dc6e:	6918      	ldr	r0, [r3, #16]
 800dc70:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800dc74:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dc78:	6819      	ldr	r1, [r3, #0]
 800dc7a:	f7fb fb65 	bl	8009348 <uxr_buffer_delete_entity>
 800dc7e:	6a23      	ldr	r3, [r4, #32]
 800dc80:	6922      	ldr	r2, [r4, #16]
 800dc82:	691b      	ldr	r3, [r3, #16]
 800dc84:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800dc88:	4604      	mov	r4, r0
 800dc8a:	6809      	ldr	r1, [r1, #0]
 800dc8c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800dc90:	f7fb fb5a 	bl	8009348 <uxr_buffer_delete_entity>
 800dc94:	6937      	ldr	r7, [r6, #16]
 800dc96:	4622      	mov	r2, r4
 800dc98:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800dc9c:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800dca0:	4604      	mov	r4, r0
 800dca2:	4638      	mov	r0, r7
 800dca4:	f7fa fa14 	bl	80080d0 <run_xrce_session>
 800dca8:	6936      	ldr	r6, [r6, #16]
 800dcaa:	4622      	mov	r2, r4
 800dcac:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800dcb0:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800dcb4:	4604      	mov	r4, r0
 800dcb6:	4630      	mov	r0, r6
 800dcb8:	f7fa fa0a 	bl	80080d0 <run_xrce_session>
 800dcbc:	b12c      	cbz	r4, 800dcca <rmw_destroy_subscription+0xba>
 800dcbe:	b120      	cbz	r0, 800dcca <rmw_destroy_subscription+0xba>
 800dcc0:	2400      	movs	r4, #0
 800dcc2:	4628      	mov	r0, r5
 800dcc4:	f7fa f966 	bl	8007f94 <rmw_uxrce_fini_subscription_memory>
 800dcc8:	e7ab      	b.n	800dc22 <rmw_destroy_subscription+0x12>
 800dcca:	2402      	movs	r4, #2
 800dccc:	e7f9      	b.n	800dcc2 <rmw_destroy_subscription+0xb2>
 800dcce:	bf00      	nop

0800dcd0 <rmw_uxrce_transport_init>:
 800dcd0:	b508      	push	{r3, lr}
 800dcd2:	b108      	cbz	r0, 800dcd8 <rmw_uxrce_transport_init+0x8>
 800dcd4:	f100 0210 	add.w	r2, r0, #16
 800dcd8:	b139      	cbz	r1, 800dcea <rmw_uxrce_transport_init+0x1a>
 800dcda:	6949      	ldr	r1, [r1, #20]
 800dcdc:	4610      	mov	r0, r2
 800dcde:	f000 fa77 	bl	800e1d0 <uxr_init_custom_transport>
 800dce2:	f080 0001 	eor.w	r0, r0, #1
 800dce6:	b2c0      	uxtb	r0, r0
 800dce8:	bd08      	pop	{r3, pc}
 800dcea:	4b04      	ldr	r3, [pc, #16]	@ (800dcfc <rmw_uxrce_transport_init+0x2c>)
 800dcec:	4610      	mov	r0, r2
 800dcee:	6859      	ldr	r1, [r3, #4]
 800dcf0:	f000 fa6e 	bl	800e1d0 <uxr_init_custom_transport>
 800dcf4:	f080 0001 	eor.w	r0, r0, #1
 800dcf8:	b2c0      	uxtb	r0, r0
 800dcfa:	bd08      	pop	{r3, pc}
 800dcfc:	2000912c 	.word	0x2000912c

0800dd00 <rmw_uros_epoch_nanos>:
 800dd00:	4b05      	ldr	r3, [pc, #20]	@ (800dd18 <rmw_uros_epoch_nanos+0x18>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	b123      	cbz	r3, 800dd10 <rmw_uros_epoch_nanos+0x10>
 800dd06:	6898      	ldr	r0, [r3, #8]
 800dd08:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dd0c:	f7fb bdba 	b.w	8009884 <uxr_epoch_nanos>
 800dd10:	2000      	movs	r0, #0
 800dd12:	2100      	movs	r1, #0
 800dd14:	4770      	bx	lr
 800dd16:	bf00      	nop
 800dd18:	2000da44 	.word	0x2000da44

0800dd1c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800dd1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd20:	6805      	ldr	r5, [r0, #0]
 800dd22:	4604      	mov	r4, r0
 800dd24:	4628      	mov	r0, r5
 800dd26:	460e      	mov	r6, r1
 800dd28:	f7f2 fa52 	bl	80001d0 <strcmp>
 800dd2c:	b1c8      	cbz	r0, 800dd62 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800dd2e:	4b11      	ldr	r3, [pc, #68]	@ (800dd74 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	429d      	cmp	r5, r3
 800dd34:	d112      	bne.n	800dd5c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800dd36:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800dd3a:	f8d8 4000 	ldr.w	r4, [r8]
 800dd3e:	b16c      	cbz	r4, 800dd5c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800dd40:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800dd44:	2700      	movs	r7, #0
 800dd46:	3d04      	subs	r5, #4
 800dd48:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800dd4c:	4631      	mov	r1, r6
 800dd4e:	f7f2 fa3f 	bl	80001d0 <strcmp>
 800dd52:	00bb      	lsls	r3, r7, #2
 800dd54:	b140      	cbz	r0, 800dd68 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800dd56:	3701      	adds	r7, #1
 800dd58:	42bc      	cmp	r4, r7
 800dd5a:	d1f5      	bne.n	800dd48 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd62:	4620      	mov	r0, r4
 800dd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd68:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dd6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd70:	58d3      	ldr	r3, [r2, r3]
 800dd72:	4718      	bx	r3
 800dd74:	200000ac 	.word	0x200000ac

0800dd78 <std_msgs__msg__Int32__init>:
 800dd78:	3800      	subs	r0, #0
 800dd7a:	bf18      	it	ne
 800dd7c:	2001      	movne	r0, #1
 800dd7e:	4770      	bx	lr

0800dd80 <std_msgs__msg__Int32__fini>:
 800dd80:	4770      	bx	lr
 800dd82:	bf00      	nop

0800dd84 <ucdr_serialize_endian_array_char>:
 800dd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd88:	4619      	mov	r1, r3
 800dd8a:	461f      	mov	r7, r3
 800dd8c:	4605      	mov	r5, r0
 800dd8e:	4690      	mov	r8, r2
 800dd90:	f7fb fa16 	bl	80091c0 <ucdr_check_buffer_available_for>
 800dd94:	b9e0      	cbnz	r0, 800ddd0 <ucdr_serialize_endian_array_char+0x4c>
 800dd96:	463e      	mov	r6, r7
 800dd98:	e009      	b.n	800ddae <ucdr_serialize_endian_array_char+0x2a>
 800dd9a:	68a8      	ldr	r0, [r5, #8]
 800dd9c:	f002 fe89 	bl	8010ab2 <memcpy>
 800dda0:	68ab      	ldr	r3, [r5, #8]
 800dda2:	6928      	ldr	r0, [r5, #16]
 800dda4:	4423      	add	r3, r4
 800dda6:	4420      	add	r0, r4
 800dda8:	1b36      	subs	r6, r6, r4
 800ddaa:	60ab      	str	r3, [r5, #8]
 800ddac:	6128      	str	r0, [r5, #16]
 800ddae:	4631      	mov	r1, r6
 800ddb0:	2201      	movs	r2, #1
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	f7fb fa8c 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800ddb8:	1bb9      	subs	r1, r7, r6
 800ddba:	4441      	add	r1, r8
 800ddbc:	4604      	mov	r4, r0
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	d1ea      	bne.n	800dd9a <ucdr_serialize_endian_array_char+0x16>
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	7da8      	ldrb	r0, [r5, #22]
 800ddc8:	756b      	strb	r3, [r5, #21]
 800ddca:	4058      	eors	r0, r3
 800ddcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddd0:	463a      	mov	r2, r7
 800ddd2:	68a8      	ldr	r0, [r5, #8]
 800ddd4:	4641      	mov	r1, r8
 800ddd6:	f002 fe6c 	bl	8010ab2 <memcpy>
 800ddda:	68aa      	ldr	r2, [r5, #8]
 800dddc:	692b      	ldr	r3, [r5, #16]
 800ddde:	443a      	add	r2, r7
 800dde0:	443b      	add	r3, r7
 800dde2:	60aa      	str	r2, [r5, #8]
 800dde4:	612b      	str	r3, [r5, #16]
 800dde6:	e7ed      	b.n	800ddc4 <ucdr_serialize_endian_array_char+0x40>

0800dde8 <ucdr_deserialize_endian_array_char>:
 800dde8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddec:	4619      	mov	r1, r3
 800ddee:	461f      	mov	r7, r3
 800ddf0:	4605      	mov	r5, r0
 800ddf2:	4690      	mov	r8, r2
 800ddf4:	f7fb f9e4 	bl	80091c0 <ucdr_check_buffer_available_for>
 800ddf8:	b9e0      	cbnz	r0, 800de34 <ucdr_deserialize_endian_array_char+0x4c>
 800ddfa:	463e      	mov	r6, r7
 800ddfc:	e009      	b.n	800de12 <ucdr_deserialize_endian_array_char+0x2a>
 800ddfe:	68a9      	ldr	r1, [r5, #8]
 800de00:	f002 fe57 	bl	8010ab2 <memcpy>
 800de04:	68ab      	ldr	r3, [r5, #8]
 800de06:	6928      	ldr	r0, [r5, #16]
 800de08:	4423      	add	r3, r4
 800de0a:	4420      	add	r0, r4
 800de0c:	1b36      	subs	r6, r6, r4
 800de0e:	60ab      	str	r3, [r5, #8]
 800de10:	6128      	str	r0, [r5, #16]
 800de12:	2201      	movs	r2, #1
 800de14:	4631      	mov	r1, r6
 800de16:	4628      	mov	r0, r5
 800de18:	f7fb fa5a 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800de1c:	4604      	mov	r4, r0
 800de1e:	1bb8      	subs	r0, r7, r6
 800de20:	4440      	add	r0, r8
 800de22:	4622      	mov	r2, r4
 800de24:	2c00      	cmp	r4, #0
 800de26:	d1ea      	bne.n	800ddfe <ucdr_deserialize_endian_array_char+0x16>
 800de28:	2301      	movs	r3, #1
 800de2a:	7da8      	ldrb	r0, [r5, #22]
 800de2c:	756b      	strb	r3, [r5, #21]
 800de2e:	4058      	eors	r0, r3
 800de30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de34:	463a      	mov	r2, r7
 800de36:	68a9      	ldr	r1, [r5, #8]
 800de38:	4640      	mov	r0, r8
 800de3a:	f002 fe3a 	bl	8010ab2 <memcpy>
 800de3e:	68aa      	ldr	r2, [r5, #8]
 800de40:	692b      	ldr	r3, [r5, #16]
 800de42:	443a      	add	r2, r7
 800de44:	443b      	add	r3, r7
 800de46:	60aa      	str	r2, [r5, #8]
 800de48:	612b      	str	r3, [r5, #16]
 800de4a:	e7ed      	b.n	800de28 <ucdr_deserialize_endian_array_char+0x40>

0800de4c <ucdr_serialize_array_uint8_t>:
 800de4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de50:	4688      	mov	r8, r1
 800de52:	4611      	mov	r1, r2
 800de54:	4617      	mov	r7, r2
 800de56:	4605      	mov	r5, r0
 800de58:	f7fb f9b2 	bl	80091c0 <ucdr_check_buffer_available_for>
 800de5c:	b9e0      	cbnz	r0, 800de98 <ucdr_serialize_array_uint8_t+0x4c>
 800de5e:	463e      	mov	r6, r7
 800de60:	e009      	b.n	800de76 <ucdr_serialize_array_uint8_t+0x2a>
 800de62:	68a8      	ldr	r0, [r5, #8]
 800de64:	f002 fe25 	bl	8010ab2 <memcpy>
 800de68:	68aa      	ldr	r2, [r5, #8]
 800de6a:	692b      	ldr	r3, [r5, #16]
 800de6c:	4422      	add	r2, r4
 800de6e:	4423      	add	r3, r4
 800de70:	1b36      	subs	r6, r6, r4
 800de72:	60aa      	str	r2, [r5, #8]
 800de74:	612b      	str	r3, [r5, #16]
 800de76:	4631      	mov	r1, r6
 800de78:	2201      	movs	r2, #1
 800de7a:	4628      	mov	r0, r5
 800de7c:	f7fb fa28 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800de80:	1bb9      	subs	r1, r7, r6
 800de82:	4441      	add	r1, r8
 800de84:	4604      	mov	r4, r0
 800de86:	4602      	mov	r2, r0
 800de88:	2800      	cmp	r0, #0
 800de8a:	d1ea      	bne.n	800de62 <ucdr_serialize_array_uint8_t+0x16>
 800de8c:	2301      	movs	r3, #1
 800de8e:	7da8      	ldrb	r0, [r5, #22]
 800de90:	756b      	strb	r3, [r5, #21]
 800de92:	4058      	eors	r0, r3
 800de94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de98:	463a      	mov	r2, r7
 800de9a:	68a8      	ldr	r0, [r5, #8]
 800de9c:	4641      	mov	r1, r8
 800de9e:	f002 fe08 	bl	8010ab2 <memcpy>
 800dea2:	68aa      	ldr	r2, [r5, #8]
 800dea4:	692b      	ldr	r3, [r5, #16]
 800dea6:	443a      	add	r2, r7
 800dea8:	443b      	add	r3, r7
 800deaa:	60aa      	str	r2, [r5, #8]
 800deac:	612b      	str	r3, [r5, #16]
 800deae:	e7ed      	b.n	800de8c <ucdr_serialize_array_uint8_t+0x40>

0800deb0 <ucdr_serialize_endian_array_uint8_t>:
 800deb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb4:	4619      	mov	r1, r3
 800deb6:	461f      	mov	r7, r3
 800deb8:	4605      	mov	r5, r0
 800deba:	4690      	mov	r8, r2
 800debc:	f7fb f980 	bl	80091c0 <ucdr_check_buffer_available_for>
 800dec0:	b9e0      	cbnz	r0, 800defc <ucdr_serialize_endian_array_uint8_t+0x4c>
 800dec2:	463e      	mov	r6, r7
 800dec4:	e009      	b.n	800deda <ucdr_serialize_endian_array_uint8_t+0x2a>
 800dec6:	68a8      	ldr	r0, [r5, #8]
 800dec8:	f002 fdf3 	bl	8010ab2 <memcpy>
 800decc:	68ab      	ldr	r3, [r5, #8]
 800dece:	6928      	ldr	r0, [r5, #16]
 800ded0:	4423      	add	r3, r4
 800ded2:	4420      	add	r0, r4
 800ded4:	1b36      	subs	r6, r6, r4
 800ded6:	60ab      	str	r3, [r5, #8]
 800ded8:	6128      	str	r0, [r5, #16]
 800deda:	4631      	mov	r1, r6
 800dedc:	2201      	movs	r2, #1
 800dede:	4628      	mov	r0, r5
 800dee0:	f7fb f9f6 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800dee4:	1bb9      	subs	r1, r7, r6
 800dee6:	4441      	add	r1, r8
 800dee8:	4604      	mov	r4, r0
 800deea:	4602      	mov	r2, r0
 800deec:	2800      	cmp	r0, #0
 800deee:	d1ea      	bne.n	800dec6 <ucdr_serialize_endian_array_uint8_t+0x16>
 800def0:	2301      	movs	r3, #1
 800def2:	7da8      	ldrb	r0, [r5, #22]
 800def4:	756b      	strb	r3, [r5, #21]
 800def6:	4058      	eors	r0, r3
 800def8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800defc:	463a      	mov	r2, r7
 800defe:	68a8      	ldr	r0, [r5, #8]
 800df00:	4641      	mov	r1, r8
 800df02:	f002 fdd6 	bl	8010ab2 <memcpy>
 800df06:	68aa      	ldr	r2, [r5, #8]
 800df08:	692b      	ldr	r3, [r5, #16]
 800df0a:	443a      	add	r2, r7
 800df0c:	443b      	add	r3, r7
 800df0e:	60aa      	str	r2, [r5, #8]
 800df10:	612b      	str	r3, [r5, #16]
 800df12:	e7ed      	b.n	800def0 <ucdr_serialize_endian_array_uint8_t+0x40>

0800df14 <ucdr_deserialize_array_uint8_t>:
 800df14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df18:	4688      	mov	r8, r1
 800df1a:	4611      	mov	r1, r2
 800df1c:	4617      	mov	r7, r2
 800df1e:	4605      	mov	r5, r0
 800df20:	f7fb f94e 	bl	80091c0 <ucdr_check_buffer_available_for>
 800df24:	b9e0      	cbnz	r0, 800df60 <ucdr_deserialize_array_uint8_t+0x4c>
 800df26:	463e      	mov	r6, r7
 800df28:	e009      	b.n	800df3e <ucdr_deserialize_array_uint8_t+0x2a>
 800df2a:	68a9      	ldr	r1, [r5, #8]
 800df2c:	f002 fdc1 	bl	8010ab2 <memcpy>
 800df30:	68aa      	ldr	r2, [r5, #8]
 800df32:	692b      	ldr	r3, [r5, #16]
 800df34:	4422      	add	r2, r4
 800df36:	4423      	add	r3, r4
 800df38:	1b36      	subs	r6, r6, r4
 800df3a:	60aa      	str	r2, [r5, #8]
 800df3c:	612b      	str	r3, [r5, #16]
 800df3e:	2201      	movs	r2, #1
 800df40:	4631      	mov	r1, r6
 800df42:	4628      	mov	r0, r5
 800df44:	f7fb f9c4 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800df48:	4604      	mov	r4, r0
 800df4a:	1bb8      	subs	r0, r7, r6
 800df4c:	4440      	add	r0, r8
 800df4e:	4622      	mov	r2, r4
 800df50:	2c00      	cmp	r4, #0
 800df52:	d1ea      	bne.n	800df2a <ucdr_deserialize_array_uint8_t+0x16>
 800df54:	2301      	movs	r3, #1
 800df56:	7da8      	ldrb	r0, [r5, #22]
 800df58:	756b      	strb	r3, [r5, #21]
 800df5a:	4058      	eors	r0, r3
 800df5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df60:	463a      	mov	r2, r7
 800df62:	68a9      	ldr	r1, [r5, #8]
 800df64:	4640      	mov	r0, r8
 800df66:	f002 fda4 	bl	8010ab2 <memcpy>
 800df6a:	68aa      	ldr	r2, [r5, #8]
 800df6c:	692b      	ldr	r3, [r5, #16]
 800df6e:	443a      	add	r2, r7
 800df70:	443b      	add	r3, r7
 800df72:	60aa      	str	r2, [r5, #8]
 800df74:	612b      	str	r3, [r5, #16]
 800df76:	e7ed      	b.n	800df54 <ucdr_deserialize_array_uint8_t+0x40>

0800df78 <ucdr_deserialize_endian_array_uint8_t>:
 800df78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df7c:	4619      	mov	r1, r3
 800df7e:	461f      	mov	r7, r3
 800df80:	4605      	mov	r5, r0
 800df82:	4690      	mov	r8, r2
 800df84:	f7fb f91c 	bl	80091c0 <ucdr_check_buffer_available_for>
 800df88:	b9e0      	cbnz	r0, 800dfc4 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 800df8a:	463e      	mov	r6, r7
 800df8c:	e009      	b.n	800dfa2 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 800df8e:	68a9      	ldr	r1, [r5, #8]
 800df90:	f002 fd8f 	bl	8010ab2 <memcpy>
 800df94:	68ab      	ldr	r3, [r5, #8]
 800df96:	6928      	ldr	r0, [r5, #16]
 800df98:	4423      	add	r3, r4
 800df9a:	4420      	add	r0, r4
 800df9c:	1b36      	subs	r6, r6, r4
 800df9e:	60ab      	str	r3, [r5, #8]
 800dfa0:	6128      	str	r0, [r5, #16]
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	4631      	mov	r1, r6
 800dfa6:	4628      	mov	r0, r5
 800dfa8:	f7fb f992 	bl	80092d0 <ucdr_check_final_buffer_behavior_array>
 800dfac:	4604      	mov	r4, r0
 800dfae:	1bb8      	subs	r0, r7, r6
 800dfb0:	4440      	add	r0, r8
 800dfb2:	4622      	mov	r2, r4
 800dfb4:	2c00      	cmp	r4, #0
 800dfb6:	d1ea      	bne.n	800df8e <ucdr_deserialize_endian_array_uint8_t+0x16>
 800dfb8:	2301      	movs	r3, #1
 800dfba:	7da8      	ldrb	r0, [r5, #22]
 800dfbc:	756b      	strb	r3, [r5, #21]
 800dfbe:	4058      	eors	r0, r3
 800dfc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfc4:	463a      	mov	r2, r7
 800dfc6:	68a9      	ldr	r1, [r5, #8]
 800dfc8:	4640      	mov	r0, r8
 800dfca:	f002 fd72 	bl	8010ab2 <memcpy>
 800dfce:	68aa      	ldr	r2, [r5, #8]
 800dfd0:	692b      	ldr	r3, [r5, #16]
 800dfd2:	443a      	add	r2, r7
 800dfd4:	443b      	add	r3, r7
 800dfd6:	60aa      	str	r2, [r5, #8]
 800dfd8:	612b      	str	r3, [r5, #16]
 800dfda:	e7ed      	b.n	800dfb8 <ucdr_deserialize_endian_array_uint8_t+0x40>

0800dfdc <ucdr_serialize_sequence_char>:
 800dfdc:	b570      	push	{r4, r5, r6, lr}
 800dfde:	4615      	mov	r5, r2
 800dfe0:	460e      	mov	r6, r1
 800dfe2:	7d01      	ldrb	r1, [r0, #20]
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	f7fa fc41 	bl	800886c <ucdr_serialize_endian_uint32_t>
 800dfea:	b90d      	cbnz	r5, 800dff0 <ucdr_serialize_sequence_char+0x14>
 800dfec:	2001      	movs	r0, #1
 800dfee:	bd70      	pop	{r4, r5, r6, pc}
 800dff0:	7d21      	ldrb	r1, [r4, #20]
 800dff2:	462b      	mov	r3, r5
 800dff4:	4632      	mov	r2, r6
 800dff6:	4620      	mov	r0, r4
 800dff8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dffc:	f7ff bec2 	b.w	800dd84 <ucdr_serialize_endian_array_char>

0800e000 <ucdr_deserialize_sequence_char>:
 800e000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e004:	461d      	mov	r5, r3
 800e006:	4616      	mov	r6, r2
 800e008:	460f      	mov	r7, r1
 800e00a:	461a      	mov	r2, r3
 800e00c:	7d01      	ldrb	r1, [r0, #20]
 800e00e:	4604      	mov	r4, r0
 800e010:	f7fa fd54 	bl	8008abc <ucdr_deserialize_endian_uint32_t>
 800e014:	682b      	ldr	r3, [r5, #0]
 800e016:	429e      	cmp	r6, r3
 800e018:	bf3c      	itt	cc
 800e01a:	2201      	movcc	r2, #1
 800e01c:	75a2      	strbcc	r2, [r4, #22]
 800e01e:	b913      	cbnz	r3, 800e026 <ucdr_deserialize_sequence_char+0x26>
 800e020:	2001      	movs	r0, #1
 800e022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e026:	7d21      	ldrb	r1, [r4, #20]
 800e028:	463a      	mov	r2, r7
 800e02a:	4620      	mov	r0, r4
 800e02c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e030:	f7ff beda 	b.w	800dde8 <ucdr_deserialize_endian_array_char>

0800e034 <ucdr_serialize_sequence_uint8_t>:
 800e034:	b570      	push	{r4, r5, r6, lr}
 800e036:	4615      	mov	r5, r2
 800e038:	460e      	mov	r6, r1
 800e03a:	7d01      	ldrb	r1, [r0, #20]
 800e03c:	4604      	mov	r4, r0
 800e03e:	f7fa fc15 	bl	800886c <ucdr_serialize_endian_uint32_t>
 800e042:	b90d      	cbnz	r5, 800e048 <ucdr_serialize_sequence_uint8_t+0x14>
 800e044:	2001      	movs	r0, #1
 800e046:	bd70      	pop	{r4, r5, r6, pc}
 800e048:	7d21      	ldrb	r1, [r4, #20]
 800e04a:	462b      	mov	r3, r5
 800e04c:	4632      	mov	r2, r6
 800e04e:	4620      	mov	r0, r4
 800e050:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e054:	f7ff bf2c 	b.w	800deb0 <ucdr_serialize_endian_array_uint8_t>

0800e058 <ucdr_deserialize_sequence_uint8_t>:
 800e058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e05c:	461d      	mov	r5, r3
 800e05e:	4616      	mov	r6, r2
 800e060:	460f      	mov	r7, r1
 800e062:	461a      	mov	r2, r3
 800e064:	7d01      	ldrb	r1, [r0, #20]
 800e066:	4604      	mov	r4, r0
 800e068:	f7fa fd28 	bl	8008abc <ucdr_deserialize_endian_uint32_t>
 800e06c:	682b      	ldr	r3, [r5, #0]
 800e06e:	429e      	cmp	r6, r3
 800e070:	bf3c      	itt	cc
 800e072:	2201      	movcc	r2, #1
 800e074:	75a2      	strbcc	r2, [r4, #22]
 800e076:	b913      	cbnz	r3, 800e07e <ucdr_deserialize_sequence_uint8_t+0x26>
 800e078:	2001      	movs	r0, #1
 800e07a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e07e:	7d21      	ldrb	r1, [r4, #20]
 800e080:	463a      	mov	r2, r7
 800e082:	4620      	mov	r0, r4
 800e084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e088:	f7ff bf76 	b.w	800df78 <ucdr_deserialize_endian_array_uint8_t>

0800e08c <ucdr_serialize_string>:
 800e08c:	b510      	push	{r4, lr}
 800e08e:	b082      	sub	sp, #8
 800e090:	4604      	mov	r4, r0
 800e092:	4608      	mov	r0, r1
 800e094:	9101      	str	r1, [sp, #4]
 800e096:	f7f2 f8a5 	bl	80001e4 <strlen>
 800e09a:	9901      	ldr	r1, [sp, #4]
 800e09c:	1c42      	adds	r2, r0, #1
 800e09e:	4620      	mov	r0, r4
 800e0a0:	b002      	add	sp, #8
 800e0a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0a6:	f7ff bf99 	b.w	800dfdc <ucdr_serialize_sequence_char>
 800e0aa:	bf00      	nop

0800e0ac <ucdr_deserialize_string>:
 800e0ac:	b500      	push	{lr}
 800e0ae:	b083      	sub	sp, #12
 800e0b0:	ab01      	add	r3, sp, #4
 800e0b2:	f7ff ffa5 	bl	800e000 <ucdr_deserialize_sequence_char>
 800e0b6:	b003      	add	sp, #12
 800e0b8:	f85d fb04 	ldr.w	pc, [sp], #4

0800e0bc <get_custom_error>:
 800e0bc:	4b01      	ldr	r3, [pc, #4]	@ (800e0c4 <get_custom_error+0x8>)
 800e0be:	7818      	ldrb	r0, [r3, #0]
 800e0c0:	4770      	bx	lr
 800e0c2:	bf00      	nop
 800e0c4:	2000db90 	.word	0x2000db90

0800e0c8 <recv_custom_msg>:
 800e0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0cc:	4693      	mov	fp, r2
 800e0ce:	b089      	sub	sp, #36	@ 0x24
 800e0d0:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 800e0d4:	9305      	str	r3, [sp, #20]
 800e0d6:	468a      	mov	sl, r1
 800e0d8:	2100      	movs	r1, #0
 800e0da:	4604      	mov	r4, r0
 800e0dc:	f88d 101e 	strb.w	r1, [sp, #30]
 800e0e0:	b322      	cbz	r2, 800e12c <recv_custom_msg+0x64>
 800e0e2:	f200 2902 	addw	r9, r0, #514	@ 0x202
 800e0e6:	f10d 081f 	add.w	r8, sp, #31
 800e0ea:	af05      	add	r7, sp, #20
 800e0ec:	f10d 061e 	add.w	r6, sp, #30
 800e0f0:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800e0f4:	e002      	b.n	800e0fc <recv_custom_msg+0x34>
 800e0f6:	9b05      	ldr	r3, [sp, #20]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	dd0f      	ble.n	800e11c <recv_custom_msg+0x54>
 800e0fc:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 800e100:	4623      	mov	r3, r4
 800e102:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800e106:	e9cd 5600 	strd	r5, r6, [sp]
 800e10a:	4622      	mov	r2, r4
 800e10c:	4648      	mov	r0, r9
 800e10e:	f001 f8f3 	bl	800f2f8 <uxr_read_framed_msg>
 800e112:	2800      	cmp	r0, #0
 800e114:	d0ef      	beq.n	800e0f6 <recv_custom_msg+0x2e>
 800e116:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800e11a:	b1b3      	cbz	r3, 800e14a <recv_custom_msg+0x82>
 800e11c:	4b0f      	ldr	r3, [pc, #60]	@ (800e15c <recv_custom_msg+0x94>)
 800e11e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800e122:	701a      	strb	r2, [r3, #0]
 800e124:	2000      	movs	r0, #0
 800e126:	b009      	add	sp, #36	@ 0x24
 800e128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e12c:	f10d 021f 	add.w	r2, sp, #31
 800e130:	9200      	str	r2, [sp, #0]
 800e132:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 800e136:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e13a:	4601      	mov	r1, r0
 800e13c:	47a8      	blx	r5
 800e13e:	2800      	cmp	r0, #0
 800e140:	d0ec      	beq.n	800e11c <recv_custom_msg+0x54>
 800e142:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d1e8      	bne.n	800e11c <recv_custom_msg+0x54>
 800e14a:	f8cb 0000 	str.w	r0, [fp]
 800e14e:	2001      	movs	r0, #1
 800e150:	f8ca 4000 	str.w	r4, [sl]
 800e154:	b009      	add	sp, #36	@ 0x24
 800e156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e15a:	bf00      	nop
 800e15c:	2000db90 	.word	0x2000db90

0800e160 <send_custom_msg>:
 800e160:	b530      	push	{r4, r5, lr}
 800e162:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 800e166:	b087      	sub	sp, #28
 800e168:	4615      	mov	r5, r2
 800e16a:	b974      	cbnz	r4, 800e18a <send_custom_msg+0x2a>
 800e16c:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 800e170:	f10d 0317 	add.w	r3, sp, #23
 800e174:	47a0      	blx	r4
 800e176:	b108      	cbz	r0, 800e17c <send_custom_msg+0x1c>
 800e178:	42a8      	cmp	r0, r5
 800e17a:	d015      	beq.n	800e1a8 <send_custom_msg+0x48>
 800e17c:	4b0c      	ldr	r3, [pc, #48]	@ (800e1b0 <send_custom_msg+0x50>)
 800e17e:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800e182:	701a      	strb	r2, [r3, #0]
 800e184:	2000      	movs	r0, #0
 800e186:	b007      	add	sp, #28
 800e188:	bd30      	pop	{r4, r5, pc}
 800e18a:	460b      	mov	r3, r1
 800e18c:	2200      	movs	r2, #0
 800e18e:	f10d 0117 	add.w	r1, sp, #23
 800e192:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e196:	4602      	mov	r2, r0
 800e198:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 800e19c:	9500      	str	r5, [sp, #0]
 800e19e:	f200 2002 	addw	r0, r0, #514	@ 0x202
 800e1a2:	f000 feb1 	bl	800ef08 <uxr_write_framed_msg>
 800e1a6:	e7e6      	b.n	800e176 <send_custom_msg+0x16>
 800e1a8:	2001      	movs	r0, #1
 800e1aa:	b007      	add	sp, #28
 800e1ac:	bd30      	pop	{r4, r5, pc}
 800e1ae:	bf00      	nop
 800e1b0:	2000db90 	.word	0x2000db90

0800e1b4 <uxr_set_custom_transport_callbacks>:
 800e1b4:	b410      	push	{r4}
 800e1b6:	9c01      	ldr	r4, [sp, #4]
 800e1b8:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 800e1bc:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 800e1c0:	9b02      	ldr	r3, [sp, #8]
 800e1c2:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 800e1c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1ca:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 800e1ce:	4770      	bx	lr

0800e1d0 <uxr_init_custom_transport>:
 800e1d0:	b538      	push	{r3, r4, r5, lr}
 800e1d2:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 800e1d6:	b303      	cbz	r3, 800e21a <uxr_init_custom_transport+0x4a>
 800e1d8:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 800e1dc:	4604      	mov	r4, r0
 800e1de:	b1e2      	cbz	r2, 800e21a <uxr_init_custom_transport+0x4a>
 800e1e0:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 800e1e4:	b1ca      	cbz	r2, 800e21a <uxr_init_custom_transport+0x4a>
 800e1e6:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 800e1ea:	b1b2      	cbz	r2, 800e21a <uxr_init_custom_transport+0x4a>
 800e1ec:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 800e1f0:	4798      	blx	r3
 800e1f2:	4605      	mov	r5, r0
 800e1f4:	b188      	cbz	r0, 800e21a <uxr_init_custom_transport+0x4a>
 800e1f6:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 800e1fa:	b98b      	cbnz	r3, 800e220 <uxr_init_custom_transport+0x50>
 800e1fc:	490b      	ldr	r1, [pc, #44]	@ (800e22c <uxr_init_custom_transport+0x5c>)
 800e1fe:	4b0c      	ldr	r3, [pc, #48]	@ (800e230 <uxr_init_custom_transport+0x60>)
 800e200:	4a0c      	ldr	r2, [pc, #48]	@ (800e234 <uxr_init_custom_transport+0x64>)
 800e202:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 800e206:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e20a:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 800e20e:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 800e212:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 800e216:	4628      	mov	r0, r5
 800e218:	bd38      	pop	{r3, r4, r5, pc}
 800e21a:	2500      	movs	r5, #0
 800e21c:	4628      	mov	r0, r5
 800e21e:	bd38      	pop	{r3, r4, r5, pc}
 800e220:	2100      	movs	r1, #0
 800e222:	f204 2002 	addw	r0, r4, #514	@ 0x202
 800e226:	f000 fe69 	bl	800eefc <uxr_init_framing_io>
 800e22a:	e7e7      	b.n	800e1fc <uxr_init_custom_transport+0x2c>
 800e22c:	0800e161 	.word	0x0800e161
 800e230:	0800e0c9 	.word	0x0800e0c9
 800e234:	0800e0bd 	.word	0x0800e0bd

0800e238 <uxr_close_custom_transport>:
 800e238:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 800e23c:	4718      	bx	r3
 800e23e:	bf00      	nop

0800e240 <uxr_init_input_best_effort_stream>:
 800e240:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e244:	8003      	strh	r3, [r0, #0]
 800e246:	4770      	bx	lr

0800e248 <uxr_reset_input_best_effort_stream>:
 800e248:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e24c:	8003      	strh	r3, [r0, #0]
 800e24e:	4770      	bx	lr

0800e250 <uxr_receive_best_effort_message>:
 800e250:	b538      	push	{r3, r4, r5, lr}
 800e252:	4604      	mov	r4, r0
 800e254:	8800      	ldrh	r0, [r0, #0]
 800e256:	460d      	mov	r5, r1
 800e258:	f000 fe38 	bl	800eecc <uxr_seq_num_cmp>
 800e25c:	4603      	mov	r3, r0
 800e25e:	2b00      	cmp	r3, #0
 800e260:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 800e264:	bfb8      	it	lt
 800e266:	8025      	strhlt	r5, [r4, #0]
 800e268:	bd38      	pop	{r3, r4, r5, pc}
 800e26a:	bf00      	nop

0800e26c <on_full_input_buffer>:
 800e26c:	b570      	push	{r4, r5, r6, lr}
 800e26e:	4605      	mov	r5, r0
 800e270:	460c      	mov	r4, r1
 800e272:	682b      	ldr	r3, [r5, #0]
 800e274:	6809      	ldr	r1, [r1, #0]
 800e276:	8920      	ldrh	r0, [r4, #8]
 800e278:	6862      	ldr	r2, [r4, #4]
 800e27a:	fbb2 f2f0 	udiv	r2, r2, r0
 800e27e:	eba3 0c01 	sub.w	ip, r3, r1
 800e282:	fbbc fcf2 	udiv	ip, ip, r2
 800e286:	f10c 0c01 	add.w	ip, ip, #1
 800e28a:	fa1f f38c 	uxth.w	r3, ip
 800e28e:	fbb3 f6f0 	udiv	r6, r3, r0
 800e292:	fb00 3316 	mls	r3, r0, r6, r3
 800e296:	b29b      	uxth	r3, r3
 800e298:	fb02 f303 	mul.w	r3, r2, r3
 800e29c:	1d18      	adds	r0, r3, #4
 800e29e:	4408      	add	r0, r1
 800e2a0:	7d26      	ldrb	r6, [r4, #20]
 800e2a2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e2a6:	b116      	cbz	r6, 800e2ae <on_full_input_buffer+0x42>
 800e2a8:	2600      	movs	r6, #0
 800e2aa:	f840 6c04 	str.w	r6, [r0, #-4]
 800e2ae:	2a03      	cmp	r2, #3
 800e2b0:	d801      	bhi.n	800e2b6 <on_full_input_buffer+0x4a>
 800e2b2:	2001      	movs	r0, #1
 800e2b4:	bd70      	pop	{r4, r5, r6, pc}
 800e2b6:	3308      	adds	r3, #8
 800e2b8:	4419      	add	r1, r3
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	692b      	ldr	r3, [r5, #16]
 800e2be:	3a04      	subs	r2, #4
 800e2c0:	f7fa ffca 	bl	8009258 <ucdr_init_buffer_origin>
 800e2c4:	4628      	mov	r0, r5
 800e2c6:	4903      	ldr	r1, [pc, #12]	@ (800e2d4 <on_full_input_buffer+0x68>)
 800e2c8:	4622      	mov	r2, r4
 800e2ca:	f7fa ffa1 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800e2ce:	2000      	movs	r0, #0
 800e2d0:	bd70      	pop	{r4, r5, r6, pc}
 800e2d2:	bf00      	nop
 800e2d4:	0800e26d 	.word	0x0800e26d

0800e2d8 <uxr_init_input_reliable_stream>:
 800e2d8:	b500      	push	{lr}
 800e2da:	e9c0 1200 	strd	r1, r2, [r0]
 800e2de:	f04f 0e00 	mov.w	lr, #0
 800e2e2:	9a01      	ldr	r2, [sp, #4]
 800e2e4:	8103      	strh	r3, [r0, #8]
 800e2e6:	6102      	str	r2, [r0, #16]
 800e2e8:	f880 e014 	strb.w	lr, [r0, #20]
 800e2ec:	b1d3      	cbz	r3, 800e324 <uxr_init_input_reliable_stream+0x4c>
 800e2ee:	f8c1 e000 	str.w	lr, [r1]
 800e2f2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e2f6:	f1bc 0f01 	cmp.w	ip, #1
 800e2fa:	d913      	bls.n	800e324 <uxr_init_input_reliable_stream+0x4c>
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	fbb3 f1fc 	udiv	r1, r3, ip
 800e302:	fb0c 3111 	mls	r1, ip, r1, r3
 800e306:	b289      	uxth	r1, r1
 800e308:	6842      	ldr	r2, [r0, #4]
 800e30a:	fbb2 f2fc 	udiv	r2, r2, ip
 800e30e:	fb01 f202 	mul.w	r2, r1, r2
 800e312:	6801      	ldr	r1, [r0, #0]
 800e314:	f841 e002 	str.w	lr, [r1, r2]
 800e318:	3301      	adds	r3, #1
 800e31a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e31e:	b29b      	uxth	r3, r3
 800e320:	459c      	cmp	ip, r3
 800e322:	d8ec      	bhi.n	800e2fe <uxr_init_input_reliable_stream+0x26>
 800e324:	f04f 33ff 	mov.w	r3, #4294967295
 800e328:	60c3      	str	r3, [r0, #12]
 800e32a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e32e:	bf00      	nop

0800e330 <uxr_reset_input_reliable_stream>:
 800e330:	8901      	ldrh	r1, [r0, #8]
 800e332:	b1e9      	cbz	r1, 800e370 <uxr_reset_input_reliable_stream+0x40>
 800e334:	f04f 0c00 	mov.w	ip, #0
 800e338:	b500      	push	{lr}
 800e33a:	4663      	mov	r3, ip
 800e33c:	46e6      	mov	lr, ip
 800e33e:	fbb3 f2f1 	udiv	r2, r3, r1
 800e342:	fb01 3312 	mls	r3, r1, r2, r3
 800e346:	b29b      	uxth	r3, r3
 800e348:	6842      	ldr	r2, [r0, #4]
 800e34a:	fbb2 f2f1 	udiv	r2, r2, r1
 800e34e:	fb02 f303 	mul.w	r3, r2, r3
 800e352:	6802      	ldr	r2, [r0, #0]
 800e354:	f842 e003 	str.w	lr, [r2, r3]
 800e358:	f10c 0c01 	add.w	ip, ip, #1
 800e35c:	8901      	ldrh	r1, [r0, #8]
 800e35e:	fa1f f38c 	uxth.w	r3, ip
 800e362:	4299      	cmp	r1, r3
 800e364:	d8eb      	bhi.n	800e33e <uxr_reset_input_reliable_stream+0xe>
 800e366:	f04f 33ff 	mov.w	r3, #4294967295
 800e36a:	60c3      	str	r3, [r0, #12]
 800e36c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e370:	f04f 33ff 	mov.w	r3, #4294967295
 800e374:	60c3      	str	r3, [r0, #12]
 800e376:	4770      	bx	lr

0800e378 <uxr_receive_reliable_message>:
 800e378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e37c:	4604      	mov	r4, r0
 800e37e:	460d      	mov	r5, r1
 800e380:	8901      	ldrh	r1, [r0, #8]
 800e382:	8980      	ldrh	r0, [r0, #12]
 800e384:	4690      	mov	r8, r2
 800e386:	461f      	mov	r7, r3
 800e388:	f000 fd98 	bl	800eebc <uxr_seq_num_add>
 800e38c:	4629      	mov	r1, r5
 800e38e:	4606      	mov	r6, r0
 800e390:	89a0      	ldrh	r0, [r4, #12]
 800e392:	f000 fd9b 	bl	800eecc <uxr_seq_num_cmp>
 800e396:	2800      	cmp	r0, #0
 800e398:	db0a      	blt.n	800e3b0 <uxr_receive_reliable_message+0x38>
 800e39a:	2600      	movs	r6, #0
 800e39c:	89e0      	ldrh	r0, [r4, #14]
 800e39e:	4629      	mov	r1, r5
 800e3a0:	f000 fd94 	bl	800eecc <uxr_seq_num_cmp>
 800e3a4:	2800      	cmp	r0, #0
 800e3a6:	da00      	bge.n	800e3aa <uxr_receive_reliable_message+0x32>
 800e3a8:	81e5      	strh	r5, [r4, #14]
 800e3aa:	4630      	mov	r0, r6
 800e3ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	4629      	mov	r1, r5
 800e3b4:	f000 fd8a 	bl	800eecc <uxr_seq_num_cmp>
 800e3b8:	2800      	cmp	r0, #0
 800e3ba:	dbee      	blt.n	800e39a <uxr_receive_reliable_message+0x22>
 800e3bc:	6923      	ldr	r3, [r4, #16]
 800e3be:	4640      	mov	r0, r8
 800e3c0:	4798      	blx	r3
 800e3c2:	2101      	movs	r1, #1
 800e3c4:	4681      	mov	r9, r0
 800e3c6:	89a0      	ldrh	r0, [r4, #12]
 800e3c8:	f000 fd78 	bl	800eebc <uxr_seq_num_add>
 800e3cc:	f1b9 0f00 	cmp.w	r9, #0
 800e3d0:	d101      	bne.n	800e3d6 <uxr_receive_reliable_message+0x5e>
 800e3d2:	4285      	cmp	r5, r0
 800e3d4:	d047      	beq.n	800e466 <uxr_receive_reliable_message+0xee>
 800e3d6:	8922      	ldrh	r2, [r4, #8]
 800e3d8:	fbb5 f0f2 	udiv	r0, r5, r2
 800e3dc:	fb02 5010 	mls	r0, r2, r0, r5
 800e3e0:	b280      	uxth	r0, r0
 800e3e2:	6863      	ldr	r3, [r4, #4]
 800e3e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e3e8:	fb00 f303 	mul.w	r3, r0, r3
 800e3ec:	6820      	ldr	r0, [r4, #0]
 800e3ee:	3304      	adds	r3, #4
 800e3f0:	4418      	add	r0, r3
 800e3f2:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d1cf      	bne.n	800e39a <uxr_receive_reliable_message+0x22>
 800e3fa:	4641      	mov	r1, r8
 800e3fc:	463a      	mov	r2, r7
 800e3fe:	f002 fb58 	bl	8010ab2 <memcpy>
 800e402:	8921      	ldrh	r1, [r4, #8]
 800e404:	fbb5 f2f1 	udiv	r2, r5, r1
 800e408:	fb01 5212 	mls	r2, r1, r2, r5
 800e40c:	b292      	uxth	r2, r2
 800e40e:	6863      	ldr	r3, [r4, #4]
 800e410:	fbb3 f3f1 	udiv	r3, r3, r1
 800e414:	fb02 f303 	mul.w	r3, r2, r3
 800e418:	6822      	ldr	r2, [r4, #0]
 800e41a:	50d7      	str	r7, [r2, r3]
 800e41c:	9a08      	ldr	r2, [sp, #32]
 800e41e:	2301      	movs	r3, #1
 800e420:	7013      	strb	r3, [r2, #0]
 800e422:	f1b9 0f00 	cmp.w	r9, #0
 800e426:	d0b8      	beq.n	800e39a <uxr_receive_reliable_message+0x22>
 800e428:	89a6      	ldrh	r6, [r4, #12]
 800e42a:	4630      	mov	r0, r6
 800e42c:	2101      	movs	r1, #1
 800e42e:	f000 fd45 	bl	800eebc <uxr_seq_num_add>
 800e432:	8922      	ldrh	r2, [r4, #8]
 800e434:	6863      	ldr	r3, [r4, #4]
 800e436:	fbb3 f3f2 	udiv	r3, r3, r2
 800e43a:	4606      	mov	r6, r0
 800e43c:	fbb0 f0f2 	udiv	r0, r0, r2
 800e440:	fb02 6010 	mls	r0, r2, r0, r6
 800e444:	b280      	uxth	r0, r0
 800e446:	fb00 f303 	mul.w	r3, r0, r3
 800e44a:	6820      	ldr	r0, [r4, #0]
 800e44c:	3304      	adds	r3, #4
 800e44e:	4418      	add	r0, r3
 800e450:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d0a0      	beq.n	800e39a <uxr_receive_reliable_message+0x22>
 800e458:	6923      	ldr	r3, [r4, #16]
 800e45a:	4798      	blx	r3
 800e45c:	2802      	cmp	r0, #2
 800e45e:	d008      	beq.n	800e472 <uxr_receive_reliable_message+0xfa>
 800e460:	2801      	cmp	r0, #1
 800e462:	d0e2      	beq.n	800e42a <uxr_receive_reliable_message+0xb2>
 800e464:	e799      	b.n	800e39a <uxr_receive_reliable_message+0x22>
 800e466:	9b08      	ldr	r3, [sp, #32]
 800e468:	81a5      	strh	r5, [r4, #12]
 800e46a:	2601      	movs	r6, #1
 800e46c:	f883 9000 	strb.w	r9, [r3]
 800e470:	e794      	b.n	800e39c <uxr_receive_reliable_message+0x24>
 800e472:	2601      	movs	r6, #1
 800e474:	e792      	b.n	800e39c <uxr_receive_reliable_message+0x24>
 800e476:	bf00      	nop

0800e478 <uxr_next_input_reliable_buffer_available>:
 800e478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e47c:	4604      	mov	r4, r0
 800e47e:	460f      	mov	r7, r1
 800e480:	8980      	ldrh	r0, [r0, #12]
 800e482:	2101      	movs	r1, #1
 800e484:	4690      	mov	r8, r2
 800e486:	f000 fd19 	bl	800eebc <uxr_seq_num_add>
 800e48a:	8922      	ldrh	r2, [r4, #8]
 800e48c:	fbb0 f6f2 	udiv	r6, r0, r2
 800e490:	fb02 0616 	mls	r6, r2, r6, r0
 800e494:	b2b6      	uxth	r6, r6
 800e496:	6863      	ldr	r3, [r4, #4]
 800e498:	fbb3 f3f2 	udiv	r3, r3, r2
 800e49c:	fb06 f303 	mul.w	r3, r6, r3
 800e4a0:	6826      	ldr	r6, [r4, #0]
 800e4a2:	3304      	adds	r3, #4
 800e4a4:	441e      	add	r6, r3
 800e4a6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 800e4aa:	f1b9 0f00 	cmp.w	r9, #0
 800e4ae:	d023      	beq.n	800e4f8 <uxr_next_input_reliable_buffer_available+0x80>
 800e4b0:	6923      	ldr	r3, [r4, #16]
 800e4b2:	4605      	mov	r5, r0
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	4798      	blx	r3
 800e4b8:	4682      	mov	sl, r0
 800e4ba:	b300      	cbz	r0, 800e4fe <uxr_next_input_reliable_buffer_available+0x86>
 800e4bc:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 800e4c0:	2101      	movs	r1, #1
 800e4c2:	4650      	mov	r0, sl
 800e4c4:	f000 fcfa 	bl	800eebc <uxr_seq_num_add>
 800e4c8:	8921      	ldrh	r1, [r4, #8]
 800e4ca:	fbb0 f2f1 	udiv	r2, r0, r1
 800e4ce:	4682      	mov	sl, r0
 800e4d0:	fb01 0212 	mls	r2, r1, r2, r0
 800e4d4:	e9d4 0300 	ldrd	r0, r3, [r4]
 800e4d8:	b292      	uxth	r2, r2
 800e4da:	fbb3 f3f1 	udiv	r3, r3, r1
 800e4de:	fb02 f303 	mul.w	r3, r2, r3
 800e4e2:	3304      	adds	r3, #4
 800e4e4:	4418      	add	r0, r3
 800e4e6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e4ea:	b12b      	cbz	r3, 800e4f8 <uxr_next_input_reliable_buffer_available+0x80>
 800e4ec:	6923      	ldr	r3, [r4, #16]
 800e4ee:	4798      	blx	r3
 800e4f0:	2802      	cmp	r0, #2
 800e4f2:	d01b      	beq.n	800e52c <uxr_next_input_reliable_buffer_available+0xb4>
 800e4f4:	2801      	cmp	r0, #1
 800e4f6:	d0e3      	beq.n	800e4c0 <uxr_next_input_reliable_buffer_available+0x48>
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4fe:	464a      	mov	r2, r9
 800e500:	4631      	mov	r1, r6
 800e502:	4638      	mov	r0, r7
 800e504:	f7fa feb0 	bl	8009268 <ucdr_init_buffer>
 800e508:	8921      	ldrh	r1, [r4, #8]
 800e50a:	fbb5 f2f1 	udiv	r2, r5, r1
 800e50e:	fb01 5212 	mls	r2, r1, r2, r5
 800e512:	b292      	uxth	r2, r2
 800e514:	6863      	ldr	r3, [r4, #4]
 800e516:	fbb3 f3f1 	udiv	r3, r3, r1
 800e51a:	fb02 f303 	mul.w	r3, r2, r3
 800e51e:	6822      	ldr	r2, [r4, #0]
 800e520:	f842 a003 	str.w	sl, [r2, r3]
 800e524:	2001      	movs	r0, #1
 800e526:	81a5      	strh	r5, [r4, #12]
 800e528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e52c:	8920      	ldrh	r0, [r4, #8]
 800e52e:	fbb5 f3f0 	udiv	r3, r5, r0
 800e532:	fb00 5513 	mls	r5, r0, r3, r5
 800e536:	b2ad      	uxth	r5, r5
 800e538:	6863      	ldr	r3, [r4, #4]
 800e53a:	fbb3 f3f0 	udiv	r3, r3, r0
 800e53e:	fb03 f505 	mul.w	r5, r3, r5
 800e542:	6823      	ldr	r3, [r4, #0]
 800e544:	2000      	movs	r0, #0
 800e546:	5158      	str	r0, [r3, r5]
 800e548:	eb06 0108 	add.w	r1, r6, r8
 800e54c:	eba9 0208 	sub.w	r2, r9, r8
 800e550:	4638      	mov	r0, r7
 800e552:	f7fa fe89 	bl	8009268 <ucdr_init_buffer>
 800e556:	4638      	mov	r0, r7
 800e558:	4903      	ldr	r1, [pc, #12]	@ (800e568 <uxr_next_input_reliable_buffer_available+0xf0>)
 800e55a:	4622      	mov	r2, r4
 800e55c:	f7fa fe58 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800e560:	f8a4 a00c 	strh.w	sl, [r4, #12]
 800e564:	2001      	movs	r0, #1
 800e566:	e7c8      	b.n	800e4fa <uxr_next_input_reliable_buffer_available+0x82>
 800e568:	0800e26d 	.word	0x0800e26d

0800e56c <uxr_process_heartbeat>:
 800e56c:	b538      	push	{r3, r4, r5, lr}
 800e56e:	4611      	mov	r1, r2
 800e570:	4604      	mov	r4, r0
 800e572:	89c0      	ldrh	r0, [r0, #14]
 800e574:	4615      	mov	r5, r2
 800e576:	f000 fca9 	bl	800eecc <uxr_seq_num_cmp>
 800e57a:	2800      	cmp	r0, #0
 800e57c:	bfb8      	it	lt
 800e57e:	81e5      	strhlt	r5, [r4, #14]
 800e580:	bd38      	pop	{r3, r4, r5, pc}
 800e582:	bf00      	nop

0800e584 <uxr_compute_acknack>:
 800e584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e588:	8903      	ldrh	r3, [r0, #8]
 800e58a:	8985      	ldrh	r5, [r0, #12]
 800e58c:	4604      	mov	r4, r0
 800e58e:	460e      	mov	r6, r1
 800e590:	b1d3      	cbz	r3, 800e5c8 <uxr_compute_acknack+0x44>
 800e592:	4628      	mov	r0, r5
 800e594:	2701      	movs	r7, #1
 800e596:	e003      	b.n	800e5a0 <uxr_compute_acknack+0x1c>
 800e598:	4567      	cmp	r7, ip
 800e59a:	d215      	bcs.n	800e5c8 <uxr_compute_acknack+0x44>
 800e59c:	89a0      	ldrh	r0, [r4, #12]
 800e59e:	3701      	adds	r7, #1
 800e5a0:	b2b9      	uxth	r1, r7
 800e5a2:	f000 fc8b 	bl	800eebc <uxr_seq_num_add>
 800e5a6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800e5aa:	fbb0 f3fc 	udiv	r3, r0, ip
 800e5ae:	fb0c 0313 	mls	r3, ip, r3, r0
 800e5b2:	b29a      	uxth	r2, r3
 800e5b4:	e9d4 1300 	ldrd	r1, r3, [r4]
 800e5b8:	fbb3 f3fc 	udiv	r3, r3, ip
 800e5bc:	fb02 f303 	mul.w	r3, r2, r3
 800e5c0:	58cb      	ldr	r3, [r1, r3]
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d1e8      	bne.n	800e598 <uxr_compute_acknack+0x14>
 800e5c6:	4605      	mov	r5, r0
 800e5c8:	8035      	strh	r5, [r6, #0]
 800e5ca:	2101      	movs	r1, #1
 800e5cc:	4628      	mov	r0, r5
 800e5ce:	89e7      	ldrh	r7, [r4, #14]
 800e5d0:	f000 fc78 	bl	800eec4 <uxr_seq_num_sub>
 800e5d4:	4601      	mov	r1, r0
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	f000 fc74 	bl	800eec4 <uxr_seq_num_sub>
 800e5dc:	4605      	mov	r5, r0
 800e5de:	b318      	cbz	r0, 800e628 <uxr_compute_acknack+0xa4>
 800e5e0:	f04f 0900 	mov.w	r9, #0
 800e5e4:	464f      	mov	r7, r9
 800e5e6:	f04f 0801 	mov.w	r8, #1
 800e5ea:	fa1f f189 	uxth.w	r1, r9
 800e5ee:	8830      	ldrh	r0, [r6, #0]
 800e5f0:	f000 fc64 	bl	800eebc <uxr_seq_num_add>
 800e5f4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800e5f8:	fbb0 f3fc 	udiv	r3, r0, ip
 800e5fc:	e9d4 1200 	ldrd	r1, r2, [r4]
 800e600:	fb03 001c 	mls	r0, r3, ip, r0
 800e604:	b283      	uxth	r3, r0
 800e606:	fbb2 f2fc 	udiv	r2, r2, ip
 800e60a:	fb02 f303 	mul.w	r3, r2, r3
 800e60e:	fa08 f209 	lsl.w	r2, r8, r9
 800e612:	58cb      	ldr	r3, [r1, r3]
 800e614:	f109 0901 	add.w	r9, r9, #1
 800e618:	b90b      	cbnz	r3, 800e61e <uxr_compute_acknack+0x9a>
 800e61a:	4317      	orrs	r7, r2
 800e61c:	b2bf      	uxth	r7, r7
 800e61e:	454d      	cmp	r5, r9
 800e620:	d1e3      	bne.n	800e5ea <uxr_compute_acknack+0x66>
 800e622:	4638      	mov	r0, r7
 800e624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e628:	4607      	mov	r7, r0
 800e62a:	4638      	mov	r0, r7
 800e62c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800e630 <uxr_init_output_best_effort_stream>:
 800e630:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 800e634:	e9c0 3201 	strd	r3, r2, [r0, #4]
 800e638:	6001      	str	r1, [r0, #0]
 800e63a:	7303      	strb	r3, [r0, #12]
 800e63c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 800e640:	4770      	bx	lr
 800e642:	bf00      	nop

0800e644 <uxr_reset_output_best_effort_stream>:
 800e644:	7b02      	ldrb	r2, [r0, #12]
 800e646:	6042      	str	r2, [r0, #4]
 800e648:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e64c:	81c3      	strh	r3, [r0, #14]
 800e64e:	4770      	bx	lr

0800e650 <uxr_prepare_best_effort_buffer_to_write>:
 800e650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e652:	4604      	mov	r4, r0
 800e654:	b083      	sub	sp, #12
 800e656:	6840      	ldr	r0, [r0, #4]
 800e658:	460d      	mov	r5, r1
 800e65a:	4616      	mov	r6, r2
 800e65c:	f7fc f9ce 	bl	800a9fc <uxr_submessage_padding>
 800e660:	6863      	ldr	r3, [r4, #4]
 800e662:	4418      	add	r0, r3
 800e664:	68a3      	ldr	r3, [r4, #8]
 800e666:	1942      	adds	r2, r0, r5
 800e668:	4293      	cmp	r3, r2
 800e66a:	bf2c      	ite	cs
 800e66c:	2701      	movcs	r7, #1
 800e66e:	2700      	movcc	r7, #0
 800e670:	d202      	bcs.n	800e678 <uxr_prepare_best_effort_buffer_to_write+0x28>
 800e672:	4638      	mov	r0, r7
 800e674:	b003      	add	sp, #12
 800e676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e678:	9000      	str	r0, [sp, #0]
 800e67a:	6821      	ldr	r1, [r4, #0]
 800e67c:	4630      	mov	r0, r6
 800e67e:	2300      	movs	r3, #0
 800e680:	f7fa fde0 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800e684:	6861      	ldr	r1, [r4, #4]
 800e686:	4638      	mov	r0, r7
 800e688:	4429      	add	r1, r5
 800e68a:	6061      	str	r1, [r4, #4]
 800e68c:	b003      	add	sp, #12
 800e68e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e690 <uxr_prepare_best_effort_buffer_to_send>:
 800e690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e694:	4604      	mov	r4, r0
 800e696:	461d      	mov	r5, r3
 800e698:	6840      	ldr	r0, [r0, #4]
 800e69a:	7b23      	ldrb	r3, [r4, #12]
 800e69c:	4298      	cmp	r0, r3
 800e69e:	bf8c      	ite	hi
 800e6a0:	2601      	movhi	r6, #1
 800e6a2:	2600      	movls	r6, #0
 800e6a4:	d802      	bhi.n	800e6ac <uxr_prepare_best_effort_buffer_to_send+0x1c>
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6ac:	4688      	mov	r8, r1
 800e6ae:	89e0      	ldrh	r0, [r4, #14]
 800e6b0:	2101      	movs	r1, #1
 800e6b2:	4617      	mov	r7, r2
 800e6b4:	f000 fc02 	bl	800eebc <uxr_seq_num_add>
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	81e0      	strh	r0, [r4, #14]
 800e6bc:	8028      	strh	r0, [r5, #0]
 800e6be:	f8c8 3000 	str.w	r3, [r8]
 800e6c2:	6863      	ldr	r3, [r4, #4]
 800e6c4:	603b      	str	r3, [r7, #0]
 800e6c6:	7b23      	ldrb	r3, [r4, #12]
 800e6c8:	6063      	str	r3, [r4, #4]
 800e6ca:	4630      	mov	r0, r6
 800e6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e6d0 <on_full_output_buffer>:
 800e6d0:	b538      	push	{r3, r4, r5, lr}
 800e6d2:	6802      	ldr	r2, [r0, #0]
 800e6d4:	460c      	mov	r4, r1
 800e6d6:	6809      	ldr	r1, [r1, #0]
 800e6d8:	8923      	ldrh	r3, [r4, #8]
 800e6da:	eba2 0c01 	sub.w	ip, r2, r1
 800e6de:	6862      	ldr	r2, [r4, #4]
 800e6e0:	fbb2 f2f3 	udiv	r2, r2, r3
 800e6e4:	fbbc fcf2 	udiv	ip, ip, r2
 800e6e8:	f10c 0c01 	add.w	ip, ip, #1
 800e6ec:	fa1f fc8c 	uxth.w	ip, ip
 800e6f0:	fbbc fef3 	udiv	lr, ip, r3
 800e6f4:	fb03 c31e 	mls	r3, r3, lr, ip
 800e6f8:	b29b      	uxth	r3, r3
 800e6fa:	fb02 f303 	mul.w	r3, r2, r3
 800e6fe:	f894 c00c 	ldrb.w	ip, [r4, #12]
 800e702:	58ca      	ldr	r2, [r1, r3]
 800e704:	4463      	add	r3, ip
 800e706:	eba2 020c 	sub.w	r2, r2, ip
 800e70a:	3308      	adds	r3, #8
 800e70c:	4605      	mov	r5, r0
 800e70e:	4419      	add	r1, r3
 800e710:	3a04      	subs	r2, #4
 800e712:	6903      	ldr	r3, [r0, #16]
 800e714:	f7fa fda0 	bl	8009258 <ucdr_init_buffer_origin>
 800e718:	4628      	mov	r0, r5
 800e71a:	4903      	ldr	r1, [pc, #12]	@ (800e728 <on_full_output_buffer+0x58>)
 800e71c:	4622      	mov	r2, r4
 800e71e:	f7fa fd77 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800e722:	2000      	movs	r0, #0
 800e724:	bd38      	pop	{r3, r4, r5, pc}
 800e726:	bf00      	nop
 800e728:	0800e6d1 	.word	0x0800e6d1

0800e72c <uxr_init_output_reliable_stream>:
 800e72c:	b410      	push	{r4}
 800e72e:	f89d c004 	ldrb.w	ip, [sp, #4]
 800e732:	8103      	strh	r3, [r0, #8]
 800e734:	e9c0 1200 	strd	r1, r2, [r0]
 800e738:	f880 c00c 	strb.w	ip, [r0, #12]
 800e73c:	b1d3      	cbz	r3, 800e774 <uxr_init_output_reliable_stream+0x48>
 800e73e:	f8c1 c000 	str.w	ip, [r1]
 800e742:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e746:	f1bc 0f01 	cmp.w	ip, #1
 800e74a:	d913      	bls.n	800e774 <uxr_init_output_reliable_stream+0x48>
 800e74c:	2301      	movs	r3, #1
 800e74e:	fbb3 f1fc 	udiv	r1, r3, ip
 800e752:	fb0c 3111 	mls	r1, ip, r1, r3
 800e756:	b289      	uxth	r1, r1
 800e758:	6842      	ldr	r2, [r0, #4]
 800e75a:	6804      	ldr	r4, [r0, #0]
 800e75c:	fbb2 f2fc 	udiv	r2, r2, ip
 800e760:	fb01 f202 	mul.w	r2, r1, r2
 800e764:	7b01      	ldrb	r1, [r0, #12]
 800e766:	50a1      	str	r1, [r4, r2]
 800e768:	3301      	adds	r3, #1
 800e76a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e76e:	b29b      	uxth	r3, r3
 800e770:	459c      	cmp	ip, r3
 800e772:	d8ec      	bhi.n	800e74e <uxr_init_output_reliable_stream+0x22>
 800e774:	f04f 32ff 	mov.w	r2, #4294967295
 800e778:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e77c:	e9c0 2306 	strd	r2, r3, [r0, #24]
 800e780:	4905      	ldr	r1, [pc, #20]	@ (800e798 <uxr_init_output_reliable_stream+0x6c>)
 800e782:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e786:	f8c0 100e 	str.w	r1, [r0, #14]
 800e78a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e78e:	2300      	movs	r3, #0
 800e790:	8242      	strh	r2, [r0, #18]
 800e792:	8403      	strh	r3, [r0, #32]
 800e794:	4770      	bx	lr
 800e796:	bf00      	nop
 800e798:	ffff0000 	.word	0xffff0000

0800e79c <uxr_reset_output_reliable_stream>:
 800e79c:	8901      	ldrh	r1, [r0, #8]
 800e79e:	b1b1      	cbz	r1, 800e7ce <uxr_reset_output_reliable_stream+0x32>
 800e7a0:	f04f 0c00 	mov.w	ip, #0
 800e7a4:	4663      	mov	r3, ip
 800e7a6:	fbb3 f2f1 	udiv	r2, r3, r1
 800e7aa:	fb01 3312 	mls	r3, r1, r2, r3
 800e7ae:	b29b      	uxth	r3, r3
 800e7b0:	6842      	ldr	r2, [r0, #4]
 800e7b2:	fbb2 f2f1 	udiv	r2, r2, r1
 800e7b6:	6801      	ldr	r1, [r0, #0]
 800e7b8:	fb02 f303 	mul.w	r3, r2, r3
 800e7bc:	7b02      	ldrb	r2, [r0, #12]
 800e7be:	50ca      	str	r2, [r1, r3]
 800e7c0:	f10c 0c01 	add.w	ip, ip, #1
 800e7c4:	8901      	ldrh	r1, [r0, #8]
 800e7c6:	fa1f f38c 	uxth.w	r3, ip
 800e7ca:	4299      	cmp	r1, r3
 800e7cc:	d8eb      	bhi.n	800e7a6 <uxr_reset_output_reliable_stream+0xa>
 800e7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e7d2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e7d6:	e9c0 2306 	strd	r2, r3, [r0, #24]
 800e7da:	4904      	ldr	r1, [pc, #16]	@ (800e7ec <uxr_reset_output_reliable_stream+0x50>)
 800e7dc:	f8c0 100e 	str.w	r1, [r0, #14]
 800e7e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	8242      	strh	r2, [r0, #18]
 800e7e8:	8403      	strh	r3, [r0, #32]
 800e7ea:	4770      	bx	lr
 800e7ec:	ffff0000 	.word	0xffff0000

0800e7f0 <uxr_prepare_reliable_buffer_to_write>:
 800e7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7f4:	4604      	mov	r4, r0
 800e7f6:	b091      	sub	sp, #68	@ 0x44
 800e7f8:	8900      	ldrh	r0, [r0, #8]
 800e7fa:	89e6      	ldrh	r6, [r4, #14]
 800e7fc:	6823      	ldr	r3, [r4, #0]
 800e7fe:	9204      	str	r2, [sp, #16]
 800e800:	fbb6 f2f0 	udiv	r2, r6, r0
 800e804:	fb00 6212 	mls	r2, r0, r2, r6
 800e808:	b292      	uxth	r2, r2
 800e80a:	6865      	ldr	r5, [r4, #4]
 800e80c:	fbb5 f5f0 	udiv	r5, r5, r0
 800e810:	fb05 3202 	mla	r2, r5, r2, r3
 800e814:	3204      	adds	r2, #4
 800e816:	f852 8c04 	ldr.w	r8, [r2, #-4]
 800e81a:	f894 900c 	ldrb.w	r9, [r4, #12]
 800e81e:	9203      	str	r2, [sp, #12]
 800e820:	468b      	mov	fp, r1
 800e822:	1f2f      	subs	r7, r5, #4
 800e824:	2800      	cmp	r0, #0
 800e826:	f000 814c 	beq.w	800eac2 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 800e82a:	f04f 0c00 	mov.w	ip, #0
 800e82e:	46e2      	mov	sl, ip
 800e830:	4661      	mov	r1, ip
 800e832:	fbb1 f2f0 	udiv	r2, r1, r0
 800e836:	fb00 1212 	mls	r2, r0, r2, r1
 800e83a:	b292      	uxth	r2, r2
 800e83c:	fb05 f202 	mul.w	r2, r5, r2
 800e840:	f10c 0c01 	add.w	ip, ip, #1
 800e844:	589a      	ldr	r2, [r3, r2]
 800e846:	454a      	cmp	r2, r9
 800e848:	bf08      	it	eq
 800e84a:	f10a 0a01 	addeq.w	sl, sl, #1
 800e84e:	fa1f f18c 	uxth.w	r1, ip
 800e852:	bf08      	it	eq
 800e854:	fa1f fa8a 	uxtheq.w	sl, sl
 800e858:	4281      	cmp	r1, r0
 800e85a:	d3ea      	bcc.n	800e832 <uxr_prepare_reliable_buffer_to_write+0x42>
 800e85c:	4640      	mov	r0, r8
 800e85e:	2104      	movs	r1, #4
 800e860:	f8cd a014 	str.w	sl, [sp, #20]
 800e864:	f7fa fd04 	bl	8009270 <ucdr_alignment>
 800e868:	4480      	add	r8, r0
 800e86a:	eb08 020b 	add.w	r2, r8, fp
 800e86e:	42ba      	cmp	r2, r7
 800e870:	f240 80cd 	bls.w	800ea0e <uxr_prepare_reliable_buffer_to_write+0x21e>
 800e874:	7b22      	ldrb	r2, [r4, #12]
 800e876:	445a      	add	r2, fp
 800e878:	42ba      	cmp	r2, r7
 800e87a:	f240 80b5 	bls.w	800e9e8 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 800e87e:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 800e882:	33fc      	adds	r3, #252	@ 0xfc
 800e884:	b2ba      	uxth	r2, r7
 800e886:	4413      	add	r3, r2
 800e888:	b29b      	uxth	r3, r3
 800e88a:	fb0a f903 	mul.w	r9, sl, r3
 800e88e:	45d9      	cmp	r9, fp
 800e890:	9305      	str	r3, [sp, #20]
 800e892:	9306      	str	r3, [sp, #24]
 800e894:	f0c0 80b7 	bcc.w	800ea06 <uxr_prepare_reliable_buffer_to_write+0x216>
 800e898:	f108 0304 	add.w	r3, r8, #4
 800e89c:	42bb      	cmp	r3, r7
 800e89e:	f080 80db 	bcs.w	800ea58 <uxr_prepare_reliable_buffer_to_write+0x268>
 800e8a2:	f1a2 0904 	sub.w	r9, r2, #4
 800e8a6:	eba9 0908 	sub.w	r9, r9, r8
 800e8aa:	9b05      	ldr	r3, [sp, #20]
 800e8ac:	fa1f f989 	uxth.w	r9, r9
 800e8b0:	ebab 0b09 	sub.w	fp, fp, r9
 800e8b4:	fbbb f2f3 	udiv	r2, fp, r3
 800e8b8:	fb03 b312 	mls	r3, r3, r2, fp
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	f000 80c8 	beq.w	800ea52 <uxr_prepare_reliable_buffer_to_write+0x262>
 800e8c2:	3201      	adds	r2, #1
 800e8c4:	b292      	uxth	r2, r2
 800e8c6:	9306      	str	r3, [sp, #24]
 800e8c8:	4552      	cmp	r2, sl
 800e8ca:	f200 809c 	bhi.w	800ea06 <uxr_prepare_reliable_buffer_to_write+0x216>
 800e8ce:	f10d 0b20 	add.w	fp, sp, #32
 800e8d2:	2a00      	cmp	r2, #0
 800e8d4:	d042      	beq.n	800e95c <uxr_prepare_reliable_buffer_to_write+0x16c>
 800e8d6:	f8cd 801c 	str.w	r8, [sp, #28]
 800e8da:	f04f 0a00 	mov.w	sl, #0
 800e8de:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e8e2:	9505      	str	r5, [sp, #20]
 800e8e4:	f10d 0b20 	add.w	fp, sp, #32
 800e8e8:	4615      	mov	r5, r2
 800e8ea:	e000      	b.n	800e8ee <uxr_prepare_reliable_buffer_to_write+0xfe>
 800e8ec:	46c1      	mov	r9, r8
 800e8ee:	8920      	ldrh	r0, [r4, #8]
 800e8f0:	fbb6 f2f0 	udiv	r2, r6, r0
 800e8f4:	fb00 6112 	mls	r1, r0, r2, r6
 800e8f8:	b28a      	uxth	r2, r1
 800e8fa:	6863      	ldr	r3, [r4, #4]
 800e8fc:	fbb3 f1f0 	udiv	r1, r3, r0
 800e900:	6823      	ldr	r3, [r4, #0]
 800e902:	fb02 f101 	mul.w	r1, r2, r1
 800e906:	3104      	adds	r1, #4
 800e908:	4419      	add	r1, r3
 800e90a:	4658      	mov	r0, fp
 800e90c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800e910:	9200      	str	r2, [sp, #0]
 800e912:	2300      	movs	r3, #0
 800e914:	463a      	mov	r2, r7
 800e916:	f7fa fc95 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800e91a:	464a      	mov	r2, r9
 800e91c:	2300      	movs	r3, #0
 800e91e:	210d      	movs	r1, #13
 800e920:	4658      	mov	r0, fp
 800e922:	f7fc f82b 	bl	800a97c <uxr_buffer_submessage_header>
 800e926:	8921      	ldrh	r1, [r4, #8]
 800e928:	fbb6 f2f1 	udiv	r2, r6, r1
 800e92c:	fb01 6212 	mls	r2, r1, r2, r6
 800e930:	b292      	uxth	r2, r2
 800e932:	6863      	ldr	r3, [r4, #4]
 800e934:	fbb3 f3f1 	udiv	r3, r3, r1
 800e938:	fb02 f303 	mul.w	r3, r2, r3
 800e93c:	6822      	ldr	r2, [r4, #0]
 800e93e:	4630      	mov	r0, r6
 800e940:	50d7      	str	r7, [r2, r3]
 800e942:	2101      	movs	r1, #1
 800e944:	f000 faba 	bl	800eebc <uxr_seq_num_add>
 800e948:	f10a 0a01 	add.w	sl, sl, #1
 800e94c:	fa1f f38a 	uxth.w	r3, sl
 800e950:	429d      	cmp	r5, r3
 800e952:	4606      	mov	r6, r0
 800e954:	d8ca      	bhi.n	800e8ec <uxr_prepare_reliable_buffer_to_write+0xfc>
 800e956:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e95a:	9d05      	ldr	r5, [sp, #20]
 800e95c:	8920      	ldrh	r0, [r4, #8]
 800e95e:	fbb6 f3f0 	udiv	r3, r6, r0
 800e962:	fb00 6313 	mls	r3, r0, r3, r6
 800e966:	b299      	uxth	r1, r3
 800e968:	6863      	ldr	r3, [r4, #4]
 800e96a:	fbb3 f3f0 	udiv	r3, r3, r0
 800e96e:	fb01 f303 	mul.w	r3, r1, r3
 800e972:	6821      	ldr	r1, [r4, #0]
 800e974:	3304      	adds	r3, #4
 800e976:	4419      	add	r1, r3
 800e978:	463a      	mov	r2, r7
 800e97a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800e97e:	9000      	str	r0, [sp, #0]
 800e980:	2300      	movs	r3, #0
 800e982:	4658      	mov	r0, fp
 800e984:	f7fa fc5e 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800e988:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800e98c:	4658      	mov	r0, fp
 800e98e:	fa1f f289 	uxth.w	r2, r9
 800e992:	2302      	movs	r3, #2
 800e994:	210d      	movs	r1, #13
 800e996:	f7fb fff1 	bl	800a97c <uxr_buffer_submessage_header>
 800e99a:	9b03      	ldr	r3, [sp, #12]
 800e99c:	8927      	ldrh	r7, [r4, #8]
 800e99e:	7b20      	ldrb	r0, [r4, #12]
 800e9a0:	f108 0104 	add.w	r1, r8, #4
 800e9a4:	440b      	add	r3, r1
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	fbb6 f3f7 	udiv	r3, r6, r7
 800e9ac:	fb07 6313 	mls	r3, r7, r3, r6
 800e9b0:	f1a5 0208 	sub.w	r2, r5, #8
 800e9b4:	b29d      	uxth	r5, r3
 800e9b6:	3004      	adds	r0, #4
 800e9b8:	6863      	ldr	r3, [r4, #4]
 800e9ba:	fbb3 f3f7 	udiv	r3, r3, r7
 800e9be:	fb05 f303 	mul.w	r3, r5, r3
 800e9c2:	6825      	ldr	r5, [r4, #0]
 800e9c4:	4448      	add	r0, r9
 800e9c6:	50e8      	str	r0, [r5, r3]
 800e9c8:	9d04      	ldr	r5, [sp, #16]
 800e9ca:	eba2 0208 	sub.w	r2, r2, r8
 800e9ce:	4628      	mov	r0, r5
 800e9d0:	f7fa fc4a 	bl	8009268 <ucdr_init_buffer>
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	493c      	ldr	r1, [pc, #240]	@ (800eac8 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 800e9d8:	4622      	mov	r2, r4
 800e9da:	f7fa fc19 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800e9de:	2001      	movs	r0, #1
 800e9e0:	81e6      	strh	r6, [r4, #14]
 800e9e2:	b011      	add	sp, #68	@ 0x44
 800e9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9e8:	2101      	movs	r1, #1
 800e9ea:	89e0      	ldrh	r0, [r4, #14]
 800e9ec:	f000 fa66 	bl	800eebc <uxr_seq_num_add>
 800e9f0:	8921      	ldrh	r1, [r4, #8]
 800e9f2:	4605      	mov	r5, r0
 800e9f4:	8a60      	ldrh	r0, [r4, #18]
 800e9f6:	f000 fa61 	bl	800eebc <uxr_seq_num_add>
 800e9fa:	4601      	mov	r1, r0
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	f000 fa65 	bl	800eecc <uxr_seq_num_cmp>
 800ea02:	2800      	cmp	r0, #0
 800ea04:	dd42      	ble.n	800ea8c <uxr_prepare_reliable_buffer_to_write+0x29c>
 800ea06:	2000      	movs	r0, #0
 800ea08:	b011      	add	sp, #68	@ 0x44
 800ea0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea0e:	8921      	ldrh	r1, [r4, #8]
 800ea10:	8a60      	ldrh	r0, [r4, #18]
 800ea12:	9205      	str	r2, [sp, #20]
 800ea14:	f000 fa52 	bl	800eebc <uxr_seq_num_add>
 800ea18:	4601      	mov	r1, r0
 800ea1a:	4630      	mov	r0, r6
 800ea1c:	f000 fa56 	bl	800eecc <uxr_seq_num_cmp>
 800ea20:	2800      	cmp	r0, #0
 800ea22:	9a05      	ldr	r2, [sp, #20]
 800ea24:	dcef      	bgt.n	800ea06 <uxr_prepare_reliable_buffer_to_write+0x216>
 800ea26:	8927      	ldrh	r7, [r4, #8]
 800ea28:	fbb6 f3f7 	udiv	r3, r6, r7
 800ea2c:	fb07 6313 	mls	r3, r7, r3, r6
 800ea30:	b29d      	uxth	r5, r3
 800ea32:	6863      	ldr	r3, [r4, #4]
 800ea34:	6824      	ldr	r4, [r4, #0]
 800ea36:	fbb3 f3f7 	udiv	r3, r3, r7
 800ea3a:	fb05 f303 	mul.w	r3, r5, r3
 800ea3e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 800ea42:	50e2      	str	r2, [r4, r3]
 800ea44:	2300      	movs	r3, #0
 800ea46:	f8cd 8000 	str.w	r8, [sp]
 800ea4a:	f7fa fbfb 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800ea4e:	2001      	movs	r0, #1
 800ea50:	e7da      	b.n	800ea08 <uxr_prepare_reliable_buffer_to_write+0x218>
 800ea52:	b293      	uxth	r3, r2
 800ea54:	461a      	mov	r2, r3
 800ea56:	e737      	b.n	800e8c8 <uxr_prepare_reliable_buffer_to_write+0xd8>
 800ea58:	4630      	mov	r0, r6
 800ea5a:	2101      	movs	r1, #1
 800ea5c:	9207      	str	r2, [sp, #28]
 800ea5e:	f000 fa2d 	bl	800eebc <uxr_seq_num_add>
 800ea62:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800ea66:	fbb0 f1fc 	udiv	r1, r0, ip
 800ea6a:	fb0c 0111 	mls	r1, ip, r1, r0
 800ea6e:	4606      	mov	r6, r0
 800ea70:	b288      	uxth	r0, r1
 800ea72:	6863      	ldr	r3, [r4, #4]
 800ea74:	fbb3 f1fc 	udiv	r1, r3, ip
 800ea78:	6823      	ldr	r3, [r4, #0]
 800ea7a:	9a07      	ldr	r2, [sp, #28]
 800ea7c:	fb00 f101 	mul.w	r1, r0, r1
 800ea80:	3104      	adds	r1, #4
 800ea82:	440b      	add	r3, r1
 800ea84:	9303      	str	r3, [sp, #12]
 800ea86:	f853 8c04 	ldr.w	r8, [r3, #-4]
 800ea8a:	e70a      	b.n	800e8a2 <uxr_prepare_reliable_buffer_to_write+0xb2>
 800ea8c:	8921      	ldrh	r1, [r4, #8]
 800ea8e:	fbb5 f3f1 	udiv	r3, r5, r1
 800ea92:	fb01 5313 	mls	r3, r1, r3, r5
 800ea96:	b29a      	uxth	r2, r3
 800ea98:	6863      	ldr	r3, [r4, #4]
 800ea9a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ea9e:	6821      	ldr	r1, [r4, #0]
 800eaa0:	9804      	ldr	r0, [sp, #16]
 800eaa2:	fb02 f303 	mul.w	r3, r2, r3
 800eaa6:	3304      	adds	r3, #4
 800eaa8:	7b22      	ldrb	r2, [r4, #12]
 800eaaa:	4419      	add	r1, r3
 800eaac:	445a      	add	r2, fp
 800eaae:	f841 2c04 	str.w	r2, [r1, #-4]
 800eab2:	7b23      	ldrb	r3, [r4, #12]
 800eab4:	9300      	str	r3, [sp, #0]
 800eab6:	2300      	movs	r3, #0
 800eab8:	f7fa fbc4 	bl	8009244 <ucdr_init_buffer_origin_offset>
 800eabc:	81e5      	strh	r5, [r4, #14]
 800eabe:	2001      	movs	r0, #1
 800eac0:	e7a2      	b.n	800ea08 <uxr_prepare_reliable_buffer_to_write+0x218>
 800eac2:	4682      	mov	sl, r0
 800eac4:	e6ca      	b.n	800e85c <uxr_prepare_reliable_buffer_to_write+0x6c>
 800eac6:	bf00      	nop
 800eac8:	0800e6d1 	.word	0x0800e6d1

0800eacc <uxr_prepare_next_reliable_buffer_to_send>:
 800eacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eace:	4604      	mov	r4, r0
 800ead0:	460f      	mov	r7, r1
 800ead2:	8a00      	ldrh	r0, [r0, #16]
 800ead4:	2101      	movs	r1, #1
 800ead6:	4616      	mov	r6, r2
 800ead8:	461d      	mov	r5, r3
 800eada:	f000 f9ef 	bl	800eebc <uxr_seq_num_add>
 800eade:	8028      	strh	r0, [r5, #0]
 800eae0:	8922      	ldrh	r2, [r4, #8]
 800eae2:	fbb0 f3f2 	udiv	r3, r0, r2
 800eae6:	fb02 0c13 	mls	ip, r2, r3, r0
 800eaea:	fa1f fc8c 	uxth.w	ip, ip
 800eaee:	6863      	ldr	r3, [r4, #4]
 800eaf0:	fbb3 f3f2 	udiv	r3, r3, r2
 800eaf4:	fb0c fc03 	mul.w	ip, ip, r3
 800eaf8:	6823      	ldr	r3, [r4, #0]
 800eafa:	89e1      	ldrh	r1, [r4, #14]
 800eafc:	f10c 0c04 	add.w	ip, ip, #4
 800eb00:	4463      	add	r3, ip
 800eb02:	603b      	str	r3, [r7, #0]
 800eb04:	6823      	ldr	r3, [r4, #0]
 800eb06:	449c      	add	ip, r3
 800eb08:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 800eb0c:	6033      	str	r3, [r6, #0]
 800eb0e:	f000 f9dd 	bl	800eecc <uxr_seq_num_cmp>
 800eb12:	2800      	cmp	r0, #0
 800eb14:	dd01      	ble.n	800eb1a <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 800eb16:	2000      	movs	r0, #0
 800eb18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb1a:	7b23      	ldrb	r3, [r4, #12]
 800eb1c:	6832      	ldr	r2, [r6, #0]
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	d9f9      	bls.n	800eb16 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 800eb22:	8a61      	ldrh	r1, [r4, #18]
 800eb24:	8a20      	ldrh	r0, [r4, #16]
 800eb26:	f000 f9cd 	bl	800eec4 <uxr_seq_num_sub>
 800eb2a:	8923      	ldrh	r3, [r4, #8]
 800eb2c:	4283      	cmp	r3, r0
 800eb2e:	d0f2      	beq.n	800eb16 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 800eb30:	8828      	ldrh	r0, [r5, #0]
 800eb32:	89e3      	ldrh	r3, [r4, #14]
 800eb34:	8220      	strh	r0, [r4, #16]
 800eb36:	4298      	cmp	r0, r3
 800eb38:	d001      	beq.n	800eb3e <uxr_prepare_next_reliable_buffer_to_send+0x72>
 800eb3a:	2001      	movs	r0, #1
 800eb3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb3e:	2101      	movs	r1, #1
 800eb40:	f000 f9bc 	bl	800eebc <uxr_seq_num_add>
 800eb44:	81e0      	strh	r0, [r4, #14]
 800eb46:	2001      	movs	r0, #1
 800eb48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb4a:	bf00      	nop

0800eb4c <uxr_update_output_stream_heartbeat_timestamp>:
 800eb4c:	b570      	push	{r4, r5, r6, lr}
 800eb4e:	8a01      	ldrh	r1, [r0, #16]
 800eb50:	4604      	mov	r4, r0
 800eb52:	8a40      	ldrh	r0, [r0, #18]
 800eb54:	4615      	mov	r5, r2
 800eb56:	461e      	mov	r6, r3
 800eb58:	f000 f9b8 	bl	800eecc <uxr_seq_num_cmp>
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	db07      	blt.n	800eb70 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 800eb60:	f04f 32ff 	mov.w	r2, #4294967295
 800eb64:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800eb68:	e9c4 2306 	strd	r2, r3, [r4, #24]
 800eb6c:	2000      	movs	r0, #0
 800eb6e:	bd70      	pop	{r4, r5, r6, pc}
 800eb70:	f894 0020 	ldrb.w	r0, [r4, #32]
 800eb74:	b940      	cbnz	r0, 800eb88 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 800eb76:	2301      	movs	r3, #1
 800eb78:	f884 3020 	strb.w	r3, [r4, #32]
 800eb7c:	3564      	adds	r5, #100	@ 0x64
 800eb7e:	f146 0600 	adc.w	r6, r6, #0
 800eb82:	e9c4 5606 	strd	r5, r6, [r4, #24]
 800eb86:	bd70      	pop	{r4, r5, r6, pc}
 800eb88:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800eb8c:	4295      	cmp	r5, r2
 800eb8e:	eb76 0303 	sbcs.w	r3, r6, r3
 800eb92:	bfa5      	ittet	ge
 800eb94:	3001      	addge	r0, #1
 800eb96:	f884 0020 	strbge.w	r0, [r4, #32]
 800eb9a:	2000      	movlt	r0, #0
 800eb9c:	2001      	movge	r0, #1
 800eb9e:	e7ed      	b.n	800eb7c <uxr_update_output_stream_heartbeat_timestamp+0x30>

0800eba0 <uxr_begin_output_nack_buffer_it>:
 800eba0:	8a40      	ldrh	r0, [r0, #18]
 800eba2:	4770      	bx	lr

0800eba4 <uxr_next_reliable_nack_buffer_to_send>:
 800eba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba8:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 800ebac:	b082      	sub	sp, #8
 800ebae:	f1b8 0f00 	cmp.w	r8, #0
 800ebb2:	d011      	beq.n	800ebd8 <uxr_next_reliable_nack_buffer_to_send+0x34>
 800ebb4:	4604      	mov	r4, r0
 800ebb6:	8818      	ldrh	r0, [r3, #0]
 800ebb8:	460e      	mov	r6, r1
 800ebba:	4617      	mov	r7, r2
 800ebbc:	461d      	mov	r5, r3
 800ebbe:	2101      	movs	r1, #1
 800ebc0:	f000 f97c 	bl	800eebc <uxr_seq_num_add>
 800ebc4:	8028      	strh	r0, [r5, #0]
 800ebc6:	8a21      	ldrh	r1, [r4, #16]
 800ebc8:	f000 f980 	bl	800eecc <uxr_seq_num_cmp>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	dd07      	ble.n	800ebe0 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 800ebd0:	f04f 0800 	mov.w	r8, #0
 800ebd4:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 800ebd8:	4640      	mov	r0, r8
 800ebda:	b002      	add	sp, #8
 800ebdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebe0:	8921      	ldrh	r1, [r4, #8]
 800ebe2:	8828      	ldrh	r0, [r5, #0]
 800ebe4:	6823      	ldr	r3, [r4, #0]
 800ebe6:	fbb0 f2f1 	udiv	r2, r0, r1
 800ebea:	fb01 0c12 	mls	ip, r1, r2, r0
 800ebee:	fa1f f28c 	uxth.w	r2, ip
 800ebf2:	9301      	str	r3, [sp, #4]
 800ebf4:	6863      	ldr	r3, [r4, #4]
 800ebf6:	fbb3 fcf1 	udiv	ip, r3, r1
 800ebfa:	9b01      	ldr	r3, [sp, #4]
 800ebfc:	fb02 fc0c 	mul.w	ip, r2, ip
 800ec00:	f10c 0c04 	add.w	ip, ip, #4
 800ec04:	4463      	add	r3, ip
 800ec06:	6033      	str	r3, [r6, #0]
 800ec08:	6823      	ldr	r3, [r4, #0]
 800ec0a:	4463      	add	r3, ip
 800ec0c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ec10:	603b      	str	r3, [r7, #0]
 800ec12:	7b22      	ldrb	r2, [r4, #12]
 800ec14:	429a      	cmp	r2, r3
 800ec16:	d0d2      	beq.n	800ebbe <uxr_next_reliable_nack_buffer_to_send+0x1a>
 800ec18:	4640      	mov	r0, r8
 800ec1a:	b002      	add	sp, #8
 800ec1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ec20 <uxr_process_acknack>:
 800ec20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec22:	4604      	mov	r4, r0
 800ec24:	460e      	mov	r6, r1
 800ec26:	4610      	mov	r0, r2
 800ec28:	2101      	movs	r1, #1
 800ec2a:	f000 f94b 	bl	800eec4 <uxr_seq_num_sub>
 800ec2e:	8a61      	ldrh	r1, [r4, #18]
 800ec30:	f000 f948 	bl	800eec4 <uxr_seq_num_sub>
 800ec34:	b1c0      	cbz	r0, 800ec68 <uxr_process_acknack+0x48>
 800ec36:	4605      	mov	r5, r0
 800ec38:	2700      	movs	r7, #0
 800ec3a:	2101      	movs	r1, #1
 800ec3c:	8a60      	ldrh	r0, [r4, #18]
 800ec3e:	f000 f93d 	bl	800eebc <uxr_seq_num_add>
 800ec42:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800ec46:	fbb0 f1fc 	udiv	r1, r0, ip
 800ec4a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ec4e:	fb0c 0111 	mls	r1, ip, r1, r0
 800ec52:	b289      	uxth	r1, r1
 800ec54:	3701      	adds	r7, #1
 800ec56:	fbb3 f3fc 	udiv	r3, r3, ip
 800ec5a:	fb01 f303 	mul.w	r3, r1, r3
 800ec5e:	42bd      	cmp	r5, r7
 800ec60:	7b21      	ldrb	r1, [r4, #12]
 800ec62:	8260      	strh	r0, [r4, #18]
 800ec64:	50d1      	str	r1, [r2, r3]
 800ec66:	d1e8      	bne.n	800ec3a <uxr_process_acknack+0x1a>
 800ec68:	3e00      	subs	r6, #0
 800ec6a:	f04f 0300 	mov.w	r3, #0
 800ec6e:	bf18      	it	ne
 800ec70:	2601      	movne	r6, #1
 800ec72:	f884 3020 	strb.w	r3, [r4, #32]
 800ec76:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 800ec7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ec7c <uxr_is_output_up_to_date>:
 800ec7c:	8a01      	ldrh	r1, [r0, #16]
 800ec7e:	8a40      	ldrh	r0, [r0, #18]
 800ec80:	b508      	push	{r3, lr}
 800ec82:	f000 f923 	bl	800eecc <uxr_seq_num_cmp>
 800ec86:	fab0 f080 	clz	r0, r0
 800ec8a:	0940      	lsrs	r0, r0, #5
 800ec8c:	bd08      	pop	{r3, pc}
 800ec8e:	bf00      	nop

0800ec90 <get_available_free_slots>:
 800ec90:	8902      	ldrh	r2, [r0, #8]
 800ec92:	b1da      	cbz	r2, 800eccc <get_available_free_slots+0x3c>
 800ec94:	b530      	push	{r4, r5, lr}
 800ec96:	2100      	movs	r1, #0
 800ec98:	6843      	ldr	r3, [r0, #4]
 800ec9a:	6805      	ldr	r5, [r0, #0]
 800ec9c:	7b04      	ldrb	r4, [r0, #12]
 800ec9e:	fbb3 fef2 	udiv	lr, r3, r2
 800eca2:	4608      	mov	r0, r1
 800eca4:	460b      	mov	r3, r1
 800eca6:	fbb3 fcf2 	udiv	ip, r3, r2
 800ecaa:	fb02 331c 	mls	r3, r2, ip, r3
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	fb0e f303 	mul.w	r3, lr, r3
 800ecb4:	3101      	adds	r1, #1
 800ecb6:	f855 c003 	ldr.w	ip, [r5, r3]
 800ecba:	4564      	cmp	r4, ip
 800ecbc:	bf08      	it	eq
 800ecbe:	3001      	addeq	r0, #1
 800ecc0:	b28b      	uxth	r3, r1
 800ecc2:	bf08      	it	eq
 800ecc4:	b280      	uxtheq	r0, r0
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d3ed      	bcc.n	800eca6 <get_available_free_slots+0x16>
 800ecca:	bd30      	pop	{r4, r5, pc}
 800eccc:	4610      	mov	r0, r2
 800ecce:	4770      	bx	lr

0800ecd0 <uxr_buffer_cancel_data>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	b094      	sub	sp, #80	@ 0x50
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	9202      	str	r2, [sp, #8]
 800ecd8:	9205      	str	r2, [sp, #20]
 800ecda:	9301      	str	r3, [sp, #4]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ece2:	f88d 301e 	strb.w	r3, [sp, #30]
 800ece6:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 800ecea:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 800ecee:	2308      	movs	r3, #8
 800ecf0:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 800ecf4:	9300      	str	r3, [sp, #0]
 800ecf6:	2210      	movs	r2, #16
 800ecf8:	ab0c      	add	r3, sp, #48	@ 0x30
 800ecfa:	4604      	mov	r4, r0
 800ecfc:	9103      	str	r1, [sp, #12]
 800ecfe:	f7fb fb9f 	bl	800a440 <uxr_prepare_stream_to_write_submessage>
 800ed02:	b918      	cbnz	r0, 800ed0c <uxr_buffer_cancel_data+0x3c>
 800ed04:	4604      	mov	r4, r0
 800ed06:	4620      	mov	r0, r4
 800ed08:	b014      	add	sp, #80	@ 0x50
 800ed0a:	bd10      	pop	{r4, pc}
 800ed0c:	9905      	ldr	r1, [sp, #20]
 800ed0e:	aa06      	add	r2, sp, #24
 800ed10:	4620      	mov	r0, r4
 800ed12:	f7fb fccb 	bl	800a6ac <uxr_init_base_object_request>
 800ed16:	a906      	add	r1, sp, #24
 800ed18:	4604      	mov	r4, r0
 800ed1a:	a80c      	add	r0, sp, #48	@ 0x30
 800ed1c:	f7fc feda 	bl	800bad4 <uxr_serialize_READ_DATA_Payload>
 800ed20:	4620      	mov	r0, r4
 800ed22:	b014      	add	sp, #80	@ 0x50
 800ed24:	bd10      	pop	{r4, pc}
 800ed26:	bf00      	nop

0800ed28 <read_submessage_format>:
 800ed28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ed2c:	b095      	sub	sp, #84	@ 0x54
 800ed2e:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 800ed32:	b113      	cbz	r3, 800ed3a <read_submessage_format+0x12>
 800ed34:	b015      	add	sp, #84	@ 0x54
 800ed36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed3a:	460c      	mov	r4, r1
 800ed3c:	4615      	mov	r5, r2
 800ed3e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800ed42:	4607      	mov	r7, r0
 800ed44:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800ed46:	9004      	str	r0, [sp, #16]
 800ed48:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800ed4a:	9005      	str	r0, [sp, #20]
 800ed4c:	1a52      	subs	r2, r2, r1
 800ed4e:	a80c      	add	r0, sp, #48	@ 0x30
 800ed50:	4699      	mov	r9, r3
 800ed52:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 800ed56:	f7fa fa87 	bl	8009268 <ucdr_init_buffer>
 800ed5a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800ed5e:	a80c      	add	r0, sp, #48	@ 0x30
 800ed60:	f7fa fa56 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800ed64:	69e2      	ldr	r2, [r4, #28]
 800ed66:	b19a      	cbz	r2, 800ed90 <read_submessage_format+0x68>
 800ed68:	f1b8 0f07 	cmp.w	r8, #7
 800ed6c:	f882 9014 	strb.w	r9, [r2, #20]
 800ed70:	d040      	beq.n	800edf4 <read_submessage_format+0xcc>
 800ed72:	f1b8 0f08 	cmp.w	r8, #8
 800ed76:	d02e      	beq.n	800edd6 <read_submessage_format+0xae>
 800ed78:	f1b8 0f06 	cmp.w	r8, #6
 800ed7c:	d011      	beq.n	800eda2 <read_submessage_format+0x7a>
 800ed7e:	2301      	movs	r3, #1
 800ed80:	7513      	strb	r3, [r2, #20]
 800ed82:	4629      	mov	r1, r5
 800ed84:	4620      	mov	r0, r4
 800ed86:	f7fa fabf 	bl	8009308 <ucdr_advance_buffer>
 800ed8a:	b015      	add	sp, #84	@ 0x54
 800ed8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed90:	f1b8 0f07 	cmp.w	r8, #7
 800ed94:	d02e      	beq.n	800edf4 <read_submessage_format+0xcc>
 800ed96:	f1b8 0f08 	cmp.w	r8, #8
 800ed9a:	d01c      	beq.n	800edd6 <read_submessage_format+0xae>
 800ed9c:	f1b8 0f06 	cmp.w	r8, #6
 800eda0:	d1ef      	bne.n	800ed82 <read_submessage_format+0x5a>
 800eda2:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 800eda6:	f1b8 0f00 	cmp.w	r8, #0
 800edaa:	d011      	beq.n	800edd0 <read_submessage_format+0xa8>
 800edac:	ab0c      	add	r3, sp, #48	@ 0x30
 800edae:	e9cd 3500 	strd	r3, r5, [sp]
 800edb2:	2306      	movs	r3, #6
 800edb4:	f88d 3016 	strb.w	r3, [sp, #22]
 800edb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800edbc:	9302      	str	r3, [sp, #8]
 800edbe:	4632      	mov	r2, r6
 800edc0:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 800edc4:	4638      	mov	r0, r7
 800edc6:	47c0      	blx	r8
 800edc8:	2301      	movs	r3, #1
 800edca:	69e2      	ldr	r2, [r4, #28]
 800edcc:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 800edd0:	2a00      	cmp	r2, #0
 800edd2:	d1d4      	bne.n	800ed7e <read_submessage_format+0x56>
 800edd4:	e7d5      	b.n	800ed82 <read_submessage_format+0x5a>
 800edd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d0f8      	beq.n	800edd0 <read_submessage_format+0xa8>
 800edde:	a906      	add	r1, sp, #24
 800ede0:	a80c      	add	r0, sp, #48	@ 0x30
 800ede2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800ede6:	f7fc ff15 	bl	800bc14 <uxr_deserialize_SampleIdentity>
 800edea:	b9a0      	cbnz	r0, 800ee16 <read_submessage_format+0xee>
 800edec:	69e2      	ldr	r2, [r4, #28]
 800edee:	2a00      	cmp	r2, #0
 800edf0:	d1c5      	bne.n	800ed7e <read_submessage_format+0x56>
 800edf2:	e7c6      	b.n	800ed82 <read_submessage_format+0x5a>
 800edf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edf8:	b13b      	cbz	r3, 800ee0a <read_submessage_format+0xe2>
 800edfa:	a906      	add	r1, sp, #24
 800edfc:	a80c      	add	r0, sp, #48	@ 0x30
 800edfe:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800ee02:	f7fc fc01 	bl	800b608 <uxr_deserialize_BaseObjectRequest>
 800ee06:	bb60      	cbnz	r0, 800ee62 <read_submessage_format+0x13a>
 800ee08:	69e2      	ldr	r2, [r4, #28]
 800ee0a:	68a3      	ldr	r3, [r4, #8]
 800ee0c:	442b      	add	r3, r5
 800ee0e:	60a3      	str	r3, [r4, #8]
 800ee10:	2a00      	cmp	r2, #0
 800ee12:	d1b4      	bne.n	800ed7e <read_submessage_format+0x56>
 800ee14:	e7b5      	b.n	800ed82 <read_submessage_format+0x5a>
 800ee16:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 800ee1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ee1c:	1a52      	subs	r2, r2, r1
 800ee1e:	eba8 0803 	sub.w	r8, r8, r3
 800ee22:	a80c      	add	r0, sp, #48	@ 0x30
 800ee24:	f7fa fa20 	bl	8009268 <ucdr_init_buffer>
 800ee28:	44a8      	add	r8, r5
 800ee2a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800ee2e:	a80c      	add	r0, sp, #48	@ 0x30
 800ee30:	f7fa f9ee 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800ee34:	fa1f f888 	uxth.w	r8, r8
 800ee38:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee3a:	9300      	str	r3, [sp, #0]
 800ee3c:	f8cd 8004 	str.w	r8, [sp, #4]
 800ee40:	2108      	movs	r1, #8
 800ee42:	f88d 1016 	strb.w	r1, [sp, #22]
 800ee46:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 800ee4a:	9102      	str	r1, [sp, #8]
 800ee4c:	ab06      	add	r3, sp, #24
 800ee4e:	4632      	mov	r2, r6
 800ee50:	9905      	ldr	r1, [sp, #20]
 800ee52:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 800ee56:	4638      	mov	r0, r7
 800ee58:	47b0      	blx	r6
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 800ee60:	e7c4      	b.n	800edec <read_submessage_format+0xc4>
 800ee62:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 800ee66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ee68:	1a52      	subs	r2, r2, r1
 800ee6a:	a80c      	add	r0, sp, #48	@ 0x30
 800ee6c:	eba8 0803 	sub.w	r8, r8, r3
 800ee70:	f7fa f9fa 	bl	8009268 <ucdr_init_buffer>
 800ee74:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800ee78:	a80c      	add	r0, sp, #48	@ 0x30
 800ee7a:	f7fa f9c9 	bl	8009210 <ucdr_set_on_full_buffer_callback>
 800ee7e:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee80:	9300      	str	r3, [sp, #0]
 800ee82:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800ee86:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800ee8a:	44a8      	add	r8, r5
 800ee8c:	fa1f f888 	uxth.w	r8, r8
 800ee90:	f8cd 8004 	str.w	r8, [sp, #4]
 800ee94:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800ee98:	2107      	movs	r1, #7
 800ee9a:	f88d 1016 	strb.w	r1, [sp, #22]
 800ee9e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 800eea2:	9102      	str	r1, [sp, #8]
 800eea4:	4632      	mov	r2, r6
 800eea6:	b29b      	uxth	r3, r3
 800eea8:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 800eeac:	9905      	ldr	r1, [sp, #20]
 800eeae:	4638      	mov	r0, r7
 800eeb0:	47b0      	blx	r6
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 800eeb8:	e7a6      	b.n	800ee08 <read_submessage_format+0xe0>
 800eeba:	bf00      	nop

0800eebc <uxr_seq_num_add>:
 800eebc:	4408      	add	r0, r1
 800eebe:	b280      	uxth	r0, r0
 800eec0:	4770      	bx	lr
 800eec2:	bf00      	nop

0800eec4 <uxr_seq_num_sub>:
 800eec4:	1a40      	subs	r0, r0, r1
 800eec6:	b280      	uxth	r0, r0
 800eec8:	4770      	bx	lr
 800eeca:	bf00      	nop

0800eecc <uxr_seq_num_cmp>:
 800eecc:	4288      	cmp	r0, r1
 800eece:	d011      	beq.n	800eef4 <uxr_seq_num_cmp+0x28>
 800eed0:	d309      	bcc.n	800eee6 <uxr_seq_num_cmp+0x1a>
 800eed2:	4288      	cmp	r0, r1
 800eed4:	d910      	bls.n	800eef8 <uxr_seq_num_cmp+0x2c>
 800eed6:	1a40      	subs	r0, r0, r1
 800eed8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800eedc:	bfd4      	ite	le
 800eede:	2001      	movle	r0, #1
 800eee0:	f04f 30ff 	movgt.w	r0, #4294967295
 800eee4:	4770      	bx	lr
 800eee6:	1a0b      	subs	r3, r1, r0
 800eee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eeec:	daf1      	bge.n	800eed2 <uxr_seq_num_cmp+0x6>
 800eeee:	f04f 30ff 	mov.w	r0, #4294967295
 800eef2:	4770      	bx	lr
 800eef4:	2000      	movs	r0, #0
 800eef6:	4770      	bx	lr
 800eef8:	2001      	movs	r0, #1
 800eefa:	4770      	bx	lr

0800eefc <uxr_init_framing_io>:
 800eefc:	2300      	movs	r3, #0
 800eefe:	7041      	strb	r1, [r0, #1]
 800ef00:	7003      	strb	r3, [r0, #0]
 800ef02:	8583      	strh	r3, [r0, #44]	@ 0x2c
 800ef04:	4770      	bx	lr
 800ef06:	bf00      	nop

0800ef08 <uxr_write_framed_msg>:
 800ef08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0c:	4617      	mov	r7, r2
 800ef0e:	7842      	ldrb	r2, [r0, #1]
 800ef10:	b083      	sub	sp, #12
 800ef12:	460e      	mov	r6, r1
 800ef14:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 800ef18:	469a      	mov	sl, r3
 800ef1a:	2901      	cmp	r1, #1
 800ef1c:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 800ef20:	4604      	mov	r4, r0
 800ef22:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 800ef26:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 800ef2a:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 800ef2e:	f240 8137 	bls.w	800f1a0 <uxr_write_framed_msg+0x298>
 800ef32:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 800ef36:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 800ef3a:	2901      	cmp	r1, #1
 800ef3c:	f04f 0202 	mov.w	r2, #2
 800ef40:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800ef44:	f240 808f 	bls.w	800f066 <uxr_write_framed_msg+0x15e>
 800ef48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef4a:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 800ef4e:	b2dd      	uxtb	r5, r3
 800ef50:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 800ef54:	2203      	movs	r2, #3
 800ef56:	2901      	cmp	r1, #1
 800ef58:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800ef5c:	f240 809a 	bls.w	800f094 <uxr_write_framed_msg+0x18c>
 800ef60:	18a1      	adds	r1, r4, r2
 800ef62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef64:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 800ef68:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800ef6c:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 800ef70:	3201      	adds	r2, #1
 800ef72:	2801      	cmp	r0, #1
 800ef74:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800ef78:	f240 80a0 	bls.w	800f0bc <uxr_write_framed_msg+0x1b4>
 800ef7c:	18a0      	adds	r0, r4, r2
 800ef7e:	3201      	adds	r2, #1
 800ef80:	b2d2      	uxtb	r2, r2
 800ef82:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 800ef86:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	f000 80a9 	beq.w	800f0e2 <uxr_write_framed_msg+0x1da>
 800ef90:	f04f 0900 	mov.w	r9, #0
 800ef94:	46c8      	mov	r8, r9
 800ef96:	f81a 3008 	ldrb.w	r3, [sl, r8]
 800ef9a:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 800ef9e:	2901      	cmp	r1, #1
 800efa0:	f240 80c3 	bls.w	800f12a <uxr_write_framed_msg+0x222>
 800efa4:	2a29      	cmp	r2, #41	@ 0x29
 800efa6:	f200 809f 	bhi.w	800f0e8 <uxr_write_framed_msg+0x1e0>
 800efaa:	18a1      	adds	r1, r4, r2
 800efac:	3201      	adds	r2, #1
 800efae:	b2d2      	uxtb	r2, r2
 800efb0:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 800efb4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800efb8:	ea89 0303 	eor.w	r3, r9, r3
 800efbc:	498c      	ldr	r1, [pc, #560]	@ (800f1f0 <uxr_write_framed_msg+0x2e8>)
 800efbe:	b2db      	uxtb	r3, r3
 800efc0:	f108 0801 	add.w	r8, r8, #1
 800efc4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800efc8:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 800efcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800efce:	4543      	cmp	r3, r8
 800efd0:	d8e1      	bhi.n	800ef96 <uxr_write_framed_msg+0x8e>
 800efd2:	ea4f 2319 	mov.w	r3, r9, lsr #8
 800efd6:	fa5f f889 	uxtb.w	r8, r9
 800efda:	9301      	str	r3, [sp, #4]
 800efdc:	f04f 0900 	mov.w	r9, #0
 800efe0:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 800efe4:	fa5f f18a 	uxtb.w	r1, sl
 800efe8:	2901      	cmp	r1, #1
 800efea:	d921      	bls.n	800f030 <uxr_write_framed_msg+0x128>
 800efec:	2a29      	cmp	r2, #41	@ 0x29
 800efee:	f240 80af 	bls.w	800f150 <uxr_write_framed_msg+0x248>
 800eff2:	2500      	movs	r5, #0
 800eff4:	e000      	b.n	800eff8 <uxr_write_framed_msg+0xf0>
 800eff6:	b160      	cbz	r0, 800f012 <uxr_write_framed_msg+0x10a>
 800eff8:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800effc:	1b52      	subs	r2, r2, r5
 800effe:	465b      	mov	r3, fp
 800f000:	4421      	add	r1, r4
 800f002:	4638      	mov	r0, r7
 800f004:	47b0      	blx	r6
 800f006:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800f00a:	4405      	add	r5, r0
 800f00c:	4295      	cmp	r5, r2
 800f00e:	d3f2      	bcc.n	800eff6 <uxr_write_framed_msg+0xee>
 800f010:	d003      	beq.n	800f01a <uxr_write_framed_msg+0x112>
 800f012:	2000      	movs	r0, #0
 800f014:	b003      	add	sp, #12
 800f016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f01a:	fa5f f18a 	uxtb.w	r1, sl
 800f01e:	f04f 0300 	mov.w	r3, #0
 800f022:	2901      	cmp	r1, #1
 800f024:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800f028:	f04f 0200 	mov.w	r2, #0
 800f02c:	f200 8090 	bhi.w	800f150 <uxr_write_framed_msg+0x248>
 800f030:	1c51      	adds	r1, r2, #1
 800f032:	b2c9      	uxtb	r1, r1
 800f034:	2929      	cmp	r1, #41	@ 0x29
 800f036:	d8dc      	bhi.n	800eff2 <uxr_write_framed_msg+0xea>
 800f038:	18a5      	adds	r5, r4, r2
 800f03a:	4421      	add	r1, r4
 800f03c:	3202      	adds	r2, #2
 800f03e:	f088 0820 	eor.w	r8, r8, #32
 800f042:	4648      	mov	r0, r9
 800f044:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 800f048:	b2d2      	uxtb	r2, r2
 800f04a:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 800f04e:	f04f 0901 	mov.w	r9, #1
 800f052:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 800f056:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f05a:	2800      	cmp	r0, #0
 800f05c:	f040 8085 	bne.w	800f16a <uxr_write_framed_msg+0x262>
 800f060:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f064:	e7bc      	b.n	800efe0 <uxr_write_framed_msg+0xd8>
 800f066:	4611      	mov	r1, r2
 800f068:	f04f 0c03 	mov.w	ip, #3
 800f06c:	2204      	movs	r2, #4
 800f06e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f070:	4421      	add	r1, r4
 800f072:	b2dd      	uxtb	r5, r3
 800f074:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 800f078:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 800f07c:	44a4      	add	ip, r4
 800f07e:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 800f082:	f080 0020 	eor.w	r0, r0, #32
 800f086:	2901      	cmp	r1, #1
 800f088:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 800f08c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f090:	f63f af66 	bhi.w	800ef60 <uxr_write_framed_msg+0x58>
 800f094:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f096:	18a0      	adds	r0, r4, r2
 800f098:	f085 0520 	eor.w	r5, r5, #32
 800f09c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 800f0a0:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800f0a4:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 800f0a8:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 800f0ac:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 800f0b0:	3202      	adds	r2, #2
 800f0b2:	2801      	cmp	r0, #1
 800f0b4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f0b8:	f63f af60 	bhi.w	800ef7c <uxr_write_framed_msg+0x74>
 800f0bc:	1c50      	adds	r0, r2, #1
 800f0be:	18a5      	adds	r5, r4, r2
 800f0c0:	fa54 f080 	uxtab	r0, r4, r0
 800f0c4:	3202      	adds	r2, #2
 800f0c6:	f081 0120 	eor.w	r1, r1, #32
 800f0ca:	b2d2      	uxtb	r2, r2
 800f0cc:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 800f0d0:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 800f0d4:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 800f0d8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	f47f af57 	bne.w	800ef90 <uxr_write_framed_msg+0x88>
 800f0e2:	9301      	str	r3, [sp, #4]
 800f0e4:	4698      	mov	r8, r3
 800f0e6:	e779      	b.n	800efdc <uxr_write_framed_msg+0xd4>
 800f0e8:	2500      	movs	r5, #0
 800f0ea:	e001      	b.n	800f0f0 <uxr_write_framed_msg+0x1e8>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	d090      	beq.n	800f012 <uxr_write_framed_msg+0x10a>
 800f0f0:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800f0f4:	1b52      	subs	r2, r2, r5
 800f0f6:	465b      	mov	r3, fp
 800f0f8:	4421      	add	r1, r4
 800f0fa:	4638      	mov	r0, r7
 800f0fc:	47b0      	blx	r6
 800f0fe:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800f102:	4405      	add	r5, r0
 800f104:	4295      	cmp	r5, r2
 800f106:	d3f1      	bcc.n	800f0ec <uxr_write_framed_msg+0x1e4>
 800f108:	d183      	bne.n	800f012 <uxr_write_framed_msg+0x10a>
 800f10a:	f04f 0300 	mov.w	r3, #0
 800f10e:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800f112:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f114:	4543      	cmp	r3, r8
 800f116:	d964      	bls.n	800f1e2 <uxr_write_framed_msg+0x2da>
 800f118:	f81a 3008 	ldrb.w	r3, [sl, r8]
 800f11c:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 800f120:	2901      	cmp	r1, #1
 800f122:	f04f 0200 	mov.w	r2, #0
 800f126:	f63f af3d 	bhi.w	800efa4 <uxr_write_framed_msg+0x9c>
 800f12a:	1c51      	adds	r1, r2, #1
 800f12c:	b2c9      	uxtb	r1, r1
 800f12e:	2929      	cmp	r1, #41	@ 0x29
 800f130:	d8da      	bhi.n	800f0e8 <uxr_write_framed_msg+0x1e0>
 800f132:	18a0      	adds	r0, r4, r2
 800f134:	4421      	add	r1, r4
 800f136:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 800f13a:	3202      	adds	r2, #2
 800f13c:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 800f140:	b2d2      	uxtb	r2, r2
 800f142:	f083 0020 	eor.w	r0, r3, #32
 800f146:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 800f14a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f14e:	e733      	b.n	800efb8 <uxr_write_framed_msg+0xb0>
 800f150:	18a1      	adds	r1, r4, r2
 800f152:	3201      	adds	r2, #1
 800f154:	4648      	mov	r0, r9
 800f156:	b2d2      	uxtb	r2, r2
 800f158:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 800f15c:	f04f 0901 	mov.w	r9, #1
 800f160:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f164:	2800      	cmp	r0, #0
 800f166:	f43f af7b 	beq.w	800f060 <uxr_write_framed_msg+0x158>
 800f16a:	2500      	movs	r5, #0
 800f16c:	e002      	b.n	800f174 <uxr_write_framed_msg+0x26c>
 800f16e:	2800      	cmp	r0, #0
 800f170:	f43f af4f 	beq.w	800f012 <uxr_write_framed_msg+0x10a>
 800f174:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800f178:	1b52      	subs	r2, r2, r5
 800f17a:	465b      	mov	r3, fp
 800f17c:	4421      	add	r1, r4
 800f17e:	4638      	mov	r0, r7
 800f180:	47b0      	blx	r6
 800f182:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800f186:	4405      	add	r5, r0
 800f188:	4295      	cmp	r5, r2
 800f18a:	d3f0      	bcc.n	800f16e <uxr_write_framed_msg+0x266>
 800f18c:	f47f af41 	bne.w	800f012 <uxr_write_framed_msg+0x10a>
 800f190:	2300      	movs	r3, #0
 800f192:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800f196:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f198:	b298      	uxth	r0, r3
 800f19a:	b003      	add	sp, #12
 800f19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1a0:	217d      	movs	r1, #125	@ 0x7d
 800f1a2:	f082 0220 	eor.w	r2, r2, #32
 800f1a6:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 800f1aa:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 800f1ae:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 800f1b2:	2901      	cmp	r1, #1
 800f1b4:	f04f 0203 	mov.w	r2, #3
 800f1b8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f1bc:	d804      	bhi.n	800f1c8 <uxr_write_framed_msg+0x2c0>
 800f1be:	4611      	mov	r1, r2
 800f1c0:	f04f 0c04 	mov.w	ip, #4
 800f1c4:	2205      	movs	r2, #5
 800f1c6:	e752      	b.n	800f06e <uxr_write_framed_msg+0x166>
 800f1c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f1ca:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 800f1ce:	b2dd      	uxtb	r5, r3
 800f1d0:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 800f1d4:	2204      	movs	r2, #4
 800f1d6:	2901      	cmp	r1, #1
 800f1d8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800f1dc:	f63f aec0 	bhi.w	800ef60 <uxr_write_framed_msg+0x58>
 800f1e0:	e758      	b.n	800f094 <uxr_write_framed_msg+0x18c>
 800f1e2:	ea4f 2319 	mov.w	r3, r9, lsr #8
 800f1e6:	fa5f f889 	uxtb.w	r8, r9
 800f1ea:	9301      	str	r3, [sp, #4]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	e6f5      	b.n	800efdc <uxr_write_framed_msg+0xd4>
 800f1f0:	08012078 	.word	0x08012078

0800f1f4 <uxr_framing_read_transport>:
 800f1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1f8:	4604      	mov	r4, r0
 800f1fa:	b083      	sub	sp, #12
 800f1fc:	461f      	mov	r7, r3
 800f1fe:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 800f202:	4689      	mov	r9, r1
 800f204:	4692      	mov	sl, r2
 800f206:	f7fb fbff 	bl	800aa08 <uxr_millis>
 800f20a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800f20e:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 800f212:	42b3      	cmp	r3, r6
 800f214:	4680      	mov	r8, r0
 800f216:	d061      	beq.n	800f2dc <uxr_framing_read_transport+0xe8>
 800f218:	d81c      	bhi.n	800f254 <uxr_framing_read_transport+0x60>
 800f21a:	1e75      	subs	r5, r6, #1
 800f21c:	1aed      	subs	r5, r5, r3
 800f21e:	b2ed      	uxtb	r5, r5
 800f220:	2600      	movs	r6, #0
 800f222:	455d      	cmp	r5, fp
 800f224:	d81f      	bhi.n	800f266 <uxr_framing_read_transport+0x72>
 800f226:	19ab      	adds	r3, r5, r6
 800f228:	455b      	cmp	r3, fp
 800f22a:	bf84      	itt	hi
 800f22c:	ebab 0605 	subhi.w	r6, fp, r5
 800f230:	b2f6      	uxtbhi	r6, r6
 800f232:	b9ed      	cbnz	r5, 800f270 <uxr_framing_read_transport+0x7c>
 800f234:	f04f 0b00 	mov.w	fp, #0
 800f238:	f7fb fbe6 	bl	800aa08 <uxr_millis>
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	eba0 0808 	sub.w	r8, r0, r8
 800f242:	eba3 0308 	sub.w	r3, r3, r8
 800f246:	4658      	mov	r0, fp
 800f248:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f24c:	603b      	str	r3, [r7, #0]
 800f24e:	b003      	add	sp, #12
 800f250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f254:	2e00      	cmp	r6, #0
 800f256:	d049      	beq.n	800f2ec <uxr_framing_read_transport+0xf8>
 800f258:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 800f25c:	b2ed      	uxtb	r5, r5
 800f25e:	3e01      	subs	r6, #1
 800f260:	455d      	cmp	r5, fp
 800f262:	b2f6      	uxtb	r6, r6
 800f264:	d9df      	bls.n	800f226 <uxr_framing_read_transport+0x32>
 800f266:	fa5f f58b 	uxtb.w	r5, fp
 800f26a:	2600      	movs	r6, #0
 800f26c:	2d00      	cmp	r5, #0
 800f26e:	d0e1      	beq.n	800f234 <uxr_framing_read_transport+0x40>
 800f270:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f274:	3102      	adds	r1, #2
 800f276:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f278:	9300      	str	r3, [sp, #0]
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	4421      	add	r1, r4
 800f27e:	462a      	mov	r2, r5
 800f280:	4650      	mov	r0, sl
 800f282:	47c8      	blx	r9
 800f284:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800f288:	4a1a      	ldr	r2, [pc, #104]	@ (800f2f4 <uxr_framing_read_transport+0x100>)
 800f28a:	4403      	add	r3, r0
 800f28c:	0859      	lsrs	r1, r3, #1
 800f28e:	fba2 2101 	umull	r2, r1, r2, r1
 800f292:	0889      	lsrs	r1, r1, #2
 800f294:	222a      	movs	r2, #42	@ 0x2a
 800f296:	fb02 3111 	mls	r1, r2, r1, r3
 800f29a:	4683      	mov	fp, r0
 800f29c:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 800f2a0:	2800      	cmp	r0, #0
 800f2a2:	d0c7      	beq.n	800f234 <uxr_framing_read_transport+0x40>
 800f2a4:	42a8      	cmp	r0, r5
 800f2a6:	d1c7      	bne.n	800f238 <uxr_framing_read_transport+0x44>
 800f2a8:	2e00      	cmp	r6, #0
 800f2aa:	d0c5      	beq.n	800f238 <uxr_framing_read_transport+0x44>
 800f2ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2ae:	9300      	str	r3, [sp, #0]
 800f2b0:	3102      	adds	r1, #2
 800f2b2:	4632      	mov	r2, r6
 800f2b4:	4421      	add	r1, r4
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	4650      	mov	r0, sl
 800f2ba:	47c8      	blx	r9
 800f2bc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f2c0:	4a0c      	ldr	r2, [pc, #48]	@ (800f2f4 <uxr_framing_read_transport+0x100>)
 800f2c2:	180b      	adds	r3, r1, r0
 800f2c4:	0859      	lsrs	r1, r3, #1
 800f2c6:	fba2 1201 	umull	r1, r2, r2, r1
 800f2ca:	0892      	lsrs	r2, r2, #2
 800f2cc:	212a      	movs	r1, #42	@ 0x2a
 800f2ce:	fb01 3312 	mls	r3, r1, r2, r3
 800f2d2:	eb00 0b05 	add.w	fp, r0, r5
 800f2d6:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 800f2da:	e7ad      	b.n	800f238 <uxr_framing_read_transport+0x44>
 800f2dc:	2600      	movs	r6, #0
 800f2de:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 800f2e2:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 800f2e4:	d9bf      	bls.n	800f266 <uxr_framing_read_transport+0x72>
 800f2e6:	2102      	movs	r1, #2
 800f2e8:	2529      	movs	r5, #41	@ 0x29
 800f2ea:	e7c4      	b.n	800f276 <uxr_framing_read_transport+0x82>
 800f2ec:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 800f2f0:	b2ed      	uxtb	r5, r5
 800f2f2:	e796      	b.n	800f222 <uxr_framing_read_transport+0x2e>
 800f2f4:	30c30c31 	.word	0x30c30c31

0800f2f8 <uxr_read_framed_msg>:
 800f2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2fc:	461e      	mov	r6, r3
 800f2fe:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 800f302:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 800f306:	429d      	cmp	r5, r3
 800f308:	b083      	sub	sp, #12
 800f30a:	4604      	mov	r4, r0
 800f30c:	4688      	mov	r8, r1
 800f30e:	4691      	mov	r9, r2
 800f310:	f000 8188 	beq.w	800f624 <uxr_read_framed_msg+0x32c>
 800f314:	7823      	ldrb	r3, [r4, #0]
 800f316:	4dc1      	ldr	r5, [pc, #772]	@ (800f61c <uxr_read_framed_msg+0x324>)
 800f318:	4fc1      	ldr	r7, [pc, #772]	@ (800f620 <uxr_read_framed_msg+0x328>)
 800f31a:	2b07      	cmp	r3, #7
 800f31c:	d8fd      	bhi.n	800f31a <uxr_read_framed_msg+0x22>
 800f31e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800f322:	0115      	.short	0x0115
 800f324:	00d600f6 	.word	0x00d600f6
 800f328:	009000b9 	.word	0x009000b9
 800f32c:	0030004d 	.word	0x0030004d
 800f330:	0008      	.short	0x0008
 800f332:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f336:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800f33a:	4299      	cmp	r1, r3
 800f33c:	f000 814a 	beq.w	800f5d4 <uxr_read_framed_msg+0x2dc>
 800f340:	18e2      	adds	r2, r4, r3
 800f342:	7892      	ldrb	r2, [r2, #2]
 800f344:	2a7d      	cmp	r2, #125	@ 0x7d
 800f346:	f000 8199 	beq.w	800f67c <uxr_read_framed_msg+0x384>
 800f34a:	3301      	adds	r3, #1
 800f34c:	0858      	lsrs	r0, r3, #1
 800f34e:	fba5 1000 	umull	r1, r0, r5, r0
 800f352:	0880      	lsrs	r0, r0, #2
 800f354:	212a      	movs	r1, #42	@ 0x2a
 800f356:	fb01 3310 	mls	r3, r1, r0, r3
 800f35a:	2a7e      	cmp	r2, #126	@ 0x7e
 800f35c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f360:	f000 8252 	beq.w	800f808 <uxr_read_framed_msg+0x510>
 800f364:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 800f366:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 800f368:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800f36c:	b29b      	uxth	r3, r3
 800f36e:	2200      	movs	r2, #0
 800f370:	4299      	cmp	r1, r3
 800f372:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800f374:	7022      	strb	r2, [r4, #0]
 800f376:	f000 8179 	beq.w	800f66c <uxr_read_framed_msg+0x374>
 800f37a:	2000      	movs	r0, #0
 800f37c:	b003      	add	sp, #12
 800f37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f382:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f386:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800f38a:	4299      	cmp	r1, r3
 800f38c:	f000 8131 	beq.w	800f5f2 <uxr_read_framed_msg+0x2fa>
 800f390:	18e2      	adds	r2, r4, r3
 800f392:	7890      	ldrb	r0, [r2, #2]
 800f394:	287d      	cmp	r0, #125	@ 0x7d
 800f396:	f000 8190 	beq.w	800f6ba <uxr_read_framed_msg+0x3c2>
 800f39a:	3301      	adds	r3, #1
 800f39c:	085a      	lsrs	r2, r3, #1
 800f39e:	fba5 1202 	umull	r1, r2, r5, r2
 800f3a2:	0892      	lsrs	r2, r2, #2
 800f3a4:	212a      	movs	r1, #42	@ 0x2a
 800f3a6:	fb01 3312 	mls	r3, r1, r2, r3
 800f3aa:	287e      	cmp	r0, #126	@ 0x7e
 800f3ac:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f3b0:	f000 821a 	beq.w	800f7e8 <uxr_read_framed_msg+0x4f0>
 800f3b4:	2307      	movs	r3, #7
 800f3b6:	86a0      	strh	r0, [r4, #52]	@ 0x34
 800f3b8:	7023      	strb	r3, [r4, #0]
 800f3ba:	e7ae      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f3bc:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800f3be:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 800f3c2:	459e      	cmp	lr, r3
 800f3c4:	d938      	bls.n	800f438 <uxr_read_framed_msg+0x140>
 800f3c6:	ee07 8a90 	vmov	s15, r8
 800f3ca:	212a      	movs	r1, #42	@ 0x2a
 800f3cc:	e020      	b.n	800f410 <uxr_read_framed_msg+0x118>
 800f3ce:	f89b c002 	ldrb.w	ip, [fp, #2]
 800f3d2:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 800f3d6:	f000 80d4 	beq.w	800f582 <uxr_read_framed_msg+0x28a>
 800f3da:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 800f3de:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 800f3e2:	f000 8219 	beq.w	800f818 <uxr_read_framed_msg+0x520>
 800f3e6:	f806 c003 	strb.w	ip, [r6, r3]
 800f3ea:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 800f3ee:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800f3f0:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 800f3f4:	ea8a 000c 	eor.w	r0, sl, ip
 800f3f8:	b2c0      	uxtb	r0, r0
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 800f400:	b29b      	uxth	r3, r3
 800f402:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 800f406:	4573      	cmp	r3, lr
 800f408:	8663      	strh	r3, [r4, #50]	@ 0x32
 800f40a:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800f40c:	f080 8120 	bcs.w	800f650 <uxr_read_framed_msg+0x358>
 800f410:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 800f414:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 800f418:	f100 0c01 	add.w	ip, r0, #1
 800f41c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f420:	fba5 8202 	umull	r8, r2, r5, r2
 800f424:	0892      	lsrs	r2, r2, #2
 800f426:	4582      	cmp	sl, r0
 800f428:	eb04 0b00 	add.w	fp, r4, r0
 800f42c:	fb01 c212 	mls	r2, r1, r2, ip
 800f430:	d1cd      	bne.n	800f3ce <uxr_read_framed_msg+0xd6>
 800f432:	ee17 8a90 	vmov	r8, s15
 800f436:	459e      	cmp	lr, r3
 800f438:	f040 8111 	bne.w	800f65e <uxr_read_framed_msg+0x366>
 800f43c:	2306      	movs	r3, #6
 800f43e:	7023      	strb	r3, [r4, #0]
 800f440:	e76b      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f442:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800f446:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800f44a:	4298      	cmp	r0, r3
 800f44c:	f000 80c2 	beq.w	800f5d4 <uxr_read_framed_msg+0x2dc>
 800f450:	18e2      	adds	r2, r4, r3
 800f452:	7891      	ldrb	r1, [r2, #2]
 800f454:	297d      	cmp	r1, #125	@ 0x7d
 800f456:	f000 814c 	beq.w	800f6f2 <uxr_read_framed_msg+0x3fa>
 800f45a:	3301      	adds	r3, #1
 800f45c:	085a      	lsrs	r2, r3, #1
 800f45e:	fba5 0202 	umull	r0, r2, r5, r2
 800f462:	0892      	lsrs	r2, r2, #2
 800f464:	202a      	movs	r0, #42	@ 0x2a
 800f466:	fb00 3312 	mls	r3, r0, r2, r3
 800f46a:	297e      	cmp	r1, #126	@ 0x7e
 800f46c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f470:	f000 81ca 	beq.w	800f808 <uxr_read_framed_msg+0x510>
 800f474:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800f476:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800f47a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f47c:	b29b      	uxth	r3, r3
 800f47e:	2000      	movs	r0, #0
 800f480:	428b      	cmp	r3, r1
 800f482:	8623      	strh	r3, [r4, #48]	@ 0x30
 800f484:	8660      	strh	r0, [r4, #50]	@ 0x32
 800f486:	86e0      	strh	r0, [r4, #54]	@ 0x36
 800f488:	f240 80df 	bls.w	800f64a <uxr_read_framed_msg+0x352>
 800f48c:	7020      	strb	r0, [r4, #0]
 800f48e:	b003      	add	sp, #12
 800f490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f494:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f498:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800f49c:	4299      	cmp	r1, r3
 800f49e:	f000 80a8 	beq.w	800f5f2 <uxr_read_framed_msg+0x2fa>
 800f4a2:	18e2      	adds	r2, r4, r3
 800f4a4:	7890      	ldrb	r0, [r2, #2]
 800f4a6:	287d      	cmp	r0, #125	@ 0x7d
 800f4a8:	f000 8164 	beq.w	800f774 <uxr_read_framed_msg+0x47c>
 800f4ac:	3301      	adds	r3, #1
 800f4ae:	085a      	lsrs	r2, r3, #1
 800f4b0:	fba5 1202 	umull	r1, r2, r5, r2
 800f4b4:	0892      	lsrs	r2, r2, #2
 800f4b6:	212a      	movs	r1, #42	@ 0x2a
 800f4b8:	fb01 3312 	mls	r3, r1, r2, r3
 800f4bc:	287e      	cmp	r0, #126	@ 0x7e
 800f4be:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f4c2:	f000 8191 	beq.w	800f7e8 <uxr_read_framed_msg+0x4f0>
 800f4c6:	2304      	movs	r3, #4
 800f4c8:	8620      	strh	r0, [r4, #48]	@ 0x30
 800f4ca:	7023      	strb	r3, [r4, #0]
 800f4cc:	e725      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f4ce:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800f4d2:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800f4d6:	4290      	cmp	r0, r2
 800f4d8:	f000 80b3 	beq.w	800f642 <uxr_read_framed_msg+0x34a>
 800f4dc:	18a3      	adds	r3, r4, r2
 800f4de:	7899      	ldrb	r1, [r3, #2]
 800f4e0:	297d      	cmp	r1, #125	@ 0x7d
 800f4e2:	f000 8164 	beq.w	800f7ae <uxr_read_framed_msg+0x4b6>
 800f4e6:	3201      	adds	r2, #1
 800f4e8:	0850      	lsrs	r0, r2, #1
 800f4ea:	fba5 3000 	umull	r3, r0, r5, r0
 800f4ee:	0880      	lsrs	r0, r0, #2
 800f4f0:	232a      	movs	r3, #42	@ 0x2a
 800f4f2:	fb03 2210 	mls	r2, r3, r0, r2
 800f4f6:	297e      	cmp	r1, #126	@ 0x7e
 800f4f8:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 800f4fc:	f000 8188 	beq.w	800f810 <uxr_read_framed_msg+0x518>
 800f500:	7863      	ldrb	r3, [r4, #1]
 800f502:	428b      	cmp	r3, r1
 800f504:	bf0c      	ite	eq
 800f506:	2303      	moveq	r3, #3
 800f508:	2300      	movne	r3, #0
 800f50a:	7023      	strb	r3, [r4, #0]
 800f50c:	e705      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f50e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800f512:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800f516:	2200      	movs	r2, #0
 800f518:	4299      	cmp	r1, r3
 800f51a:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 800f51e:	d06c      	beq.n	800f5fa <uxr_read_framed_msg+0x302>
 800f520:	18e2      	adds	r2, r4, r3
 800f522:	7890      	ldrb	r0, [r2, #2]
 800f524:	287d      	cmp	r0, #125	@ 0x7d
 800f526:	f000 8101 	beq.w	800f72c <uxr_read_framed_msg+0x434>
 800f52a:	3301      	adds	r3, #1
 800f52c:	085a      	lsrs	r2, r3, #1
 800f52e:	fba5 1202 	umull	r1, r2, r5, r2
 800f532:	0892      	lsrs	r2, r2, #2
 800f534:	212a      	movs	r1, #42	@ 0x2a
 800f536:	fb01 3312 	mls	r3, r1, r2, r3
 800f53a:	287e      	cmp	r0, #126	@ 0x7e
 800f53c:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 800f540:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f544:	d059      	beq.n	800f5fa <uxr_read_framed_msg+0x302>
 800f546:	2302      	movs	r3, #2
 800f548:	7023      	strb	r3, [r4, #0]
 800f54a:	e6e6      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f54c:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 800f550:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800f554:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 800f558:	1c51      	adds	r1, r2, #1
 800f55a:	084b      	lsrs	r3, r1, #1
 800f55c:	fba5 c303 	umull	ip, r3, r5, r3
 800f560:	089b      	lsrs	r3, r3, #2
 800f562:	fb0e 1313 	mls	r3, lr, r3, r1
 800f566:	4592      	cmp	sl, r2
 800f568:	eb04 0002 	add.w	r0, r4, r2
 800f56c:	b2da      	uxtb	r2, r3
 800f56e:	f43f af04 	beq.w	800f37a <uxr_read_framed_msg+0x82>
 800f572:	7883      	ldrb	r3, [r0, #2]
 800f574:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 800f578:	2b7e      	cmp	r3, #126	@ 0x7e
 800f57a:	d1ed      	bne.n	800f558 <uxr_read_framed_msg+0x260>
 800f57c:	2301      	movs	r3, #1
 800f57e:	7023      	strb	r3, [r4, #0]
 800f580:	e6cb      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f582:	f100 0c01 	add.w	ip, r0, #1
 800f586:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f58a:	fba5 8202 	umull	r8, r2, r5, r2
 800f58e:	0892      	lsrs	r2, r2, #2
 800f590:	fb01 c212 	mls	r2, r1, r2, ip
 800f594:	eb04 0c02 	add.w	ip, r4, r2
 800f598:	b2d2      	uxtb	r2, r2
 800f59a:	4592      	cmp	sl, r2
 800f59c:	f100 0002 	add.w	r0, r0, #2
 800f5a0:	f43f af47 	beq.w	800f432 <uxr_read_framed_msg+0x13a>
 800f5a4:	0842      	lsrs	r2, r0, #1
 800f5a6:	f89c a002 	ldrb.w	sl, [ip, #2]
 800f5aa:	fba5 8202 	umull	r8, r2, r5, r2
 800f5ae:	0892      	lsrs	r2, r2, #2
 800f5b0:	fb01 0012 	mls	r0, r1, r2, r0
 800f5b4:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 800f5b8:	f08a 0c20 	eor.w	ip, sl, #32
 800f5bc:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 800f5c0:	f47f af11 	bne.w	800f3e6 <uxr_read_framed_msg+0xee>
 800f5c4:	459e      	cmp	lr, r3
 800f5c6:	ee17 8a90 	vmov	r8, s15
 800f5ca:	f43f af37 	beq.w	800f43c <uxr_read_framed_msg+0x144>
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	7023      	strb	r3, [r4, #0]
 800f5d2:	e6a2      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f5d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5d6:	9300      	str	r3, [sp, #0]
 800f5d8:	2301      	movs	r3, #1
 800f5da:	9301      	str	r3, [sp, #4]
 800f5dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5de:	464a      	mov	r2, r9
 800f5e0:	4641      	mov	r1, r8
 800f5e2:	4620      	mov	r0, r4
 800f5e4:	f7ff fe06 	bl	800f1f4 <uxr_framing_read_transport>
 800f5e8:	2800      	cmp	r0, #0
 800f5ea:	f43f aec6 	beq.w	800f37a <uxr_read_framed_msg+0x82>
 800f5ee:	7823      	ldrb	r3, [r4, #0]
 800f5f0:	e693      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f5f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5f4:	9300      	str	r3, [sp, #0]
 800f5f6:	2302      	movs	r3, #2
 800f5f8:	e7ef      	b.n	800f5da <uxr_read_framed_msg+0x2e2>
 800f5fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5fc:	9300      	str	r3, [sp, #0]
 800f5fe:	2304      	movs	r3, #4
 800f600:	9301      	str	r3, [sp, #4]
 800f602:	464a      	mov	r2, r9
 800f604:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f606:	4641      	mov	r1, r8
 800f608:	4620      	mov	r0, r4
 800f60a:	f7ff fdf3 	bl	800f1f4 <uxr_framing_read_transport>
 800f60e:	2800      	cmp	r0, #0
 800f610:	d1ed      	bne.n	800f5ee <uxr_read_framed_msg+0x2f6>
 800f612:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 800f616:	2b7e      	cmp	r3, #126	@ 0x7e
 800f618:	d0e9      	beq.n	800f5ee <uxr_read_framed_msg+0x2f6>
 800f61a:	e6ae      	b.n	800f37a <uxr_read_framed_msg+0x82>
 800f61c:	30c30c31 	.word	0x30c30c31
 800f620:	08012078 	.word	0x08012078
 800f624:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f626:	9300      	str	r3, [sp, #0]
 800f628:	2305      	movs	r3, #5
 800f62a:	9301      	str	r3, [sp, #4]
 800f62c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f62e:	f7ff fde1 	bl	800f1f4 <uxr_framing_read_transport>
 800f632:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800f636:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800f63a:	429a      	cmp	r2, r3
 800f63c:	f43f ae9d 	beq.w	800f37a <uxr_read_framed_msg+0x82>
 800f640:	e668      	b.n	800f314 <uxr_read_framed_msg+0x1c>
 800f642:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f644:	9300      	str	r3, [sp, #0]
 800f646:	2303      	movs	r3, #3
 800f648:	e7c7      	b.n	800f5da <uxr_read_framed_msg+0x2e2>
 800f64a:	2305      	movs	r3, #5
 800f64c:	7023      	strb	r3, [r4, #0]
 800f64e:	e664      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f650:	ee17 8a90 	vmov	r8, s15
 800f654:	f43f aef2 	beq.w	800f43c <uxr_read_framed_msg+0x144>
 800f658:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 800f65c:	d08e      	beq.n	800f57c <uxr_read_framed_msg+0x284>
 800f65e:	ebae 0303 	sub.w	r3, lr, r3
 800f662:	3302      	adds	r3, #2
 800f664:	9301      	str	r3, [sp, #4]
 800f666:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f668:	9300      	str	r3, [sp, #0]
 800f66a:	e7b7      	b.n	800f5dc <uxr_read_framed_msg+0x2e4>
 800f66c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f66e:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 800f672:	7013      	strb	r3, [r2, #0]
 800f674:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 800f676:	b003      	add	sp, #12
 800f678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f67c:	f103 0c01 	add.w	ip, r3, #1
 800f680:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f684:	fba5 0202 	umull	r0, r2, r5, r2
 800f688:	0892      	lsrs	r2, r2, #2
 800f68a:	202a      	movs	r0, #42	@ 0x2a
 800f68c:	fb00 c212 	mls	r2, r0, r2, ip
 800f690:	fa5f fc82 	uxtb.w	ip, r2
 800f694:	4561      	cmp	r1, ip
 800f696:	d09d      	beq.n	800f5d4 <uxr_read_framed_msg+0x2dc>
 800f698:	3302      	adds	r3, #2
 800f69a:	4422      	add	r2, r4
 800f69c:	0859      	lsrs	r1, r3, #1
 800f69e:	7892      	ldrb	r2, [r2, #2]
 800f6a0:	fba5 c101 	umull	ip, r1, r5, r1
 800f6a4:	0889      	lsrs	r1, r1, #2
 800f6a6:	fb00 3311 	mls	r3, r0, r1, r3
 800f6aa:	2a7e      	cmp	r2, #126	@ 0x7e
 800f6ac:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f6b0:	f000 80aa 	beq.w	800f808 <uxr_read_framed_msg+0x510>
 800f6b4:	f082 0220 	eor.w	r2, r2, #32
 800f6b8:	e654      	b.n	800f364 <uxr_read_framed_msg+0x6c>
 800f6ba:	1c58      	adds	r0, r3, #1
 800f6bc:	0842      	lsrs	r2, r0, #1
 800f6be:	fba5 c202 	umull	ip, r2, r5, r2
 800f6c2:	0892      	lsrs	r2, r2, #2
 800f6c4:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800f6c8:	fb0c 0212 	mls	r2, ip, r2, r0
 800f6cc:	b2d0      	uxtb	r0, r2
 800f6ce:	4281      	cmp	r1, r0
 800f6d0:	d08f      	beq.n	800f5f2 <uxr_read_framed_msg+0x2fa>
 800f6d2:	4422      	add	r2, r4
 800f6d4:	3302      	adds	r3, #2
 800f6d6:	7890      	ldrb	r0, [r2, #2]
 800f6d8:	085a      	lsrs	r2, r3, #1
 800f6da:	fba5 1202 	umull	r1, r2, r5, r2
 800f6de:	0892      	lsrs	r2, r2, #2
 800f6e0:	fb0c 3312 	mls	r3, ip, r2, r3
 800f6e4:	287e      	cmp	r0, #126	@ 0x7e
 800f6e6:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f6ea:	d07d      	beq.n	800f7e8 <uxr_read_framed_msg+0x4f0>
 800f6ec:	f080 0020 	eor.w	r0, r0, #32
 800f6f0:	e660      	b.n	800f3b4 <uxr_read_framed_msg+0xbc>
 800f6f2:	1c59      	adds	r1, r3, #1
 800f6f4:	084a      	lsrs	r2, r1, #1
 800f6f6:	fba5 c202 	umull	ip, r2, r5, r2
 800f6fa:	0892      	lsrs	r2, r2, #2
 800f6fc:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800f700:	fb0c 1212 	mls	r2, ip, r2, r1
 800f704:	b2d1      	uxtb	r1, r2
 800f706:	4288      	cmp	r0, r1
 800f708:	f43f af64 	beq.w	800f5d4 <uxr_read_framed_msg+0x2dc>
 800f70c:	4422      	add	r2, r4
 800f70e:	3302      	adds	r3, #2
 800f710:	7891      	ldrb	r1, [r2, #2]
 800f712:	085a      	lsrs	r2, r3, #1
 800f714:	fba5 0202 	umull	r0, r2, r5, r2
 800f718:	0892      	lsrs	r2, r2, #2
 800f71a:	fb0c 3312 	mls	r3, ip, r2, r3
 800f71e:	297e      	cmp	r1, #126	@ 0x7e
 800f720:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f724:	d070      	beq.n	800f808 <uxr_read_framed_msg+0x510>
 800f726:	f081 0120 	eor.w	r1, r1, #32
 800f72a:	e6a3      	b.n	800f474 <uxr_read_framed_msg+0x17c>
 800f72c:	f103 0c01 	add.w	ip, r3, #1
 800f730:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f734:	fba5 0202 	umull	r0, r2, r5, r2
 800f738:	0892      	lsrs	r2, r2, #2
 800f73a:	202a      	movs	r0, #42	@ 0x2a
 800f73c:	fb00 c212 	mls	r2, r0, r2, ip
 800f740:	fa5f fc82 	uxtb.w	ip, r2
 800f744:	4561      	cmp	r1, ip
 800f746:	f43f af58 	beq.w	800f5fa <uxr_read_framed_msg+0x302>
 800f74a:	4422      	add	r2, r4
 800f74c:	3302      	adds	r3, #2
 800f74e:	7891      	ldrb	r1, [r2, #2]
 800f750:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 800f754:	085a      	lsrs	r2, r3, #1
 800f756:	fba5 c202 	umull	ip, r2, r5, r2
 800f75a:	0892      	lsrs	r2, r2, #2
 800f75c:	fb00 3312 	mls	r3, r0, r2, r3
 800f760:	297e      	cmp	r1, #126	@ 0x7e
 800f762:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f766:	f43f af48 	beq.w	800f5fa <uxr_read_framed_msg+0x302>
 800f76a:	f081 0120 	eor.w	r1, r1, #32
 800f76e:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 800f772:	e6e8      	b.n	800f546 <uxr_read_framed_msg+0x24e>
 800f774:	1c58      	adds	r0, r3, #1
 800f776:	0842      	lsrs	r2, r0, #1
 800f778:	fba5 c202 	umull	ip, r2, r5, r2
 800f77c:	0892      	lsrs	r2, r2, #2
 800f77e:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800f782:	fb0c 0212 	mls	r2, ip, r2, r0
 800f786:	b2d0      	uxtb	r0, r2
 800f788:	4281      	cmp	r1, r0
 800f78a:	f43f af32 	beq.w	800f5f2 <uxr_read_framed_msg+0x2fa>
 800f78e:	4422      	add	r2, r4
 800f790:	3302      	adds	r3, #2
 800f792:	7890      	ldrb	r0, [r2, #2]
 800f794:	085a      	lsrs	r2, r3, #1
 800f796:	fba5 1202 	umull	r1, r2, r5, r2
 800f79a:	0892      	lsrs	r2, r2, #2
 800f79c:	fb0c 3312 	mls	r3, ip, r2, r3
 800f7a0:	287e      	cmp	r0, #126	@ 0x7e
 800f7a2:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800f7a6:	d01f      	beq.n	800f7e8 <uxr_read_framed_msg+0x4f0>
 800f7a8:	f080 0020 	eor.w	r0, r0, #32
 800f7ac:	e68b      	b.n	800f4c6 <uxr_read_framed_msg+0x1ce>
 800f7ae:	1c51      	adds	r1, r2, #1
 800f7b0:	084b      	lsrs	r3, r1, #1
 800f7b2:	fba5 c303 	umull	ip, r3, r5, r3
 800f7b6:	089b      	lsrs	r3, r3, #2
 800f7b8:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800f7bc:	fb0c 1313 	mls	r3, ip, r3, r1
 800f7c0:	b2d9      	uxtb	r1, r3
 800f7c2:	4288      	cmp	r0, r1
 800f7c4:	f43f af3d 	beq.w	800f642 <uxr_read_framed_msg+0x34a>
 800f7c8:	3202      	adds	r2, #2
 800f7ca:	4423      	add	r3, r4
 800f7cc:	0850      	lsrs	r0, r2, #1
 800f7ce:	789b      	ldrb	r3, [r3, #2]
 800f7d0:	fba5 1000 	umull	r1, r0, r5, r0
 800f7d4:	0880      	lsrs	r0, r0, #2
 800f7d6:	fb0c 2210 	mls	r2, ip, r0, r2
 800f7da:	2b7e      	cmp	r3, #126	@ 0x7e
 800f7dc:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 800f7e0:	d016      	beq.n	800f810 <uxr_read_framed_msg+0x518>
 800f7e2:	f083 0120 	eor.w	r1, r3, #32
 800f7e6:	e68b      	b.n	800f500 <uxr_read_framed_msg+0x208>
 800f7e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7ea:	9300      	str	r3, [sp, #0]
 800f7ec:	2302      	movs	r3, #2
 800f7ee:	9301      	str	r3, [sp, #4]
 800f7f0:	464a      	mov	r2, r9
 800f7f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7f4:	4641      	mov	r1, r8
 800f7f6:	4620      	mov	r0, r4
 800f7f8:	f7ff fcfc 	bl	800f1f4 <uxr_framing_read_transport>
 800f7fc:	2800      	cmp	r0, #0
 800f7fe:	f47f aef6 	bne.w	800f5ee <uxr_read_framed_msg+0x2f6>
 800f802:	2301      	movs	r3, #1
 800f804:	7023      	strb	r3, [r4, #0]
 800f806:	e588      	b.n	800f31a <uxr_read_framed_msg+0x22>
 800f808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f80a:	9300      	str	r3, [sp, #0]
 800f80c:	2301      	movs	r3, #1
 800f80e:	e7ee      	b.n	800f7ee <uxr_read_framed_msg+0x4f6>
 800f810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f812:	9300      	str	r3, [sp, #0]
 800f814:	2303      	movs	r3, #3
 800f816:	e7ea      	b.n	800f7ee <uxr_read_framed_msg+0x4f6>
 800f818:	ee17 8a90 	vmov	r8, s15
 800f81c:	e6ae      	b.n	800f57c <uxr_read_framed_msg+0x284>
 800f81e:	bf00      	nop

0800f820 <rcl_get_default_domain_id>:
 800f820:	b530      	push	{r4, r5, lr}
 800f822:	b083      	sub	sp, #12
 800f824:	2300      	movs	r3, #0
 800f826:	9300      	str	r3, [sp, #0]
 800f828:	b1d0      	cbz	r0, 800f860 <rcl_get_default_domain_id+0x40>
 800f82a:	4604      	mov	r4, r0
 800f82c:	4669      	mov	r1, sp
 800f82e:	4815      	ldr	r0, [pc, #84]	@ (800f884 <rcl_get_default_domain_id+0x64>)
 800f830:	f7fd f93a 	bl	800caa8 <rcutils_get_env>
 800f834:	4602      	mov	r2, r0
 800f836:	b110      	cbz	r0, 800f83e <rcl_get_default_domain_id+0x1e>
 800f838:	2001      	movs	r0, #1
 800f83a:	b003      	add	sp, #12
 800f83c:	bd30      	pop	{r4, r5, pc}
 800f83e:	9b00      	ldr	r3, [sp, #0]
 800f840:	b18b      	cbz	r3, 800f866 <rcl_get_default_domain_id+0x46>
 800f842:	7818      	ldrb	r0, [r3, #0]
 800f844:	2800      	cmp	r0, #0
 800f846:	d0f8      	beq.n	800f83a <rcl_get_default_domain_id+0x1a>
 800f848:	a901      	add	r1, sp, #4
 800f84a:	4618      	mov	r0, r3
 800f84c:	9201      	str	r2, [sp, #4]
 800f84e:	f000 fe83 	bl	8010558 <strtoul>
 800f852:	4605      	mov	r5, r0
 800f854:	b150      	cbz	r0, 800f86c <rcl_get_default_domain_id+0x4c>
 800f856:	1c43      	adds	r3, r0, #1
 800f858:	d00d      	beq.n	800f876 <rcl_get_default_domain_id+0x56>
 800f85a:	6025      	str	r5, [r4, #0]
 800f85c:	2000      	movs	r0, #0
 800f85e:	e7ec      	b.n	800f83a <rcl_get_default_domain_id+0x1a>
 800f860:	200b      	movs	r0, #11
 800f862:	b003      	add	sp, #12
 800f864:	bd30      	pop	{r4, r5, pc}
 800f866:	4618      	mov	r0, r3
 800f868:	b003      	add	sp, #12
 800f86a:	bd30      	pop	{r4, r5, pc}
 800f86c:	9b01      	ldr	r3, [sp, #4]
 800f86e:	781b      	ldrb	r3, [r3, #0]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d0f2      	beq.n	800f85a <rcl_get_default_domain_id+0x3a>
 800f874:	e7e0      	b.n	800f838 <rcl_get_default_domain_id+0x18>
 800f876:	f001 f8e7 	bl	8010a48 <__errno>
 800f87a:	6803      	ldr	r3, [r0, #0]
 800f87c:	2b22      	cmp	r3, #34	@ 0x22
 800f87e:	d1ec      	bne.n	800f85a <rcl_get_default_domain_id+0x3a>
 800f880:	e7da      	b.n	800f838 <rcl_get_default_domain_id+0x18>
 800f882:	bf00      	nop
 800f884:	08012278 	.word	0x08012278

0800f888 <rcl_expand_topic_name>:
 800f888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f88c:	b08b      	sub	sp, #44	@ 0x2c
 800f88e:	9306      	str	r3, [sp, #24]
 800f890:	2800      	cmp	r0, #0
 800f892:	f000 80ad 	beq.w	800f9f0 <rcl_expand_topic_name+0x168>
 800f896:	460e      	mov	r6, r1
 800f898:	2900      	cmp	r1, #0
 800f89a:	f000 80a9 	beq.w	800f9f0 <rcl_expand_topic_name+0x168>
 800f89e:	4617      	mov	r7, r2
 800f8a0:	2a00      	cmp	r2, #0
 800f8a2:	f000 80a5 	beq.w	800f9f0 <rcl_expand_topic_name+0x168>
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	f000 80a2 	beq.w	800f9f0 <rcl_expand_topic_name+0x168>
 800f8ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	f000 809e 	beq.w	800f9f0 <rcl_expand_topic_name+0x168>
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	a909      	add	r1, sp, #36	@ 0x24
 800f8b8:	4680      	mov	r8, r0
 800f8ba:	f000 f9f5 	bl	800fca8 <rcl_validate_topic_name>
 800f8be:	4604      	mov	r4, r0
 800f8c0:	2800      	cmp	r0, #0
 800f8c2:	f040 8096 	bne.w	800f9f2 <rcl_expand_topic_name+0x16a>
 800f8c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	f040 809a 	bne.w	800fa02 <rcl_expand_topic_name+0x17a>
 800f8ce:	4602      	mov	r2, r0
 800f8d0:	a909      	add	r1, sp, #36	@ 0x24
 800f8d2:	4630      	mov	r0, r6
 800f8d4:	f7fd fcea 	bl	800d2ac <rmw_validate_node_name>
 800f8d8:	2800      	cmp	r0, #0
 800f8da:	f040 808e 	bne.w	800f9fa <rcl_expand_topic_name+0x172>
 800f8de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8e0:	2a00      	cmp	r2, #0
 800f8e2:	f040 8093 	bne.w	800fa0c <rcl_expand_topic_name+0x184>
 800f8e6:	a909      	add	r1, sp, #36	@ 0x24
 800f8e8:	4638      	mov	r0, r7
 800f8ea:	f7fd fcc1 	bl	800d270 <rmw_validate_namespace>
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	f040 8083 	bne.w	800f9fa <rcl_expand_topic_name+0x172>
 800f8f4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800f8f6:	2c00      	cmp	r4, #0
 800f8f8:	f040 80ed 	bne.w	800fad6 <rcl_expand_topic_name+0x24e>
 800f8fc:	217b      	movs	r1, #123	@ 0x7b
 800f8fe:	4640      	mov	r0, r8
 800f900:	f000 ffc0 	bl	8010884 <strchr>
 800f904:	f898 3000 	ldrb.w	r3, [r8]
 800f908:	2b2f      	cmp	r3, #47	@ 0x2f
 800f90a:	4605      	mov	r5, r0
 800f90c:	f000 809e 	beq.w	800fa4c <rcl_expand_topic_name+0x1c4>
 800f910:	2b7e      	cmp	r3, #126	@ 0x7e
 800f912:	f040 80a2 	bne.w	800fa5a <rcl_expand_topic_name+0x1d2>
 800f916:	4638      	mov	r0, r7
 800f918:	f7f0 fc64 	bl	80001e4 <strlen>
 800f91c:	4a82      	ldr	r2, [pc, #520]	@ (800fb28 <rcl_expand_topic_name+0x2a0>)
 800f91e:	4b83      	ldr	r3, [pc, #524]	@ (800fb2c <rcl_expand_topic_name+0x2a4>)
 800f920:	2801      	cmp	r0, #1
 800f922:	bf18      	it	ne
 800f924:	4613      	movne	r3, r2
 800f926:	9302      	str	r3, [sp, #8]
 800f928:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800f92a:	9300      	str	r3, [sp, #0]
 800f92c:	e9cd 7603 	strd	r7, r6, [sp, #12]
 800f930:	f108 0301 	add.w	r3, r8, #1
 800f934:	9305      	str	r3, [sp, #20]
 800f936:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f93a:	9301      	str	r3, [sp, #4]
 800f93c:	ab14      	add	r3, sp, #80	@ 0x50
 800f93e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f940:	f7fd f8da 	bl	800caf8 <rcutils_format_string_limit>
 800f944:	4682      	mov	sl, r0
 800f946:	2800      	cmp	r0, #0
 800f948:	f000 80c7 	beq.w	800fada <rcl_expand_topic_name+0x252>
 800f94c:	2d00      	cmp	r5, #0
 800f94e:	f000 80a2 	beq.w	800fa96 <rcl_expand_topic_name+0x20e>
 800f952:	217b      	movs	r1, #123	@ 0x7b
 800f954:	f000 ff96 	bl	8010884 <strchr>
 800f958:	46d1      	mov	r9, sl
 800f95a:	4605      	mov	r5, r0
 800f95c:	9407      	str	r4, [sp, #28]
 800f95e:	46d3      	mov	fp, sl
 800f960:	464c      	mov	r4, r9
 800f962:	2d00      	cmp	r5, #0
 800f964:	f000 80be 	beq.w	800fae4 <rcl_expand_topic_name+0x25c>
 800f968:	217d      	movs	r1, #125	@ 0x7d
 800f96a:	4620      	mov	r0, r4
 800f96c:	f000 ff8a 	bl	8010884 <strchr>
 800f970:	eba0 0905 	sub.w	r9, r0, r5
 800f974:	f109 0a01 	add.w	sl, r9, #1
 800f978:	486d      	ldr	r0, [pc, #436]	@ (800fb30 <rcl_expand_topic_name+0x2a8>)
 800f97a:	4652      	mov	r2, sl
 800f97c:	4629      	mov	r1, r5
 800f97e:	f000 ff8e 	bl	801089e <strncmp>
 800f982:	2800      	cmp	r0, #0
 800f984:	d067      	beq.n	800fa56 <rcl_expand_topic_name+0x1ce>
 800f986:	486b      	ldr	r0, [pc, #428]	@ (800fb34 <rcl_expand_topic_name+0x2ac>)
 800f988:	4652      	mov	r2, sl
 800f98a:	4629      	mov	r1, r5
 800f98c:	f000 ff87 	bl	801089e <strncmp>
 800f990:	b130      	cbz	r0, 800f9a0 <rcl_expand_topic_name+0x118>
 800f992:	4869      	ldr	r0, [pc, #420]	@ (800fb38 <rcl_expand_topic_name+0x2b0>)
 800f994:	4652      	mov	r2, sl
 800f996:	4629      	mov	r1, r5
 800f998:	f000 ff81 	bl	801089e <strncmp>
 800f99c:	2800      	cmp	r0, #0
 800f99e:	d137      	bne.n	800fa10 <rcl_expand_topic_name+0x188>
 800f9a0:	46b9      	mov	r9, r7
 800f9a2:	ab16      	add	r3, sp, #88	@ 0x58
 800f9a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f9a8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f9ac:	ab14      	add	r3, sp, #80	@ 0x50
 800f9ae:	4628      	mov	r0, r5
 800f9b0:	cb0c      	ldmia	r3, {r2, r3}
 800f9b2:	4651      	mov	r1, sl
 800f9b4:	f7fd f9dc 	bl	800cd70 <rcutils_strndup>
 800f9b8:	4605      	mov	r5, r0
 800f9ba:	2800      	cmp	r0, #0
 800f9bc:	f000 809c 	beq.w	800faf8 <rcl_expand_topic_name+0x270>
 800f9c0:	464a      	mov	r2, r9
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	ab14      	add	r3, sp, #80	@ 0x50
 800f9c6:	4629      	mov	r1, r5
 800f9c8:	f7fd f8d0 	bl	800cb6c <rcutils_repl_str>
 800f9cc:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800f9ce:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f9d0:	4604      	mov	r4, r0
 800f9d2:	4628      	mov	r0, r5
 800f9d4:	4798      	blx	r3
 800f9d6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f9d8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800f9da:	4658      	mov	r0, fp
 800f9dc:	4798      	blx	r3
 800f9de:	2c00      	cmp	r4, #0
 800f9e0:	d07b      	beq.n	800fada <rcl_expand_topic_name+0x252>
 800f9e2:	217b      	movs	r1, #123	@ 0x7b
 800f9e4:	4620      	mov	r0, r4
 800f9e6:	f000 ff4d 	bl	8010884 <strchr>
 800f9ea:	46a3      	mov	fp, r4
 800f9ec:	4605      	mov	r5, r0
 800f9ee:	e7b8      	b.n	800f962 <rcl_expand_topic_name+0xda>
 800f9f0:	240b      	movs	r4, #11
 800f9f2:	4620      	mov	r0, r4
 800f9f4:	b00b      	add	sp, #44	@ 0x2c
 800f9f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9fa:	f7fc f935 	bl	800bc68 <rcl_convert_rmw_ret_to_rcl_ret>
 800f9fe:	4604      	mov	r4, r0
 800fa00:	e7f7      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fa02:	2467      	movs	r4, #103	@ 0x67
 800fa04:	4620      	mov	r0, r4
 800fa06:	b00b      	add	sp, #44	@ 0x2c
 800fa08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa0c:	24c9      	movs	r4, #201	@ 0xc9
 800fa0e:	e7f0      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fa10:	f109 32ff 	add.w	r2, r9, #4294967295
 800fa14:	9806      	ldr	r0, [sp, #24]
 800fa16:	1c69      	adds	r1, r5, #1
 800fa18:	f7fd fac4 	bl	800cfa4 <rcutils_string_map_getn>
 800fa1c:	4681      	mov	r9, r0
 800fa1e:	2800      	cmp	r0, #0
 800fa20:	d1bf      	bne.n	800f9a2 <rcl_expand_topic_name+0x11a>
 800fa22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa24:	aa16      	add	r2, sp, #88	@ 0x58
 800fa26:	6018      	str	r0, [r3, #0]
 800fa28:	ca07      	ldmia	r2, {r0, r1, r2}
 800fa2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800fa2e:	ab14      	add	r3, sp, #80	@ 0x50
 800fa30:	cb0c      	ldmia	r3, {r2, r3}
 800fa32:	4651      	mov	r1, sl
 800fa34:	4628      	mov	r0, r5
 800fa36:	f7fd f99b 	bl	800cd70 <rcutils_strndup>
 800fa3a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800fa3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fa3e:	4798      	blx	r3
 800fa40:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fa42:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800fa44:	4658      	mov	r0, fp
 800fa46:	2469      	movs	r4, #105	@ 0x69
 800fa48:	4798      	blx	r3
 800fa4a:	e7d2      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	d05b      	beq.n	800fb08 <rcl_expand_topic_name+0x280>
 800fa50:	46c1      	mov	r9, r8
 800fa52:	46a2      	mov	sl, r4
 800fa54:	e782      	b.n	800f95c <rcl_expand_topic_name+0xd4>
 800fa56:	46b1      	mov	r9, r6
 800fa58:	e7a3      	b.n	800f9a2 <rcl_expand_topic_name+0x11a>
 800fa5a:	2800      	cmp	r0, #0
 800fa5c:	d1f8      	bne.n	800fa50 <rcl_expand_topic_name+0x1c8>
 800fa5e:	4638      	mov	r0, r7
 800fa60:	f7f0 fbc0 	bl	80001e4 <strlen>
 800fa64:	4a35      	ldr	r2, [pc, #212]	@ (800fb3c <rcl_expand_topic_name+0x2b4>)
 800fa66:	4b36      	ldr	r3, [pc, #216]	@ (800fb40 <rcl_expand_topic_name+0x2b8>)
 800fa68:	f8cd 8010 	str.w	r8, [sp, #16]
 800fa6c:	2801      	cmp	r0, #1
 800fa6e:	bf18      	it	ne
 800fa70:	4613      	movne	r3, r2
 800fa72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800fa76:	e9cd 1301 	strd	r1, r3, [sp, #4]
 800fa7a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800fa7c:	9703      	str	r7, [sp, #12]
 800fa7e:	9200      	str	r2, [sp, #0]
 800fa80:	ab14      	add	r3, sp, #80	@ 0x50
 800fa82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fa84:	f7fd f838 	bl	800caf8 <rcutils_format_string_limit>
 800fa88:	4682      	mov	sl, r0
 800fa8a:	4653      	mov	r3, sl
 800fa8c:	b32b      	cbz	r3, 800fada <rcl_expand_topic_name+0x252>
 800fa8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa90:	f8c3 a000 	str.w	sl, [r3]
 800fa94:	e7ad      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fa96:	f89a 3000 	ldrb.w	r3, [sl]
 800fa9a:	2b2f      	cmp	r3, #47	@ 0x2f
 800fa9c:	d0f7      	beq.n	800fa8e <rcl_expand_topic_name+0x206>
 800fa9e:	4638      	mov	r0, r7
 800faa0:	f7f0 fba0 	bl	80001e4 <strlen>
 800faa4:	4a25      	ldr	r2, [pc, #148]	@ (800fb3c <rcl_expand_topic_name+0x2b4>)
 800faa6:	4b26      	ldr	r3, [pc, #152]	@ (800fb40 <rcl_expand_topic_name+0x2b8>)
 800faa8:	f8cd a010 	str.w	sl, [sp, #16]
 800faac:	2801      	cmp	r0, #1
 800faae:	bf18      	it	ne
 800fab0:	4613      	movne	r3, r2
 800fab2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800fab6:	e9cd 1301 	strd	r1, r3, [sp, #4]
 800faba:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800fabc:	9703      	str	r7, [sp, #12]
 800fabe:	9200      	str	r2, [sp, #0]
 800fac0:	ab14      	add	r3, sp, #80	@ 0x50
 800fac2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fac4:	f7fd f818 	bl	800caf8 <rcutils_format_string_limit>
 800fac8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800faca:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800facc:	4605      	mov	r5, r0
 800face:	4650      	mov	r0, sl
 800fad0:	4798      	blx	r3
 800fad2:	46aa      	mov	sl, r5
 800fad4:	e7d9      	b.n	800fa8a <rcl_expand_topic_name+0x202>
 800fad6:	24ca      	movs	r4, #202	@ 0xca
 800fad8:	e78b      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fada:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fadc:	2300      	movs	r3, #0
 800fade:	6013      	str	r3, [r2, #0]
 800fae0:	240a      	movs	r4, #10
 800fae2:	e786      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fae4:	465b      	mov	r3, fp
 800fae6:	9c07      	ldr	r4, [sp, #28]
 800fae8:	46da      	mov	sl, fp
 800faea:	2b00      	cmp	r3, #0
 800faec:	d1d3      	bne.n	800fa96 <rcl_expand_topic_name+0x20e>
 800faee:	f898 3000 	ldrb.w	r3, [r8]
 800faf2:	2b2f      	cmp	r3, #47	@ 0x2f
 800faf4:	d0cb      	beq.n	800fa8e <rcl_expand_topic_name+0x206>
 800faf6:	e7b2      	b.n	800fa5e <rcl_expand_topic_name+0x1d6>
 800faf8:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 800fafc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fafe:	6015      	str	r5, [r2, #0]
 800fb00:	4658      	mov	r0, fp
 800fb02:	4798      	blx	r3
 800fb04:	240a      	movs	r4, #10
 800fb06:	e774      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fb08:	ab17      	add	r3, sp, #92	@ 0x5c
 800fb0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fb0e:	e88d 0003 	stmia.w	sp, {r0, r1}
 800fb12:	ab14      	add	r3, sp, #80	@ 0x50
 800fb14:	cb0e      	ldmia	r3, {r1, r2, r3}
 800fb16:	4640      	mov	r0, r8
 800fb18:	f7fd f908 	bl	800cd2c <rcutils_strdup>
 800fb1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb1e:	2800      	cmp	r0, #0
 800fb20:	6018      	str	r0, [r3, #0]
 800fb22:	bf08      	it	eq
 800fb24:	240a      	moveq	r4, #10
 800fb26:	e764      	b.n	800f9f2 <rcl_expand_topic_name+0x16a>
 800fb28:	08012288 	.word	0x08012288
 800fb2c:	08011a70 	.word	0x08011a70
 800fb30:	08012290 	.word	0x08012290
 800fb34:	08012298 	.word	0x08012298
 800fb38:	080122a0 	.word	0x080122a0
 800fb3c:	08011c04 	.word	0x08011c04
 800fb40:	08011a80 	.word	0x08011a80

0800fb44 <rcl_get_default_topic_name_substitutions>:
 800fb44:	2800      	cmp	r0, #0
 800fb46:	bf0c      	ite	eq
 800fb48:	200b      	moveq	r0, #11
 800fb4a:	2000      	movne	r0, #0
 800fb4c:	4770      	bx	lr
 800fb4e:	bf00      	nop

0800fb50 <rcl_get_zero_initialized_guard_condition>:
 800fb50:	4a03      	ldr	r2, [pc, #12]	@ (800fb60 <rcl_get_zero_initialized_guard_condition+0x10>)
 800fb52:	4603      	mov	r3, r0
 800fb54:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb58:	e883 0003 	stmia.w	r3, {r0, r1}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	4770      	bx	lr
 800fb60:	080122ac 	.word	0x080122ac

0800fb64 <rcl_guard_condition_init_from_rmw>:
 800fb64:	b082      	sub	sp, #8
 800fb66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb6a:	b086      	sub	sp, #24
 800fb6c:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800fb70:	4604      	mov	r4, r0
 800fb72:	f84c 3f04 	str.w	r3, [ip, #4]!
 800fb76:	460e      	mov	r6, r1
 800fb78:	4617      	mov	r7, r2
 800fb7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fb7e:	f10d 0e04 	add.w	lr, sp, #4
 800fb82:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fb86:	f8dc 3000 	ldr.w	r3, [ip]
 800fb8a:	f8ce 3000 	str.w	r3, [lr]
 800fb8e:	a801      	add	r0, sp, #4
 800fb90:	f7f7 fe6c 	bl	800786c <rcutils_allocator_is_valid>
 800fb94:	b350      	cbz	r0, 800fbec <rcl_guard_condition_init_from_rmw+0x88>
 800fb96:	b34c      	cbz	r4, 800fbec <rcl_guard_condition_init_from_rmw+0x88>
 800fb98:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800fb9c:	f1b8 0f00 	cmp.w	r8, #0
 800fba0:	d11e      	bne.n	800fbe0 <rcl_guard_condition_init_from_rmw+0x7c>
 800fba2:	b31f      	cbz	r7, 800fbec <rcl_guard_condition_init_from_rmw+0x88>
 800fba4:	4638      	mov	r0, r7
 800fba6:	f7fc f87d 	bl	800bca4 <rcl_context_is_valid>
 800fbaa:	b328      	cbz	r0, 800fbf8 <rcl_guard_condition_init_from_rmw+0x94>
 800fbac:	9b01      	ldr	r3, [sp, #4]
 800fbae:	9905      	ldr	r1, [sp, #20]
 800fbb0:	201c      	movs	r0, #28
 800fbb2:	4798      	blx	r3
 800fbb4:	4605      	mov	r5, r0
 800fbb6:	6060      	str	r0, [r4, #4]
 800fbb8:	b358      	cbz	r0, 800fc12 <rcl_guard_condition_init_from_rmw+0xae>
 800fbba:	b1fe      	cbz	r6, 800fbfc <rcl_guard_condition_init_from_rmw+0x98>
 800fbbc:	6006      	str	r6, [r0, #0]
 800fbbe:	f880 8004 	strb.w	r8, [r0, #4]
 800fbc2:	ac01      	add	r4, sp, #4
 800fbc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800fbc6:	f105 0c08 	add.w	ip, r5, #8
 800fbca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fbce:	6823      	ldr	r3, [r4, #0]
 800fbd0:	f8cc 3000 	str.w	r3, [ip]
 800fbd4:	2000      	movs	r0, #0
 800fbd6:	b006      	add	sp, #24
 800fbd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbdc:	b002      	add	sp, #8
 800fbde:	4770      	bx	lr
 800fbe0:	2064      	movs	r0, #100	@ 0x64
 800fbe2:	b006      	add	sp, #24
 800fbe4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbe8:	b002      	add	sp, #8
 800fbea:	4770      	bx	lr
 800fbec:	200b      	movs	r0, #11
 800fbee:	b006      	add	sp, #24
 800fbf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbf4:	b002      	add	sp, #8
 800fbf6:	4770      	bx	lr
 800fbf8:	2065      	movs	r0, #101	@ 0x65
 800fbfa:	e7f2      	b.n	800fbe2 <rcl_guard_condition_init_from_rmw+0x7e>
 800fbfc:	6838      	ldr	r0, [r7, #0]
 800fbfe:	3028      	adds	r0, #40	@ 0x28
 800fc00:	f000 fa50 	bl	80100a4 <rmw_create_guard_condition>
 800fc04:	6028      	str	r0, [r5, #0]
 800fc06:	6865      	ldr	r5, [r4, #4]
 800fc08:	682e      	ldr	r6, [r5, #0]
 800fc0a:	b126      	cbz	r6, 800fc16 <rcl_guard_condition_init_from_rmw+0xb2>
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	712b      	strb	r3, [r5, #4]
 800fc10:	e7d7      	b.n	800fbc2 <rcl_guard_condition_init_from_rmw+0x5e>
 800fc12:	200a      	movs	r0, #10
 800fc14:	e7e5      	b.n	800fbe2 <rcl_guard_condition_init_from_rmw+0x7e>
 800fc16:	4628      	mov	r0, r5
 800fc18:	9b02      	ldr	r3, [sp, #8]
 800fc1a:	9905      	ldr	r1, [sp, #20]
 800fc1c:	4798      	blx	r3
 800fc1e:	6066      	str	r6, [r4, #4]
 800fc20:	2001      	movs	r0, #1
 800fc22:	e7de      	b.n	800fbe2 <rcl_guard_condition_init_from_rmw+0x7e>

0800fc24 <rcl_guard_condition_fini>:
 800fc24:	b570      	push	{r4, r5, r6, lr}
 800fc26:	b082      	sub	sp, #8
 800fc28:	b1f0      	cbz	r0, 800fc68 <rcl_guard_condition_fini+0x44>
 800fc2a:	6843      	ldr	r3, [r0, #4]
 800fc2c:	4604      	mov	r4, r0
 800fc2e:	b163      	cbz	r3, 800fc4a <rcl_guard_condition_fini+0x26>
 800fc30:	6818      	ldr	r0, [r3, #0]
 800fc32:	68de      	ldr	r6, [r3, #12]
 800fc34:	6999      	ldr	r1, [r3, #24]
 800fc36:	b160      	cbz	r0, 800fc52 <rcl_guard_condition_fini+0x2e>
 800fc38:	791d      	ldrb	r5, [r3, #4]
 800fc3a:	b965      	cbnz	r5, 800fc56 <rcl_guard_condition_fini+0x32>
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	47b0      	blx	r6
 800fc40:	2300      	movs	r3, #0
 800fc42:	4628      	mov	r0, r5
 800fc44:	6063      	str	r3, [r4, #4]
 800fc46:	b002      	add	sp, #8
 800fc48:	bd70      	pop	{r4, r5, r6, pc}
 800fc4a:	461d      	mov	r5, r3
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	b002      	add	sp, #8
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
 800fc52:	4605      	mov	r5, r0
 800fc54:	e7f2      	b.n	800fc3c <rcl_guard_condition_fini+0x18>
 800fc56:	9101      	str	r1, [sp, #4]
 800fc58:	f000 fa38 	bl	80100cc <rmw_destroy_guard_condition>
 800fc5c:	1e05      	subs	r5, r0, #0
 800fc5e:	6863      	ldr	r3, [r4, #4]
 800fc60:	9901      	ldr	r1, [sp, #4]
 800fc62:	bf18      	it	ne
 800fc64:	2501      	movne	r5, #1
 800fc66:	e7e9      	b.n	800fc3c <rcl_guard_condition_fini+0x18>
 800fc68:	250b      	movs	r5, #11
 800fc6a:	4628      	mov	r0, r5
 800fc6c:	b002      	add	sp, #8
 800fc6e:	bd70      	pop	{r4, r5, r6, pc}

0800fc70 <rcl_guard_condition_get_default_options>:
 800fc70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc72:	b087      	sub	sp, #28
 800fc74:	4606      	mov	r6, r0
 800fc76:	4668      	mov	r0, sp
 800fc78:	f7f7 fdea 	bl	8007850 <rcutils_get_default_allocator>
 800fc7c:	4b09      	ldr	r3, [pc, #36]	@ (800fca4 <rcl_guard_condition_get_default_options+0x34>)
 800fc7e:	46ee      	mov	lr, sp
 800fc80:	469c      	mov	ip, r3
 800fc82:	461d      	mov	r5, r3
 800fc84:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fc88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fc8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc8e:	4634      	mov	r4, r6
 800fc90:	f8de 7000 	ldr.w	r7, [lr]
 800fc94:	f8cc 7000 	str.w	r7, [ip]
 800fc98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	6027      	str	r7, [r4, #0]
 800fc9e:	b007      	add	sp, #28
 800fca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fca2:	bf00      	nop
 800fca4:	2000db94 	.word	0x2000db94

0800fca8 <rcl_validate_topic_name>:
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	d07a      	beq.n	800fda2 <rcl_validate_topic_name+0xfa>
 800fcac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fcb0:	460e      	mov	r6, r1
 800fcb2:	2900      	cmp	r1, #0
 800fcb4:	d07c      	beq.n	800fdb0 <rcl_validate_topic_name+0x108>
 800fcb6:	4617      	mov	r7, r2
 800fcb8:	4605      	mov	r5, r0
 800fcba:	f7f0 fa93 	bl	80001e4 <strlen>
 800fcbe:	b1b0      	cbz	r0, 800fcee <rcl_validate_topic_name+0x46>
 800fcc0:	f895 9000 	ldrb.w	r9, [r5]
 800fcc4:	f8df c180 	ldr.w	ip, [pc, #384]	@ 800fe48 <rcl_validate_topic_name+0x1a0>
 800fcc8:	f81c 3009 	ldrb.w	r3, [ip, r9]
 800fccc:	f013 0304 	ands.w	r3, r3, #4
 800fcd0:	d169      	bne.n	800fda6 <rcl_validate_topic_name+0xfe>
 800fcd2:	f100 38ff 	add.w	r8, r0, #4294967295
 800fcd6:	f815 2008 	ldrb.w	r2, [r5, r8]
 800fcda:	2a2f      	cmp	r2, #47	@ 0x2f
 800fcdc:	d10e      	bne.n	800fcfc <rcl_validate_topic_name+0x54>
 800fcde:	2202      	movs	r2, #2
 800fce0:	6032      	str	r2, [r6, #0]
 800fce2:	b36f      	cbz	r7, 800fd40 <rcl_validate_topic_name+0x98>
 800fce4:	f8c7 8000 	str.w	r8, [r7]
 800fce8:	4618      	mov	r0, r3
 800fcea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcee:	2301      	movs	r3, #1
 800fcf0:	6033      	str	r3, [r6, #0]
 800fcf2:	b32f      	cbz	r7, 800fd40 <rcl_validate_topic_name+0x98>
 800fcf4:	2000      	movs	r0, #0
 800fcf6:	6038      	str	r0, [r7, #0]
 800fcf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcfc:	f105 3aff 	add.w	sl, r5, #4294967295
 800fd00:	461c      	mov	r4, r3
 800fd02:	4619      	mov	r1, r3
 800fd04:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 800fd08:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fd0c:	f1be 0f09 	cmp.w	lr, #9
 800fd10:	d919      	bls.n	800fd46 <rcl_validate_topic_name+0x9e>
 800fd12:	f022 0e20 	bic.w	lr, r2, #32
 800fd16:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 800fd1a:	f1be 0f19 	cmp.w	lr, #25
 800fd1e:	d912      	bls.n	800fd46 <rcl_validate_topic_name+0x9e>
 800fd20:	2a5f      	cmp	r2, #95	@ 0x5f
 800fd22:	d019      	beq.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fd24:	2a2f      	cmp	r2, #47	@ 0x2f
 800fd26:	d051      	beq.n	800fdcc <rcl_validate_topic_name+0x124>
 800fd28:	2a7e      	cmp	r2, #126	@ 0x7e
 800fd2a:	d048      	beq.n	800fdbe <rcl_validate_topic_name+0x116>
 800fd2c:	2a7b      	cmp	r2, #123	@ 0x7b
 800fd2e:	d054      	beq.n	800fdda <rcl_validate_topic_name+0x132>
 800fd30:	2a7d      	cmp	r2, #125	@ 0x7d
 800fd32:	d161      	bne.n	800fdf8 <rcl_validate_topic_name+0x150>
 800fd34:	2c00      	cmp	r4, #0
 800fd36:	d155      	bne.n	800fde4 <rcl_validate_topic_name+0x13c>
 800fd38:	2305      	movs	r3, #5
 800fd3a:	6033      	str	r3, [r6, #0]
 800fd3c:	b107      	cbz	r7, 800fd40 <rcl_validate_topic_name+0x98>
 800fd3e:	6039      	str	r1, [r7, #0]
 800fd40:	2000      	movs	r0, #0
 800fd42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd46:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800fd4a:	0752      	lsls	r2, r2, #29
 800fd4c:	d504      	bpl.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fd4e:	b11c      	cbz	r4, 800fd58 <rcl_validate_topic_name+0xb0>
 800fd50:	b111      	cbz	r1, 800fd58 <rcl_validate_topic_name+0xb0>
 800fd52:	1e4a      	subs	r2, r1, #1
 800fd54:	429a      	cmp	r2, r3
 800fd56:	d02d      	beq.n	800fdb4 <rcl_validate_topic_name+0x10c>
 800fd58:	3101      	adds	r1, #1
 800fd5a:	4288      	cmp	r0, r1
 800fd5c:	d1d2      	bne.n	800fd04 <rcl_validate_topic_name+0x5c>
 800fd5e:	2c00      	cmp	r4, #0
 800fd60:	d145      	bne.n	800fdee <rcl_validate_topic_name+0x146>
 800fd62:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 800fd66:	d04f      	beq.n	800fe08 <rcl_validate_topic_name+0x160>
 800fd68:	4620      	mov	r0, r4
 800fd6a:	2301      	movs	r3, #1
 800fd6c:	e006      	b.n	800fd7c <rcl_validate_topic_name+0xd4>
 800fd6e:	428b      	cmp	r3, r1
 800fd70:	f105 0501 	add.w	r5, r5, #1
 800fd74:	f103 0201 	add.w	r2, r3, #1
 800fd78:	d236      	bcs.n	800fde8 <rcl_validate_topic_name+0x140>
 800fd7a:	4613      	mov	r3, r2
 800fd7c:	4580      	cmp	r8, r0
 800fd7e:	f100 0001 	add.w	r0, r0, #1
 800fd82:	d0f4      	beq.n	800fd6e <rcl_validate_topic_name+0xc6>
 800fd84:	782a      	ldrb	r2, [r5, #0]
 800fd86:	2a2f      	cmp	r2, #47	@ 0x2f
 800fd88:	d1f1      	bne.n	800fd6e <rcl_validate_topic_name+0xc6>
 800fd8a:	786a      	ldrb	r2, [r5, #1]
 800fd8c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800fd90:	0754      	lsls	r4, r2, #29
 800fd92:	d5ec      	bpl.n	800fd6e <rcl_validate_topic_name+0xc6>
 800fd94:	2204      	movs	r2, #4
 800fd96:	6032      	str	r2, [r6, #0]
 800fd98:	2f00      	cmp	r7, #0
 800fd9a:	d0d1      	beq.n	800fd40 <rcl_validate_topic_name+0x98>
 800fd9c:	603b      	str	r3, [r7, #0]
 800fd9e:	2000      	movs	r0, #0
 800fda0:	e7aa      	b.n	800fcf8 <rcl_validate_topic_name+0x50>
 800fda2:	200b      	movs	r0, #11
 800fda4:	4770      	bx	lr
 800fda6:	2304      	movs	r3, #4
 800fda8:	6033      	str	r3, [r6, #0]
 800fdaa:	2f00      	cmp	r7, #0
 800fdac:	d1a2      	bne.n	800fcf4 <rcl_validate_topic_name+0x4c>
 800fdae:	e7c7      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fdb0:	200b      	movs	r0, #11
 800fdb2:	e7a1      	b.n	800fcf8 <rcl_validate_topic_name+0x50>
 800fdb4:	2309      	movs	r3, #9
 800fdb6:	6033      	str	r3, [r6, #0]
 800fdb8:	2f00      	cmp	r7, #0
 800fdba:	d1c0      	bne.n	800fd3e <rcl_validate_topic_name+0x96>
 800fdbc:	e7c0      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fdbe:	2900      	cmp	r1, #0
 800fdc0:	d0ca      	beq.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fdc2:	2306      	movs	r3, #6
 800fdc4:	6033      	str	r3, [r6, #0]
 800fdc6:	2f00      	cmp	r7, #0
 800fdc8:	d1b9      	bne.n	800fd3e <rcl_validate_topic_name+0x96>
 800fdca:	e7b9      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fdcc:	2c00      	cmp	r4, #0
 800fdce:	d0c3      	beq.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fdd0:	2308      	movs	r3, #8
 800fdd2:	6033      	str	r3, [r6, #0]
 800fdd4:	2f00      	cmp	r7, #0
 800fdd6:	d1b2      	bne.n	800fd3e <rcl_validate_topic_name+0x96>
 800fdd8:	e7b2      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fdda:	2c00      	cmp	r4, #0
 800fddc:	d1f8      	bne.n	800fdd0 <rcl_validate_topic_name+0x128>
 800fdde:	460b      	mov	r3, r1
 800fde0:	2401      	movs	r4, #1
 800fde2:	e7b9      	b.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fde4:	2400      	movs	r4, #0
 800fde6:	e7b7      	b.n	800fd58 <rcl_validate_topic_name+0xb0>
 800fde8:	2000      	movs	r0, #0
 800fdea:	6030      	str	r0, [r6, #0]
 800fdec:	e784      	b.n	800fcf8 <rcl_validate_topic_name+0x50>
 800fdee:	2205      	movs	r2, #5
 800fdf0:	6032      	str	r2, [r6, #0]
 800fdf2:	2f00      	cmp	r7, #0
 800fdf4:	d1d2      	bne.n	800fd9c <rcl_validate_topic_name+0xf4>
 800fdf6:	e7a3      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fdf8:	2c00      	cmp	r4, #0
 800fdfa:	bf14      	ite	ne
 800fdfc:	2308      	movne	r3, #8
 800fdfe:	2303      	moveq	r3, #3
 800fe00:	6033      	str	r3, [r6, #0]
 800fe02:	2f00      	cmp	r7, #0
 800fe04:	d19b      	bne.n	800fd3e <rcl_validate_topic_name+0x96>
 800fe06:	e79b      	b.n	800fd40 <rcl_validate_topic_name+0x98>
 800fe08:	2301      	movs	r3, #1
 800fe0a:	e00a      	b.n	800fe22 <rcl_validate_topic_name+0x17a>
 800fe0c:	2c01      	cmp	r4, #1
 800fe0e:	d013      	beq.n	800fe38 <rcl_validate_topic_name+0x190>
 800fe10:	4299      	cmp	r1, r3
 800fe12:	f104 0401 	add.w	r4, r4, #1
 800fe16:	f105 0501 	add.w	r5, r5, #1
 800fe1a:	f103 0201 	add.w	r2, r3, #1
 800fe1e:	d9e3      	bls.n	800fde8 <rcl_validate_topic_name+0x140>
 800fe20:	4613      	mov	r3, r2
 800fe22:	45a0      	cmp	r8, r4
 800fe24:	d0f4      	beq.n	800fe10 <rcl_validate_topic_name+0x168>
 800fe26:	782a      	ldrb	r2, [r5, #0]
 800fe28:	2a2f      	cmp	r2, #47	@ 0x2f
 800fe2a:	d1ef      	bne.n	800fe0c <rcl_validate_topic_name+0x164>
 800fe2c:	786a      	ldrb	r2, [r5, #1]
 800fe2e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800fe32:	0752      	lsls	r2, r2, #29
 800fe34:	d5ec      	bpl.n	800fe10 <rcl_validate_topic_name+0x168>
 800fe36:	e7ad      	b.n	800fd94 <rcl_validate_topic_name+0xec>
 800fe38:	2307      	movs	r3, #7
 800fe3a:	6033      	str	r3, [r6, #0]
 800fe3c:	2f00      	cmp	r7, #0
 800fe3e:	f43f af7f 	beq.w	800fd40 <rcl_validate_topic_name+0x98>
 800fe42:	603c      	str	r4, [r7, #0]
 800fe44:	2000      	movs	r0, #0
 800fe46:	e757      	b.n	800fcf8 <rcl_validate_topic_name+0x50>
 800fe48:	08012324 	.word	0x08012324

0800fe4c <on_status>:
 800fe4c:	b082      	sub	sp, #8
 800fe4e:	b002      	add	sp, #8
 800fe50:	4770      	bx	lr
 800fe52:	bf00      	nop

0800fe54 <on_topic>:
 800fe54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe58:	4a22      	ldr	r2, [pc, #136]	@ (800fee4 <on_topic+0x90>)
 800fe5a:	b094      	sub	sp, #80	@ 0x50
 800fe5c:	6812      	ldr	r2, [r2, #0]
 800fe5e:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 800fe60:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 800fe64:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 800fe68:	b3c2      	cbz	r2, 800fedc <on_topic+0x88>
 800fe6a:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 800fe6e:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 800fe72:	e001      	b.n	800fe78 <on_topic+0x24>
 800fe74:	6852      	ldr	r2, [r2, #4]
 800fe76:	b38a      	cbz	r2, 800fedc <on_topic+0x88>
 800fe78:	6894      	ldr	r4, [r2, #8]
 800fe7a:	8aa3      	ldrh	r3, [r4, #20]
 800fe7c:	428b      	cmp	r3, r1
 800fe7e:	d1f9      	bne.n	800fe74 <on_topic+0x20>
 800fe80:	7da3      	ldrb	r3, [r4, #22]
 800fe82:	4283      	cmp	r3, r0
 800fe84:	d1f6      	bne.n	800fe74 <on_topic+0x20>
 800fe86:	2248      	movs	r2, #72	@ 0x48
 800fe88:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800fe8c:	4668      	mov	r0, sp
 800fe8e:	f000 fe10 	bl	8010ab2 <memcpy>
 800fe92:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800fe96:	cb0c      	ldmia	r3, {r2, r3}
 800fe98:	4620      	mov	r0, r4
 800fe9a:	f7f8 f8c9 	bl	8008030 <rmw_uxrce_get_static_input_buffer_for_entity>
 800fe9e:	4607      	mov	r7, r0
 800fea0:	b1e0      	cbz	r0, 800fedc <on_topic+0x88>
 800fea2:	f8d0 8008 	ldr.w	r8, [r0, #8]
 800fea6:	4632      	mov	r2, r6
 800fea8:	4628      	mov	r0, r5
 800feaa:	f108 0110 	add.w	r1, r8, #16
 800feae:	f7fe f831 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800feb2:	b930      	cbnz	r0, 800fec2 <on_topic+0x6e>
 800feb4:	480c      	ldr	r0, [pc, #48]	@ (800fee8 <on_topic+0x94>)
 800feb6:	4639      	mov	r1, r7
 800feb8:	b014      	add	sp, #80	@ 0x50
 800feba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800febe:	f7fd ba63 	b.w	800d388 <put_memory>
 800fec2:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 800fec6:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 800feca:	f7fd ff19 	bl	800dd00 <rmw_uros_epoch_nanos>
 800fece:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 800fed2:	2305      	movs	r3, #5
 800fed4:	e942 0102 	strd	r0, r1, [r2, #-8]
 800fed8:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 800fedc:	b014      	add	sp, #80	@ 0x50
 800fede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fee2:	bf00      	nop
 800fee4:	2000da64 	.word	0x2000da64
 800fee8:	2000da54 	.word	0x2000da54

0800feec <on_request>:
 800feec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef0:	4823      	ldr	r0, [pc, #140]	@ (800ff80 <on_request+0x94>)
 800fef2:	b094      	sub	sp, #80	@ 0x50
 800fef4:	6800      	ldr	r0, [r0, #0]
 800fef6:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800fef8:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 800fefc:	9113      	str	r1, [sp, #76]	@ 0x4c
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d03b      	beq.n	800ff7a <on_request+0x8e>
 800ff02:	461d      	mov	r5, r3
 800ff04:	e001      	b.n	800ff0a <on_request+0x1e>
 800ff06:	6840      	ldr	r0, [r0, #4]
 800ff08:	b3b8      	cbz	r0, 800ff7a <on_request+0x8e>
 800ff0a:	6884      	ldr	r4, [r0, #8]
 800ff0c:	8b21      	ldrh	r1, [r4, #24]
 800ff0e:	4291      	cmp	r1, r2
 800ff10:	d1f9      	bne.n	800ff06 <on_request+0x1a>
 800ff12:	2248      	movs	r2, #72	@ 0x48
 800ff14:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 800ff18:	4668      	mov	r0, sp
 800ff1a:	f000 fdca 	bl	8010ab2 <memcpy>
 800ff1e:	f104 0320 	add.w	r3, r4, #32
 800ff22:	cb0c      	ldmia	r3, {r2, r3}
 800ff24:	4620      	mov	r0, r4
 800ff26:	f7f8 f883 	bl	8008030 <rmw_uxrce_get_static_input_buffer_for_entity>
 800ff2a:	4680      	mov	r8, r0
 800ff2c:	b328      	cbz	r0, 800ff7a <on_request+0x8e>
 800ff2e:	4638      	mov	r0, r7
 800ff30:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800ff34:	4632      	mov	r2, r6
 800ff36:	f107 0110 	add.w	r1, r7, #16
 800ff3a:	f7fd ffeb 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800ff3e:	b930      	cbnz	r0, 800ff4e <on_request+0x62>
 800ff40:	4810      	ldr	r0, [pc, #64]	@ (800ff84 <on_request+0x98>)
 800ff42:	4641      	mov	r1, r8
 800ff44:	b014      	add	sp, #80	@ 0x50
 800ff46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff4a:	f7fd ba1d 	b.w	800d388 <put_memory>
 800ff4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ff50:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 800ff54:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 800ff58:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 800ff5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ff60:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ff64:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ff68:	f7fd feca 	bl	800dd00 <rmw_uros_epoch_nanos>
 800ff6c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 800ff70:	2303      	movs	r3, #3
 800ff72:	e942 0102 	strd	r0, r1, [r2, #-8]
 800ff76:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 800ff7a:	b014      	add	sp, #80	@ 0x50
 800ff7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff80:	2000da34 	.word	0x2000da34
 800ff84:	2000da54 	.word	0x2000da54

0800ff88 <on_reply>:
 800ff88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff8c:	4821      	ldr	r0, [pc, #132]	@ (8010014 <on_reply+0x8c>)
 800ff8e:	b094      	sub	sp, #80	@ 0x50
 800ff90:	6800      	ldr	r0, [r0, #0]
 800ff92:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800ff94:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 800ff98:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ff9a:	b3b8      	cbz	r0, 801000c <on_reply+0x84>
 800ff9c:	461d      	mov	r5, r3
 800ff9e:	e001      	b.n	800ffa4 <on_reply+0x1c>
 800ffa0:	6840      	ldr	r0, [r0, #4]
 800ffa2:	b398      	cbz	r0, 801000c <on_reply+0x84>
 800ffa4:	6884      	ldr	r4, [r0, #8]
 800ffa6:	8b21      	ldrh	r1, [r4, #24]
 800ffa8:	4291      	cmp	r1, r2
 800ffaa:	d1f9      	bne.n	800ffa0 <on_reply+0x18>
 800ffac:	2248      	movs	r2, #72	@ 0x48
 800ffae:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 800ffb2:	4668      	mov	r0, sp
 800ffb4:	f000 fd7d 	bl	8010ab2 <memcpy>
 800ffb8:	f104 0320 	add.w	r3, r4, #32
 800ffbc:	cb0c      	ldmia	r3, {r2, r3}
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	f7f8 f836 	bl	8008030 <rmw_uxrce_get_static_input_buffer_for_entity>
 800ffc4:	4680      	mov	r8, r0
 800ffc6:	b308      	cbz	r0, 801000c <on_reply+0x84>
 800ffc8:	4638      	mov	r0, r7
 800ffca:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800ffce:	4632      	mov	r2, r6
 800ffd0:	f107 0110 	add.w	r1, r7, #16
 800ffd4:	f7fd ff9e 	bl	800df14 <ucdr_deserialize_array_uint8_t>
 800ffd8:	b930      	cbnz	r0, 800ffe8 <on_reply+0x60>
 800ffda:	480f      	ldr	r0, [pc, #60]	@ (8010018 <on_reply+0x90>)
 800ffdc:	4641      	mov	r1, r8
 800ffde:	b014      	add	sp, #80	@ 0x50
 800ffe0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffe4:	f7fd b9d0 	b.w	800d388 <put_memory>
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 800ffee:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 800fff2:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 800fff6:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 800fffa:	f7fd fe81 	bl	800dd00 <rmw_uros_epoch_nanos>
 800fffe:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8010002:	2304      	movs	r3, #4
 8010004:	e942 0102 	strd	r0, r1, [r2, #-8]
 8010008:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801000c:	b014      	add	sp, #80	@ 0x50
 801000e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010012:	bf00      	nop
 8010014:	20009148 	.word	0x20009148
 8010018:	2000da54 	.word	0x2000da54

0801001c <rmw_destroy_client>:
 801001c:	b570      	push	{r4, r5, r6, lr}
 801001e:	b128      	cbz	r0, 801002c <rmw_destroy_client+0x10>
 8010020:	4604      	mov	r4, r0
 8010022:	6800      	ldr	r0, [r0, #0]
 8010024:	460d      	mov	r5, r1
 8010026:	f7f8 f8d3 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 801002a:	b910      	cbnz	r0, 8010032 <rmw_destroy_client+0x16>
 801002c:	2401      	movs	r4, #1
 801002e:	4620      	mov	r0, r4
 8010030:	bd70      	pop	{r4, r5, r6, pc}
 8010032:	6863      	ldr	r3, [r4, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d0f9      	beq.n	801002c <rmw_destroy_client+0x10>
 8010038:	2d00      	cmp	r5, #0
 801003a:	d0f7      	beq.n	801002c <rmw_destroy_client+0x10>
 801003c:	6828      	ldr	r0, [r5, #0]
 801003e:	f7f8 f8c7 	bl	80081d0 <is_uxrce_rmw_identifier_valid>
 8010042:	2800      	cmp	r0, #0
 8010044:	d0f2      	beq.n	801002c <rmw_destroy_client+0x10>
 8010046:	686e      	ldr	r6, [r5, #4]
 8010048:	2e00      	cmp	r6, #0
 801004a:	d0ef      	beq.n	801002c <rmw_destroy_client+0x10>
 801004c:	6864      	ldr	r4, [r4, #4]
 801004e:	6932      	ldr	r2, [r6, #16]
 8010050:	6920      	ldr	r0, [r4, #16]
 8010052:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8010056:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801005a:	6819      	ldr	r1, [r3, #0]
 801005c:	f7fe fe38 	bl	800ecd0 <uxr_buffer_cancel_data>
 8010060:	4602      	mov	r2, r0
 8010062:	6920      	ldr	r0, [r4, #16]
 8010064:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8010068:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801006c:	f7f8 f830 	bl	80080d0 <run_xrce_session>
 8010070:	6920      	ldr	r0, [r4, #16]
 8010072:	6932      	ldr	r2, [r6, #16]
 8010074:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8010078:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801007c:	6819      	ldr	r1, [r3, #0]
 801007e:	f7f9 f963 	bl	8009348 <uxr_buffer_delete_entity>
 8010082:	4602      	mov	r2, r0
 8010084:	6920      	ldr	r0, [r4, #16]
 8010086:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801008a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801008e:	f7f8 f81f 	bl	80080d0 <run_xrce_session>
 8010092:	2800      	cmp	r0, #0
 8010094:	4628      	mov	r0, r5
 8010096:	bf14      	ite	ne
 8010098:	2400      	movne	r4, #0
 801009a:	2402      	moveq	r4, #2
 801009c:	f7f7 ffa6 	bl	8007fec <rmw_uxrce_fini_client_memory>
 80100a0:	e7c5      	b.n	801002e <rmw_destroy_client+0x12>
 80100a2:	bf00      	nop

080100a4 <rmw_create_guard_condition>:
 80100a4:	b538      	push	{r3, r4, r5, lr}
 80100a6:	4605      	mov	r5, r0
 80100a8:	4807      	ldr	r0, [pc, #28]	@ (80100c8 <rmw_create_guard_condition+0x24>)
 80100aa:	f7fd f95d 	bl	800d368 <get_memory>
 80100ae:	b148      	cbz	r0, 80100c4 <rmw_create_guard_condition+0x20>
 80100b0:	6884      	ldr	r4, [r0, #8]
 80100b2:	2300      	movs	r3, #0
 80100b4:	7423      	strb	r3, [r4, #16]
 80100b6:	61e5      	str	r5, [r4, #28]
 80100b8:	f7fd f97a 	bl	800d3b0 <rmw_get_implementation_identifier>
 80100bc:	e9c4 0405 	strd	r0, r4, [r4, #20]
 80100c0:	f104 0014 	add.w	r0, r4, #20
 80100c4:	bd38      	pop	{r3, r4, r5, pc}
 80100c6:	bf00      	nop
 80100c8:	2000d9f4 	.word	0x2000d9f4

080100cc <rmw_destroy_guard_condition>:
 80100cc:	b508      	push	{r3, lr}
 80100ce:	4b08      	ldr	r3, [pc, #32]	@ (80100f0 <rmw_destroy_guard_condition+0x24>)
 80100d0:	6819      	ldr	r1, [r3, #0]
 80100d2:	b911      	cbnz	r1, 80100da <rmw_destroy_guard_condition+0xe>
 80100d4:	e00a      	b.n	80100ec <rmw_destroy_guard_condition+0x20>
 80100d6:	6849      	ldr	r1, [r1, #4]
 80100d8:	b141      	cbz	r1, 80100ec <rmw_destroy_guard_condition+0x20>
 80100da:	688b      	ldr	r3, [r1, #8]
 80100dc:	3314      	adds	r3, #20
 80100de:	4298      	cmp	r0, r3
 80100e0:	d1f9      	bne.n	80100d6 <rmw_destroy_guard_condition+0xa>
 80100e2:	4803      	ldr	r0, [pc, #12]	@ (80100f0 <rmw_destroy_guard_condition+0x24>)
 80100e4:	f7fd f950 	bl	800d388 <put_memory>
 80100e8:	2000      	movs	r0, #0
 80100ea:	bd08      	pop	{r3, pc}
 80100ec:	2001      	movs	r0, #1
 80100ee:	bd08      	pop	{r3, pc}
 80100f0:	2000d9f4 	.word	0x2000d9f4

080100f4 <calloc>:
 80100f4:	4b02      	ldr	r3, [pc, #8]	@ (8010100 <calloc+0xc>)
 80100f6:	460a      	mov	r2, r1
 80100f8:	4601      	mov	r1, r0
 80100fa:	6818      	ldr	r0, [r3, #0]
 80100fc:	f000 b802 	b.w	8010104 <_calloc_r>
 8010100:	200000c0 	.word	0x200000c0

08010104 <_calloc_r>:
 8010104:	b570      	push	{r4, r5, r6, lr}
 8010106:	fba1 5402 	umull	r5, r4, r1, r2
 801010a:	b93c      	cbnz	r4, 801011c <_calloc_r+0x18>
 801010c:	4629      	mov	r1, r5
 801010e:	f000 f887 	bl	8010220 <_malloc_r>
 8010112:	4606      	mov	r6, r0
 8010114:	b928      	cbnz	r0, 8010122 <_calloc_r+0x1e>
 8010116:	2600      	movs	r6, #0
 8010118:	4630      	mov	r0, r6
 801011a:	bd70      	pop	{r4, r5, r6, pc}
 801011c:	220c      	movs	r2, #12
 801011e:	6002      	str	r2, [r0, #0]
 8010120:	e7f9      	b.n	8010116 <_calloc_r+0x12>
 8010122:	462a      	mov	r2, r5
 8010124:	4621      	mov	r1, r4
 8010126:	f000 fba5 	bl	8010874 <memset>
 801012a:	e7f5      	b.n	8010118 <_calloc_r+0x14>

0801012c <getenv>:
 801012c:	b507      	push	{r0, r1, r2, lr}
 801012e:	4b04      	ldr	r3, [pc, #16]	@ (8010140 <getenv+0x14>)
 8010130:	4601      	mov	r1, r0
 8010132:	aa01      	add	r2, sp, #4
 8010134:	6818      	ldr	r0, [r3, #0]
 8010136:	f000 f805 	bl	8010144 <_findenv_r>
 801013a:	b003      	add	sp, #12
 801013c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010140:	200000c0 	.word	0x200000c0

08010144 <_findenv_r>:
 8010144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010148:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80101b8 <_findenv_r+0x74>
 801014c:	4606      	mov	r6, r0
 801014e:	4689      	mov	r9, r1
 8010150:	4617      	mov	r7, r2
 8010152:	f000 fcdb 	bl	8010b0c <__env_lock>
 8010156:	f8da 4000 	ldr.w	r4, [sl]
 801015a:	b134      	cbz	r4, 801016a <_findenv_r+0x26>
 801015c:	464b      	mov	r3, r9
 801015e:	4698      	mov	r8, r3
 8010160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010164:	b13a      	cbz	r2, 8010176 <_findenv_r+0x32>
 8010166:	2a3d      	cmp	r2, #61	@ 0x3d
 8010168:	d1f9      	bne.n	801015e <_findenv_r+0x1a>
 801016a:	4630      	mov	r0, r6
 801016c:	f000 fcd4 	bl	8010b18 <__env_unlock>
 8010170:	2000      	movs	r0, #0
 8010172:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010176:	eba8 0809 	sub.w	r8, r8, r9
 801017a:	46a3      	mov	fp, r4
 801017c:	f854 0b04 	ldr.w	r0, [r4], #4
 8010180:	2800      	cmp	r0, #0
 8010182:	d0f2      	beq.n	801016a <_findenv_r+0x26>
 8010184:	4642      	mov	r2, r8
 8010186:	4649      	mov	r1, r9
 8010188:	f000 fb89 	bl	801089e <strncmp>
 801018c:	2800      	cmp	r0, #0
 801018e:	d1f4      	bne.n	801017a <_findenv_r+0x36>
 8010190:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8010194:	eb03 0508 	add.w	r5, r3, r8
 8010198:	f813 3008 	ldrb.w	r3, [r3, r8]
 801019c:	2b3d      	cmp	r3, #61	@ 0x3d
 801019e:	d1ec      	bne.n	801017a <_findenv_r+0x36>
 80101a0:	f8da 3000 	ldr.w	r3, [sl]
 80101a4:	ebab 0303 	sub.w	r3, fp, r3
 80101a8:	109b      	asrs	r3, r3, #2
 80101aa:	4630      	mov	r0, r6
 80101ac:	603b      	str	r3, [r7, #0]
 80101ae:	f000 fcb3 	bl	8010b18 <__env_unlock>
 80101b2:	1c68      	adds	r0, r5, #1
 80101b4:	e7dd      	b.n	8010172 <_findenv_r+0x2e>
 80101b6:	bf00      	nop
 80101b8:	20000000 	.word	0x20000000

080101bc <malloc>:
 80101bc:	4b02      	ldr	r3, [pc, #8]	@ (80101c8 <malloc+0xc>)
 80101be:	4601      	mov	r1, r0
 80101c0:	6818      	ldr	r0, [r3, #0]
 80101c2:	f000 b82d 	b.w	8010220 <_malloc_r>
 80101c6:	bf00      	nop
 80101c8:	200000c0 	.word	0x200000c0

080101cc <free>:
 80101cc:	4b02      	ldr	r3, [pc, #8]	@ (80101d8 <free+0xc>)
 80101ce:	4601      	mov	r1, r0
 80101d0:	6818      	ldr	r0, [r3, #0]
 80101d2:	f000 bca7 	b.w	8010b24 <_free_r>
 80101d6:	bf00      	nop
 80101d8:	200000c0 	.word	0x200000c0

080101dc <sbrk_aligned>:
 80101dc:	b570      	push	{r4, r5, r6, lr}
 80101de:	4e0f      	ldr	r6, [pc, #60]	@ (801021c <sbrk_aligned+0x40>)
 80101e0:	460c      	mov	r4, r1
 80101e2:	6831      	ldr	r1, [r6, #0]
 80101e4:	4605      	mov	r5, r0
 80101e6:	b911      	cbnz	r1, 80101ee <sbrk_aligned+0x12>
 80101e8:	f000 fc0c 	bl	8010a04 <_sbrk_r>
 80101ec:	6030      	str	r0, [r6, #0]
 80101ee:	4621      	mov	r1, r4
 80101f0:	4628      	mov	r0, r5
 80101f2:	f000 fc07 	bl	8010a04 <_sbrk_r>
 80101f6:	1c43      	adds	r3, r0, #1
 80101f8:	d103      	bne.n	8010202 <sbrk_aligned+0x26>
 80101fa:	f04f 34ff 	mov.w	r4, #4294967295
 80101fe:	4620      	mov	r0, r4
 8010200:	bd70      	pop	{r4, r5, r6, pc}
 8010202:	1cc4      	adds	r4, r0, #3
 8010204:	f024 0403 	bic.w	r4, r4, #3
 8010208:	42a0      	cmp	r0, r4
 801020a:	d0f8      	beq.n	80101fe <sbrk_aligned+0x22>
 801020c:	1a21      	subs	r1, r4, r0
 801020e:	4628      	mov	r0, r5
 8010210:	f000 fbf8 	bl	8010a04 <_sbrk_r>
 8010214:	3001      	adds	r0, #1
 8010216:	d1f2      	bne.n	80101fe <sbrk_aligned+0x22>
 8010218:	e7ef      	b.n	80101fa <sbrk_aligned+0x1e>
 801021a:	bf00      	nop
 801021c:	2000dba8 	.word	0x2000dba8

08010220 <_malloc_r>:
 8010220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010224:	1ccd      	adds	r5, r1, #3
 8010226:	f025 0503 	bic.w	r5, r5, #3
 801022a:	3508      	adds	r5, #8
 801022c:	2d0c      	cmp	r5, #12
 801022e:	bf38      	it	cc
 8010230:	250c      	movcc	r5, #12
 8010232:	2d00      	cmp	r5, #0
 8010234:	4606      	mov	r6, r0
 8010236:	db01      	blt.n	801023c <_malloc_r+0x1c>
 8010238:	42a9      	cmp	r1, r5
 801023a:	d904      	bls.n	8010246 <_malloc_r+0x26>
 801023c:	230c      	movs	r3, #12
 801023e:	6033      	str	r3, [r6, #0]
 8010240:	2000      	movs	r0, #0
 8010242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010246:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801031c <_malloc_r+0xfc>
 801024a:	f000 f869 	bl	8010320 <__malloc_lock>
 801024e:	f8d8 3000 	ldr.w	r3, [r8]
 8010252:	461c      	mov	r4, r3
 8010254:	bb44      	cbnz	r4, 80102a8 <_malloc_r+0x88>
 8010256:	4629      	mov	r1, r5
 8010258:	4630      	mov	r0, r6
 801025a:	f7ff ffbf 	bl	80101dc <sbrk_aligned>
 801025e:	1c43      	adds	r3, r0, #1
 8010260:	4604      	mov	r4, r0
 8010262:	d158      	bne.n	8010316 <_malloc_r+0xf6>
 8010264:	f8d8 4000 	ldr.w	r4, [r8]
 8010268:	4627      	mov	r7, r4
 801026a:	2f00      	cmp	r7, #0
 801026c:	d143      	bne.n	80102f6 <_malloc_r+0xd6>
 801026e:	2c00      	cmp	r4, #0
 8010270:	d04b      	beq.n	801030a <_malloc_r+0xea>
 8010272:	6823      	ldr	r3, [r4, #0]
 8010274:	4639      	mov	r1, r7
 8010276:	4630      	mov	r0, r6
 8010278:	eb04 0903 	add.w	r9, r4, r3
 801027c:	f000 fbc2 	bl	8010a04 <_sbrk_r>
 8010280:	4581      	cmp	r9, r0
 8010282:	d142      	bne.n	801030a <_malloc_r+0xea>
 8010284:	6821      	ldr	r1, [r4, #0]
 8010286:	1a6d      	subs	r5, r5, r1
 8010288:	4629      	mov	r1, r5
 801028a:	4630      	mov	r0, r6
 801028c:	f7ff ffa6 	bl	80101dc <sbrk_aligned>
 8010290:	3001      	adds	r0, #1
 8010292:	d03a      	beq.n	801030a <_malloc_r+0xea>
 8010294:	6823      	ldr	r3, [r4, #0]
 8010296:	442b      	add	r3, r5
 8010298:	6023      	str	r3, [r4, #0]
 801029a:	f8d8 3000 	ldr.w	r3, [r8]
 801029e:	685a      	ldr	r2, [r3, #4]
 80102a0:	bb62      	cbnz	r2, 80102fc <_malloc_r+0xdc>
 80102a2:	f8c8 7000 	str.w	r7, [r8]
 80102a6:	e00f      	b.n	80102c8 <_malloc_r+0xa8>
 80102a8:	6822      	ldr	r2, [r4, #0]
 80102aa:	1b52      	subs	r2, r2, r5
 80102ac:	d420      	bmi.n	80102f0 <_malloc_r+0xd0>
 80102ae:	2a0b      	cmp	r2, #11
 80102b0:	d917      	bls.n	80102e2 <_malloc_r+0xc2>
 80102b2:	1961      	adds	r1, r4, r5
 80102b4:	42a3      	cmp	r3, r4
 80102b6:	6025      	str	r5, [r4, #0]
 80102b8:	bf18      	it	ne
 80102ba:	6059      	strne	r1, [r3, #4]
 80102bc:	6863      	ldr	r3, [r4, #4]
 80102be:	bf08      	it	eq
 80102c0:	f8c8 1000 	streq.w	r1, [r8]
 80102c4:	5162      	str	r2, [r4, r5]
 80102c6:	604b      	str	r3, [r1, #4]
 80102c8:	4630      	mov	r0, r6
 80102ca:	f000 f82f 	bl	801032c <__malloc_unlock>
 80102ce:	f104 000b 	add.w	r0, r4, #11
 80102d2:	1d23      	adds	r3, r4, #4
 80102d4:	f020 0007 	bic.w	r0, r0, #7
 80102d8:	1ac2      	subs	r2, r0, r3
 80102da:	bf1c      	itt	ne
 80102dc:	1a1b      	subne	r3, r3, r0
 80102de:	50a3      	strne	r3, [r4, r2]
 80102e0:	e7af      	b.n	8010242 <_malloc_r+0x22>
 80102e2:	6862      	ldr	r2, [r4, #4]
 80102e4:	42a3      	cmp	r3, r4
 80102e6:	bf0c      	ite	eq
 80102e8:	f8c8 2000 	streq.w	r2, [r8]
 80102ec:	605a      	strne	r2, [r3, #4]
 80102ee:	e7eb      	b.n	80102c8 <_malloc_r+0xa8>
 80102f0:	4623      	mov	r3, r4
 80102f2:	6864      	ldr	r4, [r4, #4]
 80102f4:	e7ae      	b.n	8010254 <_malloc_r+0x34>
 80102f6:	463c      	mov	r4, r7
 80102f8:	687f      	ldr	r7, [r7, #4]
 80102fa:	e7b6      	b.n	801026a <_malloc_r+0x4a>
 80102fc:	461a      	mov	r2, r3
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	42a3      	cmp	r3, r4
 8010302:	d1fb      	bne.n	80102fc <_malloc_r+0xdc>
 8010304:	2300      	movs	r3, #0
 8010306:	6053      	str	r3, [r2, #4]
 8010308:	e7de      	b.n	80102c8 <_malloc_r+0xa8>
 801030a:	230c      	movs	r3, #12
 801030c:	6033      	str	r3, [r6, #0]
 801030e:	4630      	mov	r0, r6
 8010310:	f000 f80c 	bl	801032c <__malloc_unlock>
 8010314:	e794      	b.n	8010240 <_malloc_r+0x20>
 8010316:	6005      	str	r5, [r0, #0]
 8010318:	e7d6      	b.n	80102c8 <_malloc_r+0xa8>
 801031a:	bf00      	nop
 801031c:	2000dbac 	.word	0x2000dbac

08010320 <__malloc_lock>:
 8010320:	4801      	ldr	r0, [pc, #4]	@ (8010328 <__malloc_lock+0x8>)
 8010322:	f000 bbbc 	b.w	8010a9e <__retarget_lock_acquire_recursive>
 8010326:	bf00      	nop
 8010328:	2000dcf1 	.word	0x2000dcf1

0801032c <__malloc_unlock>:
 801032c:	4801      	ldr	r0, [pc, #4]	@ (8010334 <__malloc_unlock+0x8>)
 801032e:	f000 bbb7 	b.w	8010aa0 <__retarget_lock_release_recursive>
 8010332:	bf00      	nop
 8010334:	2000dcf1 	.word	0x2000dcf1

08010338 <srand>:
 8010338:	b538      	push	{r3, r4, r5, lr}
 801033a:	4b10      	ldr	r3, [pc, #64]	@ (801037c <srand+0x44>)
 801033c:	681d      	ldr	r5, [r3, #0]
 801033e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010340:	4604      	mov	r4, r0
 8010342:	b9b3      	cbnz	r3, 8010372 <srand+0x3a>
 8010344:	2018      	movs	r0, #24
 8010346:	f7ff ff39 	bl	80101bc <malloc>
 801034a:	4602      	mov	r2, r0
 801034c:	6328      	str	r0, [r5, #48]	@ 0x30
 801034e:	b920      	cbnz	r0, 801035a <srand+0x22>
 8010350:	4b0b      	ldr	r3, [pc, #44]	@ (8010380 <srand+0x48>)
 8010352:	480c      	ldr	r0, [pc, #48]	@ (8010384 <srand+0x4c>)
 8010354:	2146      	movs	r1, #70	@ 0x46
 8010356:	f000 fbbb 	bl	8010ad0 <__assert_func>
 801035a:	490b      	ldr	r1, [pc, #44]	@ (8010388 <srand+0x50>)
 801035c:	4b0b      	ldr	r3, [pc, #44]	@ (801038c <srand+0x54>)
 801035e:	e9c0 1300 	strd	r1, r3, [r0]
 8010362:	4b0b      	ldr	r3, [pc, #44]	@ (8010390 <srand+0x58>)
 8010364:	6083      	str	r3, [r0, #8]
 8010366:	230b      	movs	r3, #11
 8010368:	8183      	strh	r3, [r0, #12]
 801036a:	2100      	movs	r1, #0
 801036c:	2001      	movs	r0, #1
 801036e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010372:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010374:	2200      	movs	r2, #0
 8010376:	611c      	str	r4, [r3, #16]
 8010378:	615a      	str	r2, [r3, #20]
 801037a:	bd38      	pop	{r3, r4, r5, pc}
 801037c:	200000c0 	.word	0x200000c0
 8010380:	080122b4 	.word	0x080122b4
 8010384:	080122cb 	.word	0x080122cb
 8010388:	abcd330e 	.word	0xabcd330e
 801038c:	e66d1234 	.word	0xe66d1234
 8010390:	0005deec 	.word	0x0005deec

08010394 <rand>:
 8010394:	4b16      	ldr	r3, [pc, #88]	@ (80103f0 <rand+0x5c>)
 8010396:	b510      	push	{r4, lr}
 8010398:	681c      	ldr	r4, [r3, #0]
 801039a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801039c:	b9b3      	cbnz	r3, 80103cc <rand+0x38>
 801039e:	2018      	movs	r0, #24
 80103a0:	f7ff ff0c 	bl	80101bc <malloc>
 80103a4:	4602      	mov	r2, r0
 80103a6:	6320      	str	r0, [r4, #48]	@ 0x30
 80103a8:	b920      	cbnz	r0, 80103b4 <rand+0x20>
 80103aa:	4b12      	ldr	r3, [pc, #72]	@ (80103f4 <rand+0x60>)
 80103ac:	4812      	ldr	r0, [pc, #72]	@ (80103f8 <rand+0x64>)
 80103ae:	2152      	movs	r1, #82	@ 0x52
 80103b0:	f000 fb8e 	bl	8010ad0 <__assert_func>
 80103b4:	4911      	ldr	r1, [pc, #68]	@ (80103fc <rand+0x68>)
 80103b6:	4b12      	ldr	r3, [pc, #72]	@ (8010400 <rand+0x6c>)
 80103b8:	e9c0 1300 	strd	r1, r3, [r0]
 80103bc:	4b11      	ldr	r3, [pc, #68]	@ (8010404 <rand+0x70>)
 80103be:	6083      	str	r3, [r0, #8]
 80103c0:	230b      	movs	r3, #11
 80103c2:	8183      	strh	r3, [r0, #12]
 80103c4:	2100      	movs	r1, #0
 80103c6:	2001      	movs	r0, #1
 80103c8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80103cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80103ce:	480e      	ldr	r0, [pc, #56]	@ (8010408 <rand+0x74>)
 80103d0:	690b      	ldr	r3, [r1, #16]
 80103d2:	694c      	ldr	r4, [r1, #20]
 80103d4:	4a0d      	ldr	r2, [pc, #52]	@ (801040c <rand+0x78>)
 80103d6:	4358      	muls	r0, r3
 80103d8:	fb02 0004 	mla	r0, r2, r4, r0
 80103dc:	fba3 3202 	umull	r3, r2, r3, r2
 80103e0:	3301      	adds	r3, #1
 80103e2:	eb40 0002 	adc.w	r0, r0, r2
 80103e6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80103ea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80103ee:	bd10      	pop	{r4, pc}
 80103f0:	200000c0 	.word	0x200000c0
 80103f4:	080122b4 	.word	0x080122b4
 80103f8:	080122cb 	.word	0x080122cb
 80103fc:	abcd330e 	.word	0xabcd330e
 8010400:	e66d1234 	.word	0xe66d1234
 8010404:	0005deec 	.word	0x0005deec
 8010408:	5851f42d 	.word	0x5851f42d
 801040c:	4c957f2d 	.word	0x4c957f2d

08010410 <realloc>:
 8010410:	4b02      	ldr	r3, [pc, #8]	@ (801041c <realloc+0xc>)
 8010412:	460a      	mov	r2, r1
 8010414:	4601      	mov	r1, r0
 8010416:	6818      	ldr	r0, [r3, #0]
 8010418:	f000 b802 	b.w	8010420 <_realloc_r>
 801041c:	200000c0 	.word	0x200000c0

08010420 <_realloc_r>:
 8010420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010424:	4680      	mov	r8, r0
 8010426:	4615      	mov	r5, r2
 8010428:	460c      	mov	r4, r1
 801042a:	b921      	cbnz	r1, 8010436 <_realloc_r+0x16>
 801042c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010430:	4611      	mov	r1, r2
 8010432:	f7ff bef5 	b.w	8010220 <_malloc_r>
 8010436:	b92a      	cbnz	r2, 8010444 <_realloc_r+0x24>
 8010438:	f000 fb74 	bl	8010b24 <_free_r>
 801043c:	2400      	movs	r4, #0
 801043e:	4620      	mov	r0, r4
 8010440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010444:	f000 fbb8 	bl	8010bb8 <_malloc_usable_size_r>
 8010448:	4285      	cmp	r5, r0
 801044a:	4606      	mov	r6, r0
 801044c:	d802      	bhi.n	8010454 <_realloc_r+0x34>
 801044e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010452:	d8f4      	bhi.n	801043e <_realloc_r+0x1e>
 8010454:	4629      	mov	r1, r5
 8010456:	4640      	mov	r0, r8
 8010458:	f7ff fee2 	bl	8010220 <_malloc_r>
 801045c:	4607      	mov	r7, r0
 801045e:	2800      	cmp	r0, #0
 8010460:	d0ec      	beq.n	801043c <_realloc_r+0x1c>
 8010462:	42b5      	cmp	r5, r6
 8010464:	462a      	mov	r2, r5
 8010466:	4621      	mov	r1, r4
 8010468:	bf28      	it	cs
 801046a:	4632      	movcs	r2, r6
 801046c:	f000 fb21 	bl	8010ab2 <memcpy>
 8010470:	4621      	mov	r1, r4
 8010472:	4640      	mov	r0, r8
 8010474:	f000 fb56 	bl	8010b24 <_free_r>
 8010478:	463c      	mov	r4, r7
 801047a:	e7e0      	b.n	801043e <_realloc_r+0x1e>

0801047c <_strtoul_l.constprop.0>:
 801047c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010480:	4e34      	ldr	r6, [pc, #208]	@ (8010554 <_strtoul_l.constprop.0+0xd8>)
 8010482:	4686      	mov	lr, r0
 8010484:	460d      	mov	r5, r1
 8010486:	4628      	mov	r0, r5
 8010488:	f815 4b01 	ldrb.w	r4, [r5], #1
 801048c:	5d37      	ldrb	r7, [r6, r4]
 801048e:	f017 0708 	ands.w	r7, r7, #8
 8010492:	d1f8      	bne.n	8010486 <_strtoul_l.constprop.0+0xa>
 8010494:	2c2d      	cmp	r4, #45	@ 0x2d
 8010496:	d12f      	bne.n	80104f8 <_strtoul_l.constprop.0+0x7c>
 8010498:	782c      	ldrb	r4, [r5, #0]
 801049a:	2701      	movs	r7, #1
 801049c:	1c85      	adds	r5, r0, #2
 801049e:	f033 0010 	bics.w	r0, r3, #16
 80104a2:	d109      	bne.n	80104b8 <_strtoul_l.constprop.0+0x3c>
 80104a4:	2c30      	cmp	r4, #48	@ 0x30
 80104a6:	d12c      	bne.n	8010502 <_strtoul_l.constprop.0+0x86>
 80104a8:	7828      	ldrb	r0, [r5, #0]
 80104aa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80104ae:	2858      	cmp	r0, #88	@ 0x58
 80104b0:	d127      	bne.n	8010502 <_strtoul_l.constprop.0+0x86>
 80104b2:	786c      	ldrb	r4, [r5, #1]
 80104b4:	2310      	movs	r3, #16
 80104b6:	3502      	adds	r5, #2
 80104b8:	f04f 38ff 	mov.w	r8, #4294967295
 80104bc:	2600      	movs	r6, #0
 80104be:	fbb8 f8f3 	udiv	r8, r8, r3
 80104c2:	fb03 f908 	mul.w	r9, r3, r8
 80104c6:	ea6f 0909 	mvn.w	r9, r9
 80104ca:	4630      	mov	r0, r6
 80104cc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80104d0:	f1bc 0f09 	cmp.w	ip, #9
 80104d4:	d81c      	bhi.n	8010510 <_strtoul_l.constprop.0+0x94>
 80104d6:	4664      	mov	r4, ip
 80104d8:	42a3      	cmp	r3, r4
 80104da:	dd2a      	ble.n	8010532 <_strtoul_l.constprop.0+0xb6>
 80104dc:	f1b6 3fff 	cmp.w	r6, #4294967295
 80104e0:	d007      	beq.n	80104f2 <_strtoul_l.constprop.0+0x76>
 80104e2:	4580      	cmp	r8, r0
 80104e4:	d322      	bcc.n	801052c <_strtoul_l.constprop.0+0xb0>
 80104e6:	d101      	bne.n	80104ec <_strtoul_l.constprop.0+0x70>
 80104e8:	45a1      	cmp	r9, r4
 80104ea:	db1f      	blt.n	801052c <_strtoul_l.constprop.0+0xb0>
 80104ec:	fb00 4003 	mla	r0, r0, r3, r4
 80104f0:	2601      	movs	r6, #1
 80104f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80104f6:	e7e9      	b.n	80104cc <_strtoul_l.constprop.0+0x50>
 80104f8:	2c2b      	cmp	r4, #43	@ 0x2b
 80104fa:	bf04      	itt	eq
 80104fc:	782c      	ldrbeq	r4, [r5, #0]
 80104fe:	1c85      	addeq	r5, r0, #2
 8010500:	e7cd      	b.n	801049e <_strtoul_l.constprop.0+0x22>
 8010502:	2b00      	cmp	r3, #0
 8010504:	d1d8      	bne.n	80104b8 <_strtoul_l.constprop.0+0x3c>
 8010506:	2c30      	cmp	r4, #48	@ 0x30
 8010508:	bf0c      	ite	eq
 801050a:	2308      	moveq	r3, #8
 801050c:	230a      	movne	r3, #10
 801050e:	e7d3      	b.n	80104b8 <_strtoul_l.constprop.0+0x3c>
 8010510:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010514:	f1bc 0f19 	cmp.w	ip, #25
 8010518:	d801      	bhi.n	801051e <_strtoul_l.constprop.0+0xa2>
 801051a:	3c37      	subs	r4, #55	@ 0x37
 801051c:	e7dc      	b.n	80104d8 <_strtoul_l.constprop.0+0x5c>
 801051e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010522:	f1bc 0f19 	cmp.w	ip, #25
 8010526:	d804      	bhi.n	8010532 <_strtoul_l.constprop.0+0xb6>
 8010528:	3c57      	subs	r4, #87	@ 0x57
 801052a:	e7d5      	b.n	80104d8 <_strtoul_l.constprop.0+0x5c>
 801052c:	f04f 36ff 	mov.w	r6, #4294967295
 8010530:	e7df      	b.n	80104f2 <_strtoul_l.constprop.0+0x76>
 8010532:	1c73      	adds	r3, r6, #1
 8010534:	d106      	bne.n	8010544 <_strtoul_l.constprop.0+0xc8>
 8010536:	2322      	movs	r3, #34	@ 0x22
 8010538:	f8ce 3000 	str.w	r3, [lr]
 801053c:	4630      	mov	r0, r6
 801053e:	b932      	cbnz	r2, 801054e <_strtoul_l.constprop.0+0xd2>
 8010540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010544:	b107      	cbz	r7, 8010548 <_strtoul_l.constprop.0+0xcc>
 8010546:	4240      	negs	r0, r0
 8010548:	2a00      	cmp	r2, #0
 801054a:	d0f9      	beq.n	8010540 <_strtoul_l.constprop.0+0xc4>
 801054c:	b106      	cbz	r6, 8010550 <_strtoul_l.constprop.0+0xd4>
 801054e:	1e69      	subs	r1, r5, #1
 8010550:	6011      	str	r1, [r2, #0]
 8010552:	e7f5      	b.n	8010540 <_strtoul_l.constprop.0+0xc4>
 8010554:	08012324 	.word	0x08012324

08010558 <strtoul>:
 8010558:	4613      	mov	r3, r2
 801055a:	460a      	mov	r2, r1
 801055c:	4601      	mov	r1, r0
 801055e:	4802      	ldr	r0, [pc, #8]	@ (8010568 <strtoul+0x10>)
 8010560:	6800      	ldr	r0, [r0, #0]
 8010562:	f7ff bf8b 	b.w	801047c <_strtoul_l.constprop.0>
 8010566:	bf00      	nop
 8010568:	200000c0 	.word	0x200000c0

0801056c <std>:
 801056c:	2300      	movs	r3, #0
 801056e:	b510      	push	{r4, lr}
 8010570:	4604      	mov	r4, r0
 8010572:	e9c0 3300 	strd	r3, r3, [r0]
 8010576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801057a:	6083      	str	r3, [r0, #8]
 801057c:	8181      	strh	r1, [r0, #12]
 801057e:	6643      	str	r3, [r0, #100]	@ 0x64
 8010580:	81c2      	strh	r2, [r0, #14]
 8010582:	6183      	str	r3, [r0, #24]
 8010584:	4619      	mov	r1, r3
 8010586:	2208      	movs	r2, #8
 8010588:	305c      	adds	r0, #92	@ 0x5c
 801058a:	f000 f973 	bl	8010874 <memset>
 801058e:	4b0d      	ldr	r3, [pc, #52]	@ (80105c4 <std+0x58>)
 8010590:	6263      	str	r3, [r4, #36]	@ 0x24
 8010592:	4b0d      	ldr	r3, [pc, #52]	@ (80105c8 <std+0x5c>)
 8010594:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010596:	4b0d      	ldr	r3, [pc, #52]	@ (80105cc <std+0x60>)
 8010598:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801059a:	4b0d      	ldr	r3, [pc, #52]	@ (80105d0 <std+0x64>)
 801059c:	6323      	str	r3, [r4, #48]	@ 0x30
 801059e:	4b0d      	ldr	r3, [pc, #52]	@ (80105d4 <std+0x68>)
 80105a0:	6224      	str	r4, [r4, #32]
 80105a2:	429c      	cmp	r4, r3
 80105a4:	d006      	beq.n	80105b4 <std+0x48>
 80105a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80105aa:	4294      	cmp	r4, r2
 80105ac:	d002      	beq.n	80105b4 <std+0x48>
 80105ae:	33d0      	adds	r3, #208	@ 0xd0
 80105b0:	429c      	cmp	r4, r3
 80105b2:	d105      	bne.n	80105c0 <std+0x54>
 80105b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80105b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105bc:	f000 ba6e 	b.w	8010a9c <__retarget_lock_init_recursive>
 80105c0:	bd10      	pop	{r4, pc}
 80105c2:	bf00      	nop
 80105c4:	0801077d 	.word	0x0801077d
 80105c8:	0801079f 	.word	0x0801079f
 80105cc:	080107d7 	.word	0x080107d7
 80105d0:	080107fb 	.word	0x080107fb
 80105d4:	2000dbb0 	.word	0x2000dbb0

080105d8 <stdio_exit_handler>:
 80105d8:	4a02      	ldr	r2, [pc, #8]	@ (80105e4 <stdio_exit_handler+0xc>)
 80105da:	4903      	ldr	r1, [pc, #12]	@ (80105e8 <stdio_exit_handler+0x10>)
 80105dc:	4803      	ldr	r0, [pc, #12]	@ (80105ec <stdio_exit_handler+0x14>)
 80105de:	f000 b869 	b.w	80106b4 <_fwalk_sglue>
 80105e2:	bf00      	nop
 80105e4:	200000b4 	.word	0x200000b4
 80105e8:	08011521 	.word	0x08011521
 80105ec:	200000c4 	.word	0x200000c4

080105f0 <cleanup_stdio>:
 80105f0:	6841      	ldr	r1, [r0, #4]
 80105f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010624 <cleanup_stdio+0x34>)
 80105f4:	4299      	cmp	r1, r3
 80105f6:	b510      	push	{r4, lr}
 80105f8:	4604      	mov	r4, r0
 80105fa:	d001      	beq.n	8010600 <cleanup_stdio+0x10>
 80105fc:	f000 ff90 	bl	8011520 <_fflush_r>
 8010600:	68a1      	ldr	r1, [r4, #8]
 8010602:	4b09      	ldr	r3, [pc, #36]	@ (8010628 <cleanup_stdio+0x38>)
 8010604:	4299      	cmp	r1, r3
 8010606:	d002      	beq.n	801060e <cleanup_stdio+0x1e>
 8010608:	4620      	mov	r0, r4
 801060a:	f000 ff89 	bl	8011520 <_fflush_r>
 801060e:	68e1      	ldr	r1, [r4, #12]
 8010610:	4b06      	ldr	r3, [pc, #24]	@ (801062c <cleanup_stdio+0x3c>)
 8010612:	4299      	cmp	r1, r3
 8010614:	d004      	beq.n	8010620 <cleanup_stdio+0x30>
 8010616:	4620      	mov	r0, r4
 8010618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801061c:	f000 bf80 	b.w	8011520 <_fflush_r>
 8010620:	bd10      	pop	{r4, pc}
 8010622:	bf00      	nop
 8010624:	2000dbb0 	.word	0x2000dbb0
 8010628:	2000dc18 	.word	0x2000dc18
 801062c:	2000dc80 	.word	0x2000dc80

08010630 <global_stdio_init.part.0>:
 8010630:	b510      	push	{r4, lr}
 8010632:	4b0b      	ldr	r3, [pc, #44]	@ (8010660 <global_stdio_init.part.0+0x30>)
 8010634:	4c0b      	ldr	r4, [pc, #44]	@ (8010664 <global_stdio_init.part.0+0x34>)
 8010636:	4a0c      	ldr	r2, [pc, #48]	@ (8010668 <global_stdio_init.part.0+0x38>)
 8010638:	601a      	str	r2, [r3, #0]
 801063a:	4620      	mov	r0, r4
 801063c:	2200      	movs	r2, #0
 801063e:	2104      	movs	r1, #4
 8010640:	f7ff ff94 	bl	801056c <std>
 8010644:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010648:	2201      	movs	r2, #1
 801064a:	2109      	movs	r1, #9
 801064c:	f7ff ff8e 	bl	801056c <std>
 8010650:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010654:	2202      	movs	r2, #2
 8010656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801065a:	2112      	movs	r1, #18
 801065c:	f7ff bf86 	b.w	801056c <std>
 8010660:	2000dce8 	.word	0x2000dce8
 8010664:	2000dbb0 	.word	0x2000dbb0
 8010668:	080105d9 	.word	0x080105d9

0801066c <__sfp_lock_acquire>:
 801066c:	4801      	ldr	r0, [pc, #4]	@ (8010674 <__sfp_lock_acquire+0x8>)
 801066e:	f000 ba16 	b.w	8010a9e <__retarget_lock_acquire_recursive>
 8010672:	bf00      	nop
 8010674:	2000dcf2 	.word	0x2000dcf2

08010678 <__sfp_lock_release>:
 8010678:	4801      	ldr	r0, [pc, #4]	@ (8010680 <__sfp_lock_release+0x8>)
 801067a:	f000 ba11 	b.w	8010aa0 <__retarget_lock_release_recursive>
 801067e:	bf00      	nop
 8010680:	2000dcf2 	.word	0x2000dcf2

08010684 <__sinit>:
 8010684:	b510      	push	{r4, lr}
 8010686:	4604      	mov	r4, r0
 8010688:	f7ff fff0 	bl	801066c <__sfp_lock_acquire>
 801068c:	6a23      	ldr	r3, [r4, #32]
 801068e:	b11b      	cbz	r3, 8010698 <__sinit+0x14>
 8010690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010694:	f7ff bff0 	b.w	8010678 <__sfp_lock_release>
 8010698:	4b04      	ldr	r3, [pc, #16]	@ (80106ac <__sinit+0x28>)
 801069a:	6223      	str	r3, [r4, #32]
 801069c:	4b04      	ldr	r3, [pc, #16]	@ (80106b0 <__sinit+0x2c>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d1f5      	bne.n	8010690 <__sinit+0xc>
 80106a4:	f7ff ffc4 	bl	8010630 <global_stdio_init.part.0>
 80106a8:	e7f2      	b.n	8010690 <__sinit+0xc>
 80106aa:	bf00      	nop
 80106ac:	080105f1 	.word	0x080105f1
 80106b0:	2000dce8 	.word	0x2000dce8

080106b4 <_fwalk_sglue>:
 80106b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106b8:	4607      	mov	r7, r0
 80106ba:	4688      	mov	r8, r1
 80106bc:	4614      	mov	r4, r2
 80106be:	2600      	movs	r6, #0
 80106c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106c4:	f1b9 0901 	subs.w	r9, r9, #1
 80106c8:	d505      	bpl.n	80106d6 <_fwalk_sglue+0x22>
 80106ca:	6824      	ldr	r4, [r4, #0]
 80106cc:	2c00      	cmp	r4, #0
 80106ce:	d1f7      	bne.n	80106c0 <_fwalk_sglue+0xc>
 80106d0:	4630      	mov	r0, r6
 80106d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106d6:	89ab      	ldrh	r3, [r5, #12]
 80106d8:	2b01      	cmp	r3, #1
 80106da:	d907      	bls.n	80106ec <_fwalk_sglue+0x38>
 80106dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80106e0:	3301      	adds	r3, #1
 80106e2:	d003      	beq.n	80106ec <_fwalk_sglue+0x38>
 80106e4:	4629      	mov	r1, r5
 80106e6:	4638      	mov	r0, r7
 80106e8:	47c0      	blx	r8
 80106ea:	4306      	orrs	r6, r0
 80106ec:	3568      	adds	r5, #104	@ 0x68
 80106ee:	e7e9      	b.n	80106c4 <_fwalk_sglue+0x10>

080106f0 <iprintf>:
 80106f0:	b40f      	push	{r0, r1, r2, r3}
 80106f2:	b507      	push	{r0, r1, r2, lr}
 80106f4:	4906      	ldr	r1, [pc, #24]	@ (8010710 <iprintf+0x20>)
 80106f6:	ab04      	add	r3, sp, #16
 80106f8:	6808      	ldr	r0, [r1, #0]
 80106fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80106fe:	6881      	ldr	r1, [r0, #8]
 8010700:	9301      	str	r3, [sp, #4]
 8010702:	f000 fbe3 	bl	8010ecc <_vfiprintf_r>
 8010706:	b003      	add	sp, #12
 8010708:	f85d eb04 	ldr.w	lr, [sp], #4
 801070c:	b004      	add	sp, #16
 801070e:	4770      	bx	lr
 8010710:	200000c0 	.word	0x200000c0

08010714 <sniprintf>:
 8010714:	b40c      	push	{r2, r3}
 8010716:	b530      	push	{r4, r5, lr}
 8010718:	4b17      	ldr	r3, [pc, #92]	@ (8010778 <sniprintf+0x64>)
 801071a:	1e0c      	subs	r4, r1, #0
 801071c:	681d      	ldr	r5, [r3, #0]
 801071e:	b09d      	sub	sp, #116	@ 0x74
 8010720:	da08      	bge.n	8010734 <sniprintf+0x20>
 8010722:	238b      	movs	r3, #139	@ 0x8b
 8010724:	602b      	str	r3, [r5, #0]
 8010726:	f04f 30ff 	mov.w	r0, #4294967295
 801072a:	b01d      	add	sp, #116	@ 0x74
 801072c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010730:	b002      	add	sp, #8
 8010732:	4770      	bx	lr
 8010734:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010738:	f8ad 3014 	strh.w	r3, [sp, #20]
 801073c:	bf14      	ite	ne
 801073e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010742:	4623      	moveq	r3, r4
 8010744:	9304      	str	r3, [sp, #16]
 8010746:	9307      	str	r3, [sp, #28]
 8010748:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801074c:	9002      	str	r0, [sp, #8]
 801074e:	9006      	str	r0, [sp, #24]
 8010750:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010754:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010756:	ab21      	add	r3, sp, #132	@ 0x84
 8010758:	a902      	add	r1, sp, #8
 801075a:	4628      	mov	r0, r5
 801075c:	9301      	str	r3, [sp, #4]
 801075e:	f000 fa8f 	bl	8010c80 <_svfiprintf_r>
 8010762:	1c43      	adds	r3, r0, #1
 8010764:	bfbc      	itt	lt
 8010766:	238b      	movlt	r3, #139	@ 0x8b
 8010768:	602b      	strlt	r3, [r5, #0]
 801076a:	2c00      	cmp	r4, #0
 801076c:	d0dd      	beq.n	801072a <sniprintf+0x16>
 801076e:	9b02      	ldr	r3, [sp, #8]
 8010770:	2200      	movs	r2, #0
 8010772:	701a      	strb	r2, [r3, #0]
 8010774:	e7d9      	b.n	801072a <sniprintf+0x16>
 8010776:	bf00      	nop
 8010778:	200000c0 	.word	0x200000c0

0801077c <__sread>:
 801077c:	b510      	push	{r4, lr}
 801077e:	460c      	mov	r4, r1
 8010780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010784:	f000 f92c 	bl	80109e0 <_read_r>
 8010788:	2800      	cmp	r0, #0
 801078a:	bfab      	itete	ge
 801078c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801078e:	89a3      	ldrhlt	r3, [r4, #12]
 8010790:	181b      	addge	r3, r3, r0
 8010792:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010796:	bfac      	ite	ge
 8010798:	6563      	strge	r3, [r4, #84]	@ 0x54
 801079a:	81a3      	strhlt	r3, [r4, #12]
 801079c:	bd10      	pop	{r4, pc}

0801079e <__swrite>:
 801079e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107a2:	461f      	mov	r7, r3
 80107a4:	898b      	ldrh	r3, [r1, #12]
 80107a6:	05db      	lsls	r3, r3, #23
 80107a8:	4605      	mov	r5, r0
 80107aa:	460c      	mov	r4, r1
 80107ac:	4616      	mov	r6, r2
 80107ae:	d505      	bpl.n	80107bc <__swrite+0x1e>
 80107b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107b4:	2302      	movs	r3, #2
 80107b6:	2200      	movs	r2, #0
 80107b8:	f000 f900 	bl	80109bc <_lseek_r>
 80107bc:	89a3      	ldrh	r3, [r4, #12]
 80107be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80107c6:	81a3      	strh	r3, [r4, #12]
 80107c8:	4632      	mov	r2, r6
 80107ca:	463b      	mov	r3, r7
 80107cc:	4628      	mov	r0, r5
 80107ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107d2:	f000 b927 	b.w	8010a24 <_write_r>

080107d6 <__sseek>:
 80107d6:	b510      	push	{r4, lr}
 80107d8:	460c      	mov	r4, r1
 80107da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107de:	f000 f8ed 	bl	80109bc <_lseek_r>
 80107e2:	1c43      	adds	r3, r0, #1
 80107e4:	89a3      	ldrh	r3, [r4, #12]
 80107e6:	bf15      	itete	ne
 80107e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80107ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80107ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80107f2:	81a3      	strheq	r3, [r4, #12]
 80107f4:	bf18      	it	ne
 80107f6:	81a3      	strhne	r3, [r4, #12]
 80107f8:	bd10      	pop	{r4, pc}

080107fa <__sclose>:
 80107fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107fe:	f000 b877 	b.w	80108f0 <_close_r>

08010802 <_vsniprintf_r>:
 8010802:	b530      	push	{r4, r5, lr}
 8010804:	4614      	mov	r4, r2
 8010806:	2c00      	cmp	r4, #0
 8010808:	b09b      	sub	sp, #108	@ 0x6c
 801080a:	4605      	mov	r5, r0
 801080c:	461a      	mov	r2, r3
 801080e:	da05      	bge.n	801081c <_vsniprintf_r+0x1a>
 8010810:	238b      	movs	r3, #139	@ 0x8b
 8010812:	6003      	str	r3, [r0, #0]
 8010814:	f04f 30ff 	mov.w	r0, #4294967295
 8010818:	b01b      	add	sp, #108	@ 0x6c
 801081a:	bd30      	pop	{r4, r5, pc}
 801081c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010820:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010824:	bf14      	ite	ne
 8010826:	f104 33ff 	addne.w	r3, r4, #4294967295
 801082a:	4623      	moveq	r3, r4
 801082c:	9302      	str	r3, [sp, #8]
 801082e:	9305      	str	r3, [sp, #20]
 8010830:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010834:	9100      	str	r1, [sp, #0]
 8010836:	9104      	str	r1, [sp, #16]
 8010838:	f8ad 300e 	strh.w	r3, [sp, #14]
 801083c:	4669      	mov	r1, sp
 801083e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010840:	f000 fa1e 	bl	8010c80 <_svfiprintf_r>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	bfbc      	itt	lt
 8010848:	238b      	movlt	r3, #139	@ 0x8b
 801084a:	602b      	strlt	r3, [r5, #0]
 801084c:	2c00      	cmp	r4, #0
 801084e:	d0e3      	beq.n	8010818 <_vsniprintf_r+0x16>
 8010850:	9b00      	ldr	r3, [sp, #0]
 8010852:	2200      	movs	r2, #0
 8010854:	701a      	strb	r2, [r3, #0]
 8010856:	e7df      	b.n	8010818 <_vsniprintf_r+0x16>

08010858 <vsniprintf>:
 8010858:	b507      	push	{r0, r1, r2, lr}
 801085a:	9300      	str	r3, [sp, #0]
 801085c:	4613      	mov	r3, r2
 801085e:	460a      	mov	r2, r1
 8010860:	4601      	mov	r1, r0
 8010862:	4803      	ldr	r0, [pc, #12]	@ (8010870 <vsniprintf+0x18>)
 8010864:	6800      	ldr	r0, [r0, #0]
 8010866:	f7ff ffcc 	bl	8010802 <_vsniprintf_r>
 801086a:	b003      	add	sp, #12
 801086c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010870:	200000c0 	.word	0x200000c0

08010874 <memset>:
 8010874:	4402      	add	r2, r0
 8010876:	4603      	mov	r3, r0
 8010878:	4293      	cmp	r3, r2
 801087a:	d100      	bne.n	801087e <memset+0xa>
 801087c:	4770      	bx	lr
 801087e:	f803 1b01 	strb.w	r1, [r3], #1
 8010882:	e7f9      	b.n	8010878 <memset+0x4>

08010884 <strchr>:
 8010884:	b2c9      	uxtb	r1, r1
 8010886:	4603      	mov	r3, r0
 8010888:	4618      	mov	r0, r3
 801088a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801088e:	b112      	cbz	r2, 8010896 <strchr+0x12>
 8010890:	428a      	cmp	r2, r1
 8010892:	d1f9      	bne.n	8010888 <strchr+0x4>
 8010894:	4770      	bx	lr
 8010896:	2900      	cmp	r1, #0
 8010898:	bf18      	it	ne
 801089a:	2000      	movne	r0, #0
 801089c:	4770      	bx	lr

0801089e <strncmp>:
 801089e:	b510      	push	{r4, lr}
 80108a0:	b16a      	cbz	r2, 80108be <strncmp+0x20>
 80108a2:	3901      	subs	r1, #1
 80108a4:	1884      	adds	r4, r0, r2
 80108a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80108aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80108ae:	429a      	cmp	r2, r3
 80108b0:	d103      	bne.n	80108ba <strncmp+0x1c>
 80108b2:	42a0      	cmp	r0, r4
 80108b4:	d001      	beq.n	80108ba <strncmp+0x1c>
 80108b6:	2a00      	cmp	r2, #0
 80108b8:	d1f5      	bne.n	80108a6 <strncmp+0x8>
 80108ba:	1ad0      	subs	r0, r2, r3
 80108bc:	bd10      	pop	{r4, pc}
 80108be:	4610      	mov	r0, r2
 80108c0:	e7fc      	b.n	80108bc <strncmp+0x1e>

080108c2 <strstr>:
 80108c2:	780a      	ldrb	r2, [r1, #0]
 80108c4:	b570      	push	{r4, r5, r6, lr}
 80108c6:	b96a      	cbnz	r2, 80108e4 <strstr+0x22>
 80108c8:	bd70      	pop	{r4, r5, r6, pc}
 80108ca:	429a      	cmp	r2, r3
 80108cc:	d109      	bne.n	80108e2 <strstr+0x20>
 80108ce:	460c      	mov	r4, r1
 80108d0:	4605      	mov	r5, r0
 80108d2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d0f6      	beq.n	80108c8 <strstr+0x6>
 80108da:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80108de:	429e      	cmp	r6, r3
 80108e0:	d0f7      	beq.n	80108d2 <strstr+0x10>
 80108e2:	3001      	adds	r0, #1
 80108e4:	7803      	ldrb	r3, [r0, #0]
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d1ef      	bne.n	80108ca <strstr+0x8>
 80108ea:	4618      	mov	r0, r3
 80108ec:	e7ec      	b.n	80108c8 <strstr+0x6>
	...

080108f0 <_close_r>:
 80108f0:	b538      	push	{r3, r4, r5, lr}
 80108f2:	4d06      	ldr	r5, [pc, #24]	@ (801090c <_close_r+0x1c>)
 80108f4:	2300      	movs	r3, #0
 80108f6:	4604      	mov	r4, r0
 80108f8:	4608      	mov	r0, r1
 80108fa:	602b      	str	r3, [r5, #0]
 80108fc:	f7f0 f968 	bl	8000bd0 <_close>
 8010900:	1c43      	adds	r3, r0, #1
 8010902:	d102      	bne.n	801090a <_close_r+0x1a>
 8010904:	682b      	ldr	r3, [r5, #0]
 8010906:	b103      	cbz	r3, 801090a <_close_r+0x1a>
 8010908:	6023      	str	r3, [r4, #0]
 801090a:	bd38      	pop	{r3, r4, r5, pc}
 801090c:	2000dcec 	.word	0x2000dcec

08010910 <_reclaim_reent>:
 8010910:	4b29      	ldr	r3, [pc, #164]	@ (80109b8 <_reclaim_reent+0xa8>)
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	4283      	cmp	r3, r0
 8010916:	b570      	push	{r4, r5, r6, lr}
 8010918:	4604      	mov	r4, r0
 801091a:	d04b      	beq.n	80109b4 <_reclaim_reent+0xa4>
 801091c:	69c3      	ldr	r3, [r0, #28]
 801091e:	b1ab      	cbz	r3, 801094c <_reclaim_reent+0x3c>
 8010920:	68db      	ldr	r3, [r3, #12]
 8010922:	b16b      	cbz	r3, 8010940 <_reclaim_reent+0x30>
 8010924:	2500      	movs	r5, #0
 8010926:	69e3      	ldr	r3, [r4, #28]
 8010928:	68db      	ldr	r3, [r3, #12]
 801092a:	5959      	ldr	r1, [r3, r5]
 801092c:	2900      	cmp	r1, #0
 801092e:	d13b      	bne.n	80109a8 <_reclaim_reent+0x98>
 8010930:	3504      	adds	r5, #4
 8010932:	2d80      	cmp	r5, #128	@ 0x80
 8010934:	d1f7      	bne.n	8010926 <_reclaim_reent+0x16>
 8010936:	69e3      	ldr	r3, [r4, #28]
 8010938:	4620      	mov	r0, r4
 801093a:	68d9      	ldr	r1, [r3, #12]
 801093c:	f000 f8f2 	bl	8010b24 <_free_r>
 8010940:	69e3      	ldr	r3, [r4, #28]
 8010942:	6819      	ldr	r1, [r3, #0]
 8010944:	b111      	cbz	r1, 801094c <_reclaim_reent+0x3c>
 8010946:	4620      	mov	r0, r4
 8010948:	f000 f8ec 	bl	8010b24 <_free_r>
 801094c:	6961      	ldr	r1, [r4, #20]
 801094e:	b111      	cbz	r1, 8010956 <_reclaim_reent+0x46>
 8010950:	4620      	mov	r0, r4
 8010952:	f000 f8e7 	bl	8010b24 <_free_r>
 8010956:	69e1      	ldr	r1, [r4, #28]
 8010958:	b111      	cbz	r1, 8010960 <_reclaim_reent+0x50>
 801095a:	4620      	mov	r0, r4
 801095c:	f000 f8e2 	bl	8010b24 <_free_r>
 8010960:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010962:	b111      	cbz	r1, 801096a <_reclaim_reent+0x5a>
 8010964:	4620      	mov	r0, r4
 8010966:	f000 f8dd 	bl	8010b24 <_free_r>
 801096a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801096c:	b111      	cbz	r1, 8010974 <_reclaim_reent+0x64>
 801096e:	4620      	mov	r0, r4
 8010970:	f000 f8d8 	bl	8010b24 <_free_r>
 8010974:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010976:	b111      	cbz	r1, 801097e <_reclaim_reent+0x6e>
 8010978:	4620      	mov	r0, r4
 801097a:	f000 f8d3 	bl	8010b24 <_free_r>
 801097e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010980:	b111      	cbz	r1, 8010988 <_reclaim_reent+0x78>
 8010982:	4620      	mov	r0, r4
 8010984:	f000 f8ce 	bl	8010b24 <_free_r>
 8010988:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801098a:	b111      	cbz	r1, 8010992 <_reclaim_reent+0x82>
 801098c:	4620      	mov	r0, r4
 801098e:	f000 f8c9 	bl	8010b24 <_free_r>
 8010992:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010994:	b111      	cbz	r1, 801099c <_reclaim_reent+0x8c>
 8010996:	4620      	mov	r0, r4
 8010998:	f000 f8c4 	bl	8010b24 <_free_r>
 801099c:	6a23      	ldr	r3, [r4, #32]
 801099e:	b14b      	cbz	r3, 80109b4 <_reclaim_reent+0xa4>
 80109a0:	4620      	mov	r0, r4
 80109a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80109a6:	4718      	bx	r3
 80109a8:	680e      	ldr	r6, [r1, #0]
 80109aa:	4620      	mov	r0, r4
 80109ac:	f000 f8ba 	bl	8010b24 <_free_r>
 80109b0:	4631      	mov	r1, r6
 80109b2:	e7bb      	b.n	801092c <_reclaim_reent+0x1c>
 80109b4:	bd70      	pop	{r4, r5, r6, pc}
 80109b6:	bf00      	nop
 80109b8:	200000c0 	.word	0x200000c0

080109bc <_lseek_r>:
 80109bc:	b538      	push	{r3, r4, r5, lr}
 80109be:	4d07      	ldr	r5, [pc, #28]	@ (80109dc <_lseek_r+0x20>)
 80109c0:	4604      	mov	r4, r0
 80109c2:	4608      	mov	r0, r1
 80109c4:	4611      	mov	r1, r2
 80109c6:	2200      	movs	r2, #0
 80109c8:	602a      	str	r2, [r5, #0]
 80109ca:	461a      	mov	r2, r3
 80109cc:	f7f0 f927 	bl	8000c1e <_lseek>
 80109d0:	1c43      	adds	r3, r0, #1
 80109d2:	d102      	bne.n	80109da <_lseek_r+0x1e>
 80109d4:	682b      	ldr	r3, [r5, #0]
 80109d6:	b103      	cbz	r3, 80109da <_lseek_r+0x1e>
 80109d8:	6023      	str	r3, [r4, #0]
 80109da:	bd38      	pop	{r3, r4, r5, pc}
 80109dc:	2000dcec 	.word	0x2000dcec

080109e0 <_read_r>:
 80109e0:	b538      	push	{r3, r4, r5, lr}
 80109e2:	4d07      	ldr	r5, [pc, #28]	@ (8010a00 <_read_r+0x20>)
 80109e4:	4604      	mov	r4, r0
 80109e6:	4608      	mov	r0, r1
 80109e8:	4611      	mov	r1, r2
 80109ea:	2200      	movs	r2, #0
 80109ec:	602a      	str	r2, [r5, #0]
 80109ee:	461a      	mov	r2, r3
 80109f0:	f7f0 f8b5 	bl	8000b5e <_read>
 80109f4:	1c43      	adds	r3, r0, #1
 80109f6:	d102      	bne.n	80109fe <_read_r+0x1e>
 80109f8:	682b      	ldr	r3, [r5, #0]
 80109fa:	b103      	cbz	r3, 80109fe <_read_r+0x1e>
 80109fc:	6023      	str	r3, [r4, #0]
 80109fe:	bd38      	pop	{r3, r4, r5, pc}
 8010a00:	2000dcec 	.word	0x2000dcec

08010a04 <_sbrk_r>:
 8010a04:	b538      	push	{r3, r4, r5, lr}
 8010a06:	4d06      	ldr	r5, [pc, #24]	@ (8010a20 <_sbrk_r+0x1c>)
 8010a08:	2300      	movs	r3, #0
 8010a0a:	4604      	mov	r4, r0
 8010a0c:	4608      	mov	r0, r1
 8010a0e:	602b      	str	r3, [r5, #0]
 8010a10:	f7f0 f912 	bl	8000c38 <_sbrk>
 8010a14:	1c43      	adds	r3, r0, #1
 8010a16:	d102      	bne.n	8010a1e <_sbrk_r+0x1a>
 8010a18:	682b      	ldr	r3, [r5, #0]
 8010a1a:	b103      	cbz	r3, 8010a1e <_sbrk_r+0x1a>
 8010a1c:	6023      	str	r3, [r4, #0]
 8010a1e:	bd38      	pop	{r3, r4, r5, pc}
 8010a20:	2000dcec 	.word	0x2000dcec

08010a24 <_write_r>:
 8010a24:	b538      	push	{r3, r4, r5, lr}
 8010a26:	4d07      	ldr	r5, [pc, #28]	@ (8010a44 <_write_r+0x20>)
 8010a28:	4604      	mov	r4, r0
 8010a2a:	4608      	mov	r0, r1
 8010a2c:	4611      	mov	r1, r2
 8010a2e:	2200      	movs	r2, #0
 8010a30:	602a      	str	r2, [r5, #0]
 8010a32:	461a      	mov	r2, r3
 8010a34:	f7f0 f8b0 	bl	8000b98 <_write>
 8010a38:	1c43      	adds	r3, r0, #1
 8010a3a:	d102      	bne.n	8010a42 <_write_r+0x1e>
 8010a3c:	682b      	ldr	r3, [r5, #0]
 8010a3e:	b103      	cbz	r3, 8010a42 <_write_r+0x1e>
 8010a40:	6023      	str	r3, [r4, #0]
 8010a42:	bd38      	pop	{r3, r4, r5, pc}
 8010a44:	2000dcec 	.word	0x2000dcec

08010a48 <__errno>:
 8010a48:	4b01      	ldr	r3, [pc, #4]	@ (8010a50 <__errno+0x8>)
 8010a4a:	6818      	ldr	r0, [r3, #0]
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	200000c0 	.word	0x200000c0

08010a54 <__libc_init_array>:
 8010a54:	b570      	push	{r4, r5, r6, lr}
 8010a56:	4d0d      	ldr	r5, [pc, #52]	@ (8010a8c <__libc_init_array+0x38>)
 8010a58:	4c0d      	ldr	r4, [pc, #52]	@ (8010a90 <__libc_init_array+0x3c>)
 8010a5a:	1b64      	subs	r4, r4, r5
 8010a5c:	10a4      	asrs	r4, r4, #2
 8010a5e:	2600      	movs	r6, #0
 8010a60:	42a6      	cmp	r6, r4
 8010a62:	d109      	bne.n	8010a78 <__libc_init_array+0x24>
 8010a64:	4d0b      	ldr	r5, [pc, #44]	@ (8010a94 <__libc_init_array+0x40>)
 8010a66:	4c0c      	ldr	r4, [pc, #48]	@ (8010a98 <__libc_init_array+0x44>)
 8010a68:	f000 ff12 	bl	8011890 <_init>
 8010a6c:	1b64      	subs	r4, r4, r5
 8010a6e:	10a4      	asrs	r4, r4, #2
 8010a70:	2600      	movs	r6, #0
 8010a72:	42a6      	cmp	r6, r4
 8010a74:	d105      	bne.n	8010a82 <__libc_init_array+0x2e>
 8010a76:	bd70      	pop	{r4, r5, r6, pc}
 8010a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a7c:	4798      	blx	r3
 8010a7e:	3601      	adds	r6, #1
 8010a80:	e7ee      	b.n	8010a60 <__libc_init_array+0xc>
 8010a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a86:	4798      	blx	r3
 8010a88:	3601      	adds	r6, #1
 8010a8a:	e7f2      	b.n	8010a72 <__libc_init_array+0x1e>
 8010a8c:	0801249c 	.word	0x0801249c
 8010a90:	0801249c 	.word	0x0801249c
 8010a94:	0801249c 	.word	0x0801249c
 8010a98:	080124a4 	.word	0x080124a4

08010a9c <__retarget_lock_init_recursive>:
 8010a9c:	4770      	bx	lr

08010a9e <__retarget_lock_acquire_recursive>:
 8010a9e:	4770      	bx	lr

08010aa0 <__retarget_lock_release_recursive>:
 8010aa0:	4770      	bx	lr

08010aa2 <strcpy>:
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010aa8:	f803 2b01 	strb.w	r2, [r3], #1
 8010aac:	2a00      	cmp	r2, #0
 8010aae:	d1f9      	bne.n	8010aa4 <strcpy+0x2>
 8010ab0:	4770      	bx	lr

08010ab2 <memcpy>:
 8010ab2:	440a      	add	r2, r1
 8010ab4:	4291      	cmp	r1, r2
 8010ab6:	f100 33ff 	add.w	r3, r0, #4294967295
 8010aba:	d100      	bne.n	8010abe <memcpy+0xc>
 8010abc:	4770      	bx	lr
 8010abe:	b510      	push	{r4, lr}
 8010ac0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ac4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ac8:	4291      	cmp	r1, r2
 8010aca:	d1f9      	bne.n	8010ac0 <memcpy+0xe>
 8010acc:	bd10      	pop	{r4, pc}
	...

08010ad0 <__assert_func>:
 8010ad0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010ad2:	4614      	mov	r4, r2
 8010ad4:	461a      	mov	r2, r3
 8010ad6:	4b09      	ldr	r3, [pc, #36]	@ (8010afc <__assert_func+0x2c>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	4605      	mov	r5, r0
 8010adc:	68d8      	ldr	r0, [r3, #12]
 8010ade:	b954      	cbnz	r4, 8010af6 <__assert_func+0x26>
 8010ae0:	4b07      	ldr	r3, [pc, #28]	@ (8010b00 <__assert_func+0x30>)
 8010ae2:	461c      	mov	r4, r3
 8010ae4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ae8:	9100      	str	r1, [sp, #0]
 8010aea:	462b      	mov	r3, r5
 8010aec:	4905      	ldr	r1, [pc, #20]	@ (8010b04 <__assert_func+0x34>)
 8010aee:	f000 fd3f 	bl	8011570 <fiprintf>
 8010af2:	f000 fdfd 	bl	80116f0 <abort>
 8010af6:	4b04      	ldr	r3, [pc, #16]	@ (8010b08 <__assert_func+0x38>)
 8010af8:	e7f4      	b.n	8010ae4 <__assert_func+0x14>
 8010afa:	bf00      	nop
 8010afc:	200000c0 	.word	0x200000c0
 8010b00:	0801245f 	.word	0x0801245f
 8010b04:	08012431 	.word	0x08012431
 8010b08:	08012424 	.word	0x08012424

08010b0c <__env_lock>:
 8010b0c:	4801      	ldr	r0, [pc, #4]	@ (8010b14 <__env_lock+0x8>)
 8010b0e:	f7ff bfc6 	b.w	8010a9e <__retarget_lock_acquire_recursive>
 8010b12:	bf00      	nop
 8010b14:	2000dcf0 	.word	0x2000dcf0

08010b18 <__env_unlock>:
 8010b18:	4801      	ldr	r0, [pc, #4]	@ (8010b20 <__env_unlock+0x8>)
 8010b1a:	f7ff bfc1 	b.w	8010aa0 <__retarget_lock_release_recursive>
 8010b1e:	bf00      	nop
 8010b20:	2000dcf0 	.word	0x2000dcf0

08010b24 <_free_r>:
 8010b24:	b538      	push	{r3, r4, r5, lr}
 8010b26:	4605      	mov	r5, r0
 8010b28:	2900      	cmp	r1, #0
 8010b2a:	d041      	beq.n	8010bb0 <_free_r+0x8c>
 8010b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b30:	1f0c      	subs	r4, r1, #4
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	bfb8      	it	lt
 8010b36:	18e4      	addlt	r4, r4, r3
 8010b38:	f7ff fbf2 	bl	8010320 <__malloc_lock>
 8010b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8010bb4 <_free_r+0x90>)
 8010b3e:	6813      	ldr	r3, [r2, #0]
 8010b40:	b933      	cbnz	r3, 8010b50 <_free_r+0x2c>
 8010b42:	6063      	str	r3, [r4, #4]
 8010b44:	6014      	str	r4, [r2, #0]
 8010b46:	4628      	mov	r0, r5
 8010b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b4c:	f7ff bbee 	b.w	801032c <__malloc_unlock>
 8010b50:	42a3      	cmp	r3, r4
 8010b52:	d908      	bls.n	8010b66 <_free_r+0x42>
 8010b54:	6820      	ldr	r0, [r4, #0]
 8010b56:	1821      	adds	r1, r4, r0
 8010b58:	428b      	cmp	r3, r1
 8010b5a:	bf01      	itttt	eq
 8010b5c:	6819      	ldreq	r1, [r3, #0]
 8010b5e:	685b      	ldreq	r3, [r3, #4]
 8010b60:	1809      	addeq	r1, r1, r0
 8010b62:	6021      	streq	r1, [r4, #0]
 8010b64:	e7ed      	b.n	8010b42 <_free_r+0x1e>
 8010b66:	461a      	mov	r2, r3
 8010b68:	685b      	ldr	r3, [r3, #4]
 8010b6a:	b10b      	cbz	r3, 8010b70 <_free_r+0x4c>
 8010b6c:	42a3      	cmp	r3, r4
 8010b6e:	d9fa      	bls.n	8010b66 <_free_r+0x42>
 8010b70:	6811      	ldr	r1, [r2, #0]
 8010b72:	1850      	adds	r0, r2, r1
 8010b74:	42a0      	cmp	r0, r4
 8010b76:	d10b      	bne.n	8010b90 <_free_r+0x6c>
 8010b78:	6820      	ldr	r0, [r4, #0]
 8010b7a:	4401      	add	r1, r0
 8010b7c:	1850      	adds	r0, r2, r1
 8010b7e:	4283      	cmp	r3, r0
 8010b80:	6011      	str	r1, [r2, #0]
 8010b82:	d1e0      	bne.n	8010b46 <_free_r+0x22>
 8010b84:	6818      	ldr	r0, [r3, #0]
 8010b86:	685b      	ldr	r3, [r3, #4]
 8010b88:	6053      	str	r3, [r2, #4]
 8010b8a:	4408      	add	r0, r1
 8010b8c:	6010      	str	r0, [r2, #0]
 8010b8e:	e7da      	b.n	8010b46 <_free_r+0x22>
 8010b90:	d902      	bls.n	8010b98 <_free_r+0x74>
 8010b92:	230c      	movs	r3, #12
 8010b94:	602b      	str	r3, [r5, #0]
 8010b96:	e7d6      	b.n	8010b46 <_free_r+0x22>
 8010b98:	6820      	ldr	r0, [r4, #0]
 8010b9a:	1821      	adds	r1, r4, r0
 8010b9c:	428b      	cmp	r3, r1
 8010b9e:	bf04      	itt	eq
 8010ba0:	6819      	ldreq	r1, [r3, #0]
 8010ba2:	685b      	ldreq	r3, [r3, #4]
 8010ba4:	6063      	str	r3, [r4, #4]
 8010ba6:	bf04      	itt	eq
 8010ba8:	1809      	addeq	r1, r1, r0
 8010baa:	6021      	streq	r1, [r4, #0]
 8010bac:	6054      	str	r4, [r2, #4]
 8010bae:	e7ca      	b.n	8010b46 <_free_r+0x22>
 8010bb0:	bd38      	pop	{r3, r4, r5, pc}
 8010bb2:	bf00      	nop
 8010bb4:	2000dbac 	.word	0x2000dbac

08010bb8 <_malloc_usable_size_r>:
 8010bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010bbc:	1f18      	subs	r0, r3, #4
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	bfbc      	itt	lt
 8010bc2:	580b      	ldrlt	r3, [r1, r0]
 8010bc4:	18c0      	addlt	r0, r0, r3
 8010bc6:	4770      	bx	lr

08010bc8 <__ssputs_r>:
 8010bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bcc:	688e      	ldr	r6, [r1, #8]
 8010bce:	461f      	mov	r7, r3
 8010bd0:	42be      	cmp	r6, r7
 8010bd2:	680b      	ldr	r3, [r1, #0]
 8010bd4:	4682      	mov	sl, r0
 8010bd6:	460c      	mov	r4, r1
 8010bd8:	4690      	mov	r8, r2
 8010bda:	d82d      	bhi.n	8010c38 <__ssputs_r+0x70>
 8010bdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010be0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010be4:	d026      	beq.n	8010c34 <__ssputs_r+0x6c>
 8010be6:	6965      	ldr	r5, [r4, #20]
 8010be8:	6909      	ldr	r1, [r1, #16]
 8010bea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010bee:	eba3 0901 	sub.w	r9, r3, r1
 8010bf2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010bf6:	1c7b      	adds	r3, r7, #1
 8010bf8:	444b      	add	r3, r9
 8010bfa:	106d      	asrs	r5, r5, #1
 8010bfc:	429d      	cmp	r5, r3
 8010bfe:	bf38      	it	cc
 8010c00:	461d      	movcc	r5, r3
 8010c02:	0553      	lsls	r3, r2, #21
 8010c04:	d527      	bpl.n	8010c56 <__ssputs_r+0x8e>
 8010c06:	4629      	mov	r1, r5
 8010c08:	f7ff fb0a 	bl	8010220 <_malloc_r>
 8010c0c:	4606      	mov	r6, r0
 8010c0e:	b360      	cbz	r0, 8010c6a <__ssputs_r+0xa2>
 8010c10:	6921      	ldr	r1, [r4, #16]
 8010c12:	464a      	mov	r2, r9
 8010c14:	f7ff ff4d 	bl	8010ab2 <memcpy>
 8010c18:	89a3      	ldrh	r3, [r4, #12]
 8010c1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c22:	81a3      	strh	r3, [r4, #12]
 8010c24:	6126      	str	r6, [r4, #16]
 8010c26:	6165      	str	r5, [r4, #20]
 8010c28:	444e      	add	r6, r9
 8010c2a:	eba5 0509 	sub.w	r5, r5, r9
 8010c2e:	6026      	str	r6, [r4, #0]
 8010c30:	60a5      	str	r5, [r4, #8]
 8010c32:	463e      	mov	r6, r7
 8010c34:	42be      	cmp	r6, r7
 8010c36:	d900      	bls.n	8010c3a <__ssputs_r+0x72>
 8010c38:	463e      	mov	r6, r7
 8010c3a:	6820      	ldr	r0, [r4, #0]
 8010c3c:	4632      	mov	r2, r6
 8010c3e:	4641      	mov	r1, r8
 8010c40:	f000 fd3c 	bl	80116bc <memmove>
 8010c44:	68a3      	ldr	r3, [r4, #8]
 8010c46:	1b9b      	subs	r3, r3, r6
 8010c48:	60a3      	str	r3, [r4, #8]
 8010c4a:	6823      	ldr	r3, [r4, #0]
 8010c4c:	4433      	add	r3, r6
 8010c4e:	6023      	str	r3, [r4, #0]
 8010c50:	2000      	movs	r0, #0
 8010c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c56:	462a      	mov	r2, r5
 8010c58:	f7ff fbe2 	bl	8010420 <_realloc_r>
 8010c5c:	4606      	mov	r6, r0
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	d1e0      	bne.n	8010c24 <__ssputs_r+0x5c>
 8010c62:	6921      	ldr	r1, [r4, #16]
 8010c64:	4650      	mov	r0, sl
 8010c66:	f7ff ff5d 	bl	8010b24 <_free_r>
 8010c6a:	230c      	movs	r3, #12
 8010c6c:	f8ca 3000 	str.w	r3, [sl]
 8010c70:	89a3      	ldrh	r3, [r4, #12]
 8010c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c76:	81a3      	strh	r3, [r4, #12]
 8010c78:	f04f 30ff 	mov.w	r0, #4294967295
 8010c7c:	e7e9      	b.n	8010c52 <__ssputs_r+0x8a>
	...

08010c80 <_svfiprintf_r>:
 8010c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c84:	4698      	mov	r8, r3
 8010c86:	898b      	ldrh	r3, [r1, #12]
 8010c88:	061b      	lsls	r3, r3, #24
 8010c8a:	b09d      	sub	sp, #116	@ 0x74
 8010c8c:	4607      	mov	r7, r0
 8010c8e:	460d      	mov	r5, r1
 8010c90:	4614      	mov	r4, r2
 8010c92:	d510      	bpl.n	8010cb6 <_svfiprintf_r+0x36>
 8010c94:	690b      	ldr	r3, [r1, #16]
 8010c96:	b973      	cbnz	r3, 8010cb6 <_svfiprintf_r+0x36>
 8010c98:	2140      	movs	r1, #64	@ 0x40
 8010c9a:	f7ff fac1 	bl	8010220 <_malloc_r>
 8010c9e:	6028      	str	r0, [r5, #0]
 8010ca0:	6128      	str	r0, [r5, #16]
 8010ca2:	b930      	cbnz	r0, 8010cb2 <_svfiprintf_r+0x32>
 8010ca4:	230c      	movs	r3, #12
 8010ca6:	603b      	str	r3, [r7, #0]
 8010ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8010cac:	b01d      	add	sp, #116	@ 0x74
 8010cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cb2:	2340      	movs	r3, #64	@ 0x40
 8010cb4:	616b      	str	r3, [r5, #20]
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cba:	2320      	movs	r3, #32
 8010cbc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010cc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8010cc4:	2330      	movs	r3, #48	@ 0x30
 8010cc6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010e64 <_svfiprintf_r+0x1e4>
 8010cca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010cce:	f04f 0901 	mov.w	r9, #1
 8010cd2:	4623      	mov	r3, r4
 8010cd4:	469a      	mov	sl, r3
 8010cd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010cda:	b10a      	cbz	r2, 8010ce0 <_svfiprintf_r+0x60>
 8010cdc:	2a25      	cmp	r2, #37	@ 0x25
 8010cde:	d1f9      	bne.n	8010cd4 <_svfiprintf_r+0x54>
 8010ce0:	ebba 0b04 	subs.w	fp, sl, r4
 8010ce4:	d00b      	beq.n	8010cfe <_svfiprintf_r+0x7e>
 8010ce6:	465b      	mov	r3, fp
 8010ce8:	4622      	mov	r2, r4
 8010cea:	4629      	mov	r1, r5
 8010cec:	4638      	mov	r0, r7
 8010cee:	f7ff ff6b 	bl	8010bc8 <__ssputs_r>
 8010cf2:	3001      	adds	r0, #1
 8010cf4:	f000 80a7 	beq.w	8010e46 <_svfiprintf_r+0x1c6>
 8010cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010cfa:	445a      	add	r2, fp
 8010cfc:	9209      	str	r2, [sp, #36]	@ 0x24
 8010cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	f000 809f 	beq.w	8010e46 <_svfiprintf_r+0x1c6>
 8010d08:	2300      	movs	r3, #0
 8010d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d12:	f10a 0a01 	add.w	sl, sl, #1
 8010d16:	9304      	str	r3, [sp, #16]
 8010d18:	9307      	str	r3, [sp, #28]
 8010d1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010d1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010d20:	4654      	mov	r4, sl
 8010d22:	2205      	movs	r2, #5
 8010d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d28:	484e      	ldr	r0, [pc, #312]	@ (8010e64 <_svfiprintf_r+0x1e4>)
 8010d2a:	f7ef fa69 	bl	8000200 <memchr>
 8010d2e:	9a04      	ldr	r2, [sp, #16]
 8010d30:	b9d8      	cbnz	r0, 8010d6a <_svfiprintf_r+0xea>
 8010d32:	06d0      	lsls	r0, r2, #27
 8010d34:	bf44      	itt	mi
 8010d36:	2320      	movmi	r3, #32
 8010d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d3c:	0711      	lsls	r1, r2, #28
 8010d3e:	bf44      	itt	mi
 8010d40:	232b      	movmi	r3, #43	@ 0x2b
 8010d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d46:	f89a 3000 	ldrb.w	r3, [sl]
 8010d4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d4c:	d015      	beq.n	8010d7a <_svfiprintf_r+0xfa>
 8010d4e:	9a07      	ldr	r2, [sp, #28]
 8010d50:	4654      	mov	r4, sl
 8010d52:	2000      	movs	r0, #0
 8010d54:	f04f 0c0a 	mov.w	ip, #10
 8010d58:	4621      	mov	r1, r4
 8010d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d5e:	3b30      	subs	r3, #48	@ 0x30
 8010d60:	2b09      	cmp	r3, #9
 8010d62:	d94b      	bls.n	8010dfc <_svfiprintf_r+0x17c>
 8010d64:	b1b0      	cbz	r0, 8010d94 <_svfiprintf_r+0x114>
 8010d66:	9207      	str	r2, [sp, #28]
 8010d68:	e014      	b.n	8010d94 <_svfiprintf_r+0x114>
 8010d6a:	eba0 0308 	sub.w	r3, r0, r8
 8010d6e:	fa09 f303 	lsl.w	r3, r9, r3
 8010d72:	4313      	orrs	r3, r2
 8010d74:	9304      	str	r3, [sp, #16]
 8010d76:	46a2      	mov	sl, r4
 8010d78:	e7d2      	b.n	8010d20 <_svfiprintf_r+0xa0>
 8010d7a:	9b03      	ldr	r3, [sp, #12]
 8010d7c:	1d19      	adds	r1, r3, #4
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	9103      	str	r1, [sp, #12]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	bfbb      	ittet	lt
 8010d86:	425b      	neglt	r3, r3
 8010d88:	f042 0202 	orrlt.w	r2, r2, #2
 8010d8c:	9307      	strge	r3, [sp, #28]
 8010d8e:	9307      	strlt	r3, [sp, #28]
 8010d90:	bfb8      	it	lt
 8010d92:	9204      	strlt	r2, [sp, #16]
 8010d94:	7823      	ldrb	r3, [r4, #0]
 8010d96:	2b2e      	cmp	r3, #46	@ 0x2e
 8010d98:	d10a      	bne.n	8010db0 <_svfiprintf_r+0x130>
 8010d9a:	7863      	ldrb	r3, [r4, #1]
 8010d9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d9e:	d132      	bne.n	8010e06 <_svfiprintf_r+0x186>
 8010da0:	9b03      	ldr	r3, [sp, #12]
 8010da2:	1d1a      	adds	r2, r3, #4
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	9203      	str	r2, [sp, #12]
 8010da8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010dac:	3402      	adds	r4, #2
 8010dae:	9305      	str	r3, [sp, #20]
 8010db0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010e74 <_svfiprintf_r+0x1f4>
 8010db4:	7821      	ldrb	r1, [r4, #0]
 8010db6:	2203      	movs	r2, #3
 8010db8:	4650      	mov	r0, sl
 8010dba:	f7ef fa21 	bl	8000200 <memchr>
 8010dbe:	b138      	cbz	r0, 8010dd0 <_svfiprintf_r+0x150>
 8010dc0:	9b04      	ldr	r3, [sp, #16]
 8010dc2:	eba0 000a 	sub.w	r0, r0, sl
 8010dc6:	2240      	movs	r2, #64	@ 0x40
 8010dc8:	4082      	lsls	r2, r0
 8010dca:	4313      	orrs	r3, r2
 8010dcc:	3401      	adds	r4, #1
 8010dce:	9304      	str	r3, [sp, #16]
 8010dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dd4:	4824      	ldr	r0, [pc, #144]	@ (8010e68 <_svfiprintf_r+0x1e8>)
 8010dd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010dda:	2206      	movs	r2, #6
 8010ddc:	f7ef fa10 	bl	8000200 <memchr>
 8010de0:	2800      	cmp	r0, #0
 8010de2:	d036      	beq.n	8010e52 <_svfiprintf_r+0x1d2>
 8010de4:	4b21      	ldr	r3, [pc, #132]	@ (8010e6c <_svfiprintf_r+0x1ec>)
 8010de6:	bb1b      	cbnz	r3, 8010e30 <_svfiprintf_r+0x1b0>
 8010de8:	9b03      	ldr	r3, [sp, #12]
 8010dea:	3307      	adds	r3, #7
 8010dec:	f023 0307 	bic.w	r3, r3, #7
 8010df0:	3308      	adds	r3, #8
 8010df2:	9303      	str	r3, [sp, #12]
 8010df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010df6:	4433      	add	r3, r6
 8010df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8010dfa:	e76a      	b.n	8010cd2 <_svfiprintf_r+0x52>
 8010dfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8010e00:	460c      	mov	r4, r1
 8010e02:	2001      	movs	r0, #1
 8010e04:	e7a8      	b.n	8010d58 <_svfiprintf_r+0xd8>
 8010e06:	2300      	movs	r3, #0
 8010e08:	3401      	adds	r4, #1
 8010e0a:	9305      	str	r3, [sp, #20]
 8010e0c:	4619      	mov	r1, r3
 8010e0e:	f04f 0c0a 	mov.w	ip, #10
 8010e12:	4620      	mov	r0, r4
 8010e14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e18:	3a30      	subs	r2, #48	@ 0x30
 8010e1a:	2a09      	cmp	r2, #9
 8010e1c:	d903      	bls.n	8010e26 <_svfiprintf_r+0x1a6>
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d0c6      	beq.n	8010db0 <_svfiprintf_r+0x130>
 8010e22:	9105      	str	r1, [sp, #20]
 8010e24:	e7c4      	b.n	8010db0 <_svfiprintf_r+0x130>
 8010e26:	fb0c 2101 	mla	r1, ip, r1, r2
 8010e2a:	4604      	mov	r4, r0
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	e7f0      	b.n	8010e12 <_svfiprintf_r+0x192>
 8010e30:	ab03      	add	r3, sp, #12
 8010e32:	9300      	str	r3, [sp, #0]
 8010e34:	462a      	mov	r2, r5
 8010e36:	4b0e      	ldr	r3, [pc, #56]	@ (8010e70 <_svfiprintf_r+0x1f0>)
 8010e38:	a904      	add	r1, sp, #16
 8010e3a:	4638      	mov	r0, r7
 8010e3c:	f3af 8000 	nop.w
 8010e40:	1c42      	adds	r2, r0, #1
 8010e42:	4606      	mov	r6, r0
 8010e44:	d1d6      	bne.n	8010df4 <_svfiprintf_r+0x174>
 8010e46:	89ab      	ldrh	r3, [r5, #12]
 8010e48:	065b      	lsls	r3, r3, #25
 8010e4a:	f53f af2d 	bmi.w	8010ca8 <_svfiprintf_r+0x28>
 8010e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010e50:	e72c      	b.n	8010cac <_svfiprintf_r+0x2c>
 8010e52:	ab03      	add	r3, sp, #12
 8010e54:	9300      	str	r3, [sp, #0]
 8010e56:	462a      	mov	r2, r5
 8010e58:	4b05      	ldr	r3, [pc, #20]	@ (8010e70 <_svfiprintf_r+0x1f0>)
 8010e5a:	a904      	add	r1, sp, #16
 8010e5c:	4638      	mov	r0, r7
 8010e5e:	f000 f9bb 	bl	80111d8 <_printf_i>
 8010e62:	e7ed      	b.n	8010e40 <_svfiprintf_r+0x1c0>
 8010e64:	08012460 	.word	0x08012460
 8010e68:	0801246a 	.word	0x0801246a
 8010e6c:	00000000 	.word	0x00000000
 8010e70:	08010bc9 	.word	0x08010bc9
 8010e74:	08012466 	.word	0x08012466

08010e78 <__sfputc_r>:
 8010e78:	6893      	ldr	r3, [r2, #8]
 8010e7a:	3b01      	subs	r3, #1
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	b410      	push	{r4}
 8010e80:	6093      	str	r3, [r2, #8]
 8010e82:	da08      	bge.n	8010e96 <__sfputc_r+0x1e>
 8010e84:	6994      	ldr	r4, [r2, #24]
 8010e86:	42a3      	cmp	r3, r4
 8010e88:	db01      	blt.n	8010e8e <__sfputc_r+0x16>
 8010e8a:	290a      	cmp	r1, #10
 8010e8c:	d103      	bne.n	8010e96 <__sfputc_r+0x1e>
 8010e8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e92:	f000 bb7f 	b.w	8011594 <__swbuf_r>
 8010e96:	6813      	ldr	r3, [r2, #0]
 8010e98:	1c58      	adds	r0, r3, #1
 8010e9a:	6010      	str	r0, [r2, #0]
 8010e9c:	7019      	strb	r1, [r3, #0]
 8010e9e:	4608      	mov	r0, r1
 8010ea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ea4:	4770      	bx	lr

08010ea6 <__sfputs_r>:
 8010ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ea8:	4606      	mov	r6, r0
 8010eaa:	460f      	mov	r7, r1
 8010eac:	4614      	mov	r4, r2
 8010eae:	18d5      	adds	r5, r2, r3
 8010eb0:	42ac      	cmp	r4, r5
 8010eb2:	d101      	bne.n	8010eb8 <__sfputs_r+0x12>
 8010eb4:	2000      	movs	r0, #0
 8010eb6:	e007      	b.n	8010ec8 <__sfputs_r+0x22>
 8010eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ebc:	463a      	mov	r2, r7
 8010ebe:	4630      	mov	r0, r6
 8010ec0:	f7ff ffda 	bl	8010e78 <__sfputc_r>
 8010ec4:	1c43      	adds	r3, r0, #1
 8010ec6:	d1f3      	bne.n	8010eb0 <__sfputs_r+0xa>
 8010ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010ecc <_vfiprintf_r>:
 8010ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ed0:	460d      	mov	r5, r1
 8010ed2:	b09d      	sub	sp, #116	@ 0x74
 8010ed4:	4614      	mov	r4, r2
 8010ed6:	4698      	mov	r8, r3
 8010ed8:	4606      	mov	r6, r0
 8010eda:	b118      	cbz	r0, 8010ee4 <_vfiprintf_r+0x18>
 8010edc:	6a03      	ldr	r3, [r0, #32]
 8010ede:	b90b      	cbnz	r3, 8010ee4 <_vfiprintf_r+0x18>
 8010ee0:	f7ff fbd0 	bl	8010684 <__sinit>
 8010ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010ee6:	07d9      	lsls	r1, r3, #31
 8010ee8:	d405      	bmi.n	8010ef6 <_vfiprintf_r+0x2a>
 8010eea:	89ab      	ldrh	r3, [r5, #12]
 8010eec:	059a      	lsls	r2, r3, #22
 8010eee:	d402      	bmi.n	8010ef6 <_vfiprintf_r+0x2a>
 8010ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ef2:	f7ff fdd4 	bl	8010a9e <__retarget_lock_acquire_recursive>
 8010ef6:	89ab      	ldrh	r3, [r5, #12]
 8010ef8:	071b      	lsls	r3, r3, #28
 8010efa:	d501      	bpl.n	8010f00 <_vfiprintf_r+0x34>
 8010efc:	692b      	ldr	r3, [r5, #16]
 8010efe:	b99b      	cbnz	r3, 8010f28 <_vfiprintf_r+0x5c>
 8010f00:	4629      	mov	r1, r5
 8010f02:	4630      	mov	r0, r6
 8010f04:	f000 fb84 	bl	8011610 <__swsetup_r>
 8010f08:	b170      	cbz	r0, 8010f28 <_vfiprintf_r+0x5c>
 8010f0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f0c:	07dc      	lsls	r4, r3, #31
 8010f0e:	d504      	bpl.n	8010f1a <_vfiprintf_r+0x4e>
 8010f10:	f04f 30ff 	mov.w	r0, #4294967295
 8010f14:	b01d      	add	sp, #116	@ 0x74
 8010f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f1a:	89ab      	ldrh	r3, [r5, #12]
 8010f1c:	0598      	lsls	r0, r3, #22
 8010f1e:	d4f7      	bmi.n	8010f10 <_vfiprintf_r+0x44>
 8010f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f22:	f7ff fdbd 	bl	8010aa0 <__retarget_lock_release_recursive>
 8010f26:	e7f3      	b.n	8010f10 <_vfiprintf_r+0x44>
 8010f28:	2300      	movs	r3, #0
 8010f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f2c:	2320      	movs	r3, #32
 8010f2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f36:	2330      	movs	r3, #48	@ 0x30
 8010f38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80110e8 <_vfiprintf_r+0x21c>
 8010f3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010f40:	f04f 0901 	mov.w	r9, #1
 8010f44:	4623      	mov	r3, r4
 8010f46:	469a      	mov	sl, r3
 8010f48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f4c:	b10a      	cbz	r2, 8010f52 <_vfiprintf_r+0x86>
 8010f4e:	2a25      	cmp	r2, #37	@ 0x25
 8010f50:	d1f9      	bne.n	8010f46 <_vfiprintf_r+0x7a>
 8010f52:	ebba 0b04 	subs.w	fp, sl, r4
 8010f56:	d00b      	beq.n	8010f70 <_vfiprintf_r+0xa4>
 8010f58:	465b      	mov	r3, fp
 8010f5a:	4622      	mov	r2, r4
 8010f5c:	4629      	mov	r1, r5
 8010f5e:	4630      	mov	r0, r6
 8010f60:	f7ff ffa1 	bl	8010ea6 <__sfputs_r>
 8010f64:	3001      	adds	r0, #1
 8010f66:	f000 80a7 	beq.w	80110b8 <_vfiprintf_r+0x1ec>
 8010f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f6c:	445a      	add	r2, fp
 8010f6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010f70:	f89a 3000 	ldrb.w	r3, [sl]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	f000 809f 	beq.w	80110b8 <_vfiprintf_r+0x1ec>
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8010f80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f84:	f10a 0a01 	add.w	sl, sl, #1
 8010f88:	9304      	str	r3, [sp, #16]
 8010f8a:	9307      	str	r3, [sp, #28]
 8010f8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f90:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f92:	4654      	mov	r4, sl
 8010f94:	2205      	movs	r2, #5
 8010f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f9a:	4853      	ldr	r0, [pc, #332]	@ (80110e8 <_vfiprintf_r+0x21c>)
 8010f9c:	f7ef f930 	bl	8000200 <memchr>
 8010fa0:	9a04      	ldr	r2, [sp, #16]
 8010fa2:	b9d8      	cbnz	r0, 8010fdc <_vfiprintf_r+0x110>
 8010fa4:	06d1      	lsls	r1, r2, #27
 8010fa6:	bf44      	itt	mi
 8010fa8:	2320      	movmi	r3, #32
 8010faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010fae:	0713      	lsls	r3, r2, #28
 8010fb0:	bf44      	itt	mi
 8010fb2:	232b      	movmi	r3, #43	@ 0x2b
 8010fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8010fbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8010fbe:	d015      	beq.n	8010fec <_vfiprintf_r+0x120>
 8010fc0:	9a07      	ldr	r2, [sp, #28]
 8010fc2:	4654      	mov	r4, sl
 8010fc4:	2000      	movs	r0, #0
 8010fc6:	f04f 0c0a 	mov.w	ip, #10
 8010fca:	4621      	mov	r1, r4
 8010fcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010fd0:	3b30      	subs	r3, #48	@ 0x30
 8010fd2:	2b09      	cmp	r3, #9
 8010fd4:	d94b      	bls.n	801106e <_vfiprintf_r+0x1a2>
 8010fd6:	b1b0      	cbz	r0, 8011006 <_vfiprintf_r+0x13a>
 8010fd8:	9207      	str	r2, [sp, #28]
 8010fda:	e014      	b.n	8011006 <_vfiprintf_r+0x13a>
 8010fdc:	eba0 0308 	sub.w	r3, r0, r8
 8010fe0:	fa09 f303 	lsl.w	r3, r9, r3
 8010fe4:	4313      	orrs	r3, r2
 8010fe6:	9304      	str	r3, [sp, #16]
 8010fe8:	46a2      	mov	sl, r4
 8010fea:	e7d2      	b.n	8010f92 <_vfiprintf_r+0xc6>
 8010fec:	9b03      	ldr	r3, [sp, #12]
 8010fee:	1d19      	adds	r1, r3, #4
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	9103      	str	r1, [sp, #12]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	bfbb      	ittet	lt
 8010ff8:	425b      	neglt	r3, r3
 8010ffa:	f042 0202 	orrlt.w	r2, r2, #2
 8010ffe:	9307      	strge	r3, [sp, #28]
 8011000:	9307      	strlt	r3, [sp, #28]
 8011002:	bfb8      	it	lt
 8011004:	9204      	strlt	r2, [sp, #16]
 8011006:	7823      	ldrb	r3, [r4, #0]
 8011008:	2b2e      	cmp	r3, #46	@ 0x2e
 801100a:	d10a      	bne.n	8011022 <_vfiprintf_r+0x156>
 801100c:	7863      	ldrb	r3, [r4, #1]
 801100e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011010:	d132      	bne.n	8011078 <_vfiprintf_r+0x1ac>
 8011012:	9b03      	ldr	r3, [sp, #12]
 8011014:	1d1a      	adds	r2, r3, #4
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	9203      	str	r2, [sp, #12]
 801101a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801101e:	3402      	adds	r4, #2
 8011020:	9305      	str	r3, [sp, #20]
 8011022:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80110f8 <_vfiprintf_r+0x22c>
 8011026:	7821      	ldrb	r1, [r4, #0]
 8011028:	2203      	movs	r2, #3
 801102a:	4650      	mov	r0, sl
 801102c:	f7ef f8e8 	bl	8000200 <memchr>
 8011030:	b138      	cbz	r0, 8011042 <_vfiprintf_r+0x176>
 8011032:	9b04      	ldr	r3, [sp, #16]
 8011034:	eba0 000a 	sub.w	r0, r0, sl
 8011038:	2240      	movs	r2, #64	@ 0x40
 801103a:	4082      	lsls	r2, r0
 801103c:	4313      	orrs	r3, r2
 801103e:	3401      	adds	r4, #1
 8011040:	9304      	str	r3, [sp, #16]
 8011042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011046:	4829      	ldr	r0, [pc, #164]	@ (80110ec <_vfiprintf_r+0x220>)
 8011048:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801104c:	2206      	movs	r2, #6
 801104e:	f7ef f8d7 	bl	8000200 <memchr>
 8011052:	2800      	cmp	r0, #0
 8011054:	d03f      	beq.n	80110d6 <_vfiprintf_r+0x20a>
 8011056:	4b26      	ldr	r3, [pc, #152]	@ (80110f0 <_vfiprintf_r+0x224>)
 8011058:	bb1b      	cbnz	r3, 80110a2 <_vfiprintf_r+0x1d6>
 801105a:	9b03      	ldr	r3, [sp, #12]
 801105c:	3307      	adds	r3, #7
 801105e:	f023 0307 	bic.w	r3, r3, #7
 8011062:	3308      	adds	r3, #8
 8011064:	9303      	str	r3, [sp, #12]
 8011066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011068:	443b      	add	r3, r7
 801106a:	9309      	str	r3, [sp, #36]	@ 0x24
 801106c:	e76a      	b.n	8010f44 <_vfiprintf_r+0x78>
 801106e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011072:	460c      	mov	r4, r1
 8011074:	2001      	movs	r0, #1
 8011076:	e7a8      	b.n	8010fca <_vfiprintf_r+0xfe>
 8011078:	2300      	movs	r3, #0
 801107a:	3401      	adds	r4, #1
 801107c:	9305      	str	r3, [sp, #20]
 801107e:	4619      	mov	r1, r3
 8011080:	f04f 0c0a 	mov.w	ip, #10
 8011084:	4620      	mov	r0, r4
 8011086:	f810 2b01 	ldrb.w	r2, [r0], #1
 801108a:	3a30      	subs	r2, #48	@ 0x30
 801108c:	2a09      	cmp	r2, #9
 801108e:	d903      	bls.n	8011098 <_vfiprintf_r+0x1cc>
 8011090:	2b00      	cmp	r3, #0
 8011092:	d0c6      	beq.n	8011022 <_vfiprintf_r+0x156>
 8011094:	9105      	str	r1, [sp, #20]
 8011096:	e7c4      	b.n	8011022 <_vfiprintf_r+0x156>
 8011098:	fb0c 2101 	mla	r1, ip, r1, r2
 801109c:	4604      	mov	r4, r0
 801109e:	2301      	movs	r3, #1
 80110a0:	e7f0      	b.n	8011084 <_vfiprintf_r+0x1b8>
 80110a2:	ab03      	add	r3, sp, #12
 80110a4:	9300      	str	r3, [sp, #0]
 80110a6:	462a      	mov	r2, r5
 80110a8:	4b12      	ldr	r3, [pc, #72]	@ (80110f4 <_vfiprintf_r+0x228>)
 80110aa:	a904      	add	r1, sp, #16
 80110ac:	4630      	mov	r0, r6
 80110ae:	f3af 8000 	nop.w
 80110b2:	4607      	mov	r7, r0
 80110b4:	1c78      	adds	r0, r7, #1
 80110b6:	d1d6      	bne.n	8011066 <_vfiprintf_r+0x19a>
 80110b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80110ba:	07d9      	lsls	r1, r3, #31
 80110bc:	d405      	bmi.n	80110ca <_vfiprintf_r+0x1fe>
 80110be:	89ab      	ldrh	r3, [r5, #12]
 80110c0:	059a      	lsls	r2, r3, #22
 80110c2:	d402      	bmi.n	80110ca <_vfiprintf_r+0x1fe>
 80110c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80110c6:	f7ff fceb 	bl	8010aa0 <__retarget_lock_release_recursive>
 80110ca:	89ab      	ldrh	r3, [r5, #12]
 80110cc:	065b      	lsls	r3, r3, #25
 80110ce:	f53f af1f 	bmi.w	8010f10 <_vfiprintf_r+0x44>
 80110d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80110d4:	e71e      	b.n	8010f14 <_vfiprintf_r+0x48>
 80110d6:	ab03      	add	r3, sp, #12
 80110d8:	9300      	str	r3, [sp, #0]
 80110da:	462a      	mov	r2, r5
 80110dc:	4b05      	ldr	r3, [pc, #20]	@ (80110f4 <_vfiprintf_r+0x228>)
 80110de:	a904      	add	r1, sp, #16
 80110e0:	4630      	mov	r0, r6
 80110e2:	f000 f879 	bl	80111d8 <_printf_i>
 80110e6:	e7e4      	b.n	80110b2 <_vfiprintf_r+0x1e6>
 80110e8:	08012460 	.word	0x08012460
 80110ec:	0801246a 	.word	0x0801246a
 80110f0:	00000000 	.word	0x00000000
 80110f4:	08010ea7 	.word	0x08010ea7
 80110f8:	08012466 	.word	0x08012466

080110fc <_printf_common>:
 80110fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011100:	4616      	mov	r6, r2
 8011102:	4698      	mov	r8, r3
 8011104:	688a      	ldr	r2, [r1, #8]
 8011106:	690b      	ldr	r3, [r1, #16]
 8011108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801110c:	4293      	cmp	r3, r2
 801110e:	bfb8      	it	lt
 8011110:	4613      	movlt	r3, r2
 8011112:	6033      	str	r3, [r6, #0]
 8011114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011118:	4607      	mov	r7, r0
 801111a:	460c      	mov	r4, r1
 801111c:	b10a      	cbz	r2, 8011122 <_printf_common+0x26>
 801111e:	3301      	adds	r3, #1
 8011120:	6033      	str	r3, [r6, #0]
 8011122:	6823      	ldr	r3, [r4, #0]
 8011124:	0699      	lsls	r1, r3, #26
 8011126:	bf42      	ittt	mi
 8011128:	6833      	ldrmi	r3, [r6, #0]
 801112a:	3302      	addmi	r3, #2
 801112c:	6033      	strmi	r3, [r6, #0]
 801112e:	6825      	ldr	r5, [r4, #0]
 8011130:	f015 0506 	ands.w	r5, r5, #6
 8011134:	d106      	bne.n	8011144 <_printf_common+0x48>
 8011136:	f104 0a19 	add.w	sl, r4, #25
 801113a:	68e3      	ldr	r3, [r4, #12]
 801113c:	6832      	ldr	r2, [r6, #0]
 801113e:	1a9b      	subs	r3, r3, r2
 8011140:	42ab      	cmp	r3, r5
 8011142:	dc26      	bgt.n	8011192 <_printf_common+0x96>
 8011144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011148:	6822      	ldr	r2, [r4, #0]
 801114a:	3b00      	subs	r3, #0
 801114c:	bf18      	it	ne
 801114e:	2301      	movne	r3, #1
 8011150:	0692      	lsls	r2, r2, #26
 8011152:	d42b      	bmi.n	80111ac <_printf_common+0xb0>
 8011154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011158:	4641      	mov	r1, r8
 801115a:	4638      	mov	r0, r7
 801115c:	47c8      	blx	r9
 801115e:	3001      	adds	r0, #1
 8011160:	d01e      	beq.n	80111a0 <_printf_common+0xa4>
 8011162:	6823      	ldr	r3, [r4, #0]
 8011164:	6922      	ldr	r2, [r4, #16]
 8011166:	f003 0306 	and.w	r3, r3, #6
 801116a:	2b04      	cmp	r3, #4
 801116c:	bf02      	ittt	eq
 801116e:	68e5      	ldreq	r5, [r4, #12]
 8011170:	6833      	ldreq	r3, [r6, #0]
 8011172:	1aed      	subeq	r5, r5, r3
 8011174:	68a3      	ldr	r3, [r4, #8]
 8011176:	bf0c      	ite	eq
 8011178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801117c:	2500      	movne	r5, #0
 801117e:	4293      	cmp	r3, r2
 8011180:	bfc4      	itt	gt
 8011182:	1a9b      	subgt	r3, r3, r2
 8011184:	18ed      	addgt	r5, r5, r3
 8011186:	2600      	movs	r6, #0
 8011188:	341a      	adds	r4, #26
 801118a:	42b5      	cmp	r5, r6
 801118c:	d11a      	bne.n	80111c4 <_printf_common+0xc8>
 801118e:	2000      	movs	r0, #0
 8011190:	e008      	b.n	80111a4 <_printf_common+0xa8>
 8011192:	2301      	movs	r3, #1
 8011194:	4652      	mov	r2, sl
 8011196:	4641      	mov	r1, r8
 8011198:	4638      	mov	r0, r7
 801119a:	47c8      	blx	r9
 801119c:	3001      	adds	r0, #1
 801119e:	d103      	bne.n	80111a8 <_printf_common+0xac>
 80111a0:	f04f 30ff 	mov.w	r0, #4294967295
 80111a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111a8:	3501      	adds	r5, #1
 80111aa:	e7c6      	b.n	801113a <_printf_common+0x3e>
 80111ac:	18e1      	adds	r1, r4, r3
 80111ae:	1c5a      	adds	r2, r3, #1
 80111b0:	2030      	movs	r0, #48	@ 0x30
 80111b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80111b6:	4422      	add	r2, r4
 80111b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80111bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80111c0:	3302      	adds	r3, #2
 80111c2:	e7c7      	b.n	8011154 <_printf_common+0x58>
 80111c4:	2301      	movs	r3, #1
 80111c6:	4622      	mov	r2, r4
 80111c8:	4641      	mov	r1, r8
 80111ca:	4638      	mov	r0, r7
 80111cc:	47c8      	blx	r9
 80111ce:	3001      	adds	r0, #1
 80111d0:	d0e6      	beq.n	80111a0 <_printf_common+0xa4>
 80111d2:	3601      	adds	r6, #1
 80111d4:	e7d9      	b.n	801118a <_printf_common+0x8e>
	...

080111d8 <_printf_i>:
 80111d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80111dc:	7e0f      	ldrb	r7, [r1, #24]
 80111de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80111e0:	2f78      	cmp	r7, #120	@ 0x78
 80111e2:	4691      	mov	r9, r2
 80111e4:	4680      	mov	r8, r0
 80111e6:	460c      	mov	r4, r1
 80111e8:	469a      	mov	sl, r3
 80111ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80111ee:	d807      	bhi.n	8011200 <_printf_i+0x28>
 80111f0:	2f62      	cmp	r7, #98	@ 0x62
 80111f2:	d80a      	bhi.n	801120a <_printf_i+0x32>
 80111f4:	2f00      	cmp	r7, #0
 80111f6:	f000 80d2 	beq.w	801139e <_printf_i+0x1c6>
 80111fa:	2f58      	cmp	r7, #88	@ 0x58
 80111fc:	f000 80b9 	beq.w	8011372 <_printf_i+0x19a>
 8011200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011208:	e03a      	b.n	8011280 <_printf_i+0xa8>
 801120a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801120e:	2b15      	cmp	r3, #21
 8011210:	d8f6      	bhi.n	8011200 <_printf_i+0x28>
 8011212:	a101      	add	r1, pc, #4	@ (adr r1, 8011218 <_printf_i+0x40>)
 8011214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011218:	08011271 	.word	0x08011271
 801121c:	08011285 	.word	0x08011285
 8011220:	08011201 	.word	0x08011201
 8011224:	08011201 	.word	0x08011201
 8011228:	08011201 	.word	0x08011201
 801122c:	08011201 	.word	0x08011201
 8011230:	08011285 	.word	0x08011285
 8011234:	08011201 	.word	0x08011201
 8011238:	08011201 	.word	0x08011201
 801123c:	08011201 	.word	0x08011201
 8011240:	08011201 	.word	0x08011201
 8011244:	08011385 	.word	0x08011385
 8011248:	080112af 	.word	0x080112af
 801124c:	0801133f 	.word	0x0801133f
 8011250:	08011201 	.word	0x08011201
 8011254:	08011201 	.word	0x08011201
 8011258:	080113a7 	.word	0x080113a7
 801125c:	08011201 	.word	0x08011201
 8011260:	080112af 	.word	0x080112af
 8011264:	08011201 	.word	0x08011201
 8011268:	08011201 	.word	0x08011201
 801126c:	08011347 	.word	0x08011347
 8011270:	6833      	ldr	r3, [r6, #0]
 8011272:	1d1a      	adds	r2, r3, #4
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	6032      	str	r2, [r6, #0]
 8011278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801127c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011280:	2301      	movs	r3, #1
 8011282:	e09d      	b.n	80113c0 <_printf_i+0x1e8>
 8011284:	6833      	ldr	r3, [r6, #0]
 8011286:	6820      	ldr	r0, [r4, #0]
 8011288:	1d19      	adds	r1, r3, #4
 801128a:	6031      	str	r1, [r6, #0]
 801128c:	0606      	lsls	r6, r0, #24
 801128e:	d501      	bpl.n	8011294 <_printf_i+0xbc>
 8011290:	681d      	ldr	r5, [r3, #0]
 8011292:	e003      	b.n	801129c <_printf_i+0xc4>
 8011294:	0645      	lsls	r5, r0, #25
 8011296:	d5fb      	bpl.n	8011290 <_printf_i+0xb8>
 8011298:	f9b3 5000 	ldrsh.w	r5, [r3]
 801129c:	2d00      	cmp	r5, #0
 801129e:	da03      	bge.n	80112a8 <_printf_i+0xd0>
 80112a0:	232d      	movs	r3, #45	@ 0x2d
 80112a2:	426d      	negs	r5, r5
 80112a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112a8:	4859      	ldr	r0, [pc, #356]	@ (8011410 <_printf_i+0x238>)
 80112aa:	230a      	movs	r3, #10
 80112ac:	e011      	b.n	80112d2 <_printf_i+0xfa>
 80112ae:	6821      	ldr	r1, [r4, #0]
 80112b0:	6833      	ldr	r3, [r6, #0]
 80112b2:	0608      	lsls	r0, r1, #24
 80112b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80112b8:	d402      	bmi.n	80112c0 <_printf_i+0xe8>
 80112ba:	0649      	lsls	r1, r1, #25
 80112bc:	bf48      	it	mi
 80112be:	b2ad      	uxthmi	r5, r5
 80112c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80112c2:	4853      	ldr	r0, [pc, #332]	@ (8011410 <_printf_i+0x238>)
 80112c4:	6033      	str	r3, [r6, #0]
 80112c6:	bf14      	ite	ne
 80112c8:	230a      	movne	r3, #10
 80112ca:	2308      	moveq	r3, #8
 80112cc:	2100      	movs	r1, #0
 80112ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80112d2:	6866      	ldr	r6, [r4, #4]
 80112d4:	60a6      	str	r6, [r4, #8]
 80112d6:	2e00      	cmp	r6, #0
 80112d8:	bfa2      	ittt	ge
 80112da:	6821      	ldrge	r1, [r4, #0]
 80112dc:	f021 0104 	bicge.w	r1, r1, #4
 80112e0:	6021      	strge	r1, [r4, #0]
 80112e2:	b90d      	cbnz	r5, 80112e8 <_printf_i+0x110>
 80112e4:	2e00      	cmp	r6, #0
 80112e6:	d04b      	beq.n	8011380 <_printf_i+0x1a8>
 80112e8:	4616      	mov	r6, r2
 80112ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80112ee:	fb03 5711 	mls	r7, r3, r1, r5
 80112f2:	5dc7      	ldrb	r7, [r0, r7]
 80112f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80112f8:	462f      	mov	r7, r5
 80112fa:	42bb      	cmp	r3, r7
 80112fc:	460d      	mov	r5, r1
 80112fe:	d9f4      	bls.n	80112ea <_printf_i+0x112>
 8011300:	2b08      	cmp	r3, #8
 8011302:	d10b      	bne.n	801131c <_printf_i+0x144>
 8011304:	6823      	ldr	r3, [r4, #0]
 8011306:	07df      	lsls	r7, r3, #31
 8011308:	d508      	bpl.n	801131c <_printf_i+0x144>
 801130a:	6923      	ldr	r3, [r4, #16]
 801130c:	6861      	ldr	r1, [r4, #4]
 801130e:	4299      	cmp	r1, r3
 8011310:	bfde      	ittt	le
 8011312:	2330      	movle	r3, #48	@ 0x30
 8011314:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011318:	f106 36ff 	addle.w	r6, r6, #4294967295
 801131c:	1b92      	subs	r2, r2, r6
 801131e:	6122      	str	r2, [r4, #16]
 8011320:	f8cd a000 	str.w	sl, [sp]
 8011324:	464b      	mov	r3, r9
 8011326:	aa03      	add	r2, sp, #12
 8011328:	4621      	mov	r1, r4
 801132a:	4640      	mov	r0, r8
 801132c:	f7ff fee6 	bl	80110fc <_printf_common>
 8011330:	3001      	adds	r0, #1
 8011332:	d14a      	bne.n	80113ca <_printf_i+0x1f2>
 8011334:	f04f 30ff 	mov.w	r0, #4294967295
 8011338:	b004      	add	sp, #16
 801133a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801133e:	6823      	ldr	r3, [r4, #0]
 8011340:	f043 0320 	orr.w	r3, r3, #32
 8011344:	6023      	str	r3, [r4, #0]
 8011346:	4833      	ldr	r0, [pc, #204]	@ (8011414 <_printf_i+0x23c>)
 8011348:	2778      	movs	r7, #120	@ 0x78
 801134a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801134e:	6823      	ldr	r3, [r4, #0]
 8011350:	6831      	ldr	r1, [r6, #0]
 8011352:	061f      	lsls	r7, r3, #24
 8011354:	f851 5b04 	ldr.w	r5, [r1], #4
 8011358:	d402      	bmi.n	8011360 <_printf_i+0x188>
 801135a:	065f      	lsls	r7, r3, #25
 801135c:	bf48      	it	mi
 801135e:	b2ad      	uxthmi	r5, r5
 8011360:	6031      	str	r1, [r6, #0]
 8011362:	07d9      	lsls	r1, r3, #31
 8011364:	bf44      	itt	mi
 8011366:	f043 0320 	orrmi.w	r3, r3, #32
 801136a:	6023      	strmi	r3, [r4, #0]
 801136c:	b11d      	cbz	r5, 8011376 <_printf_i+0x19e>
 801136e:	2310      	movs	r3, #16
 8011370:	e7ac      	b.n	80112cc <_printf_i+0xf4>
 8011372:	4827      	ldr	r0, [pc, #156]	@ (8011410 <_printf_i+0x238>)
 8011374:	e7e9      	b.n	801134a <_printf_i+0x172>
 8011376:	6823      	ldr	r3, [r4, #0]
 8011378:	f023 0320 	bic.w	r3, r3, #32
 801137c:	6023      	str	r3, [r4, #0]
 801137e:	e7f6      	b.n	801136e <_printf_i+0x196>
 8011380:	4616      	mov	r6, r2
 8011382:	e7bd      	b.n	8011300 <_printf_i+0x128>
 8011384:	6833      	ldr	r3, [r6, #0]
 8011386:	6825      	ldr	r5, [r4, #0]
 8011388:	6961      	ldr	r1, [r4, #20]
 801138a:	1d18      	adds	r0, r3, #4
 801138c:	6030      	str	r0, [r6, #0]
 801138e:	062e      	lsls	r6, r5, #24
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	d501      	bpl.n	8011398 <_printf_i+0x1c0>
 8011394:	6019      	str	r1, [r3, #0]
 8011396:	e002      	b.n	801139e <_printf_i+0x1c6>
 8011398:	0668      	lsls	r0, r5, #25
 801139a:	d5fb      	bpl.n	8011394 <_printf_i+0x1bc>
 801139c:	8019      	strh	r1, [r3, #0]
 801139e:	2300      	movs	r3, #0
 80113a0:	6123      	str	r3, [r4, #16]
 80113a2:	4616      	mov	r6, r2
 80113a4:	e7bc      	b.n	8011320 <_printf_i+0x148>
 80113a6:	6833      	ldr	r3, [r6, #0]
 80113a8:	1d1a      	adds	r2, r3, #4
 80113aa:	6032      	str	r2, [r6, #0]
 80113ac:	681e      	ldr	r6, [r3, #0]
 80113ae:	6862      	ldr	r2, [r4, #4]
 80113b0:	2100      	movs	r1, #0
 80113b2:	4630      	mov	r0, r6
 80113b4:	f7ee ff24 	bl	8000200 <memchr>
 80113b8:	b108      	cbz	r0, 80113be <_printf_i+0x1e6>
 80113ba:	1b80      	subs	r0, r0, r6
 80113bc:	6060      	str	r0, [r4, #4]
 80113be:	6863      	ldr	r3, [r4, #4]
 80113c0:	6123      	str	r3, [r4, #16]
 80113c2:	2300      	movs	r3, #0
 80113c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80113c8:	e7aa      	b.n	8011320 <_printf_i+0x148>
 80113ca:	6923      	ldr	r3, [r4, #16]
 80113cc:	4632      	mov	r2, r6
 80113ce:	4649      	mov	r1, r9
 80113d0:	4640      	mov	r0, r8
 80113d2:	47d0      	blx	sl
 80113d4:	3001      	adds	r0, #1
 80113d6:	d0ad      	beq.n	8011334 <_printf_i+0x15c>
 80113d8:	6823      	ldr	r3, [r4, #0]
 80113da:	079b      	lsls	r3, r3, #30
 80113dc:	d413      	bmi.n	8011406 <_printf_i+0x22e>
 80113de:	68e0      	ldr	r0, [r4, #12]
 80113e0:	9b03      	ldr	r3, [sp, #12]
 80113e2:	4298      	cmp	r0, r3
 80113e4:	bfb8      	it	lt
 80113e6:	4618      	movlt	r0, r3
 80113e8:	e7a6      	b.n	8011338 <_printf_i+0x160>
 80113ea:	2301      	movs	r3, #1
 80113ec:	4632      	mov	r2, r6
 80113ee:	4649      	mov	r1, r9
 80113f0:	4640      	mov	r0, r8
 80113f2:	47d0      	blx	sl
 80113f4:	3001      	adds	r0, #1
 80113f6:	d09d      	beq.n	8011334 <_printf_i+0x15c>
 80113f8:	3501      	adds	r5, #1
 80113fa:	68e3      	ldr	r3, [r4, #12]
 80113fc:	9903      	ldr	r1, [sp, #12]
 80113fe:	1a5b      	subs	r3, r3, r1
 8011400:	42ab      	cmp	r3, r5
 8011402:	dcf2      	bgt.n	80113ea <_printf_i+0x212>
 8011404:	e7eb      	b.n	80113de <_printf_i+0x206>
 8011406:	2500      	movs	r5, #0
 8011408:	f104 0619 	add.w	r6, r4, #25
 801140c:	e7f5      	b.n	80113fa <_printf_i+0x222>
 801140e:	bf00      	nop
 8011410:	08012471 	.word	0x08012471
 8011414:	08012482 	.word	0x08012482

08011418 <__sflush_r>:
 8011418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801141c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011420:	0716      	lsls	r6, r2, #28
 8011422:	4605      	mov	r5, r0
 8011424:	460c      	mov	r4, r1
 8011426:	d454      	bmi.n	80114d2 <__sflush_r+0xba>
 8011428:	684b      	ldr	r3, [r1, #4]
 801142a:	2b00      	cmp	r3, #0
 801142c:	dc02      	bgt.n	8011434 <__sflush_r+0x1c>
 801142e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011430:	2b00      	cmp	r3, #0
 8011432:	dd48      	ble.n	80114c6 <__sflush_r+0xae>
 8011434:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011436:	2e00      	cmp	r6, #0
 8011438:	d045      	beq.n	80114c6 <__sflush_r+0xae>
 801143a:	2300      	movs	r3, #0
 801143c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011440:	682f      	ldr	r7, [r5, #0]
 8011442:	6a21      	ldr	r1, [r4, #32]
 8011444:	602b      	str	r3, [r5, #0]
 8011446:	d030      	beq.n	80114aa <__sflush_r+0x92>
 8011448:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801144a:	89a3      	ldrh	r3, [r4, #12]
 801144c:	0759      	lsls	r1, r3, #29
 801144e:	d505      	bpl.n	801145c <__sflush_r+0x44>
 8011450:	6863      	ldr	r3, [r4, #4]
 8011452:	1ad2      	subs	r2, r2, r3
 8011454:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011456:	b10b      	cbz	r3, 801145c <__sflush_r+0x44>
 8011458:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801145a:	1ad2      	subs	r2, r2, r3
 801145c:	2300      	movs	r3, #0
 801145e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011460:	6a21      	ldr	r1, [r4, #32]
 8011462:	4628      	mov	r0, r5
 8011464:	47b0      	blx	r6
 8011466:	1c43      	adds	r3, r0, #1
 8011468:	89a3      	ldrh	r3, [r4, #12]
 801146a:	d106      	bne.n	801147a <__sflush_r+0x62>
 801146c:	6829      	ldr	r1, [r5, #0]
 801146e:	291d      	cmp	r1, #29
 8011470:	d82b      	bhi.n	80114ca <__sflush_r+0xb2>
 8011472:	4a2a      	ldr	r2, [pc, #168]	@ (801151c <__sflush_r+0x104>)
 8011474:	410a      	asrs	r2, r1
 8011476:	07d6      	lsls	r6, r2, #31
 8011478:	d427      	bmi.n	80114ca <__sflush_r+0xb2>
 801147a:	2200      	movs	r2, #0
 801147c:	6062      	str	r2, [r4, #4]
 801147e:	04d9      	lsls	r1, r3, #19
 8011480:	6922      	ldr	r2, [r4, #16]
 8011482:	6022      	str	r2, [r4, #0]
 8011484:	d504      	bpl.n	8011490 <__sflush_r+0x78>
 8011486:	1c42      	adds	r2, r0, #1
 8011488:	d101      	bne.n	801148e <__sflush_r+0x76>
 801148a:	682b      	ldr	r3, [r5, #0]
 801148c:	b903      	cbnz	r3, 8011490 <__sflush_r+0x78>
 801148e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011492:	602f      	str	r7, [r5, #0]
 8011494:	b1b9      	cbz	r1, 80114c6 <__sflush_r+0xae>
 8011496:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801149a:	4299      	cmp	r1, r3
 801149c:	d002      	beq.n	80114a4 <__sflush_r+0x8c>
 801149e:	4628      	mov	r0, r5
 80114a0:	f7ff fb40 	bl	8010b24 <_free_r>
 80114a4:	2300      	movs	r3, #0
 80114a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80114a8:	e00d      	b.n	80114c6 <__sflush_r+0xae>
 80114aa:	2301      	movs	r3, #1
 80114ac:	4628      	mov	r0, r5
 80114ae:	47b0      	blx	r6
 80114b0:	4602      	mov	r2, r0
 80114b2:	1c50      	adds	r0, r2, #1
 80114b4:	d1c9      	bne.n	801144a <__sflush_r+0x32>
 80114b6:	682b      	ldr	r3, [r5, #0]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d0c6      	beq.n	801144a <__sflush_r+0x32>
 80114bc:	2b1d      	cmp	r3, #29
 80114be:	d001      	beq.n	80114c4 <__sflush_r+0xac>
 80114c0:	2b16      	cmp	r3, #22
 80114c2:	d11e      	bne.n	8011502 <__sflush_r+0xea>
 80114c4:	602f      	str	r7, [r5, #0]
 80114c6:	2000      	movs	r0, #0
 80114c8:	e022      	b.n	8011510 <__sflush_r+0xf8>
 80114ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114ce:	b21b      	sxth	r3, r3
 80114d0:	e01b      	b.n	801150a <__sflush_r+0xf2>
 80114d2:	690f      	ldr	r7, [r1, #16]
 80114d4:	2f00      	cmp	r7, #0
 80114d6:	d0f6      	beq.n	80114c6 <__sflush_r+0xae>
 80114d8:	0793      	lsls	r3, r2, #30
 80114da:	680e      	ldr	r6, [r1, #0]
 80114dc:	bf08      	it	eq
 80114de:	694b      	ldreq	r3, [r1, #20]
 80114e0:	600f      	str	r7, [r1, #0]
 80114e2:	bf18      	it	ne
 80114e4:	2300      	movne	r3, #0
 80114e6:	eba6 0807 	sub.w	r8, r6, r7
 80114ea:	608b      	str	r3, [r1, #8]
 80114ec:	f1b8 0f00 	cmp.w	r8, #0
 80114f0:	dde9      	ble.n	80114c6 <__sflush_r+0xae>
 80114f2:	6a21      	ldr	r1, [r4, #32]
 80114f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80114f6:	4643      	mov	r3, r8
 80114f8:	463a      	mov	r2, r7
 80114fa:	4628      	mov	r0, r5
 80114fc:	47b0      	blx	r6
 80114fe:	2800      	cmp	r0, #0
 8011500:	dc08      	bgt.n	8011514 <__sflush_r+0xfc>
 8011502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801150a:	81a3      	strh	r3, [r4, #12]
 801150c:	f04f 30ff 	mov.w	r0, #4294967295
 8011510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011514:	4407      	add	r7, r0
 8011516:	eba8 0800 	sub.w	r8, r8, r0
 801151a:	e7e7      	b.n	80114ec <__sflush_r+0xd4>
 801151c:	dfbffffe 	.word	0xdfbffffe

08011520 <_fflush_r>:
 8011520:	b538      	push	{r3, r4, r5, lr}
 8011522:	690b      	ldr	r3, [r1, #16]
 8011524:	4605      	mov	r5, r0
 8011526:	460c      	mov	r4, r1
 8011528:	b913      	cbnz	r3, 8011530 <_fflush_r+0x10>
 801152a:	2500      	movs	r5, #0
 801152c:	4628      	mov	r0, r5
 801152e:	bd38      	pop	{r3, r4, r5, pc}
 8011530:	b118      	cbz	r0, 801153a <_fflush_r+0x1a>
 8011532:	6a03      	ldr	r3, [r0, #32]
 8011534:	b90b      	cbnz	r3, 801153a <_fflush_r+0x1a>
 8011536:	f7ff f8a5 	bl	8010684 <__sinit>
 801153a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801153e:	2b00      	cmp	r3, #0
 8011540:	d0f3      	beq.n	801152a <_fflush_r+0xa>
 8011542:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011544:	07d0      	lsls	r0, r2, #31
 8011546:	d404      	bmi.n	8011552 <_fflush_r+0x32>
 8011548:	0599      	lsls	r1, r3, #22
 801154a:	d402      	bmi.n	8011552 <_fflush_r+0x32>
 801154c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801154e:	f7ff faa6 	bl	8010a9e <__retarget_lock_acquire_recursive>
 8011552:	4628      	mov	r0, r5
 8011554:	4621      	mov	r1, r4
 8011556:	f7ff ff5f 	bl	8011418 <__sflush_r>
 801155a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801155c:	07da      	lsls	r2, r3, #31
 801155e:	4605      	mov	r5, r0
 8011560:	d4e4      	bmi.n	801152c <_fflush_r+0xc>
 8011562:	89a3      	ldrh	r3, [r4, #12]
 8011564:	059b      	lsls	r3, r3, #22
 8011566:	d4e1      	bmi.n	801152c <_fflush_r+0xc>
 8011568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801156a:	f7ff fa99 	bl	8010aa0 <__retarget_lock_release_recursive>
 801156e:	e7dd      	b.n	801152c <_fflush_r+0xc>

08011570 <fiprintf>:
 8011570:	b40e      	push	{r1, r2, r3}
 8011572:	b503      	push	{r0, r1, lr}
 8011574:	4601      	mov	r1, r0
 8011576:	ab03      	add	r3, sp, #12
 8011578:	4805      	ldr	r0, [pc, #20]	@ (8011590 <fiprintf+0x20>)
 801157a:	f853 2b04 	ldr.w	r2, [r3], #4
 801157e:	6800      	ldr	r0, [r0, #0]
 8011580:	9301      	str	r3, [sp, #4]
 8011582:	f7ff fca3 	bl	8010ecc <_vfiprintf_r>
 8011586:	b002      	add	sp, #8
 8011588:	f85d eb04 	ldr.w	lr, [sp], #4
 801158c:	b003      	add	sp, #12
 801158e:	4770      	bx	lr
 8011590:	200000c0 	.word	0x200000c0

08011594 <__swbuf_r>:
 8011594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011596:	460e      	mov	r6, r1
 8011598:	4614      	mov	r4, r2
 801159a:	4605      	mov	r5, r0
 801159c:	b118      	cbz	r0, 80115a6 <__swbuf_r+0x12>
 801159e:	6a03      	ldr	r3, [r0, #32]
 80115a0:	b90b      	cbnz	r3, 80115a6 <__swbuf_r+0x12>
 80115a2:	f7ff f86f 	bl	8010684 <__sinit>
 80115a6:	69a3      	ldr	r3, [r4, #24]
 80115a8:	60a3      	str	r3, [r4, #8]
 80115aa:	89a3      	ldrh	r3, [r4, #12]
 80115ac:	071a      	lsls	r2, r3, #28
 80115ae:	d501      	bpl.n	80115b4 <__swbuf_r+0x20>
 80115b0:	6923      	ldr	r3, [r4, #16]
 80115b2:	b943      	cbnz	r3, 80115c6 <__swbuf_r+0x32>
 80115b4:	4621      	mov	r1, r4
 80115b6:	4628      	mov	r0, r5
 80115b8:	f000 f82a 	bl	8011610 <__swsetup_r>
 80115bc:	b118      	cbz	r0, 80115c6 <__swbuf_r+0x32>
 80115be:	f04f 37ff 	mov.w	r7, #4294967295
 80115c2:	4638      	mov	r0, r7
 80115c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115c6:	6823      	ldr	r3, [r4, #0]
 80115c8:	6922      	ldr	r2, [r4, #16]
 80115ca:	1a98      	subs	r0, r3, r2
 80115cc:	6963      	ldr	r3, [r4, #20]
 80115ce:	b2f6      	uxtb	r6, r6
 80115d0:	4283      	cmp	r3, r0
 80115d2:	4637      	mov	r7, r6
 80115d4:	dc05      	bgt.n	80115e2 <__swbuf_r+0x4e>
 80115d6:	4621      	mov	r1, r4
 80115d8:	4628      	mov	r0, r5
 80115da:	f7ff ffa1 	bl	8011520 <_fflush_r>
 80115de:	2800      	cmp	r0, #0
 80115e0:	d1ed      	bne.n	80115be <__swbuf_r+0x2a>
 80115e2:	68a3      	ldr	r3, [r4, #8]
 80115e4:	3b01      	subs	r3, #1
 80115e6:	60a3      	str	r3, [r4, #8]
 80115e8:	6823      	ldr	r3, [r4, #0]
 80115ea:	1c5a      	adds	r2, r3, #1
 80115ec:	6022      	str	r2, [r4, #0]
 80115ee:	701e      	strb	r6, [r3, #0]
 80115f0:	6962      	ldr	r2, [r4, #20]
 80115f2:	1c43      	adds	r3, r0, #1
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d004      	beq.n	8011602 <__swbuf_r+0x6e>
 80115f8:	89a3      	ldrh	r3, [r4, #12]
 80115fa:	07db      	lsls	r3, r3, #31
 80115fc:	d5e1      	bpl.n	80115c2 <__swbuf_r+0x2e>
 80115fe:	2e0a      	cmp	r6, #10
 8011600:	d1df      	bne.n	80115c2 <__swbuf_r+0x2e>
 8011602:	4621      	mov	r1, r4
 8011604:	4628      	mov	r0, r5
 8011606:	f7ff ff8b 	bl	8011520 <_fflush_r>
 801160a:	2800      	cmp	r0, #0
 801160c:	d0d9      	beq.n	80115c2 <__swbuf_r+0x2e>
 801160e:	e7d6      	b.n	80115be <__swbuf_r+0x2a>

08011610 <__swsetup_r>:
 8011610:	b538      	push	{r3, r4, r5, lr}
 8011612:	4b29      	ldr	r3, [pc, #164]	@ (80116b8 <__swsetup_r+0xa8>)
 8011614:	4605      	mov	r5, r0
 8011616:	6818      	ldr	r0, [r3, #0]
 8011618:	460c      	mov	r4, r1
 801161a:	b118      	cbz	r0, 8011624 <__swsetup_r+0x14>
 801161c:	6a03      	ldr	r3, [r0, #32]
 801161e:	b90b      	cbnz	r3, 8011624 <__swsetup_r+0x14>
 8011620:	f7ff f830 	bl	8010684 <__sinit>
 8011624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011628:	0719      	lsls	r1, r3, #28
 801162a:	d422      	bmi.n	8011672 <__swsetup_r+0x62>
 801162c:	06da      	lsls	r2, r3, #27
 801162e:	d407      	bmi.n	8011640 <__swsetup_r+0x30>
 8011630:	2209      	movs	r2, #9
 8011632:	602a      	str	r2, [r5, #0]
 8011634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011638:	81a3      	strh	r3, [r4, #12]
 801163a:	f04f 30ff 	mov.w	r0, #4294967295
 801163e:	e033      	b.n	80116a8 <__swsetup_r+0x98>
 8011640:	0758      	lsls	r0, r3, #29
 8011642:	d512      	bpl.n	801166a <__swsetup_r+0x5a>
 8011644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011646:	b141      	cbz	r1, 801165a <__swsetup_r+0x4a>
 8011648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801164c:	4299      	cmp	r1, r3
 801164e:	d002      	beq.n	8011656 <__swsetup_r+0x46>
 8011650:	4628      	mov	r0, r5
 8011652:	f7ff fa67 	bl	8010b24 <_free_r>
 8011656:	2300      	movs	r3, #0
 8011658:	6363      	str	r3, [r4, #52]	@ 0x34
 801165a:	89a3      	ldrh	r3, [r4, #12]
 801165c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011660:	81a3      	strh	r3, [r4, #12]
 8011662:	2300      	movs	r3, #0
 8011664:	6063      	str	r3, [r4, #4]
 8011666:	6923      	ldr	r3, [r4, #16]
 8011668:	6023      	str	r3, [r4, #0]
 801166a:	89a3      	ldrh	r3, [r4, #12]
 801166c:	f043 0308 	orr.w	r3, r3, #8
 8011670:	81a3      	strh	r3, [r4, #12]
 8011672:	6923      	ldr	r3, [r4, #16]
 8011674:	b94b      	cbnz	r3, 801168a <__swsetup_r+0x7a>
 8011676:	89a3      	ldrh	r3, [r4, #12]
 8011678:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801167c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011680:	d003      	beq.n	801168a <__swsetup_r+0x7a>
 8011682:	4621      	mov	r1, r4
 8011684:	4628      	mov	r0, r5
 8011686:	f000 f860 	bl	801174a <__smakebuf_r>
 801168a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801168e:	f013 0201 	ands.w	r2, r3, #1
 8011692:	d00a      	beq.n	80116aa <__swsetup_r+0x9a>
 8011694:	2200      	movs	r2, #0
 8011696:	60a2      	str	r2, [r4, #8]
 8011698:	6962      	ldr	r2, [r4, #20]
 801169a:	4252      	negs	r2, r2
 801169c:	61a2      	str	r2, [r4, #24]
 801169e:	6922      	ldr	r2, [r4, #16]
 80116a0:	b942      	cbnz	r2, 80116b4 <__swsetup_r+0xa4>
 80116a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80116a6:	d1c5      	bne.n	8011634 <__swsetup_r+0x24>
 80116a8:	bd38      	pop	{r3, r4, r5, pc}
 80116aa:	0799      	lsls	r1, r3, #30
 80116ac:	bf58      	it	pl
 80116ae:	6962      	ldrpl	r2, [r4, #20]
 80116b0:	60a2      	str	r2, [r4, #8]
 80116b2:	e7f4      	b.n	801169e <__swsetup_r+0x8e>
 80116b4:	2000      	movs	r0, #0
 80116b6:	e7f7      	b.n	80116a8 <__swsetup_r+0x98>
 80116b8:	200000c0 	.word	0x200000c0

080116bc <memmove>:
 80116bc:	4288      	cmp	r0, r1
 80116be:	b510      	push	{r4, lr}
 80116c0:	eb01 0402 	add.w	r4, r1, r2
 80116c4:	d902      	bls.n	80116cc <memmove+0x10>
 80116c6:	4284      	cmp	r4, r0
 80116c8:	4623      	mov	r3, r4
 80116ca:	d807      	bhi.n	80116dc <memmove+0x20>
 80116cc:	1e43      	subs	r3, r0, #1
 80116ce:	42a1      	cmp	r1, r4
 80116d0:	d008      	beq.n	80116e4 <memmove+0x28>
 80116d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80116d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80116da:	e7f8      	b.n	80116ce <memmove+0x12>
 80116dc:	4402      	add	r2, r0
 80116de:	4601      	mov	r1, r0
 80116e0:	428a      	cmp	r2, r1
 80116e2:	d100      	bne.n	80116e6 <memmove+0x2a>
 80116e4:	bd10      	pop	{r4, pc}
 80116e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80116ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80116ee:	e7f7      	b.n	80116e0 <memmove+0x24>

080116f0 <abort>:
 80116f0:	b508      	push	{r3, lr}
 80116f2:	2006      	movs	r0, #6
 80116f4:	f000 f88e 	bl	8011814 <raise>
 80116f8:	2001      	movs	r0, #1
 80116fa:	f7ef fa25 	bl	8000b48 <_exit>

080116fe <__swhatbuf_r>:
 80116fe:	b570      	push	{r4, r5, r6, lr}
 8011700:	460c      	mov	r4, r1
 8011702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011706:	2900      	cmp	r1, #0
 8011708:	b096      	sub	sp, #88	@ 0x58
 801170a:	4615      	mov	r5, r2
 801170c:	461e      	mov	r6, r3
 801170e:	da0d      	bge.n	801172c <__swhatbuf_r+0x2e>
 8011710:	89a3      	ldrh	r3, [r4, #12]
 8011712:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011716:	f04f 0100 	mov.w	r1, #0
 801171a:	bf14      	ite	ne
 801171c:	2340      	movne	r3, #64	@ 0x40
 801171e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011722:	2000      	movs	r0, #0
 8011724:	6031      	str	r1, [r6, #0]
 8011726:	602b      	str	r3, [r5, #0]
 8011728:	b016      	add	sp, #88	@ 0x58
 801172a:	bd70      	pop	{r4, r5, r6, pc}
 801172c:	466a      	mov	r2, sp
 801172e:	f000 f879 	bl	8011824 <_fstat_r>
 8011732:	2800      	cmp	r0, #0
 8011734:	dbec      	blt.n	8011710 <__swhatbuf_r+0x12>
 8011736:	9901      	ldr	r1, [sp, #4]
 8011738:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801173c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011740:	4259      	negs	r1, r3
 8011742:	4159      	adcs	r1, r3
 8011744:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011748:	e7eb      	b.n	8011722 <__swhatbuf_r+0x24>

0801174a <__smakebuf_r>:
 801174a:	898b      	ldrh	r3, [r1, #12]
 801174c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801174e:	079d      	lsls	r5, r3, #30
 8011750:	4606      	mov	r6, r0
 8011752:	460c      	mov	r4, r1
 8011754:	d507      	bpl.n	8011766 <__smakebuf_r+0x1c>
 8011756:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801175a:	6023      	str	r3, [r4, #0]
 801175c:	6123      	str	r3, [r4, #16]
 801175e:	2301      	movs	r3, #1
 8011760:	6163      	str	r3, [r4, #20]
 8011762:	b003      	add	sp, #12
 8011764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011766:	ab01      	add	r3, sp, #4
 8011768:	466a      	mov	r2, sp
 801176a:	f7ff ffc8 	bl	80116fe <__swhatbuf_r>
 801176e:	9f00      	ldr	r7, [sp, #0]
 8011770:	4605      	mov	r5, r0
 8011772:	4639      	mov	r1, r7
 8011774:	4630      	mov	r0, r6
 8011776:	f7fe fd53 	bl	8010220 <_malloc_r>
 801177a:	b948      	cbnz	r0, 8011790 <__smakebuf_r+0x46>
 801177c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011780:	059a      	lsls	r2, r3, #22
 8011782:	d4ee      	bmi.n	8011762 <__smakebuf_r+0x18>
 8011784:	f023 0303 	bic.w	r3, r3, #3
 8011788:	f043 0302 	orr.w	r3, r3, #2
 801178c:	81a3      	strh	r3, [r4, #12]
 801178e:	e7e2      	b.n	8011756 <__smakebuf_r+0xc>
 8011790:	89a3      	ldrh	r3, [r4, #12]
 8011792:	6020      	str	r0, [r4, #0]
 8011794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011798:	81a3      	strh	r3, [r4, #12]
 801179a:	9b01      	ldr	r3, [sp, #4]
 801179c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80117a0:	b15b      	cbz	r3, 80117ba <__smakebuf_r+0x70>
 80117a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80117a6:	4630      	mov	r0, r6
 80117a8:	f000 f84e 	bl	8011848 <_isatty_r>
 80117ac:	b128      	cbz	r0, 80117ba <__smakebuf_r+0x70>
 80117ae:	89a3      	ldrh	r3, [r4, #12]
 80117b0:	f023 0303 	bic.w	r3, r3, #3
 80117b4:	f043 0301 	orr.w	r3, r3, #1
 80117b8:	81a3      	strh	r3, [r4, #12]
 80117ba:	89a3      	ldrh	r3, [r4, #12]
 80117bc:	431d      	orrs	r5, r3
 80117be:	81a5      	strh	r5, [r4, #12]
 80117c0:	e7cf      	b.n	8011762 <__smakebuf_r+0x18>

080117c2 <_raise_r>:
 80117c2:	291f      	cmp	r1, #31
 80117c4:	b538      	push	{r3, r4, r5, lr}
 80117c6:	4605      	mov	r5, r0
 80117c8:	460c      	mov	r4, r1
 80117ca:	d904      	bls.n	80117d6 <_raise_r+0x14>
 80117cc:	2316      	movs	r3, #22
 80117ce:	6003      	str	r3, [r0, #0]
 80117d0:	f04f 30ff 	mov.w	r0, #4294967295
 80117d4:	bd38      	pop	{r3, r4, r5, pc}
 80117d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80117d8:	b112      	cbz	r2, 80117e0 <_raise_r+0x1e>
 80117da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80117de:	b94b      	cbnz	r3, 80117f4 <_raise_r+0x32>
 80117e0:	4628      	mov	r0, r5
 80117e2:	f000 f853 	bl	801188c <_getpid_r>
 80117e6:	4622      	mov	r2, r4
 80117e8:	4601      	mov	r1, r0
 80117ea:	4628      	mov	r0, r5
 80117ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80117f0:	f000 b83a 	b.w	8011868 <_kill_r>
 80117f4:	2b01      	cmp	r3, #1
 80117f6:	d00a      	beq.n	801180e <_raise_r+0x4c>
 80117f8:	1c59      	adds	r1, r3, #1
 80117fa:	d103      	bne.n	8011804 <_raise_r+0x42>
 80117fc:	2316      	movs	r3, #22
 80117fe:	6003      	str	r3, [r0, #0]
 8011800:	2001      	movs	r0, #1
 8011802:	e7e7      	b.n	80117d4 <_raise_r+0x12>
 8011804:	2100      	movs	r1, #0
 8011806:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801180a:	4620      	mov	r0, r4
 801180c:	4798      	blx	r3
 801180e:	2000      	movs	r0, #0
 8011810:	e7e0      	b.n	80117d4 <_raise_r+0x12>
	...

08011814 <raise>:
 8011814:	4b02      	ldr	r3, [pc, #8]	@ (8011820 <raise+0xc>)
 8011816:	4601      	mov	r1, r0
 8011818:	6818      	ldr	r0, [r3, #0]
 801181a:	f7ff bfd2 	b.w	80117c2 <_raise_r>
 801181e:	bf00      	nop
 8011820:	200000c0 	.word	0x200000c0

08011824 <_fstat_r>:
 8011824:	b538      	push	{r3, r4, r5, lr}
 8011826:	4d07      	ldr	r5, [pc, #28]	@ (8011844 <_fstat_r+0x20>)
 8011828:	2300      	movs	r3, #0
 801182a:	4604      	mov	r4, r0
 801182c:	4608      	mov	r0, r1
 801182e:	4611      	mov	r1, r2
 8011830:	602b      	str	r3, [r5, #0]
 8011832:	f7ef f9d9 	bl	8000be8 <_fstat>
 8011836:	1c43      	adds	r3, r0, #1
 8011838:	d102      	bne.n	8011840 <_fstat_r+0x1c>
 801183a:	682b      	ldr	r3, [r5, #0]
 801183c:	b103      	cbz	r3, 8011840 <_fstat_r+0x1c>
 801183e:	6023      	str	r3, [r4, #0]
 8011840:	bd38      	pop	{r3, r4, r5, pc}
 8011842:	bf00      	nop
 8011844:	2000dcec 	.word	0x2000dcec

08011848 <_isatty_r>:
 8011848:	b538      	push	{r3, r4, r5, lr}
 801184a:	4d06      	ldr	r5, [pc, #24]	@ (8011864 <_isatty_r+0x1c>)
 801184c:	2300      	movs	r3, #0
 801184e:	4604      	mov	r4, r0
 8011850:	4608      	mov	r0, r1
 8011852:	602b      	str	r3, [r5, #0]
 8011854:	f7ef f9d8 	bl	8000c08 <_isatty>
 8011858:	1c43      	adds	r3, r0, #1
 801185a:	d102      	bne.n	8011862 <_isatty_r+0x1a>
 801185c:	682b      	ldr	r3, [r5, #0]
 801185e:	b103      	cbz	r3, 8011862 <_isatty_r+0x1a>
 8011860:	6023      	str	r3, [r4, #0]
 8011862:	bd38      	pop	{r3, r4, r5, pc}
 8011864:	2000dcec 	.word	0x2000dcec

08011868 <_kill_r>:
 8011868:	b538      	push	{r3, r4, r5, lr}
 801186a:	4d07      	ldr	r5, [pc, #28]	@ (8011888 <_kill_r+0x20>)
 801186c:	2300      	movs	r3, #0
 801186e:	4604      	mov	r4, r0
 8011870:	4608      	mov	r0, r1
 8011872:	4611      	mov	r1, r2
 8011874:	602b      	str	r3, [r5, #0]
 8011876:	f7ef f957 	bl	8000b28 <_kill>
 801187a:	1c43      	adds	r3, r0, #1
 801187c:	d102      	bne.n	8011884 <_kill_r+0x1c>
 801187e:	682b      	ldr	r3, [r5, #0]
 8011880:	b103      	cbz	r3, 8011884 <_kill_r+0x1c>
 8011882:	6023      	str	r3, [r4, #0]
 8011884:	bd38      	pop	{r3, r4, r5, pc}
 8011886:	bf00      	nop
 8011888:	2000dcec 	.word	0x2000dcec

0801188c <_getpid_r>:
 801188c:	f7ef b944 	b.w	8000b18 <_getpid>

08011890 <_init>:
 8011890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011892:	bf00      	nop
 8011894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011896:	bc08      	pop	{r3}
 8011898:	469e      	mov	lr, r3
 801189a:	4770      	bx	lr

0801189c <_fini>:
 801189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801189e:	bf00      	nop
 80118a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80118a2:	bc08      	pop	{r3}
 80118a4:	469e      	mov	lr, r3
 80118a6:	4770      	bx	lr
