{
  "module_name": "pinctrl-tigerlake.c",
  "hash_id": "4b11e61f785422e411fee26ed710163a2d98eb945224f6ef541ea43057771f96",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-tigerlake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define TGL_LP_PAD_OWN\t\t0x020\n#define TGL_LP_PADCFGLOCK\t0x080\n#define TGL_LP_HOSTSW_OWN\t0x0b0\n#define TGL_LP_GPI_IS\t\t0x100\n#define TGL_LP_GPI_IE\t\t0x120\n\n#define TGL_H_PAD_OWN\t\t0x020\n#define TGL_H_PADCFGLOCK\t0x090\n#define TGL_H_HOSTSW_OWN\t0x0c0\n#define TGL_H_GPI_IS\t\t0x100\n#define TGL_H_GPI_IE\t\t0x120\n\n#define TGL_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define TGL_LP_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, TGL_LP)\n\n#define TGL_H_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, TGL_H)\n\n \nstatic const struct pinctrl_pin_desc tgllp_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"CORE_VID_0\"),\n\tPINCTRL_PIN(1, \"CORE_VID_1\"),\n\tPINCTRL_PIN(2, \"VRALERTB\"),\n\tPINCTRL_PIN(3, \"CPU_GP_2\"),\n\tPINCTRL_PIN(4, \"CPU_GP_3\"),\n\tPINCTRL_PIN(5, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(6, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(7, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(8, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(9, \"I2C5_SDA\"),\n\tPINCTRL_PIN(10, \"I2C5_SCL\"),\n\tPINCTRL_PIN(11, \"PMCALERTB\"),\n\tPINCTRL_PIN(12, \"SLP_S0B\"),\n\tPINCTRL_PIN(13, \"PLTRSTB\"),\n\tPINCTRL_PIN(14, \"SPKR\"),\n\tPINCTRL_PIN(15, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(16, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(17, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(18, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(19, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(20, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(21, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(22, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(23, \"SML1ALERTB\"),\n\tPINCTRL_PIN(24, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(25, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(26, \"I2C6_SDA\"),\n\tPINCTRL_PIN(27, \"I2C6_SCL\"),\n\tPINCTRL_PIN(28, \"I2C7_SDA\"),\n\tPINCTRL_PIN(29, \"I2C7_SCL\"),\n\tPINCTRL_PIN(30, \"UART4_RXD\"),\n\tPINCTRL_PIN(31, \"UART4_TXD\"),\n\tPINCTRL_PIN(32, \"UART4_RTSB\"),\n\tPINCTRL_PIN(33, \"UART4_CTSB\"),\n\tPINCTRL_PIN(34, \"UART5_RXD\"),\n\tPINCTRL_PIN(35, \"UART5_TXD\"),\n\tPINCTRL_PIN(36, \"UART5_RTSB\"),\n\tPINCTRL_PIN(37, \"UART5_CTSB\"),\n\tPINCTRL_PIN(38, \"UART6_RXD\"),\n\tPINCTRL_PIN(39, \"UART6_TXD\"),\n\tPINCTRL_PIN(40, \"UART6_RTSB\"),\n\tPINCTRL_PIN(41, \"UART6_CTSB\"),\n\t \n\tPINCTRL_PIN(42, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(43, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(44, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(45, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(46, \"ESPI_CSB\"),\n\tPINCTRL_PIN(47, \"ESPI_CLK\"),\n\tPINCTRL_PIN(48, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(49, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(50, \"I2S2_SFRM\"),\n\tPINCTRL_PIN(51, \"I2S2_TXD\"),\n\tPINCTRL_PIN(52, \"I2S2_RXD\"),\n\tPINCTRL_PIN(53, \"PMC_I2C_SDA\"),\n\tPINCTRL_PIN(54, \"SATAXPCIE_1\"),\n\tPINCTRL_PIN(55, \"PMC_I2C_SCL\"),\n\tPINCTRL_PIN(56, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(57, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(58, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(59, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(60, \"DDSP_HPD_B\"),\n\tPINCTRL_PIN(61, \"DDSP_HPD_1\"),\n\tPINCTRL_PIN(62, \"DDSP_HPD_2\"),\n\tPINCTRL_PIN(63, \"GPPC_A_21\"),\n\tPINCTRL_PIN(64, \"GPPC_A_22\"),\n\tPINCTRL_PIN(65, \"I2S1_SCLK\"),\n\tPINCTRL_PIN(66, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(67, \"SNDW0_CLK\"),\n\tPINCTRL_PIN(68, \"SNDW0_DATA\"),\n\tPINCTRL_PIN(69, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(70, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(71, \"SNDW2_CLK\"),\n\tPINCTRL_PIN(72, \"SNDW2_DATA\"),\n\tPINCTRL_PIN(73, \"SNDW3_CLK\"),\n\tPINCTRL_PIN(74, \"SNDW3_DATA\"),\n\t \n\tPINCTRL_PIN(75, \"GPPC_H_0\"),\n\tPINCTRL_PIN(76, \"GPPC_H_1\"),\n\tPINCTRL_PIN(77, \"GPPC_H_2\"),\n\tPINCTRL_PIN(78, \"SX_EXIT_HOLDOFFB\"),\n\tPINCTRL_PIN(79, \"I2C2_SDA\"),\n\tPINCTRL_PIN(80, \"I2C2_SCL\"),\n\tPINCTRL_PIN(81, \"I2C3_SDA\"),\n\tPINCTRL_PIN(82, \"I2C3_SCL\"),\n\tPINCTRL_PIN(83, \"I2C4_SDA\"),\n\tPINCTRL_PIN(84, \"I2C4_SCL\"),\n\tPINCTRL_PIN(85, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(86, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(87, \"M2_SKT2_CFG_0\"),\n\tPINCTRL_PIN(88, \"M2_SKT2_CFG_1\"),\n\tPINCTRL_PIN(89, \"M2_SKT2_CFG_2\"),\n\tPINCTRL_PIN(90, \"M2_SKT2_CFG_3\"),\n\tPINCTRL_PIN(91, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(92, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(93, \"CPU_C10_GATEB\"),\n\tPINCTRL_PIN(94, \"TIME_SYNC_0\"),\n\tPINCTRL_PIN(95, \"IMGCLKOUT_1\"),\n\tPINCTRL_PIN(96, \"IMGCLKOUT_2\"),\n\tPINCTRL_PIN(97, \"IMGCLKOUT_3\"),\n\tPINCTRL_PIN(98, \"IMGCLKOUT_4\"),\n\t \n\tPINCTRL_PIN(99, \"ISH_GP_0\"),\n\tPINCTRL_PIN(100, \"ISH_GP_1\"),\n\tPINCTRL_PIN(101, \"ISH_GP_2\"),\n\tPINCTRL_PIN(102, \"ISH_GP_3\"),\n\tPINCTRL_PIN(103, \"IMGCLKOUT_0\"),\n\tPINCTRL_PIN(104, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(105, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(106, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(107, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(108, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(109, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(110, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(111, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(112, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(113, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(114, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(115, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(116, \"ISH_GP_4\"),\n\tPINCTRL_PIN(117, \"ISH_GP_5\"),\n\tPINCTRL_PIN(118, \"I2S_MCLK1_OUT\"),\n\tPINCTRL_PIN(119, \"GSPI2_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(120, \"UART3_RXD\"),\n\tPINCTRL_PIN(121, \"UART3_TXD\"),\n\tPINCTRL_PIN(122, \"UART3_RTSB\"),\n\tPINCTRL_PIN(123, \"UART3_CTSB\"),\n\tPINCTRL_PIN(124, \"GSPI3_CS0B\"),\n\tPINCTRL_PIN(125, \"GSPI3_CLK\"),\n\tPINCTRL_PIN(126, \"GSPI3_MISO\"),\n\tPINCTRL_PIN(127, \"GSPI3_MOSI\"),\n\tPINCTRL_PIN(128, \"GSPI4_CS0B\"),\n\tPINCTRL_PIN(129, \"GSPI4_CLK\"),\n\tPINCTRL_PIN(130, \"GSPI4_MISO\"),\n\tPINCTRL_PIN(131, \"GSPI4_MOSI\"),\n\tPINCTRL_PIN(132, \"GSPI5_CS0B\"),\n\tPINCTRL_PIN(133, \"GSPI5_CLK\"),\n\tPINCTRL_PIN(134, \"GSPI5_MISO\"),\n\tPINCTRL_PIN(135, \"GSPI5_MOSI\"),\n\tPINCTRL_PIN(136, \"GSPI6_CS0B\"),\n\tPINCTRL_PIN(137, \"GSPI6_CLK\"),\n\tPINCTRL_PIN(138, \"GSPI6_MISO\"),\n\tPINCTRL_PIN(139, \"GSPI6_MOSI\"),\n\tPINCTRL_PIN(140, \"GSPI3_CLK_LOOPBK\"),\n\tPINCTRL_PIN(141, \"GSPI4_CLK_LOOPBK\"),\n\tPINCTRL_PIN(142, \"GSPI5_CLK_LOOPBK\"),\n\tPINCTRL_PIN(143, \"GSPI6_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(144, \"CNV_BTEN\"),\n\tPINCTRL_PIN(145, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(146, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(147, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(148, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(149, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(150, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(151, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(152, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(153, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(154, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(155, \"vUART0_TXD\"),\n\tPINCTRL_PIN(156, \"vUART0_RXD\"),\n\tPINCTRL_PIN(157, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(158, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(159, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(160, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(161, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(162, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(163, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(164, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(165, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(166, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(167, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(168, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(169, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(170, \"vI2S2_RXD\"),\n\t \n\tPINCTRL_PIN(171, \"SMBCLK\"),\n\tPINCTRL_PIN(172, \"SMBDATA\"),\n\tPINCTRL_PIN(173, \"SMBALERTB\"),\n\tPINCTRL_PIN(174, \"SML0CLK\"),\n\tPINCTRL_PIN(175, \"SML0DATA\"),\n\tPINCTRL_PIN(176, \"SML0ALERTB\"),\n\tPINCTRL_PIN(177, \"SML1CLK\"),\n\tPINCTRL_PIN(178, \"SML1DATA\"),\n\tPINCTRL_PIN(179, \"UART0_RXD\"),\n\tPINCTRL_PIN(180, \"UART0_TXD\"),\n\tPINCTRL_PIN(181, \"UART0_RTSB\"),\n\tPINCTRL_PIN(182, \"UART0_CTSB\"),\n\tPINCTRL_PIN(183, \"UART1_RXD\"),\n\tPINCTRL_PIN(184, \"UART1_TXD\"),\n\tPINCTRL_PIN(185, \"UART1_RTSB\"),\n\tPINCTRL_PIN(186, \"UART1_CTSB\"),\n\tPINCTRL_PIN(187, \"I2C0_SDA\"),\n\tPINCTRL_PIN(188, \"I2C0_SCL\"),\n\tPINCTRL_PIN(189, \"I2C1_SDA\"),\n\tPINCTRL_PIN(190, \"I2C1_SCL\"),\n\tPINCTRL_PIN(191, \"UART2_RXD\"),\n\tPINCTRL_PIN(192, \"UART2_TXD\"),\n\tPINCTRL_PIN(193, \"UART2_RTSB\"),\n\tPINCTRL_PIN(194, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(195, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(196, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(197, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(198, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(199, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(200, \"GPPC_F_5\"),\n\tPINCTRL_PIN(201, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(202, \"GPPC_F_7\"),\n\tPINCTRL_PIN(203, \"I2S_MCLK2_INOUT\"),\n\tPINCTRL_PIN(204, \"BOOTMPC\"),\n\tPINCTRL_PIN(205, \"GPPC_F_10\"),\n\tPINCTRL_PIN(206, \"GPPC_F_11\"),\n\tPINCTRL_PIN(207, \"GSXDOUT\"),\n\tPINCTRL_PIN(208, \"GSXSLOAD\"),\n\tPINCTRL_PIN(209, \"GSXDIN\"),\n\tPINCTRL_PIN(210, \"GSXSRESETB\"),\n\tPINCTRL_PIN(211, \"GSXCLK\"),\n\tPINCTRL_PIN(212, \"GMII_MDC\"),\n\tPINCTRL_PIN(213, \"GMII_MDIO\"),\n\tPINCTRL_PIN(214, \"SRCCLKREQB_6\"),\n\tPINCTRL_PIN(215, \"EXT_PWR_GATEB\"),\n\tPINCTRL_PIN(216, \"EXT_PWR_GATE2B\"),\n\tPINCTRL_PIN(217, \"VNN_CTRL\"),\n\tPINCTRL_PIN(218, \"V1P05_CTRL\"),\n\tPINCTRL_PIN(219, \"GPPF_CLK_LOOPBACK\"),\n\t \n\tPINCTRL_PIN(220, \"L_BKLTEN\"),\n\tPINCTRL_PIN(221, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(222, \"L_VDDEN\"),\n\tPINCTRL_PIN(223, \"SYS_PWROK\"),\n\tPINCTRL_PIN(224, \"SYS_RESETB\"),\n\tPINCTRL_PIN(225, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(226, \"SATAXPCIE_0\"),\n\tPINCTRL_PIN(227, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(228, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(229, \"CPU_GP_0\"),\n\tPINCTRL_PIN(230, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(231, \"SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(232, \"GPPC_E_6\"),\n\tPINCTRL_PIN(233, \"CPU_GP_1\"),\n\tPINCTRL_PIN(234, \"SPI1_CS1B\"),\n\tPINCTRL_PIN(235, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(236, \"SPI1_CSB\"),\n\tPINCTRL_PIN(237, \"SPI1_CLK\"),\n\tPINCTRL_PIN(238, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(239, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(240, \"DDSP_HPD_A\"),\n\tPINCTRL_PIN(241, \"ISH_GP_6\"),\n\tPINCTRL_PIN(242, \"ISH_GP_7\"),\n\tPINCTRL_PIN(243, \"GPPC_E_17\"),\n\tPINCTRL_PIN(244, \"DDP1_CTRLCLK\"),\n\tPINCTRL_PIN(245, \"DDP1_CTRLDATA\"),\n\tPINCTRL_PIN(246, \"DDP2_CTRLCLK\"),\n\tPINCTRL_PIN(247, \"DDP2_CTRLDATA\"),\n\tPINCTRL_PIN(248, \"DDPA_CTRLCLK\"),\n\tPINCTRL_PIN(249, \"DDPA_CTRLDATA\"),\n\tPINCTRL_PIN(250, \"SPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(251, \"JTAG_TDO\"),\n\tPINCTRL_PIN(252, \"JTAGX\"),\n\tPINCTRL_PIN(253, \"PRDYB\"),\n\tPINCTRL_PIN(254, \"PREQB\"),\n\tPINCTRL_PIN(255, \"CPU_TRSTB\"),\n\tPINCTRL_PIN(256, \"JTAG_TDI\"),\n\tPINCTRL_PIN(257, \"JTAG_TMS\"),\n\tPINCTRL_PIN(258, \"JTAG_TCK\"),\n\tPINCTRL_PIN(259, \"DBG_PMODE\"),\n\t \n\tPINCTRL_PIN(260, \"HDA_BCLK\"),\n\tPINCTRL_PIN(261, \"HDA_SYNC\"),\n\tPINCTRL_PIN(262, \"HDA_SDO\"),\n\tPINCTRL_PIN(263, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(264, \"HDA_RSTB\"),\n\tPINCTRL_PIN(265, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(266, \"GPP_R_6\"),\n\tPINCTRL_PIN(267, \"GPP_R_7\"),\n\t \n\tPINCTRL_PIN(268, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(269, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(270, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(271, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(272, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(273, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(274, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(275, \"SPI0_CLK\"),\n\tPINCTRL_PIN(276, \"SPI0_CLK_LOOPBK\"),\n};\n\nstatic const struct intel_padgroup tgllp_community0_gpps[] = {\n\tTGL_GPP(0, 0, 25, 0),\t\t\t\t \n\tTGL_GPP(1, 26, 41, 32),\t\t\t\t \n\tTGL_GPP(2, 42, 66, 64),\t\t\t\t \n};\n\nstatic const struct intel_padgroup tgllp_community1_gpps[] = {\n\tTGL_GPP(0, 67, 74, 96),\t\t\t\t \n\tTGL_GPP(1, 75, 98, 128),\t\t\t \n\tTGL_GPP(2, 99, 119, 160),\t\t\t \n\tTGL_GPP(3, 120, 143, 192),\t\t\t \n\tTGL_GPP(4, 144, 170, 224),\t\t\t \n};\n\nstatic const struct intel_padgroup tgllp_community4_gpps[] = {\n\tTGL_GPP(0, 171, 194, 256),\t\t\t \n\tTGL_GPP(1, 195, 219, 288),\t\t\t \n\tTGL_GPP(2, 220, 225, INTEL_GPIO_BASE_NOMAP),\t \n\tTGL_GPP(3, 226, 250, 320),\t\t\t \n\tTGL_GPP(4, 251, 259, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_padgroup tgllp_community5_gpps[] = {\n\tTGL_GPP(0, 260, 267, 352),\t\t\t \n\tTGL_GPP(1, 268, 276, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_community tgllp_communities[] = {\n\tTGL_LP_COMMUNITY(0, 0, 66, tgllp_community0_gpps),\n\tTGL_LP_COMMUNITY(1, 67, 170, tgllp_community1_gpps),\n\tTGL_LP_COMMUNITY(2, 171, 259, tgllp_community4_gpps),\n\tTGL_LP_COMMUNITY(3, 260, 276, tgllp_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data tgllp_soc_data = {\n\t.pins = tgllp_pins,\n\t.npins = ARRAY_SIZE(tgllp_pins),\n\t.communities = tgllp_communities,\n\t.ncommunities = ARRAY_SIZE(tgllp_communities),\n};\n\n \nstatic const struct pinctrl_pin_desc tglh_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(1, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(2, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(3, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(4, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(5, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(6, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(7, \"SPI0_CLK\"),\n\tPINCTRL_PIN(8, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(9, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(10, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(11, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(12, \"ESPI_CS0B\"),\n\tPINCTRL_PIN(13, \"ESPI_CLK\"),\n\tPINCTRL_PIN(14, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(15, \"ESPI_CS1B\"),\n\tPINCTRL_PIN(16, \"ESPI_CS2B\"),\n\tPINCTRL_PIN(17, \"ESPI_CS3B\"),\n\tPINCTRL_PIN(18, \"ESPI_ALERT0B\"),\n\tPINCTRL_PIN(19, \"ESPI_ALERT1B\"),\n\tPINCTRL_PIN(20, \"ESPI_ALERT2B\"),\n\tPINCTRL_PIN(21, \"ESPI_ALERT3B\"),\n\tPINCTRL_PIN(22, \"GPPC_A_14\"),\n\tPINCTRL_PIN(23, \"SPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(24, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(25, \"HDA_BCLK\"),\n\tPINCTRL_PIN(26, \"HDA_SYNC\"),\n\tPINCTRL_PIN(27, \"HDA_SDO\"),\n\tPINCTRL_PIN(28, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(29, \"HDA_RSTB\"),\n\tPINCTRL_PIN(30, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(31, \"GPP_R_6\"),\n\tPINCTRL_PIN(32, \"GPP_R_7\"),\n\tPINCTRL_PIN(33, \"GPP_R_8\"),\n\tPINCTRL_PIN(34, \"PCIE_LNK_DOWN\"),\n\tPINCTRL_PIN(35, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(36, \"SX_EXIT_HOLDOFFB\"),\n\tPINCTRL_PIN(37, \"CLKOUT_48\"),\n\tPINCTRL_PIN(38, \"ISH_GP_7\"),\n\tPINCTRL_PIN(39, \"ISH_GP_0\"),\n\tPINCTRL_PIN(40, \"ISH_GP_1\"),\n\tPINCTRL_PIN(41, \"ISH_GP_2\"),\n\tPINCTRL_PIN(42, \"ISH_GP_3\"),\n\tPINCTRL_PIN(43, \"ISH_GP_4\"),\n\tPINCTRL_PIN(44, \"ISH_GP_5\"),\n\t \n\tPINCTRL_PIN(45, \"GSPI0_CS1B\"),\n\tPINCTRL_PIN(46, \"GSPI1_CS1B\"),\n\tPINCTRL_PIN(47, \"VRALERTB\"),\n\tPINCTRL_PIN(48, \"CPU_GP_2\"),\n\tPINCTRL_PIN(49, \"CPU_GP_3\"),\n\tPINCTRL_PIN(50, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(51, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(52, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(53, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(54, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(55, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(56, \"I2S_MCLK\"),\n\tPINCTRL_PIN(57, \"SLP_S0B\"),\n\tPINCTRL_PIN(58, \"PLTRSTB\"),\n\tPINCTRL_PIN(59, \"SPKR\"),\n\tPINCTRL_PIN(60, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(61, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(62, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(63, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(64, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(65, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(66, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(67, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(68, \"SML1ALERTB\"),\n\tPINCTRL_PIN(69, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(70, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(71, \"ESPI_USB_OCB_0\"),\n\tPINCTRL_PIN(72, \"ESPI_USB_OCB_1\"),\n\tPINCTRL_PIN(73, \"ESPI_USB_OCB_2\"),\n\tPINCTRL_PIN(74, \"ESPI_USB_OCB_3\"),\n\tPINCTRL_PIN(75, \"USB_CPU_OCB_0\"),\n\tPINCTRL_PIN(76, \"USB_CPU_OCB_1\"),\n\tPINCTRL_PIN(77, \"USB_CPU_OCB_2\"),\n\tPINCTRL_PIN(78, \"USB_CPU_OCB_3\"),\n\t \n\tPINCTRL_PIN(79, \"SPI1_CSB\"),\n\tPINCTRL_PIN(80, \"SPI1_CLK\"),\n\tPINCTRL_PIN(81, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(82, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(83, \"SML1CLK\"),\n\tPINCTRL_PIN(84, \"I2S2_SFRM\"),\n\tPINCTRL_PIN(85, \"I2S2_TXD\"),\n\tPINCTRL_PIN(86, \"I2S2_RXD\"),\n\tPINCTRL_PIN(87, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(88, \"SML0CLK\"),\n\tPINCTRL_PIN(89, \"SML0DATA\"),\n\tPINCTRL_PIN(90, \"GPP_D_11\"),\n\tPINCTRL_PIN(91, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(92, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(93, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(94, \"SML1DATA\"),\n\tPINCTRL_PIN(95, \"GSPI3_CS0B\"),\n\tPINCTRL_PIN(96, \"GSPI3_CLK\"),\n\tPINCTRL_PIN(97, \"GSPI3_MISO\"),\n\tPINCTRL_PIN(98, \"GSPI3_MOSI\"),\n\tPINCTRL_PIN(99, \"UART3_RXD\"),\n\tPINCTRL_PIN(100, \"UART3_TXD\"),\n\tPINCTRL_PIN(101, \"UART3_RTSB\"),\n\tPINCTRL_PIN(102, \"UART3_CTSB\"),\n\tPINCTRL_PIN(103, \"SPI1_CLK_LOOPBK\"),\n\tPINCTRL_PIN(104, \"GSPI3_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(105, \"SMBCLK\"),\n\tPINCTRL_PIN(106, \"SMBDATA\"),\n\tPINCTRL_PIN(107, \"SMBALERTB\"),\n\tPINCTRL_PIN(108, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(109, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(110, \"SML0ALERTB\"),\n\tPINCTRL_PIN(111, \"ISH_I2C2_SDA\"),\n\tPINCTRL_PIN(112, \"ISH_I2C2_SCL\"),\n\tPINCTRL_PIN(113, \"UART0_RXD\"),\n\tPINCTRL_PIN(114, \"UART0_TXD\"),\n\tPINCTRL_PIN(115, \"UART0_RTSB\"),\n\tPINCTRL_PIN(116, \"UART0_CTSB\"),\n\tPINCTRL_PIN(117, \"UART1_RXD\"),\n\tPINCTRL_PIN(118, \"UART1_TXD\"),\n\tPINCTRL_PIN(119, \"UART1_RTSB\"),\n\tPINCTRL_PIN(120, \"UART1_CTSB\"),\n\tPINCTRL_PIN(121, \"I2C0_SDA\"),\n\tPINCTRL_PIN(122, \"I2C0_SCL\"),\n\tPINCTRL_PIN(123, \"I2C1_SDA\"),\n\tPINCTRL_PIN(124, \"I2C1_SCL\"),\n\tPINCTRL_PIN(125, \"UART2_RXD\"),\n\tPINCTRL_PIN(126, \"UART2_TXD\"),\n\tPINCTRL_PIN(127, \"UART2_RTSB\"),\n\tPINCTRL_PIN(128, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(129, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(130, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(131, \"SNDW2_CLK\"),\n\tPINCTRL_PIN(132, \"SNDW2_DATA\"),\n\tPINCTRL_PIN(133, \"SNDW3_CLK\"),\n\tPINCTRL_PIN(134, \"SNDW3_DATA\"),\n\tPINCTRL_PIN(135, \"SNDW4_CLK\"),\n\tPINCTRL_PIN(136, \"SNDW4_DATA\"),\n\t \n\tPINCTRL_PIN(137, \"DDPA_CTRLCLK\"),\n\tPINCTRL_PIN(138, \"DDPA_CTRLDATA\"),\n\tPINCTRL_PIN(139, \"DNX_FORCE_RELOAD\"),\n\tPINCTRL_PIN(140, \"GMII_MDC_0\"),\n\tPINCTRL_PIN(141, \"GMII_MDIO_0\"),\n\tPINCTRL_PIN(142, \"SLP_DRAMB\"),\n\tPINCTRL_PIN(143, \"GPPC_G_6\"),\n\tPINCTRL_PIN(144, \"GPPC_G_7\"),\n\tPINCTRL_PIN(145, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(146, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(147, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(148, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(149, \"DDP1_CTRLCLK\"),\n\tPINCTRL_PIN(150, \"DDP1_CTRLDATA\"),\n\tPINCTRL_PIN(151, \"DDP2_CTRLCLK\"),\n\tPINCTRL_PIN(152, \"DDP2_CTRLDATA\"),\n\tPINCTRL_PIN(153, \"GSPI2_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(154, \"CNV_BTEN\"),\n\tPINCTRL_PIN(155, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(156, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(157, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(158, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(159, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(160, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(161, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(162, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(163, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(164, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(165, \"vUART0_TXD\"),\n\tPINCTRL_PIN(166, \"vUART0_RXD\"),\n\tPINCTRL_PIN(167, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(168, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(169, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(170, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(171, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(172, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(173, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(174, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(175, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(176, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(177, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(178, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(179, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(180, \"vI2S2_RXD\"),\n\t \n\tPINCTRL_PIN(181, \"SATAXPCIE_0\"),\n\tPINCTRL_PIN(182, \"SATAXPCIE_1\"),\n\tPINCTRL_PIN(183, \"SATAXPCIE_2\"),\n\tPINCTRL_PIN(184, \"CPU_GP_0\"),\n\tPINCTRL_PIN(185, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(186, \"SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(187, \"SATA_DEVSLP_2\"),\n\tPINCTRL_PIN(188, \"CPU_GP_1\"),\n\tPINCTRL_PIN(189, \"SATA_LEDB\"),\n\tPINCTRL_PIN(190, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(191, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(192, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(193, \"USB2_OCB_3\"),\n\t \n\tPINCTRL_PIN(194, \"SATAXPCIE_3\"),\n\tPINCTRL_PIN(195, \"SATAXPCIE_4\"),\n\tPINCTRL_PIN(196, \"SATAXPCIE_5\"),\n\tPINCTRL_PIN(197, \"SATAXPCIE_6\"),\n\tPINCTRL_PIN(198, \"SATAXPCIE_7\"),\n\tPINCTRL_PIN(199, \"SATA_DEVSLP_3\"),\n\tPINCTRL_PIN(200, \"SATA_DEVSLP_4\"),\n\tPINCTRL_PIN(201, \"SATA_DEVSLP_5\"),\n\tPINCTRL_PIN(202, \"SATA_DEVSLP_6\"),\n\tPINCTRL_PIN(203, \"SATA_DEVSLP_7\"),\n\tPINCTRL_PIN(204, \"SATA_SCLOCK\"),\n\tPINCTRL_PIN(205, \"SATA_SLOAD\"),\n\tPINCTRL_PIN(206, \"SATA_SDATAOUT1\"),\n\tPINCTRL_PIN(207, \"SATA_SDATAOUT0\"),\n\tPINCTRL_PIN(208, \"PS_ONB\"),\n\tPINCTRL_PIN(209, \"M2_SKT2_CFG_0\"),\n\tPINCTRL_PIN(210, \"M2_SKT2_CFG_1\"),\n\tPINCTRL_PIN(211, \"M2_SKT2_CFG_2\"),\n\tPINCTRL_PIN(212, \"M2_SKT2_CFG_3\"),\n\tPINCTRL_PIN(213, \"L_VDDEN\"),\n\tPINCTRL_PIN(214, \"L_BKLTEN\"),\n\tPINCTRL_PIN(215, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(216, \"VNN_CTRL\"),\n\tPINCTRL_PIN(217, \"GPP_F_23\"),\n\t \n\tPINCTRL_PIN(218, \"SRCCLKREQB_6\"),\n\tPINCTRL_PIN(219, \"SRCCLKREQB_7\"),\n\tPINCTRL_PIN(220, \"SRCCLKREQB_8\"),\n\tPINCTRL_PIN(221, \"SRCCLKREQB_9\"),\n\tPINCTRL_PIN(222, \"SRCCLKREQB_10\"),\n\tPINCTRL_PIN(223, \"SRCCLKREQB_11\"),\n\tPINCTRL_PIN(224, \"SRCCLKREQB_12\"),\n\tPINCTRL_PIN(225, \"SRCCLKREQB_13\"),\n\tPINCTRL_PIN(226, \"SRCCLKREQB_14\"),\n\tPINCTRL_PIN(227, \"SRCCLKREQB_15\"),\n\tPINCTRL_PIN(228, \"SML2CLK\"),\n\tPINCTRL_PIN(229, \"SML2DATA\"),\n\tPINCTRL_PIN(230, \"SML2ALERTB\"),\n\tPINCTRL_PIN(231, \"SML3CLK\"),\n\tPINCTRL_PIN(232, \"SML3DATA\"),\n\tPINCTRL_PIN(233, \"SML3ALERTB\"),\n\tPINCTRL_PIN(234, \"SML4CLK\"),\n\tPINCTRL_PIN(235, \"SML4DATA\"),\n\tPINCTRL_PIN(236, \"SML4ALERTB\"),\n\tPINCTRL_PIN(237, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(238, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(239, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(240, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(241, \"TIME_SYNC_0\"),\n\t \n\tPINCTRL_PIN(242, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(243, \"CPU_C10_GATEB\"),\n\tPINCTRL_PIN(244, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(245, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(246, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(247, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(248, \"CNV_MFUART2_RXD\"),\n\tPINCTRL_PIN(249, \"CNV_MFUART2_TXD\"),\n\tPINCTRL_PIN(250, \"GPP_J_8\"),\n\tPINCTRL_PIN(251, \"GPP_J_9\"),\n\t \n\tPINCTRL_PIN(252, \"GSXDOUT\"),\n\tPINCTRL_PIN(253, \"GSXSLOAD\"),\n\tPINCTRL_PIN(254, \"GSXDIN\"),\n\tPINCTRL_PIN(255, \"GSXSRESETB\"),\n\tPINCTRL_PIN(256, \"GSXCLK\"),\n\tPINCTRL_PIN(257, \"ADR_COMPLETE\"),\n\tPINCTRL_PIN(258, \"DDSP_HPD_A\"),\n\tPINCTRL_PIN(259, \"DDSP_HPD_B\"),\n\tPINCTRL_PIN(260, \"CORE_VID_0\"),\n\tPINCTRL_PIN(261, \"CORE_VID_1\"),\n\tPINCTRL_PIN(262, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(263, \"GPP_K_11\"),\n\tPINCTRL_PIN(264, \"SYS_PWROK\"),\n\tPINCTRL_PIN(265, \"SYS_RESETB\"),\n\tPINCTRL_PIN(266, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(267, \"PMCALERTB\"),\n\tPINCTRL_PIN(268, \"DDSP_HPD_1\"),\n\tPINCTRL_PIN(269, \"DDSP_HPD_2\"),\n\tPINCTRL_PIN(270, \"DDSP_HPD_3\"),\n\tPINCTRL_PIN(271, \"DDSP_HPD_4\"),\n\tPINCTRL_PIN(272, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(273, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(274, \"DDPC_CTRLCLK\"),\n\tPINCTRL_PIN(275, \"DDPC_CTRLDATA\"),\n\tPINCTRL_PIN(276, \"FUSA_DIAGTEST_EN\"),\n\tPINCTRL_PIN(277, \"FUSA_DIAGTEST_MODE\"),\n\tPINCTRL_PIN(278, \"USB2_OCB_4\"),\n\tPINCTRL_PIN(279, \"USB2_OCB_5\"),\n\tPINCTRL_PIN(280, \"USB2_OCB_6\"),\n\tPINCTRL_PIN(281, \"USB2_OCB_7\"),\n\t \n\tPINCTRL_PIN(282, \"JTAG_TDO\"),\n\tPINCTRL_PIN(283, \"JTAGX\"),\n\tPINCTRL_PIN(284, \"PRDYB\"),\n\tPINCTRL_PIN(285, \"PREQB\"),\n\tPINCTRL_PIN(286, \"JTAG_TDI\"),\n\tPINCTRL_PIN(287, \"JTAG_TMS\"),\n\tPINCTRL_PIN(288, \"JTAG_TCK\"),\n\tPINCTRL_PIN(289, \"DBG_PMODE\"),\n\tPINCTRL_PIN(290, \"CPU_TRSTB\"),\n};\n\nstatic const struct intel_padgroup tglh_community0_gpps[] = {\n\tTGL_GPP(0, 0, 24, 0),\t\t\t\t \n\tTGL_GPP(1, 25, 44, 32),\t\t\t\t \n\tTGL_GPP(2, 45, 70, 64),\t\t\t\t \n\tTGL_GPP(3, 71, 78, 96),\t\t\t\t \n};\n\nstatic const struct intel_padgroup tglh_community1_gpps[] = {\n\tTGL_GPP(0, 79, 104, 128),\t\t\t \n\tTGL_GPP(1, 105, 128, 160),\t\t\t \n\tTGL_GPP(2, 129, 136, 192),\t\t\t \n\tTGL_GPP(3, 137, 153, 224),\t\t\t \n\tTGL_GPP(4, 154, 180, 256),\t\t\t \n};\n\nstatic const struct intel_padgroup tglh_community3_gpps[] = {\n\tTGL_GPP(0, 181, 193, 288),\t\t\t \n\tTGL_GPP(1, 194, 217, 320),\t\t\t \n};\n\nstatic const struct intel_padgroup tglh_community4_gpps[] = {\n\tTGL_GPP(0, 218, 241, 352),\t\t\t \n\tTGL_GPP(1, 242, 251, 384),\t\t\t \n\tTGL_GPP(2, 252, 266, 416),\t\t\t \n};\n\nstatic const struct intel_padgroup tglh_community5_gpps[] = {\n\tTGL_GPP(0, 267, 281, 448),\t\t\t \n\tTGL_GPP(1, 282, 290, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_community tglh_communities[] = {\n\tTGL_H_COMMUNITY(0, 0, 78, tglh_community0_gpps),\n\tTGL_H_COMMUNITY(1, 79, 180, tglh_community1_gpps),\n\tTGL_H_COMMUNITY(2, 181, 217, tglh_community3_gpps),\n\tTGL_H_COMMUNITY(3, 218, 266, tglh_community4_gpps),\n\tTGL_H_COMMUNITY(4, 267, 290, tglh_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data tglh_soc_data = {\n\t.pins = tglh_pins,\n\t.npins = ARRAY_SIZE(tglh_pins),\n\t.communities = tglh_communities,\n\t.ncommunities = ARRAY_SIZE(tglh_communities),\n};\n\nstatic const struct acpi_device_id tgl_pinctrl_acpi_match[] = {\n\t{ \"INT34C5\", (kernel_ulong_t)&tgllp_soc_data },\n\t{ \"INT34C6\", (kernel_ulong_t)&tglh_soc_data },\n\t{ \"INTC1055\", (kernel_ulong_t)&tgllp_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, tgl_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(tgl_pinctrl_pm_ops);\n\nstatic struct platform_driver tgl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"tigerlake-pinctrl\",\n\t\t.acpi_match_table = tgl_pinctrl_acpi_match,\n\t\t.pm = &tgl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(tgl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Tiger Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}