#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Feb 24 16:07:28 2016
# Process ID: 92272
# Log file: C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/vivado.log
# Journal file: C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/IPCatalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 700.637 ; gain = 157.340
open_bd_design {C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU.bd}
Adding component instance block -- dtysky:XUP:ALU32:1.0 - ALU32_0
Adding component instance block -- dtysky:XUP:CONTROL_UNIT:1.0 - CONTROL_UNIT_0
Adding component instance block -- dtysky:XUP:DATAPATH:1.2 - DATAPATH_0
Adding component instance block -- dtysky:XUP:DATA_MEM:1.0 - DATA_MEM_0
Adding component instance block -- dtysky:XUP:KEY2INST:1.0 - KEY2INST_0
Adding component instance block -- dtysky:XUP:REGFILE:1.0 - REGFILE_0
Adding component instance block -- dtysky:XUP:SHOW_ON_LED:1.0 - SHOW_ON_LED_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Successfully read diagram <MIPS_CPU> from BD file <C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU.bd>
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_board.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_board.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1442.125 ; gain = 480.871
Finished Parsing XDC File [c:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc]
Finished Parsing XDC File [C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1552.285 ; gain = 793.504
create_project FIFO E:/Basys3/FIFO -part xc7a15tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 12.0 -module_name fifo_generator_0
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fifo_generator_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fifo_generator_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_run -jobs 4 fifo_generator_0_synth_1
[Wed Feb 24 19:28:26 2016] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/fifo_generator_0_synth_1/runme.log
file mkdir E:/Basys3/FIFO/FIFO.srcs/sources_1/new
close [ open E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v w ]
add_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir E:/Basys3/FIFO/FIFO.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
reset_run fifo_generator_0_synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Wed Feb 24 19:35:50 2016] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/fifo_generator_0_synth_1/runme.log
[Wed Feb 24 19:35:50 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Wed Feb 24 19:40:25 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Wed Feb 24 19:43:16 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj top_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj top_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.598 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.598 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.898 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.430 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1744.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.430 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1744.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.430 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Basys3/FIFO/FIFO.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'fifo_generator_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fifo_generator_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.430 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 4ae3ed9ff23b436fa607d1572ec8a02c --debug typical --relax -L fifo_generator_v12_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,4,"Bla...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/FIFO/FIFO.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1744.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project E:/Basys3/FIFO/FIFO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v w ]
add_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v
update_compile_order -fileset sim_1
close [ open E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v w ]
add_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
set_property top RAM_asy_read [current_fileset]
update_compile_order -fileset sources_1
remove_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
remove_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v
add_files -norecurse E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Thu Feb 25 09:37:02 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Thu Feb 25 09:37:31 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v" into library work [E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v:1]
[Thu Feb 25 09:38:14 2016] Launched synth_1...
Run output will be captured here: E:/Basys3/FIFO/FIFO.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tcpg236-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a15t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a15t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a15t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1959.660 ; gain = 204.688
open_project E:/Basys3/DDR2_test/DDR2_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Basys3/DDR2/DDR2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/par/example_top.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2023.992 ; gain = 64.332
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'E:/Basys3/DDR2_test/DDR2_test.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/Basys3/DDR2_test/DDR2_test.runs/mig_7series_0_synth_1/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/.Xil/Vivado-92272-XSHZHEHENGT30/dcp_3'.
INFO: [Common 17-344] 'open_run' was cancelled
1
    while executing
"catch {open_run $synth_run -name $netlist} open_err"
    (procedure "::tclapp::xilinx::xsim::usf_write_design_netlist" line 45)
    invoked from within
"::tclapp::xilinx::xsim::usf_write_design_netlist"
    (procedure "usf_xsim_setup_simulation" line 22)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 15)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type functional -run_dir {E:/Basys3/DDR2_test/DDR2_test.sim/sim_1/synth/func} -int_o..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'clk_wiz_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'clk_wiz_0'
INFO: [USF-XSim-67] Inspecting fileset 'mig_7series_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'mig_7series_0'
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'clk_wiz_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'mig_7series_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/DDR2_test/DDR2_test.sim/sim_1/behav'
"xvlog -m64 -prj sim_tb_top_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v2_3_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v2_3_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v2_3_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v2_3_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v2_3_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v2_3_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v2_3_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v2_3_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v2_3_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v2_3_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v2_3_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v2_3_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v2_3_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/new/user_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr2_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr2_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/DDR2_test/DDR2_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.992 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/DDR2_test/DDR2_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto a555a0b11dac42eb917d146fa05bd1be --debug typical --relax --include ../../../DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port phyGo [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1597]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port calib_zero_lanes [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1639]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1664]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1672]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v:1215]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port fine_adjust_lane_cnt [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:1807]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 129 for port app_wdf_data [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/example_top.v:556]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 129 for port app_rd_data [E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/example_top.v:559]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IDELAYCTRL
Compiling module xil_defaultlib.mig_7series_v2_3_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v2_3_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v2_3_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v2_3_infrastructure(...
Compiling module unisims_ver.SRLC32E
Compiling module xil_defaultlib.mig_7series_v2_3_rank_cntrl(BURS...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v2_3_rank_mach(BURST...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_compare(BA...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_common(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_row_col(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_select(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_mux(TCQ=100...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_mach(TCQ=1...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v2_3_col_mach(TCQ=10...
Compiling module xil_defaultlib.mig_7series_v2_3_mc(TCQ=100,ADDR...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_mem_intfc(TCQ=1...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_cmd(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_wr_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_rd_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_top(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v2_3_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.user_ddr
Compiling module xil_defaultlib.example_top(PORT_MODE="BI_MODE",...
Compiling module xil_defaultlib.ddr2_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Waiting for 11 sub-compilation(s) to finish...
Built simulation snapshot sim_tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 2023.992 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/DDR2_test/DDR2_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    2500
CLKOUT1_PERIOD   =    5000
CLKOUT2_PERIOD   =   80000
CLKOUT3_PERIOD   =   20000
CLKOUT4_PERIOD   =   10000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          24
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 2500.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 5000 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 19.53 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 2910.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 1296.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 793.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 2089.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 2089.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 3261.38 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 1271.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 1271.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 1230.47 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 40 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2023.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    2500
CLKOUT1_PERIOD   =    5000
CLKOUT2_PERIOD   =   80000
CLKOUT3_PERIOD   =   20000
CLKOUT4_PERIOD   =   10000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          24
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 2500.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 5000 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 19.53 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 2910.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 1296.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 793.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 2089.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 2089.50 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 3261.38 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 1271.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 1271.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 1230.47 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 790.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 40 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 3965960.0 ps WARNING: 200 us is required before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 11525393.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 14125393.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 14125393.0 ps INFO: Load Mode 2 High Temperature Self Refresh rate = 1X (0C-85C)
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 16725393.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 Output Drive Strength = Full
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 Additive Latency =           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 19325393.0 ps INFO: Load Mode 1 Output Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 CAS Latency =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 Test Mode = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 Write Recovery =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 21925393.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 24525393.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 27125393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 29725393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 32325393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 34925393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 CAS Latency =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 Test Mode = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 Write Recovery =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 37525393.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 CAS Latency =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 Test Mode = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 Write Recovery =           3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 40125393.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 Output Drive Strength = Full
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 Additive Latency =           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 OCD Program = OCD Default
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 42725393.0 ps INFO: Load Mode 1 Output Enable = Enabled
PHY_INIT: Memory Initialization completed at 45195100.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 Output Drive Strength = Full
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 Additive Latency =           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Load Mode 1 Output Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 45325393.0 ps INFO: Initialization Sequence is complete
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 47925393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50525393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50545393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50565393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50585393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50605393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50625393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50645393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50665393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50685393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50705393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50725393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50745393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50765393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50785393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50805393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50825393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50845393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50865393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50885393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50905393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50925393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50945393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50965393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 50985393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 50997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51005393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51025393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51045393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51065393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51085393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51105393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51125393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51145393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51165393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51185393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 51195100.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51205393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51225393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51245393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51265393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51285393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 51305393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 51335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 53905393.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 56505393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 59105393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 61705393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 64305393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 66905393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 69505393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 72105393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 74705393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 77305393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 79905393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 79925393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 79945393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 79965393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 79995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 82565393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 82585393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 82605393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 82625393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 82655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 85225393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 85245393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 85265393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 85285393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 85315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 87885393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 87905393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 87925393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 87945393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 87975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 90545393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 90565393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 90585393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 90605393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 90635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 93205393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 93225393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 93245393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 93265393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 93295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 95865393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 95885393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 95905393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 95925393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 95955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 96135100.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 98525393.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 101125393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 103725393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 106325393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 108925393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 111525393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 114125393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 116725393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 119325393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 121925393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 124525393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 124535393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 124545393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 124565393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 124585393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 124615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127185393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 127197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127205393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127225393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127245393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127265393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127285393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127305393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127325393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127345393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127365393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127385393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127405393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127425393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127445393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127465393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127485393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127505393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127525393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127545393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127565393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127585393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 127605393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 127635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 130205393.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 132805393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 135405393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 138005393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 140605393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 143205393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 145805393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 148405393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 151005393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 153605393.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 156395100.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 156395100.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 156395100.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 161325393.0 ps INFO: Precharge All
Calibration Done
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 164130393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 164270393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 164385393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 164405393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 164435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 164475393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 165350393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 165365393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 165385393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 165415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 165455393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166250393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166265393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 166275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166285393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166305393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166325393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166345393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166385393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 166397893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166405393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166465393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 166475393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166485393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166505393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166525393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166545393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166565393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166585393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166605393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166625393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166645393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166665393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166685393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166705393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166725393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166745393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166765393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166777893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166780393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166782893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166785393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166785393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166787893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166790393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166792893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166795393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166797893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166800393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166802893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166805393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166805393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166807893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166810393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166812893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166815393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166817893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166820393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166822893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166825393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166825393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166827893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166830393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166832893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166835393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166837893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166840393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166842893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166845393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166845393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166847893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166850393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166852893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166855393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166865393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166885393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166905393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166925393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166945393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166965393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 166985393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 166997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167005393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167025393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167045393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167065393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167085393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167105393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167125393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167145393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167165393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167185393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167205393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167225393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167245393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167265393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167285393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167305393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167325393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167345393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167385393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 167397893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167405393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167465393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 167475393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167485393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167505393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167525393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167545393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167565393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167585393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167605393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167625393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167645393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167665393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167685393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167705393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167725393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 167755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 167777893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 167815393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 168350393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 168365393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 168385393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 168415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 168455393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169350393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169365393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169385393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169455393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169770393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169785393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169805393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169825393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169845393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169865393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169885393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169905393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169925393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169945393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169965393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 169985393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 169997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170005393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170025393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170045393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170065393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170085393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170105393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170125393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170145393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170165393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170185393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170205393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170225393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170245393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170265393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170285393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170305393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170325393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170345393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170365393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170385393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170405393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170425393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170445393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170465393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170485393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170505393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170525393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170545393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170565393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170585393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170605393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170625393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170645393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170665393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170685393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170705393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170725393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170745393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170765393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170785393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170805393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170825393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170845393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170865393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170885393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170905393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170925393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170945393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170965393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 170985393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 170997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 171005393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 171025393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 171045393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 171075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 171115393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 171550393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 172150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 172165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 172185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 172215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 172255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173130393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173145393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 173155393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173185393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 173197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173205393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173265393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 173275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173285393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173305393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173325393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173345393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173365393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173385393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173405393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173425393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173445393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173465393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173485393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173505393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173525393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173545393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173565393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173585393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173605393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173625393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173645393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173665393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173685393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173705393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173725393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173745393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173765393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173777893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173780393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173782893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173785393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173785393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173787893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173790393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173792893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173795393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173797893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173800393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173802893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173805393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173805393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173807893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173810393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173812893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173815393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173817893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173820393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173822893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173825393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173825393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173827893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173830393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173832893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173835393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173837893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173840393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173842893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173845393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173845393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173847893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173850393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173852893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173855393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173865393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173885393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173905393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173925393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173945393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173965393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 173985393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 173997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174005393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174025393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174045393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174065393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174085393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174105393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174125393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174145393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174185393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 174197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174205393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174265393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 174275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174285393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174305393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174325393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174345393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174365393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174385393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174405393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174425393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174445393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174465393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174485393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174505393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174525393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174545393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174565393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174585393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174605393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 174635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 174657893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 174695393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 175150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 175165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 175185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 175215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 175255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176650393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176665393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176685393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176705393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176725393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176745393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176765393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176785393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176805393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176825393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176845393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176865393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176885393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176905393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176925393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176945393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176965393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 176985393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 176997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177005393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177025393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177045393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177065393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177085393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177105393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177125393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177145393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177165393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177185393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177205393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177225393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177245393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177265393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177285393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177305393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177325393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177345393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177365393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177385393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177405393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177425393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177445393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177465393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177485393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177505393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177525393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177545393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177565393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177585393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177605393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177625393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177645393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177665393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177685393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177705393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177725393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177745393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177765393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177785393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177805393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177825393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177845393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177865393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177885393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177905393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177925393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 177955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 177995393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 178950393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 179090393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 179105393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 179125393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 179155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 179195393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180010393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180025393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 180035393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180045393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180065393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180085393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180105393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180125393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180145393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180185393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 180197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180205393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180265393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 180275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180285393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180305393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180325393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180345393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180365393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180385393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180405393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180425393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180445393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180465393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180485393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180505393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180525393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180545393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180565393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180585393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180605393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180625393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180645393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180665393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180685393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180705393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180725393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180745393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180765393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180777893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180780393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180782893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180785393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180785393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180787893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180790393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180792893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180795393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180797893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180800393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180802893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180805393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180805393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180807893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180810393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180812893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180815393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180817893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180820393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180822893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180825393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180825393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180827893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180830393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180832893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180835393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180837893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180840393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180842893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180845393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180845393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180847893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180850393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180852893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180855393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180865393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180885393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180905393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180925393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180945393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180965393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 180985393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 180997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181005393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181025393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181045393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181065393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181085393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181105393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181125393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181145393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181185393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 181197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181205393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181265393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 181275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181285393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181305393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181325393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181345393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181365393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181385393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181405393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181425393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181445393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181465393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181485393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 181515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 181537893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 181575393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 182150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 182165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 182185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 182215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 182255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183530393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183545393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183565393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183585393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183605393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183625393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183645393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183665393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183685393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183705393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183725393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183745393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183765393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183785393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183805393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183825393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183845393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183865393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183885393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183905393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183925393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183945393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183965393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 183985393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 183997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184005393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184025393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184045393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184065393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184085393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184105393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184125393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184145393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184165393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184185393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184205393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184225393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184245393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184265393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184285393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184305393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184325393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184345393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184365393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184385393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184405393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184425393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184445393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184465393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184485393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184505393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184525393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184545393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184565393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184585393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184605393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184625393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184645393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184665393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184685393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184705393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184725393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184745393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184765393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184785393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184805393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 184835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 184875393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 185750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 185765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 185785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 185815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 185855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186350393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186930393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186945393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 186955393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186965393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 186985393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 186997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187005393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187025393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187045393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187065393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187085393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187105393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187125393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187145393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187165393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187185393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187205393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187225393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187245393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187265393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187285393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187305393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187325393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187345393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187365393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187385393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187405393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187425393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187445393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187465393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187485393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187505393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187525393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187545393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187565393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187585393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187605393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187625393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187645393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187665393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187685393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187705393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187725393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187745393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187785393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 187797893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187805393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187865393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 187875393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187885393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187905393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187925393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187945393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187965393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 187985393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 187997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188005393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188025393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188045393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188065393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188085393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188105393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188125393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188145393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188165393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188185393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188205393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188225393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188245393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188265393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188285393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188305393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 188357893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188395393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 188815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 188855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 189750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 189765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 189785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 189815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 189855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190350393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190365393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190385393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190405393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190425393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190445393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190465393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190485393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190505393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190525393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190545393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190565393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190585393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190605393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190625393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190645393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190665393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190685393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190705393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190725393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190745393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190765393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190785393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190805393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190825393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190845393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190865393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190885393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190905393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190925393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190945393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190965393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 190985393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 190997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191005393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191025393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191045393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191065393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191085393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191105393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191125393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191145393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191165393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191185393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191205393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191225393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191245393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191265393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191285393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191305393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191325393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191345393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191365393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191385393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191405393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191425393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191445393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191465393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191485393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191505393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191525393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191545393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191565393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191585393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191605393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191625393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 191655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 191695393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 192750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 192765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 192785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 192815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 192855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 193710393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 193725393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 193735393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 193745393.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 193775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 193790393.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 193797893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 193870393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194010393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194025393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194045393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194105393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 194115393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194125393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194145393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194165393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194185393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194205393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194225393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194245393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194265393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194285393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194305393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194325393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194345393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194365393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194385393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194405393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194425393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194445393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194465393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194485393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194505393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194525393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194545393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194565393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194585393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194605393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194625393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194645393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194665393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194685393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194705393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194725393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194745393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194765393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194777893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194780393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194782893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194785393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194785393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194787893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194790393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194792893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194795393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194797893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194800393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194802893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194805393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194805393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194807893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194810393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194812893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194815393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194817893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194820393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194822893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194825393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194825393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194827893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194830393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194832893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194835393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194837893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194840393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194842893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194845393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194845393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194847893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194850393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194852893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194855393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194865393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194885393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194905393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194925393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194945393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194965393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 194985393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 194997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195005393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195025393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195045393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195065393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195085393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195105393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195125393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195145393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195185393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 195197893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195205393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195265393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 195275393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195285393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195305393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195325393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195345393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195365393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195385393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195405393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195425393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 195455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 195477893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 195515393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 196150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 196165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 196185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 196215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 196255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197150393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197165393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197185393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197255393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197470393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197485393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197505393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197525393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197545393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197565393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197585393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197605393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197625393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197645393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197665393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197685393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197705393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197725393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197745393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197765393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197785393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197805393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197825393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197845393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197865393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197885393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197905393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197925393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197945393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197965393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 197985393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 197997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198005393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198025393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198045393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198065393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198085393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198105393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198125393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198145393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198165393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198185393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198205393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198225393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198245393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198265393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198285393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198305393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198325393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198345393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198365393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198385393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198405393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198425393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198445393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198465393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198485393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198505393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198525393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198545393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198565393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198585393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198605393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198625393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198645393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198665393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198685393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198705393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198725393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198745393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 198775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 198815393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 199750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 199765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 199785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 199815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 199855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200845393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 200855393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200865393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200885393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200905393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200925393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200945393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200965393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 200985393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 200997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201005393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201025393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201045393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201065393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201085393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201105393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201125393.0 ps INFO: Write     bank 0 col 070, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 201170393.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 201177893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201250393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201390393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201405393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 201415393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201425393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201445393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201465393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201485393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201505393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201525393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201545393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201565393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201577893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201580393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201582893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201585393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201585393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201587893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201590393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201592893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201595393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201597893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201600393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201602893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201605393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201605393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201607893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201610393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201612893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201615393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201617893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201620393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201622893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201625393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201625393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201627893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201630393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201632893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201635393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201637893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201640393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201642893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201645393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201645393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201647893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201650393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201652893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201655393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201657893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201660393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201662893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201665393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201665393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201667893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201670393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201672893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201675393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201677893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201680393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201682893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201685393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201685393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201687893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201690393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201692893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201695393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201697893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201700393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201702893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201705393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201705393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201707893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201710393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201712893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201715393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201717893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201720393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201722893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201725393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201725393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201727893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201730393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201732893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201735393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201737893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201740393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201742893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201745393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201745393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201747893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201750393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201752893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201755393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201757893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201760393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201762893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201765393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201767893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201770393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201772893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201775393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201785393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 201797893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201805393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201865393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 201875393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201885393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201905393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201917893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201920393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201922893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201925393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201925393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201927893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201930393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201932893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201935393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201945393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201965393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 201985393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 201997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202005393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202025393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202045393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202065393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202085393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202105393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202125393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202145393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202165393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202185393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202205393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202225393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202245393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202265393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202285393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202305393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202325393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202345393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202365393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202385393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202405393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202425393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202445393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202465393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 202517893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202555393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 202815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 202855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 203750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 203765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 203785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 203815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 203855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204510393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204525393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204545393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204565393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204585393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204605393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204625393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204645393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204665393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204685393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204705393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204725393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204745393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204765393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204785393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204805393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204825393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204845393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204865393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204885393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204905393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204925393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204945393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204965393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 204985393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 204997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205005393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205025393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205045393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205065393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205085393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205105393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205125393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205145393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205165393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205185393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205205393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205225393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205245393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205265393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205285393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205305393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205325393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205345393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205365393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205385393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205405393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205425393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205445393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205465393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205485393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205505393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205525393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205545393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205565393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205585393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205605393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205625393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205645393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205665393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205685393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205705393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205725393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205745393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205765393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 205815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 205855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 206750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 206765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 206785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 206815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 206855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207750393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207765393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207785393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207855393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207910393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207925393.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 207935393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207937893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207940393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207942893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207945393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207945393.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207947893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207950393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207952893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207955393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207957893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207960393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207962893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207965393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207965393.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207967893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207970393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207972893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207975393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207977893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207980393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207982893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207985393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 207985393.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207987893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207990393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207992893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207995393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 207997893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208000393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208002893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208005393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208005393.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208007893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208010393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208012893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208015393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208025393.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208045393.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208065393.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208085393.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208105393.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208125393.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208145393.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208165393.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208185393.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208205393.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208225393.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208245393.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208265393.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208285393.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208305393.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208325393.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208345393.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208365393.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208385393.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208405393.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208425393.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208445393.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208465393.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208485393.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208505393.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208525393.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208545393.0 ps INFO: Write     bank 0 col 0f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 208590393.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 208597893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208670393.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208810393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208825393.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 208835393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208837893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208840393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208842893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208845393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208845393.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208847893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208850393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208852893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208855393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208857893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208860393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208862893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208865393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208865393.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208867893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208870393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208872893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208875393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208877893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208880393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208882893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208885393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208885393.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208887893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208890393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208892893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208895393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208897893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208900393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208902893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208905393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208907893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208910393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208912893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208915393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208925393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 208937893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 208945393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 208975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209005393.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 209015393.0 ps INFO: Sync On Die Termination = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209017893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209020393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209022893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209025393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209025393.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209027893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209030393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209032893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209035393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209037893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209040393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209042893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209045393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209045393.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209047893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209050393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209052893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209055393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209057893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209060393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209062893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209065393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209065393.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209067893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209070393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209072893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209075393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209077893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209080393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209082893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209085393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209085393.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209087893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209090393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209092893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209095393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209097893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209100393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209102893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209105393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209105393.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209107893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209110393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209112893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209115393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209117893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209120393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209122893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209125393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209125393.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209127893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209130393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209132893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209135393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209137893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209140393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209142893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209145393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209145393.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209147893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209150393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209152893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209155393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209157893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209160393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209162893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209165393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209165393.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209167893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209170393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209172893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209175393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209177893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209180393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209182893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209185393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209185393.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209187893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209190393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209192893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209195393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209197893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209200393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209202893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209205393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209205393.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209207893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209210393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209212893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209215393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209217893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209220393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209222893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209225393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209225393.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209227893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209230393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209232893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209235393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209237893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209240393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209242893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209245393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209245393.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209247893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209250393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209252893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209255393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209257893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209260393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209262893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209265393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209265393.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209267893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209270393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209272893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209275393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209277893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209280393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209282893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209285393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209285393.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209287893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209290393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209292893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209295393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209297893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209300393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209302893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209305393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209305393.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209307893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209310393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209312893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209315393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209317893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209320393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209322893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209325393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209325393.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209327893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209330393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209332893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209335393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209337893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209340393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209342893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209345393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209345393.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209347893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209350393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209352893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209355393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209357893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209360393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209362893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209365393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209365393.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209367893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209370393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209372893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209375393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209377893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209380393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209382893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209385393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209385393.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209387893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209390393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209392893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209395393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209397893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209400393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209402893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209405393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209405393.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209407893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209410393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209412893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209415393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209417893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209420393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209422893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209425393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209425393.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209427893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209430393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209432893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209435393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209437893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209440393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209442893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209445393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209445393.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209447893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209450393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209452893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209455393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209457893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209460393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209462893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209465393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209465393.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209467893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209470393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209472893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209475393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209477893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209480393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209482893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209485393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209485393.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209487893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209490393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209492893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209495393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209497893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209500393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209502893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209505393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209505393.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209507893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209510393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209512893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209515393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209517893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209520393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209522893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209525393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209525393.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209527893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209530393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209532893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209535393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209537893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209540393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209542893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209545393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209545393.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209547893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209550393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209552893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209555393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209557893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209560393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209562893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209565393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209567893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209570393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209572893.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209575393.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.main: at time 209597893.0 ps INFO: Sync On Die Termination = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209635393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209950393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209965393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 209985393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 209997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 210055393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 210950393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 210965393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 210985393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 210997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211055393.0 ps INFO: Precharge bank 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211590393.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211605393.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211625393.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211645393.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211665393.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211685393.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = XXXX
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211705393.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211725393.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211745393.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211765393.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211785393.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211805393.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211825393.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211845393.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211865393.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211885393.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211897893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211900393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211902893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211905393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211905393.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211907893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211910393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211912893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211915393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211917893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211920393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211922893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211925393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211925393.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211927893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211930393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211932893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211935393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211937893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211940393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211942893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211945393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211945393.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211947893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211950393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211952893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211955393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211957893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211960393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211962893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211965393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211965393.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211967893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211970393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211972893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211975393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211977893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211980393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211982893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211985393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 211985393.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211987893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211990393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211992893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211995393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 211997893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212000393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212002893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212005393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212005393.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212007893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212010393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212012893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212015393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212017893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212020393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212022893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212025393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212025393.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212027893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212030393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212032893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212035393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212037893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212040393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212042893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212045393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212045393.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212047893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212050393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212052893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212055393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212057893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212060393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212062893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212065393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212065393.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212067893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212070393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212072893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212075393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212077893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212080393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212082893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212085393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212085393.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212087893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212090393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212092893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212095393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212097893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212100393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212102893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212105393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212105393.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212107893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212110393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212112893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212115393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212117893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212120393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212122893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212125393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212125393.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212127893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212130393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212132893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212135393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212137893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212140393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212142893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212145393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212145393.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212147893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212150393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212152893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212155393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212157893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212160393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212162893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212165393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212165393.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212167893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212170393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212172893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212175393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212177893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212180393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212182893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212185393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212185393.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212187893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212190393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212192893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212195393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212197893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212200393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212202893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212205393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212205393.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212207893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212210393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212212893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212215393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212217893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212220393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212222893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212225393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212225393.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212227893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212230393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212232893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212235393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212237893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212240393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212242893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212245393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212245393.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212247893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212250393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212252893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212255393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212257893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212260393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212262893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212265393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212265393.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212267893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212270393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212272893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212275393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212277893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212280393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212282893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212285393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212285393.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212287893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212290393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212292893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212295393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212297893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212300393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212302893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212305393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212305393.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212307893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212310393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212312893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212315393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212317893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212320393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212322893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212325393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212325393.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212327893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212330393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212332893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212335393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212337893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212340393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212342893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212345393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212345393.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212347893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212350393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212352893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212355393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212357893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212360393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212362893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212365393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212365393.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212367893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212370393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212372893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212375393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212377893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212380393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212382893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212385393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212385393.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212387893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212390393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212392893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212395393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212397893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212400393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212402893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212405393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212405393.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212407893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212410393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212412893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212415393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212417893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212420393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212422893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212425393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212425393.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212427893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212430393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212432893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212435393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212437893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212440393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212442893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212445393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212445393.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212447893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212450393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212452893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212455393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212457893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212460393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212462893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212465393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212465393.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212467893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212470393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212472893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212475393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212477893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212480393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212482893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212485393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212485393.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212487893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212490393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212492893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212495393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212497893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212500393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212502893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212505393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212505393.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212507893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212510393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212512893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212515393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212517893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212520393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212522893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212525393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212525393.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212527893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212530393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212532893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212535393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212537893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212540393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212542893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212545393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212545393.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212547893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212550393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212552893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212555393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212557893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212560393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212562893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212565393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212565393.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212567893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212570393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212572893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212575393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212577893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212580393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212582893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212585393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212585393.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212587893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212590393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212592893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212595393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212597893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212600393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212602893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212605393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212605393.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212607893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212610393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212612893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212615393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212617893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212620393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212622893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212625393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212625393.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212627893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212630393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212632893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212635393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212637893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212640393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212642893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212645393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212645393.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212647893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212650393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212652893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212655393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212657893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212660393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212662893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212665393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212665393.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212667893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212670393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212672893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212675393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212677893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212680393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212682893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212685393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212685393.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212687893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212690393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212692893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212695393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212697893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212700393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212702893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212705393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212705393.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212707893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212710393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212712893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212715393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212717893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212720393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212722893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212725393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212725393.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212727893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212730393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212732893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212735393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212737893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212740393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212742893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212745393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212745393.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212747893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212750393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212752893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212755393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212757893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212760393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212762893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212765393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212765393.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212767893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212770393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212772893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212775393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212777893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212780393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212782893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212785393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212785393.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212787893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212790393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212792893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212795393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212797893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212800393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212802893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212805393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212805393.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212807893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212810393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212812893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212815393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212817893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212820393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212822893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212825393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212825393.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212827893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212830393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212832893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212835393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212837893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212840393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212842893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212845393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212845393.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212847893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212850393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212852893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212855393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212857893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212860393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212862893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212865393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212865393.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212867893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212870393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212872893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212875393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212877893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212880393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212882893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212885393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212887893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212890393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212892893.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.data_task: at time 212895393.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr2.cmd_task: at time 212935393.0 ps INFO: Precharge bank 0
TEST FAILED: DATA ERROR
$finish called at time : 213855 ns : File "E:/Basys3/DDR2_test/DDR2_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" Line 569
run: Time (s): cpu = 00:01:15 ; elapsed = 00:07:37 . Memory (MB): peak = 2028.973 ; gain = 4.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2055.520 ; gain = 0.000
create_project I2C E:/Basys3/I2C -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
file mkdir E:/Basys3/I2C/I2C.srcs/sources_1/new
close [ open E:/Basys3/I2C/I2C.srcs/sources_1/new/I2C.v w ]
add_files E:/Basys3/I2C/I2C.srcs/sources_1/new/I2C.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir E:/Basys3/I2C/I2C.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'I2C' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj I2C_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sources_1/new/I2C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_behav xil_defaultlib.I2C xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot I2C_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {E:/Basys3/I2C/I2C.sim/sim_1/behav} -int_os_type 64 -int_debug_mode 0}"
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:69]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:71]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:77]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:69]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:71]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] sda is not declared [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:77]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.520 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.520 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Basys3/I2C/I2C.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 10c330aa1e83407db754083dcc883dc5 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Basys3/I2C/I2C.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
set_property ip_repo_paths  E:/Basys3/74_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Basys3/74_IP'.
update_ip_catalog -delete_ip xilinx.com:user:counter_74LS161:1.0 -repo_path e:/Basys3/74_IP
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:counter_74LS161:1.0' from repository 'e:/Basys3/74_IP' at e:/Basys3/74_IP.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Basys3/74_IP'
set_property ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
current_project MIPS_CPU
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 25 18:08:07 2016...
