Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  2 21:56:43 2020
| Host         : LAPTOP-MNNJTF3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: input_handler_mod/kh/data_clk_db/clean_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1134 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.398        0.000                      0                 2748        0.035        0.000                      0                 2748        3.000        0.000                       0                  1140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100mhz                   {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz          3.398        0.000                      0                 2748        0.168        0.000                      0                 2748        7.192        0.000                       0                  1136  
  clkfbout_clk_wiz_65mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz_1        3.400        0.000                      0                 2748        0.168        0.000                      0                 2748        7.192        0.000                       0                  1136  
  clkfbout_clk_wiz_65mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65mhz_clk_wiz_65mhz_1  clk_65mhz_clk_wiz_65mhz          3.398        0.000                      0                 2748        0.035        0.000                      0                 2748  
clk_65mhz_clk_wiz_65mhz    clk_65mhz_clk_wiz_65mhz_1        3.398        0.000                      0                 2748        0.035        0.000                      0                 2748  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel_rep__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel_rep__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel_rep__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 waveform_sel_mod/last_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            waveform_sel_mod/instrument_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.564    -0.600    waveform_sel_mod/clk_65mhz
    SLICE_X52Y96         FDRE                                         r  waveform_sel_mod/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  waveform_sel_mod/last_signal_reg/Q
                         net (fo=1, routed)           0.086    -0.374    waveform_sel_mod/last_signal
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.329 r  waveform_sel_mod/instrument_i_1/O
                         net (fo=1, routed)           0.000    -0.329    waveform_sel_mod/instrument_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.834    -0.839    waveform_sel_mod/clk_65mhz
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.496    waveform_sel_mod/instrument_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.558    -0.606    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X62Y113        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  display_mod/blob_trngWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.360    pixel[10]
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.827    -0.845    clk_65mhz
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.057    -0.536    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.050    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_7
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.442ns (79.241%)  route 0.116ns (20.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.039    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_5
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.875    -0.798    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.361    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  db_btnd/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    db_btnd/count_reg[12]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    db_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.874    -0.799    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.548    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.365    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  db_btnd/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    db_btnd/count_reg[12]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    db_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.638%)  route 0.109ns (34.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.557    -0.607    display_mod/blob_sineWaveform/clk_65mhz
    SLICE_X60Y112        FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  display_mod/blob_sineWaveform/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.334    display_mod/blob_trngwave_selection/pixel_out_reg[11][4]
    SLICE_X61Y114        LUT5 (Prop_lut5_I2_O)        0.045    -0.289 r  display_mod/blob_trngwave_selection/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.289    display_mod/blob_trngWaveform/D[4]
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.826    -0.847    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.092    -0.501    display_mod/blob_trngWaveform/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.467ns (80.131%)  route 0.116ns (19.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.014 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.014    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_6
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     track_0/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     track_0/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     track_0/sel_rep__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     track_0/sel_rep__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     track_1/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     track_1/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     track_0/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     track_0/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     track_0/sel_rep__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     track_0/sel_rep__4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y89     track_1/toneC5/phase_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y89     track_1/toneC5/phase_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     input_handler_mod/notes_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     input_handler_mod/notes_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     input_handler_mod/notes_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     input_handler_mod/notes_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     input_handler_mod/notes_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     input_handler_mod/notes_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y95     input_handler_mod/notes_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     input_handler_mod/notes_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y67     track_0/toneGs/phase_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y67     track_0/toneGs/phase_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y88     sample_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz_1
  To Clock:  clk_65mhz_clk_wiz_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.130    14.342    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.574    track_1/sel__2
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.130    14.342    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.574    track_1/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.130    14.264    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.490    track_1/sel__3
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.130    14.264    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.490    track_1/sel_rep__3
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.553    track_0/sel__5
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.553    track_0/sel_rep__5
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.130    14.258    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.490    track_0/sel__2
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.130    14.258    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.490    track_0/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.130    14.252    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.455    track_1/sel__1
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.130    14.252    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.455    track_1/sel_rep__1
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 waveform_sel_mod/last_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            waveform_sel_mod/instrument_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.564    -0.600    waveform_sel_mod/clk_65mhz
    SLICE_X52Y96         FDRE                                         r  waveform_sel_mod/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  waveform_sel_mod/last_signal_reg/Q
                         net (fo=1, routed)           0.086    -0.374    waveform_sel_mod/last_signal
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.329 r  waveform_sel_mod/instrument_i_1/O
                         net (fo=1, routed)           0.000    -0.329    waveform_sel_mod/instrument_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.834    -0.839    waveform_sel_mod/clk_65mhz
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.496    waveform_sel_mod/instrument_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.558    -0.606    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X62Y113        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  display_mod/blob_trngWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.360    pixel[10]
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.827    -0.845    clk_65mhz
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.057    -0.536    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.050    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_7
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.442ns (79.241%)  route 0.116ns (20.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.039    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_5
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.875    -0.798    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.361    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  db_btnd/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    db_btnd/count_reg[12]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    db_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.874    -0.799    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.548    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.365    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  db_btnd/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    db_btnd/count_reg[12]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    db_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.638%)  route 0.109ns (34.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.557    -0.607    display_mod/blob_sineWaveform/clk_65mhz
    SLICE_X60Y112        FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  display_mod/blob_sineWaveform/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.334    display_mod/blob_trngwave_selection/pixel_out_reg[11][4]
    SLICE_X61Y114        LUT5 (Prop_lut5_I2_O)        0.045    -0.289 r  display_mod/blob_trngwave_selection/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.289    display_mod/blob_trngWaveform/D[4]
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.826    -0.847    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.092    -0.501    display_mod/blob_trngWaveform/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.467ns (80.131%)  route 0.116ns (19.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.014 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.014    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_6
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    input_handler_mod/kh/data_db/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     track_0/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     track_0/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     track_0/sel_rep__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     track_0/sel_rep__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     track_1/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     track_1/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     track_0/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     track_0/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     track_0/sel_rep__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     track_0/sel_rep__4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y89     track_1/toneC5/phase_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y89     track_1/toneC5/phase_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     input_handler_mod/notes_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     input_handler_mod/notes_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     input_handler_mod/notes_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     input_handler_mod/notes_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y94     input_handler_mod/notes_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     input_handler_mod/notes_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y95     input_handler_mod/notes_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     input_handler_mod/notes_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y67     track_0/toneGs/phase_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y67     track_0/toneGs/phase_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y88     sample_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y83     track_0/toneC/phase_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y71     track_0/toneGs/phase_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz_1
  To Clock:  clkfbout_clk_wiz_65mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz_1
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel_rep__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel_rep__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel_rep__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 waveform_sel_mod/last_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            waveform_sel_mod/instrument_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.564    -0.600    waveform_sel_mod/clk_65mhz
    SLICE_X52Y96         FDRE                                         r  waveform_sel_mod/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  waveform_sel_mod/last_signal_reg/Q
                         net (fo=1, routed)           0.086    -0.374    waveform_sel_mod/last_signal
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.329 r  waveform_sel_mod/instrument_i_1/O
                         net (fo=1, routed)           0.000    -0.329    waveform_sel_mod/instrument_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.834    -0.839    waveform_sel_mod/clk_65mhz
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.364    waveform_sel_mod/instrument_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.558    -0.606    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X62Y113        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  display_mod/blob_trngWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.360    pixel[10]
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.827    -0.845    clk_65mhz
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.057    -0.404    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.050    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_7
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.442ns (79.241%)  route 0.116ns (20.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.039    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_5
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.875    -0.798    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.132    -0.411    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.228    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  db_btnd/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    db_btnd/count_reg[12]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    db_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.874    -0.799    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.132    -0.415    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.232    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  db_btnd/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    db_btnd/count_reg[12]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    db_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.638%)  route 0.109ns (34.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.557    -0.607    display_mod/blob_sineWaveform/clk_65mhz
    SLICE_X60Y112        FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  display_mod/blob_sineWaveform/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.334    display_mod/blob_trngwave_selection/pixel_out_reg[11][4]
    SLICE_X61Y114        LUT5 (Prop_lut5_I2_O)        0.045    -0.289 r  display_mod/blob_trngwave_selection/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.289    display_mod/blob_trngWaveform/D[4]
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.826    -0.847    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    display_mod/blob_trngWaveform/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.467ns (80.131%)  route 0.116ns (19.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.014 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.014    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_6
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y32         RAMB18E1                                     r  track_1/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.945ns (26.802%)  route 8.043ns (73.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.176     6.132    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  track_sel_mod/phase0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     6.256    track_1/toneFs/phase0_carry__0_0[0]
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.788 r  track_1/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    track_1/toneFs/phase0_carry_n_0
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  track_1/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.911    track_1/toneFs/phase0_carry__0_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  track_1/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    track_1/toneFs/phase0_carry__1_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  track_1/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.139    track_1/toneFs/phase0_carry__2_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  track_1/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.253    track_1/toneFs/phase0_carry__3_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  track_1/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.367    track_1/toneFs/phase0_carry__4_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  track_1/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.481    track_1/toneFs/phase0_carry__5_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.815 r  track_1/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           1.199     9.014    track_1/toneFs/phase0_carry__6_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I0_O)        0.331     9.345 r  track_1/toneFs/sel_rep__2_i_10__0/O
                         net (fo=2, routed)           0.829    10.174    track_1/toneFs_n_32
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.621    13.985    track_1/clk_65mhz
    RAMB18_X2Y33         RAMB18E1                                     r  track_1/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    13.572    track_1/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y35         RAMB18E1                                     r  track_1/sel__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.821ns (26.687%)  route 7.750ns (73.313%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.029     5.985    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  track_sel_mod/phase0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     6.109    track_1/toneGs/phase0_carry__0_0[0]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.622 r  track_1/toneGs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.622    track_1/toneGs/phase0_carry_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  track_1/toneGs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.739    track_1/toneGs/phase0_carry__0_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  track_1/toneGs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.856    track_1/toneGs/phase0_carry__1_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  track_1/toneGs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.973    track_1/toneGs/phase0_carry__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  track_1/toneGs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.090    track_1/toneGs/phase0_carry__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  track_1/toneGs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.207    track_1/toneGs/phase0_carry__4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  track_1/toneGs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.324    track_1/toneGs/phase0_carry__5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  track_1/toneGs/phase0_carry__6/O[0]
                         net (fo=1, routed)           1.056     8.599    track_1/toneGs/phase0_carry__6_n_7
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.323     8.922 r  track_1/toneGs/sel_rep__3_i_12__0/O
                         net (fo=2, routed)           0.835     9.757    track_1/toneGs_n_37
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.543    13.907    track_1/clk_65mhz
    RAMB18_X1Y34         RAMB18E1                                     r  track_1/sel_rep__3/CLKBWRCLK
                         clock pessimism              0.487    14.394    
                         clock uncertainty           -0.132    14.262    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    13.488    track_1/sel_rep__3
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y26         RAMB18E1                                     r  track_0/sel__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 2.472ns (23.345%)  route 8.117ns (76.655%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         3.882     3.524    track_sel_mod/led_OBUF[1]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  track_sel_mod/phase[3]_i_2__6/O
                         net (fo=120, routed)         2.666     6.314    track_sel_mod/octave_to_play[0][3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     6.438 r  track_sel_mod/phase0_carry_i_3__10/O
                         net (fo=1, routed)           0.000     6.438    track_0/toneC5/phase0_carry__0_0[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.971 r  track_0/toneC5/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    track_0/toneC5/phase0_carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  track_0/toneC5/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    track_0/toneC5/phase0_carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  track_0/toneC5/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    track_0/toneC5/phase0_carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  track_0/toneC5/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    track_0/toneC5/phase0_carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  track_0/toneC5/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.439    track_0/toneC5/phase0_carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  track_0/toneC5/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.556    track_0/toneC5/phase0_carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.871 r  track_0/toneC5/phase0_carry__5/O[3]
                         net (fo=1, routed)           0.819     8.690    track_0/toneC5/phase0_carry__5_n_4
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.335     9.025 r  track_0/toneC5/sel_rep__5_i_2/O
                         net (fo=2, routed)           0.750     9.775    track_0/toneC5_n_30
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.550    13.914    track_0/clk_65mhz
    RAMB18_X0Y27         RAMB18E1                                     r  track_0/sel_rep__5/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    13.551    track_0/sel_rep__5
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y33         RAMB18E1                                     r  track_0/sel__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_0/sel_rep__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 2.715ns (25.911%)  route 7.763ns (74.089%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[1]/Q
                         net (fo=139, routed)         4.659     4.301    track_sel_mod/led_OBUF[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.150     4.451 r  track_sel_mod/phase0_carry_i_7/O
                         net (fo=64, routed)          1.442     5.893    track_sel_mod/phase0_carry_i_7_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.326     6.219 r  track_sel_mod/phase0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.219    track_1/toneAs/S[1]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.769 r  track_1/toneAs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.769    track_1/toneAs/phase0_carry_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  track_1/toneAs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.892    track_1/toneAs/phase0_carry__0_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  track_1/toneAs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.006    track_1/toneAs/phase0_carry__1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  track_1/toneAs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.120    track_1/toneAs/phase0_carry__2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  track_1/toneAs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.234    track_1/toneAs/phase0_carry__3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  track_1/toneAs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.348    track_1/toneAs/phase0_carry__4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  track_1/toneAs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.823     8.505    track_1/toneAs/sel__5[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.329     8.834 r  track_1/toneAs/sel_rep__2_i_15/O
                         net (fo=2, routed)           0.831     9.664    track_0/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.537    13.901    track_0/clk_65mhz
    RAMB18_X1Y32         RAMB18E1                                     r  track_0/sel_rep__2/CLKBWRCLK
                         clock pessimism              0.487    14.388    
                         clock uncertainty           -0.132    14.256    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    13.488    track_0/sel_rep__2
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y31         RAMB18E1                                     r  track_1/sel__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 track_sel_mod/track_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            track_1/sel_rep__1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.827ns (27.116%)  route 7.599ns (72.884%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.726    -0.814    track_sel_mod/clk_65mhz
    SLICE_X3Y99          FDRE                                         r  track_sel_mod/track_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  track_sel_mod/track_reg[0]/Q
                         net (fo=140, routed)         3.971     3.613    track_sel_mod/led_OBUF[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I1_O)        0.152     3.765 f  track_sel_mod/phase0_carry__6_i_5/O
                         net (fo=102, routed)         0.859     4.624    track_sel_mod/phase0_carry__6_i_5_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  track_sel_mod/phase[2]_i_3__5/O
                         net (fo=57, routed)          1.182     6.138    track_sel_mod/phase[2]_i_3__5_n_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  track_sel_mod/phase0_carry_i_4__18/O
                         net (fo=1, routed)           0.000     6.262    track_1/toneE/phase0_carry__0_0[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.794 r  track_1/toneE/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    track_1/toneE/phase0_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  track_1/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    track_1/toneE/phase0_carry__0_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  track_1/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    track_1/toneE/phase0_carry__1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  track_1/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.145    track_1/toneE/phase0_carry__2_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  track_1/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.259    track_1/toneE/phase0_carry__3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  track_1/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.373    track_1/toneE/phase0_carry__4_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  track_1/toneE/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.487    track_1/toneE/phase0_carry__5_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  track_1/toneE/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.990     8.700    track_1/toneE/phase0_carry__6_n_7
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.325     9.025 r  track_1/toneE/sel_rep__1_i_12__0/O
                         net (fo=2, routed)           0.587     9.612    track_1/toneE_n_35
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        1.531    13.895    track_1/clk_65mhz
    RAMB18_X1Y30         RAMB18E1                                     r  track_1/sel_rep__1/CLKBWRCLK
                         clock pessimism              0.487    14.382    
                         clock uncertainty           -0.132    14.250    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.453    track_1/sel_rep__1
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 waveform_sel_mod/last_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            waveform_sel_mod/instrument_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.564    -0.600    waveform_sel_mod/clk_65mhz
    SLICE_X52Y96         FDRE                                         r  waveform_sel_mod/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  waveform_sel_mod/last_signal_reg/Q
                         net (fo=1, routed)           0.086    -0.374    waveform_sel_mod/last_signal
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.329 r  waveform_sel_mod/instrument_i_1/O
                         net (fo=1, routed)           0.000    -0.329    waveform_sel_mod/instrument_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.834    -0.839    waveform_sel_mod/clk_65mhz
    SLICE_X53Y96         FDRE                                         r  waveform_sel_mod/instrument_reg/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.364    waveform_sel_mod/instrument_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.558    -0.606    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X62Y113        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  display_mod/blob_trngWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.360    pixel[10]
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.827    -0.845    clk_65mhz
    SLICE_X63Y113        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.057    -0.404    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.050    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_7
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.442ns (79.241%)  route 0.116ns (20.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.039    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_5
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.875    -0.798    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.132    -0.411    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.228    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  db_btnd/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    db_btnd/count_reg[12]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    db_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.865%)  route 0.197ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.597    -0.567    display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y43         RAMB18E1                                     r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.363 r  display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.197    -0.166    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.874    -0.799    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.132    -0.415    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.232    display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 db_btnd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    db_btnd/clk_65mhz
    SLICE_X48Y97         FDRE                                         r  db_btnd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  db_btnd/count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.323    db_btnd/count_reg[2]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.163 r  db_btnd/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.163    db_btnd/count_reg[0]_i_2__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  db_btnd/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.124    db_btnd/count_reg[4]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  db_btnd/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.084    db_btnd/count_reg[8]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  db_btnd/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    db_btnd/count_reg[12]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    db_btnd/clk_65mhz
    SLICE_X48Y100        FDRE                                         r  db_btnd/count_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    db_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.638%)  route 0.109ns (34.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.557    -0.607    display_mod/blob_sineWaveform/clk_65mhz
    SLICE_X60Y112        FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  display_mod/blob_sineWaveform/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.334    display_mod/blob_trngwave_selection/pixel_out_reg[11][4]
    SLICE_X61Y114        LUT5 (Prop_lut5_I2_O)        0.045    -0.289 r  display_mod/blob_trngwave_selection/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.289    display_mod/blob_trngWaveform/D[4]
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.826    -0.847    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X61Y114        FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    display_mod/blob_trngWaveform/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.467ns (80.131%)  route 0.116ns (19.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.567    -0.597    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y98         FDRE                                         r  input_handler_mod/kh/data_db/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  input_handler_mod/kh/data_db/count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.341    input_handler_mod/kh/data_db/count_reg[4]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.144 r  input_handler_mod/kh/data_db/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.144    input_handler_mod/kh/data_db/count_reg[4]_i_1__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  input_handler_mod/kh/data_db/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    input_handler_mod/kh/data_db/count_reg[8]_i_1__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.014 r  input_handler_mod/kh/data_db/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.014    input_handler_mod/kh/data_db/count_reg[12]_i_1__2_n_6
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=1134, routed)        0.832    -0.841    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X47Y100        FDRE                                         r  input_handler_mod/kh/data_db/count_reg[13]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    input_handler_mod/kh/data_db/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.081    





