msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-23 07:01+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlexamplesadvanced-onesmemory_mapped_uart/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:4
msgid "Memory mapped UART"
msgstr "内存映射UART"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:7
msgid "Introduction"
msgstr "简介"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:9
msgid ""
"This example will take the ``UartCtrl`` component implemented in the "
"previous :ref:`example <example_uart>` to create a memory mapped UART "
"controller."
msgstr "此示例将采用先前 :ref:`示例 <example_uart>` 中实现的 ``UartCtrl`` "
"组件来创建内存映射UART控制器。"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:12
msgid "Specification"
msgstr "规范"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:14
msgid "The implementation will be based on the APB3 bus with a RX FIFO."
msgstr "该实现将基于带有RX FIFO的APB3总线。"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:16
msgid "Here is the register mapping table:"
msgstr "这是寄存器映射表："

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:22
msgid "Name"
msgstr "名称"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:23
msgid "Type"
msgstr "类型"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:24
msgid "Access"
msgstr "访问"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:25
msgid "Address"
msgstr "地址"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:26
msgid "Description"
msgstr "描述"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:27
msgid "clockDivider"
msgstr "clockDivider"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:28
msgid "UInt"
msgstr "UInt"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:29
#: ones/memory_mapped_uart.rst:34
msgid "RW"
msgstr "RW"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:30
msgid "0"
msgstr "0"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:31
msgid "Set the UartCtrl clock divider"
msgstr "设置UartCtrl时钟分频器"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:32
msgid "frame"
msgstr "frame"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:33
msgid "UartCtrlFrameConfig"
msgstr "UartCtrlFrameConfig"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:35
msgid "4"
msgstr "4"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:36
msgid "Set the dataLength, the parity and the stop bit configuration"
msgstr "设置数据长度、奇偶校验和停止位配置"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:37
msgid "writeCmd"
msgstr "writeCmd"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:38
msgid "Bits"
msgstr "位"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:39
msgid "W"
msgstr "W"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:40
#: ones/memory_mapped_uart.rst:45
msgid "8"
msgstr "8"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:41
msgid "Send a write command to UartCtrl"
msgstr "向UartCtrl发送写命令"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:42
msgid "writeBusy"
msgstr "writeBusy"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:43
msgid "Bool"
msgstr "Bool"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:44
#: ones/memory_mapped_uart.rst:49
msgid "R"
msgstr "R"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:46
msgid "Bit 0 => zero when a new writeCmd can be sent"
msgstr "当可以发送新的writeCmd时，位0 => 0"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:47
msgid "read"
msgstr "read"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:48
msgid "Bool / Bits"
msgstr "Bool / Bits"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:50
msgid "12"
msgstr "12"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst
msgid "Bits 7 downto 0 => rx payload"
msgstr "位7到0 => rx payload"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst
msgid "Bit 31 => rx payload valid"
msgstr "位31 => rx payload valid"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:56
msgid "Implementation"
msgstr "实现"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:58
msgid ""
"For this implementation, the Apb3SlaveFactory tool will be used. It allows "
"you to define a APB3 slave with a nice syntax. You can find the "
"documentation of this tool :ref:`there <bus_slave_factory>`."
msgstr ""
"此实现将使用Apb3SlaveFactory工具。它允许您使用良好的语法定义APB3从端。"
"您可以在 :ref:`这里 <bus_slave_factory>` 找到该工具的文档。"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:60
msgid ""
"First, we just need to define the ``Apb3Config`` that will be used for the "
"controller. It is defined in a Scala object as a function to be able to get "
"it from everywhere."
msgstr "首先，我们只需要定义控制器要使用的 ``Apb3Config``。它在Scala "
"object中被定义为一个函数，以便能够从任何地方获取它。"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst:67
msgid ""
"Then we can define a ``Apb3UartCtrl`` component which instantiates a "
"``UartCtrl`` and creates the memory mapping logic between it and the APB3 "
"bus:"
msgstr ""
"然后我们可以定义一个 ``Apb3UartCtrl`` 组件，该组件实例化了一个 ``UartCtrl`` "
"并在它和APB3总线之间创建内存映射逻辑："

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst
msgid "Yes, that's all it takes. It's also synthesizable."
msgstr "是的，仅此而已。它同样是可综合的。"

#: ../../source/SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst
msgid ""
"The Apb3SlaveFactory tool is not something hard-coded into the SpinalHDL "
"compiler. It's something implemented with SpinalHDL regular hardware "
"description syntax."
msgstr "Apb3SlaveFactory工具不是硬编码到SpinalHDL编译器中的东西。它是使用SpinalHDL常"
"规的硬件描述语法实现的。"
