{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 140 -y 400 -defaultsOSRD -pinDir clk_in left -pinY clk_in 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir sys_clk right -pinY sys_clk 0R -pinBusDir sys_resetn right -pinBusY sys_resetn 20R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 400 -y 340 -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 3 -x 680 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axi_revision -pg 1 -lvl 4 -x 990 -y 520 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst system_ila_1 -pg 1 -lvl 7 -x 2000 -y 60 -swap {6 0 1 2 3 4 5 8 7} -defaultsOSRD -pinDir clk left -pinY clk 120L -pinBusDir probe0 left -pinBusY probe0 0L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 60L -pinBusDir probe4 left -pinBusY probe4 80L -pinBusDir probe5 left -pinBusY probe5 100L -pinBusDir probe6 left -pinBusY probe6 340L -pinBusDir probe7 left -pinBusY probe7 140L
preplace inst debug_qspi -pg 1 -lvl 6 -x 1800 -y 240 -swap {4 2 0 1 3 5} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 60L -pinBusDir probe4 left -pinBusY probe4 100L
preplace inst axi_qspi_iface -pg 1 -lvl 4 -x 990 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir qspi_req_out right -pinBusY qspi_req_out 20R -pinBusDir qspi_rsp_in right -pinBusY qspi_rsp_in 0R
preplace inst qspi_manager -pg 1 -lvl 5 -x 1380 -y 60 -swap {0 1 2 3 4 5 6 7 15 9 14 12 11 8 13 10} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinBusDir dbg_qspi_cmd right -pinBusY dbg_qspi_cmd 0R -pinBusDir dbg_qspi_bankmap right -pinBusY dbg_qspi_bankmap 20R -pinBusDir dbg_qspi_addr right -pinBusY dbg_qspi_addr 40R -pinBusDir dbg_qspi_wdata right -pinBusY dbg_qspi_wdata 60R -pinBusDir dbg_qspi_start right -pinBusY dbg_qspi_start 80R -pinBusDir dbg_qspi_rdata right -pinBusY dbg_qspi_rdata 100R -pinBusDir dbg_qspi_idle right -pinBusY dbg_qspi_idle 240R -pinBusDir qspi_req_in left -pinBusY qspi_req_in 40L -pinBusDir qspi_rsp_out right -pinBusY qspi_rsp_out 220R -pinBusDir mosi right -pinBusY mosi 180R -pinBusDir miso right -pinBusY miso 160R -pinDir sck right -pinY sck 120R -pinDir hcsn right -pinY hcsn 200R -pinDir bcsn right -pinY bcsn 140R
preplace netloc axi_qspi_iface_0_qspi_req_out 1 4 1 1180 100n
preplace netloc clk_in1_0_1 1 0 1 NJ 400
preplace netloc ext_reset_in_0_1 1 0 1 NJ 420
preplace netloc qspi_manager_qspi_rsp_out 1 4 3 N 380 1600 400 1890
preplace netloc source_100mhz_sys_clk 1 1 6 260 280 520 300 840 300 1160 460 1680 180 N
preplace netloc source_100mhz_sys_resetn 1 1 4 280 430 540 320 820 320 1140
preplace netloc qspi_manager_mosi 1 5 1 1640 220n
preplace netloc qspi_manager_sck 1 5 1 1660 180n
preplace netloc qspi_manager_bcsn 1 5 1 1700 200n
preplace netloc qspi_manager_hcsn 1 5 1 1620 260n
preplace netloc qspi_manager_dbg_qspi_cmd 1 5 2 NJ 60 N
preplace netloc qspi_manager_dbg_qspi_bankmap 1 5 2 NJ 80 N
preplace netloc qspi_manager_dbg_qspi_addr 1 5 2 NJ 100 N
preplace netloc qspi_manager_dbg_qspi_wdata 1 5 2 NJ 120 N
preplace netloc qspi_manager_dbg_qspi_start 1 5 2 NJ 140 N
preplace netloc qspi_manager_dbg_qspi_rdata 1 5 2 NJ 160 N
preplace netloc qspi_manager_dbg_qspi_idle 1 5 2 1580J 420 1910
preplace netloc axi_uartlite_UART 1 0 2 NJ 340 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 N 520
preplace netloc system_interconnect_M01_AXI 1 3 1 N 380
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 380
levelinfo -pg 1 0 140 400 680 990 1380 1800 2000 2090
pagesize -pg 1 -db -bbox -sgen -150 0 2090 620
",
   "No Loops_ScaleFactor":"0.701613",
   "No Loops_TopLeft":"-143,-205",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"4"
}
