IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.69        Core1: 29.88        
Core2: 33.65        Core3: 21.11        
Core4: 16.52        Core5: 31.10        
Core6: 33.28        Core7: 45.99        
Core8: 44.63        Core9: 32.88        
Core10: 16.93        Core11: 26.29        
Core12: 37.18        Core13: 19.92        
Core14: 39.01        Core15: 35.20        
Core16: 28.85        Core17: 40.10        
Core18: 29.05        Core19: 25.10        
Core20: 30.57        Core21: 43.20        
Core22: 17.48        Core23: 21.41        
Core24: 43.40        Core25: 25.78        
Core26: 25.28        Core27: 21.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 27.41
DDR read Latency(ns)
Socket0: 302.61
Socket1: 254.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.46        Core1: 35.47        
Core2: 31.95        Core3: 35.41        
Core4: 17.56        Core5: 34.96        
Core6: 30.31        Core7: 36.94        
Core8: 48.51        Core9: 34.47        
Core10: 17.97        Core11: 32.96        
Core12: 47.28        Core13: 31.88        
Core14: 43.55        Core15: 37.59        
Core16: 28.58        Core17: 53.67        
Core18: 28.79        Core19: 29.96        
Core20: 29.07        Core21: 52.28        
Core22: 18.87        Core23: 33.37        
Core24: 42.40        Core25: 34.83        
Core26: 26.16        Core27: 35.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 38.34
DDR read Latency(ns)
Socket0: 394.42
Socket1: 210.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.98        Core1: 34.24        
Core2: 30.22        Core3: 34.98        
Core4: 17.80        Core5: 31.36        
Core6: 29.71        Core7: 36.75        
Core8: 33.37        Core9: 34.51        
Core10: 17.57        Core11: 33.11        
Core12: 37.45        Core13: 30.54        
Core14: 43.45        Core15: 35.90        
Core16: 27.92        Core17: 54.44        
Core18: 29.10        Core19: 30.22        
Core20: 27.23        Core21: 52.97        
Core22: 18.77        Core23: 33.20        
Core24: 41.17        Core25: 35.69        
Core26: 26.31        Core27: 34.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.62
Socket1: 38.17
DDR read Latency(ns)
Socket0: 388.15
Socket1: 208.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 33.82        
Core2: 33.18        Core3: 34.96        
Core4: 16.83        Core5: 34.18        
Core6: 29.66        Core7: 36.65        
Core8: 36.39        Core9: 34.21        
Core10: 17.35        Core11: 33.16        
Core12: 35.56        Core13: 31.07        
Core14: 42.90        Core15: 38.41        
Core16: 25.70        Core17: 54.09        
Core18: 27.20        Core19: 31.61        
Core20: 25.95        Core21: 52.52        
Core22: 20.94        Core23: 33.12        
Core24: 45.42        Core25: 33.87        
Core26: 26.25        Core27: 34.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.83
Socket1: 38.00
DDR read Latency(ns)
Socket0: 424.41
Socket1: 203.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.17        Core1: 34.81        
Core2: 34.30        Core3: 43.00        
Core4: 17.42        Core5: 34.16        
Core6: 29.27        Core7: 44.60        
Core8: 44.69        Core9: 35.00        
Core10: 16.91        Core11: 34.75        
Core12: 47.75        Core13: 35.87        
Core14: 44.26        Core15: 38.98        
Core16: 24.97        Core17: 61.96        
Core18: 26.10        Core19: 32.79        
Core20: 26.32        Core21: 44.09        
Core22: 18.53        Core23: 37.75        
Core24: 43.52        Core25: 40.74        
Core26: 25.29        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.94
Socket1: 42.09
DDR read Latency(ns)
Socket0: 476.84
Socket1: 205.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.92        Core1: 36.55        
Core2: 31.25        Core3: 43.14        
Core4: 17.18        Core5: 32.43        
Core6: 29.18        Core7: 44.84        
Core8: 39.68        Core9: 35.90        
Core10: 17.31        Core11: 35.62        
Core12: 50.40        Core13: 36.03        
Core14: 44.25        Core15: 38.55        
Core16: 25.48        Core17: 64.61        
Core18: 26.69        Core19: 32.37        
Core20: 25.38        Core21: 44.91        
Core22: 19.01        Core23: 36.45        
Core24: 43.60        Core25: 42.19        
Core26: 25.17        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.95
Socket1: 42.47
DDR read Latency(ns)
Socket0: 477.70
Socket1: 208.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.94        Core1: 29.16        
Core2: 32.65        Core3: 27.04        
Core4: 22.14        Core5: 38.39        
Core6: 29.30        Core7: 35.29        
Core8: 42.01        Core9: 43.36        
Core10: 22.20        Core11: 38.90        
Core12: 34.74        Core13: 41.32        
Core14: 39.38        Core15: 37.68        
Core16: 21.25        Core17: 23.59        
Core18: 37.35        Core19: 31.16        
Core20: 23.00        Core21: 41.60        
Core22: 22.69        Core23: 23.12        
Core24: 44.32        Core25: 24.47        
Core26: 34.52        Core27: 28.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.34
Socket1: 30.03
DDR read Latency(ns)
Socket0: 241.76
Socket1: 265.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.38        Core1: 29.33        
Core2: 31.36        Core3: 22.83        
Core4: 21.92        Core5: 41.58        
Core6: 30.31        Core7: 42.30        
Core8: 51.42        Core9: 39.87        
Core10: 23.38        Core11: 37.01        
Core12: 27.47        Core13: 37.40        
Core14: 35.91        Core15: 36.08        
Core16: 20.91        Core17: 20.92        
Core18: 38.67        Core19: 26.83        
Core20: 22.79        Core21: 38.89        
Core22: 23.38        Core23: 20.94        
Core24: 37.71        Core25: 21.33        
Core26: 31.71        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.46
Socket1: 26.88
DDR read Latency(ns)
Socket0: 220.45
Socket1: 293.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 29.22        
Core2: 32.94        Core3: 22.62        
Core4: 23.22        Core5: 42.54        
Core6: 24.48        Core7: 44.41        
Core8: 48.65        Core9: 41.36        
Core10: 24.32        Core11: 36.23        
Core12: 27.24        Core13: 29.93        
Core14: 37.88        Core15: 34.38        
Core16: 23.45        Core17: 23.61        
Core18: 31.51        Core19: 24.71        
Core20: 24.90        Core21: 40.51        
Core22: 25.28        Core23: 23.18        
Core24: 36.98        Core25: 24.47        
Core26: 32.83        Core27: 23.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 27.55
DDR read Latency(ns)
Socket0: 225.66
Socket1: 280.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.95        Core1: 30.39        
Core2: 35.22        Core3: 23.94        
Core4: 26.40        Core5: 49.34        
Core6: 28.20        Core7: 44.92        
Core8: 44.46        Core9: 46.33        
Core10: 27.96        Core11: 38.47        
Core12: 29.15        Core13: 23.95        
Core14: 41.23        Core15: 33.04        
Core16: 25.35        Core17: 24.83        
Core18: 25.75        Core19: 28.78        
Core20: 27.11        Core21: 40.81        
Core22: 27.00        Core23: 25.04        
Core24: 38.40        Core25: 25.62        
Core26: 34.42        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 27.70
DDR read Latency(ns)
Socket0: 223.14
Socket1: 272.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 30.43        
Core2: 32.60        Core3: 24.51        
Core4: 26.07        Core5: 48.77        
Core6: 30.08        Core7: 46.23        
Core8: 47.03        Core9: 42.16        
Core10: 26.87        Core11: 37.86        
Core12: 28.94        Core13: 23.82        
Core14: 37.51        Core15: 31.91        
Core16: 25.94        Core17: 25.30        
Core18: 26.12        Core19: 27.59        
Core20: 26.82        Core21: 40.47        
Core22: 27.15        Core23: 25.42        
Core24: 38.34        Core25: 26.80        
Core26: 33.54        Core27: 24.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.85
Socket1: 28.08
DDR read Latency(ns)
Socket0: 221.80
Socket1: 273.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.08        Core1: 30.21        
Core2: 32.77        Core3: 24.26        
Core4: 26.77        Core5: 48.00        
Core6: 29.25        Core7: 45.08        
Core8: 45.27        Core9: 41.96        
Core10: 28.07        Core11: 38.63        
Core12: 28.36        Core13: 23.98        
Core14: 37.17        Core15: 31.76        
Core16: 25.71        Core17: 25.35        
Core18: 26.57        Core19: 27.21        
Core20: 27.81        Core21: 40.84        
Core22: 27.54        Core23: 25.12        
Core24: 38.87        Core25: 26.28        
Core26: 33.53        Core27: 24.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 27.87
DDR read Latency(ns)
Socket0: 227.56
Socket1: 276.05
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.97        Core1: 34.64        
Core2: 35.76        Core3: 23.00        
Core4: 23.51        Core5: 37.38        
Core6: 25.50        Core7: 46.41        
Core8: 41.33        Core9: 35.81        
Core10: 25.71        Core11: 44.96        
Core12: 35.87        Core13: 25.29        
Core14: 28.87        Core15: 40.33        
Core16: 25.54        Core17: 25.16        
Core18: 20.54        Core19: 37.65        
Core20: 21.45        Core21: 44.48        
Core22: 21.21        Core23: 24.90        
Core24: 37.14        Core25: 26.17        
Core26: 36.95        Core27: 25.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.59
Socket1: 28.36
DDR read Latency(ns)
Socket0: 265.86
Socket1: 242.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.00        Core1: 37.74        
Core2: 34.60        Core3: 22.34        
Core4: 24.71        Core5: 39.60        
Core6: 24.94        Core7: 45.70        
Core8: 46.50        Core9: 37.61        
Core10: 25.00        Core11: 49.88        
Core12: 39.46        Core13: 24.93        
Core14: 28.95        Core15: 39.92        
Core16: 25.04        Core17: 26.93        
Core18: 25.03        Core19: 35.69        
Core20: 28.20        Core21: 43.56        
Core22: 26.68        Core23: 24.92        
Core24: 35.56        Core25: 25.81        
Core26: 35.53        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 28.15
DDR read Latency(ns)
Socket0: 225.81
Socket1: 271.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.17        Core1: 39.55        
Core2: 38.04        Core3: 29.84        
Core4: 20.20        Core5: 36.81        
Core6: 24.07        Core7: 36.27        
Core8: 32.97        Core9: 40.90        
Core10: 19.92        Core11: 71.98        
Core12: 36.52        Core13: 33.89        
Core14: 30.83        Core15: 39.43        
Core16: 20.40        Core17: 58.43        
Core18: 18.97        Core19: 38.93        
Core20: 32.73        Core21: 38.87        
Core22: 19.52        Core23: 34.57        
Core24: 41.77        Core25: 36.30        
Core26: 40.87        Core27: 35.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 36.72
DDR read Latency(ns)
Socket0: 345.19
Socket1: 200.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.88        Core1: 39.80        
Core2: 41.99        Core3: 36.55        
Core4: 22.54        Core5: 37.38        
Core6: 23.44        Core7: 39.35        
Core8: 31.65        Core9: 50.73        
Core10: 22.43        Core11: 72.34        
Core12: 37.23        Core13: 40.39        
Core14: 31.11        Core15: 43.09        
Core16: 22.72        Core17: 44.08        
Core18: 21.82        Core19: 47.00        
Core20: 24.87        Core21: 42.91        
Core22: 22.53        Core23: 40.49        
Core24: 42.99        Core25: 43.38        
Core26: 39.72        Core27: 39.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 40.95
DDR read Latency(ns)
Socket0: 342.97
Socket1: 198.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.81        Core1: 39.16        
Core2: 40.56        Core3: 36.74        
Core4: 23.12        Core5: 37.48        
Core6: 23.55        Core7: 40.77        
Core8: 36.14        Core9: 48.20        
Core10: 23.57        Core11: 75.61        
Core12: 35.21        Core13: 40.60        
Core14: 31.13        Core15: 43.05        
Core16: 22.78        Core17: 41.71        
Core18: 21.90        Core19: 53.36        
Core20: 23.57        Core21: 42.87        
Core22: 22.72        Core23: 40.32        
Core24: 43.19        Core25: 40.46        
Core26: 40.23        Core27: 39.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 40.60
DDR read Latency(ns)
Socket0: 336.09
Socket1: 192.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 38.93        
Core2: 40.32        Core3: 36.73        
Core4: 23.28        Core5: 38.91        
Core6: 22.99        Core7: 39.68        
Core8: 32.50        Core9: 47.60        
Core10: 22.99        Core11: 57.60        
Core12: 36.35        Core13: 41.01        
Core14: 30.03        Core15: 41.91        
Core16: 23.26        Core17: 41.34        
Core18: 22.25        Core19: 48.91        
Core20: 23.21        Core21: 42.62        
Core22: 23.23        Core23: 41.06        
Core24: 42.93        Core25: 41.88        
Core26: 40.90        Core27: 40.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 40.76
DDR read Latency(ns)
Socket0: 337.18
Socket1: 194.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.50        Core1: 37.03        
Core2: 41.15        Core3: 36.91        
Core4: 26.41        Core5: 34.72        
Core6: 37.66        Core7: 35.60        
Core8: 47.44        Core9: 54.64        
Core10: 26.92        Core11: 36.16        
Core12: 39.48        Core13: 34.91        
Core14: 35.23        Core15: 39.34        
Core16: 25.39        Core17: 37.20        
Core18: 25.83        Core19: 30.64        
Core20: 26.69        Core21: 51.92        
Core22: 27.41        Core23: 35.68        
Core24: 35.62        Core25: 35.98        
Core26: 44.90        Core27: 37.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 38.02
DDR read Latency(ns)
Socket0: 286.89
Socket1: 218.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 40.59        
Core2: 38.88        Core3: 37.39        
Core4: 24.56        Core5: 33.45        
Core6: 36.72        Core7: 42.14        
Core8: 47.61        Core9: 61.13        
Core10: 24.22        Core11: 40.57        
Core12: 33.01        Core13: 36.97        
Core14: 32.33        Core15: 37.75        
Core16: 23.22        Core17: 39.78        
Core18: 23.33        Core19: 34.12        
Core20: 24.18        Core21: 44.87        
Core22: 24.20        Core23: 39.17        
Core24: 36.96        Core25: 39.42        
Core26: 49.01        Core27: 43.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.98
Socket1: 40.21
DDR read Latency(ns)
Socket0: 315.18
Socket1: 217.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.01        Core1: 41.71        
Core2: 39.49        Core3: 38.54        
Core4: 23.01        Core5: 32.71        
Core6: 38.18        Core7: 41.38        
Core8: 40.67        Core9: 58.30        
Core10: 23.11        Core11: 42.82        
Core12: 34.17        Core13: 37.99        
Core14: 32.74        Core15: 37.70        
Core16: 21.40        Core17: 43.03        
Core18: 22.02        Core19: 34.84        
Core20: 22.79        Core21: 44.14        
Core22: 23.65        Core23: 40.09        
Core24: 36.63        Core25: 42.77        
Core26: 49.06        Core27: 47.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 41.66
DDR read Latency(ns)
Socket0: 340.64
Socket1: 197.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.90        Core1: 40.08        
Core2: 40.49        Core3: 39.13        
Core4: 23.33        Core5: 34.88        
Core6: 38.78        Core7: 42.72        
Core8: 33.49        Core9: 63.64        
Core10: 22.22        Core11: 42.69        
Core12: 36.20        Core13: 41.02        
Core14: 33.06        Core15: 38.23        
Core16: 21.33        Core17: 45.11        
Core18: 21.63        Core19: 35.19        
Core20: 22.66        Core21: 43.33        
Core22: 22.89        Core23: 43.23        
Core24: 37.74        Core25: 43.52        
Core26: 47.54        Core27: 48.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 42.90
DDR read Latency(ns)
Socket0: 347.82
Socket1: 200.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.00        Core1: 41.64        
Core2: 39.11        Core3: 40.22        
Core4: 23.15        Core5: 35.19        
Core6: 37.89        Core7: 44.16        
Core8: 34.16        Core9: 77.89        
Core10: 23.04        Core11: 42.86        
Core12: 34.22        Core13: 41.53        
Core14: 32.58        Core15: 41.25        
Core16: 21.28        Core17: 44.26        
Core18: 22.37        Core19: 35.73        
Core20: 22.72        Core21: 44.50        
Core22: 23.41        Core23: 40.83        
Core24: 39.75        Core25: 41.66        
Core26: 50.62        Core27: 47.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 42.83
DDR read Latency(ns)
Socket0: 348.70
Socket1: 201.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.77        Core1: 42.21        
Core2: 39.79        Core3: 43.15        
Core4: 23.88        Core5: 34.56        
Core6: 37.95        Core7: 43.91        
Core8: 48.86        Core9: 63.18        
Core10: 22.61        Core11: 43.17        
Core12: 34.42        Core13: 39.49        
Core14: 32.49        Core15: 39.06        
Core16: 21.70        Core17: 44.76        
Core18: 22.11        Core19: 35.27        
Core20: 23.22        Core21: 43.52        
Core22: 23.41        Core23: 42.54        
Core24: 37.95        Core25: 43.41        
Core26: 47.67        Core27: 52.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 43.61
DDR read Latency(ns)
Socket0: 355.21
Socket1: 203.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.08        Core1: 34.19        
Core2: 41.01        Core3: 27.75        
Core4: 20.18        Core5: 36.81        
Core6: 34.39        Core7: 43.00        
Core8: 41.91        Core9: 33.68        
Core10: 20.14        Core11: 35.91        
Core12: 30.19        Core13: 61.29        
Core14: 31.43        Core15: 37.75        
Core16: 21.03        Core17: 32.55        
Core18: 33.67        Core19: 33.55        
Core20: 33.03        Core21: 44.31        
Core22: 20.15        Core23: 29.67        
Core24: 35.81        Core25: 32.43        
Core26: 45.52        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.68
Socket1: 36.58
DDR read Latency(ns)
Socket0: 326.72
Socket1: 213.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.16        Core1: 34.48        
Core2: 39.76        Core3: 28.77        
Core4: 19.40        Core5: 37.76        
Core6: 34.94        Core7: 40.80        
Core8: 54.73        Core9: 32.77        
Core10: 19.53        Core11: 40.27        
Core12: 28.99        Core13: 62.40        
Core14: 30.16        Core15: 37.92        
Core16: 21.00        Core17: 34.06        
Core18: 32.69        Core19: 32.12        
Core20: 31.86        Core21: 42.04        
Core22: 19.67        Core23: 31.52        
Core24: 31.46        Core25: 33.44        
Core26: 44.25        Core27: 36.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.97
Socket1: 37.05
DDR read Latency(ns)
Socket0: 340.16
Socket1: 210.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.69        Core1: 34.01        
Core2: 39.64        Core3: 29.59        
Core4: 19.86        Core5: 38.63        
Core6: 31.80        Core7: 40.53        
Core8: 36.80        Core9: 32.98        
Core10: 20.01        Core11: 37.03        
Core12: 29.30        Core13: 60.47        
Core14: 30.20        Core15: 35.54        
Core16: 21.65        Core17: 35.32        
Core18: 32.86        Core19: 32.85        
Core20: 33.14        Core21: 40.81        
Core22: 20.15        Core23: 32.23        
Core24: 31.81        Core25: 34.99        
Core26: 42.36        Core27: 37.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.54
Socket1: 37.38
DDR read Latency(ns)
Socket0: 337.06
Socket1: 209.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.16        Core1: 34.06        
Core2: 42.11        Core3: 31.00        
Core4: 19.39        Core5: 37.81        
Core6: 34.52        Core7: 37.02        
Core8: 39.44        Core9: 32.85        
Core10: 19.44        Core11: 37.25        
Core12: 29.97        Core13: 60.96        
Core14: 30.25        Core15: 35.44        
Core16: 21.72        Core17: 37.00        
Core18: 33.46        Core19: 33.78        
Core20: 32.63        Core21: 40.20        
Core22: 19.55        Core23: 33.04        
Core24: 32.53        Core25: 34.51        
Core26: 44.53        Core27: 38.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.23
Socket1: 37.48
DDR read Latency(ns)
Socket0: 355.90
Socket1: 203.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.57        Core1: 34.00        
Core2: 40.70        Core3: 31.73        
Core4: 19.88        Core5: 37.71        
Core6: 35.16        Core7: 38.85        
Core8: 40.18        Core9: 32.84        
Core10: 19.96        Core11: 39.73        
Core12: 30.27        Core13: 61.98        
Core14: 30.39        Core15: 37.89        
Core16: 21.67        Core17: 37.53        
Core18: 32.52        Core19: 33.65        
Core20: 32.18        Core21: 41.19        
Core22: 19.95        Core23: 33.20        
Core24: 31.94        Core25: 35.73        
Core26: 44.95        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 38.26
DDR read Latency(ns)
Socket0: 350.24
Socket1: 207.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.34        Core1: 34.16        
Core2: 41.16        Core3: 31.50        
Core4: 19.83        Core5: 37.96        
Core6: 34.89        Core7: 37.63        
Core8: 40.31        Core9: 33.23        
Core10: 19.58        Core11: 41.15        
Core12: 28.90        Core13: 66.44        
Core14: 30.34        Core15: 36.89        
Core16: 21.73        Core17: 38.58        
Core18: 32.75        Core19: 34.02        
Core20: 32.02        Core21: 40.43        
Core22: 19.87        Core23: 34.49        
Core24: 32.58        Core25: 37.15        
Core26: 42.93        Core27: 40.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.28
Socket1: 38.82
DDR read Latency(ns)
Socket0: 353.40
Socket1: 207.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 33.87        
Core2: 34.74        Core3: 33.93        
Core4: 25.79        Core5: 38.62        
Core6: 32.29        Core7: 30.23        
Core8: 33.91        Core9: 31.19        
Core10: 26.54        Core11: 35.68        
Core12: 36.19        Core13: 32.55        
Core14: 35.58        Core15: 39.62        
Core16: 27.18        Core17: 34.20        
Core18: 25.99        Core19: 40.96        
Core20: 26.92        Core21: 39.74        
Core22: 26.75        Core23: 48.62        
Core24: 44.97        Core25: 35.47        
Core26: 40.65        Core27: 37.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 35.89
DDR read Latency(ns)
Socket0: 289.54
Socket1: 207.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.18        Core1: 34.18        
Core2: 36.42        Core3: 35.25        
Core4: 26.02        Core5: 39.14        
Core6: 31.85        Core7: 32.61        
Core8: 31.06        Core9: 29.59        
Core10: 25.99        Core11: 45.39        
Core12: 33.28        Core13: 33.03        
Core14: 32.99        Core15: 39.01        
Core16: 26.55        Core17: 36.07        
Core18: 27.14        Core19: 41.16        
Core20: 26.15        Core21: 37.93        
Core22: 27.23        Core23: 51.81        
Core24: 39.20        Core25: 35.72        
Core26: 39.31        Core27: 38.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 36.70
DDR read Latency(ns)
Socket0: 279.18
Socket1: 204.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.56        Core1: 34.51        
Core2: 31.81        Core3: 34.78        
Core4: 25.91        Core5: 35.86        
Core6: 31.33        Core7: 33.24        
Core8: 35.14        Core9: 29.98        
Core10: 26.53        Core11: 34.54        
Core12: 32.72        Core13: 34.06        
Core14: 32.30        Core15: 39.08        
Core16: 27.80        Core17: 35.65        
Core18: 27.40        Core19: 40.85        
Core20: 26.90        Core21: 36.89        
Core22: 27.32        Core23: 51.46        
Core24: 38.50        Core25: 35.77        
Core26: 38.73        Core27: 39.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.18
Socket1: 36.75
DDR read Latency(ns)
Socket0: 282.10
Socket1: 204.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.30        Core1: 35.01        
Core2: 35.22        Core3: 35.17        
Core4: 26.01        Core5: 38.48        
Core6: 30.72        Core7: 32.89        
Core8: 35.55        Core9: 30.91        
Core10: 25.75        Core11: 51.26        
Core12: 35.42        Core13: 33.20        
Core14: 34.39        Core15: 41.19        
Core16: 27.74        Core17: 36.59        
Core18: 28.06        Core19: 41.53        
Core20: 26.95        Core21: 36.74        
Core22: 27.54        Core23: 48.00        
Core24: 41.39        Core25: 35.72        
Core26: 37.97        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 36.48
DDR read Latency(ns)
Socket0: 286.13
Socket1: 204.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.26        Core1: 35.14        
Core2: 34.15        Core3: 35.73        
Core4: 26.62        Core5: 39.12        
Core6: 32.88        Core7: 33.73        
Core8: 35.67        Core9: 30.03        
Core10: 27.07        Core11: 51.36        
Core12: 34.54        Core13: 34.50        
Core14: 33.49        Core15: 39.16        
Core16: 28.25        Core17: 36.13        
Core18: 28.17        Core19: 40.67        
Core20: 26.63        Core21: 37.20        
Core22: 27.93        Core23: 50.20        
Core24: 40.02        Core25: 35.61        
Core26: 41.36        Core27: 40.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 37.10
DDR read Latency(ns)
Socket0: 284.12
Socket1: 205.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.04        Core1: 35.09        
Core2: 34.25        Core3: 34.39        
Core4: 26.02        Core5: 38.94        
Core6: 32.05        Core7: 32.25        
Core8: 36.81        Core9: 29.85        
Core10: 26.54        Core11: 46.20        
Core12: 33.48        Core13: 33.12        
Core14: 33.53        Core15: 38.40        
Core16: 27.70        Core17: 36.58        
Core18: 27.94        Core19: 40.63        
Core20: 27.08        Core21: 36.71        
Core22: 27.04        Core23: 50.96        
Core24: 38.33        Core25: 34.86        
Core26: 41.31        Core27: 38.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 36.26
DDR read Latency(ns)
Socket0: 285.60
Socket1: 203.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.58        Core1: 45.88        
Core2: 29.54        Core3: 19.52        
Core4: 15.67        Core5: 48.76        
Core6: 26.93        Core7: 23.38        
Core8: 30.25        Core9: 38.21        
Core10: 22.90        Core11: 45.84        
Core12: 38.40        Core13: 47.63        
Core14: 24.89        Core15: 40.54        
Core16: 22.60        Core17: 46.97        
Core18: 33.02        Core19: 29.15        
Core20: 15.63        Core21: 39.66        
Core22: 16.21        Core23: 21.78        
Core24: 31.27        Core25: 24.11        
Core26: 32.76        Core27: 25.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.85
Socket1: 28.02
DDR read Latency(ns)
Socket0: 381.63
Socket1: 236.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.74        Core1: 45.71        
Core2: 28.22        Core3: 19.65        
Core4: 15.77        Core5: 50.80        
Core6: 25.81        Core7: 23.52        
Core8: 28.83        Core9: 36.00        
Core10: 22.21        Core11: 51.82        
Core12: 38.82        Core13: 48.82        
Core14: 24.69        Core15: 40.05        
Core16: 22.37        Core17: 48.00        
Core18: 34.29        Core19: 27.57        
Core20: 15.77        Core21: 39.19        
Core22: 16.48        Core23: 21.82        
Core24: 32.35        Core25: 24.17        
Core26: 32.42        Core27: 25.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 27.99
DDR read Latency(ns)
Socket0: 382.24
Socket1: 235.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.32        Core1: 43.40        
Core2: 28.41        Core3: 18.80        
Core4: 15.78        Core5: 42.38        
Core6: 26.28        Core7: 23.53        
Core8: 28.59        Core9: 36.18        
Core10: 22.58        Core11: 61.64        
Core12: 38.10        Core13: 47.05        
Core14: 25.27        Core15: 39.46        
Core16: 22.65        Core17: 45.08        
Core18: 33.05        Core19: 26.45        
Core20: 15.79        Core21: 38.32        
Core22: 16.25        Core23: 21.58        
Core24: 32.45        Core25: 23.29        
Core26: 32.21        Core27: 24.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 27.22
DDR read Latency(ns)
Socket0: 369.29
Socket1: 240.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.85        Core1: 40.09        
Core2: 27.96        Core3: 14.62        
Core4: 16.39        Core5: 47.39        
Core6: 29.74        Core7: 37.09        
Core8: 26.86        Core9: 35.24        
Core10: 22.90        Core11: 54.21        
Core12: 32.38        Core13: 40.69        
Core14: 26.18        Core15: 38.41        
Core16: 22.51        Core17: 38.77        
Core18: 33.64        Core19: 25.45        
Core20: 15.28        Core21: 36.49        
Core22: 15.42        Core23: 16.79        
Core24: 30.72        Core25: 19.60        
Core26: 30.37        Core27: 18.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 23.63
DDR read Latency(ns)
Socket0: 309.41
Socket1: 296.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.95        Core1: 41.15        
Core2: 29.91        Core3: 15.80        
Core4: 17.24        Core5: 46.73        
Core6: 28.03        Core7: 36.75        
Core8: 29.15        Core9: 36.73        
Core10: 30.07        Core11: 53.40        
Core12: 32.79        Core13: 38.49        
Core14: 27.04        Core15: 40.76        
Core16: 30.55        Core17: 37.02        
Core18: 17.54        Core19: 25.02        
Core20: 16.99        Core21: 37.45        
Core22: 16.96        Core23: 18.12        
Core24: 32.81        Core25: 19.05        
Core26: 31.59        Core27: 20.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 24.60
DDR read Latency(ns)
Socket0: 261.63
Socket1: 296.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 44.34        
Core2: 28.31        Core3: 19.46        
Core4: 15.65        Core5: 40.60        
Core6: 25.67        Core7: 23.77        
Core8: 29.01        Core9: 36.28        
Core10: 22.65        Core11: 42.24        
Core12: 38.26        Core13: 46.92        
Core14: 24.64        Core15: 40.77        
Core16: 22.77        Core17: 45.23        
Core18: 33.12        Core19: 26.65        
Core20: 15.90        Core21: 40.00        
Core22: 16.53        Core23: 21.96        
Core24: 32.25        Core25: 24.39        
Core26: 32.56        Core27: 25.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.01
Socket1: 28.07
DDR read Latency(ns)
Socket0: 372.38
Socket1: 235.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.72        Core1: 27.74        
Core2: 29.55        Core3: 21.27        
Core4: 18.08        Core5: 39.24        
Core6: 27.36        Core7: 41.80        
Core8: 40.70        Core9: 33.38        
Core10: 18.91        Core11: 43.81        
Core12: 24.75        Core13: 23.27        
Core14: 27.32        Core15: 34.32        
Core16: 19.78        Core17: 43.43        
Core18: 31.06        Core19: 37.51        
Core20: 19.29        Core21: 39.15        
Core22: 19.03        Core23: 22.65        
Core24: 35.66        Core25: 42.71        
Core26: 23.92        Core27: 24.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 30.58
DDR read Latency(ns)
Socket0: 301.39
Socket1: 234.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.28        Core1: 29.08        
Core2: 29.51        Core3: 24.72        
Core4: 19.33        Core5: 39.37        
Core6: 26.69        Core7: 46.62        
Core8: 37.47        Core9: 36.77        
Core10: 20.03        Core11: 52.80        
Core12: 22.67        Core13: 26.35        
Core14: 28.11        Core15: 34.10        
Core16: 18.46        Core17: 45.89        
Core18: 32.78        Core19: 36.77        
Core20: 20.28        Core21: 29.76        
Core22: 20.01        Core23: 27.02        
Core24: 35.36        Core25: 46.94        
Core26: 24.45        Core27: 28.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.27
Socket1: 32.15
DDR read Latency(ns)
Socket0: 307.62
Socket1: 213.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.81        Core1: 29.12        
Core2: 30.40        Core3: 24.83        
Core4: 19.55        Core5: 40.03        
Core6: 26.64        Core7: 46.32        
Core8: 34.59        Core9: 32.02        
Core10: 19.92        Core11: 60.42        
Core12: 22.83        Core13: 26.46        
Core14: 27.66        Core15: 34.21        
Core16: 18.57        Core17: 46.82        
Core18: 33.22        Core19: 37.11        
Core20: 20.00        Core21: 30.43        
Core22: 20.17        Core23: 27.25        
Core24: 35.47        Core25: 46.72        
Core26: 24.87        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.32
Socket1: 32.48
DDR read Latency(ns)
Socket0: 308.27
Socket1: 211.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.31        Core1: 29.51        
Core2: 30.28        Core3: 24.80        
Core4: 19.22        Core5: 38.62        
Core6: 27.57        Core7: 47.26        
Core8: 37.15        Core9: 33.61        
Core10: 19.74        Core11: 46.88        
Core12: 22.71        Core13: 26.85        
Core14: 28.17        Core15: 35.74        
Core16: 18.74        Core17: 48.48        
Core18: 33.59        Core19: 42.69        
Core20: 20.44        Core21: 30.60        
Core22: 20.02        Core23: 26.84        
Core24: 36.67        Core25: 48.08        
Core26: 24.92        Core27: 28.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.39
Socket1: 32.76
DDR read Latency(ns)
Socket0: 309.75
Socket1: 215.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 30.06        
Core2: 30.14        Core3: 24.64        
Core4: 19.43        Core5: 39.46        
Core6: 26.87        Core7: 45.68        
Core8: 35.38        Core9: 38.20        
Core10: 19.92        Core11: 49.20        
Core12: 24.17        Core13: 26.31        
Core14: 27.58        Core15: 34.95        
Core16: 18.27        Core17: 47.90        
Core18: 32.56        Core19: 37.71        
Core20: 19.78        Core21: 30.66        
Core22: 20.12        Core23: 27.32        
Core24: 36.70        Core25: 46.89        
Core26: 24.93        Core27: 28.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 32.49
DDR read Latency(ns)
Socket0: 306.29
Socket1: 212.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 28.23        
Core2: 30.05        Core3: 24.67        
Core4: 19.19        Core5: 39.15        
Core6: 26.89        Core7: 47.23        
Core8: 32.27        Core9: 35.19        
Core10: 20.11        Core11: 53.29        
Core12: 23.05        Core13: 26.94        
Core14: 27.58        Core15: 34.40        
Core16: 18.54        Core17: 48.23        
Core18: 33.24        Core19: 37.35        
Core20: 20.62        Core21: 30.62        
Core22: 19.96        Core23: 27.25        
Core24: 35.57        Core25: 46.79        
Core26: 24.70        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.37
Socket1: 32.72
DDR read Latency(ns)
Socket0: 305.06
Socket1: 215.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 38.39        
Core2: 34.89        Core3: 35.98        
Core4: 24.76        Core5: 31.28        
Core6: 28.73        Core7: 38.76        
Core8: 26.72        Core9: 43.08        
Core10: 25.06        Core11: 65.94        
Core12: 35.10        Core13: 38.51        
Core14: 40.01        Core15: 38.69        
Core16: 25.65        Core17: 36.93        
Core18: 26.26        Core19: 31.86        
Core20: 25.38        Core21: 49.43        
Core22: 25.42        Core23: 35.04        
Core24: 40.29        Core25: 35.45        
Core26: 42.61        Core27: 39.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 38.75
DDR read Latency(ns)
Socket0: 292.70
Socket1: 218.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.56        Core1: 32.01        
Core2: 31.78        Core3: 25.30        
Core4: 26.38        Core5: 27.70        
Core6: 27.93        Core7: 43.99        
Core8: 27.76        Core9: 44.05        
Core10: 26.68        Core11: 43.65        
Core12: 33.06        Core13: 27.05        
Core14: 38.68        Core15: 38.40        
Core16: 26.22        Core17: 27.44        
Core18: 27.01        Core19: 28.74        
Core20: 25.82        Core21: 43.02        
Core22: 25.67        Core23: 26.16        
Core24: 45.07        Core25: 27.31        
Core26: 37.32        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 29.77
DDR read Latency(ns)
Socket0: 234.00
Socket1: 258.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.20        Core1: 31.70        
Core2: 30.31        Core3: 24.67        
Core4: 25.33        Core5: 27.09        
Core6: 27.80        Core7: 45.49        
Core8: 28.02        Core9: 39.55        
Core10: 26.41        Core11: 49.42        
Core12: 32.63        Core13: 27.11        
Core14: 37.08        Core15: 38.68        
Core16: 26.03        Core17: 26.95        
Core18: 26.45        Core19: 29.09        
Core20: 26.28        Core21: 43.90        
Core22: 25.36        Core23: 25.89        
Core24: 43.64        Core25: 26.47        
Core26: 37.32        Core27: 28.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 29.71
DDR read Latency(ns)
Socket0: 236.36
Socket1: 262.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.81        Core1: 34.97        
Core2: 33.16        Core3: 29.87        
Core4: 22.41        Core5: 30.75        
Core6: 26.75        Core7: 51.10        
Core8: 26.04        Core9: 40.31        
Core10: 22.01        Core11: 46.76        
Core12: 35.03        Core13: 32.42        
Core14: 37.48        Core15: 37.72        
Core16: 23.54        Core17: 33.20        
Core18: 23.34        Core19: 30.41        
Core20: 21.90        Core21: 47.05        
Core22: 22.84        Core23: 31.16        
Core24: 44.02        Core25: 32.20        
Core26: 38.45        Core27: 31.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.56
Socket1: 35.20
DDR read Latency(ns)
Socket0: 289.39
Socket1: 207.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.23        Core1: 34.06        
Core2: 33.66        Core3: 30.30        
Core4: 21.92        Core5: 31.41        
Core6: 26.51        Core7: 51.46        
Core8: 25.55        Core9: 41.00        
Core10: 21.27        Core11: 53.36        
Core12: 34.00        Core13: 31.10        
Core14: 37.04        Core15: 37.25        
Core16: 23.15        Core17: 32.22        
Core18: 22.74        Core19: 30.10        
Core20: 21.91        Core21: 47.49        
Core22: 22.24        Core23: 30.08        
Core24: 47.44        Core25: 31.29        
Core26: 38.73        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 35.10
DDR read Latency(ns)
Socket0: 289.66
Socket1: 209.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 32.40        
Core2: 31.77        Core3: 27.32        
Core4: 23.73        Core5: 30.15        
Core6: 26.42        Core7: 48.78        
Core8: 26.54        Core9: 42.17        
Core10: 24.15        Core11: 59.09        
Core12: 33.05        Core13: 30.74        
Core14: 36.47        Core15: 38.08        
Core16: 24.69        Core17: 31.25        
Core18: 25.14        Core19: 30.33        
Core20: 23.76        Core21: 46.91        
Core22: 23.89        Core23: 29.28        
Core24: 44.99        Core25: 29.65        
Core26: 37.68        Core27: 29.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.65
Socket1: 33.23
DDR read Latency(ns)
Socket0: 268.76
Socket1: 226.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.86        Core1: 27.61        
Core2: 38.76        Core3: 26.54        
Core4: 18.69        Core5: 44.55        
Core6: 23.58        Core7: 26.91        
Core8: 31.22        Core9: 38.34        
Core10: 19.26        Core11: 44.63        
Core12: 24.18        Core13: 25.68        
Core14: 27.59        Core15: 39.72        
Core16: 18.50        Core17: 23.53        
Core18: 34.02        Core19: 41.84        
Core20: 18.38        Core21: 45.68        
Core22: 34.27        Core23: 25.57        
Core24: 36.42        Core25: 45.35        
Core26: 35.74        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 29.97
DDR read Latency(ns)
Socket0: 309.74
Socket1: 225.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.97        Core1: 29.41        
Core2: 34.83        Core3: 20.95        
Core4: 18.90        Core5: 41.83        
Core6: 26.08        Core7: 41.79        
Core8: 30.52        Core9: 36.34        
Core10: 19.93        Core11: 46.12        
Core12: 24.04        Core13: 22.04        
Core14: 27.56        Core15: 37.77        
Core16: 19.99        Core17: 22.22        
Core18: 23.41        Core19: 38.26        
Core20: 19.61        Core21: 44.89        
Core22: 36.28        Core23: 22.16        
Core24: 36.63        Core25: 26.98        
Core26: 30.06        Core27: 23.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.82
Socket1: 26.04
DDR read Latency(ns)
Socket0: 272.73
Socket1: 279.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.67        Core1: 29.83        
Core2: 35.41        Core3: 23.04        
Core4: 20.17        Core5: 31.63        
Core6: 26.51        Core7: 42.48        
Core8: 31.21        Core9: 32.96        
Core10: 21.46        Core11: 44.24        
Core12: 25.37        Core13: 24.66        
Core14: 25.67        Core15: 36.37        
Core16: 21.43        Core17: 24.28        
Core18: 21.62        Core19: 40.30        
Core20: 21.23        Core21: 43.14        
Core22: 32.55        Core23: 24.23        
Core24: 33.72        Core25: 24.98        
Core26: 29.38        Core27: 25.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.08
Socket1: 27.50
DDR read Latency(ns)
Socket0: 259.67
Socket1: 252.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.17        Core1: 28.98        
Core2: 34.49        Core3: 22.31        
Core4: 19.49        Core5: 38.22        
Core6: 28.59        Core7: 40.92        
Core8: 30.00        Core9: 41.10        
Core10: 20.94        Core11: 51.49        
Core12: 24.31        Core13: 23.89        
Core14: 26.22        Core15: 37.09        
Core16: 21.14        Core17: 23.25        
Core18: 21.32        Core19: 36.44        
Core20: 20.94        Core21: 42.47        
Core22: 37.65        Core23: 23.66        
Core24: 33.51        Core25: 24.07        
Core26: 28.70        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.40
Socket1: 26.36
DDR read Latency(ns)
Socket0: 268.70
Socket1: 268.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.64        Core1: 28.51        
Core2: 35.17        Core3: 22.72        
Core4: 19.57        Core5: 48.89        
Core6: 27.28        Core7: 42.38        
Core8: 31.11        Core9: 38.90        
Core10: 20.48        Core11: 43.61        
Core12: 24.93        Core13: 24.79        
Core14: 28.10        Core15: 37.41        
Core16: 20.40        Core17: 24.18        
Core18: 21.32        Core19: 40.59        
Core20: 20.27        Core21: 45.69        
Core22: 34.69        Core23: 23.98        
Core24: 36.28        Core25: 25.43        
Core26: 31.02        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 27.84
DDR read Latency(ns)
Socket0: 275.91
Socket1: 243.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.84        Core1: 28.98        
Core2: 35.47        Core3: 23.79        
Core4: 19.26        Core5: 41.36        
Core6: 26.53        Core7: 46.68        
Core8: 31.78        Core9: 38.71        
Core10: 19.97        Core11: 44.60        
Core12: 24.09        Core13: 25.81        
Core14: 26.41        Core15: 38.23        
Core16: 19.75        Core17: 24.96        
Core18: 20.45        Core19: 41.44        
Core20: 19.23        Core21: 45.11        
Core22: 33.44        Core23: 25.57        
Core24: 35.28        Core25: 25.97        
Core26: 30.32        Core27: 26.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 29.07
DDR read Latency(ns)
Socket0: 280.41
Socket1: 227.69
