{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 16:57:50 2010 " "Info: Processing started: Thu Jul 15 16:57:50 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_control_I -c DDS_control_I --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_control_I -c DDS_control_I --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fifty_MHz_intclk " "Info: Assuming node \"fifty_MHz_intclk\" is an undefined clock" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_intclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fifty_MHz_intclk register init_key_flag register T\[31\] 103.99 MHz 9.616 ns Internal " "Info: Clock \"fifty_MHz_intclk\" has Internal fmax of 103.99 MHz between source register \"init_key_flag\" and destination register \"T\[31\]\" (period= 9.616 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.594 ns + Longest register register " "Info: + Longest register to register delay is 4.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns init_key_flag 1 REG LCFF_X48_Y27_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y27_N25; Fanout = 9; REG Node = 'init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.275 ns) 0.612 ns always1~202 2 COMB LCCOMB_X48_Y27_N22 3 " "Info: 2: + IC(0.337 ns) + CELL(0.275 ns) = 0.612 ns; Loc. = LCCOMB_X48_Y27_N22; Fanout = 3; COMB Node = 'always1~202'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { init_key_flag always1~202 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.393 ns) 1.719 ns T\[0\]~1111 3 COMB LCCOMB_X49_Y28_N0 2 " "Info: 3: + IC(0.714 ns) + CELL(0.393 ns) = 1.719 ns; Loc. = LCCOMB_X49_Y28_N0; Fanout = 2; COMB Node = 'T\[0\]~1111'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { always1~202 T[0]~1111 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.790 ns T\[1\]~1112 4 COMB LCCOMB_X49_Y28_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.790 ns; Loc. = LCCOMB_X49_Y28_N2; Fanout = 2; COMB Node = 'T\[1\]~1112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[0]~1111 T[1]~1112 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.861 ns T\[2\]~1113 5 COMB LCCOMB_X49_Y28_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.861 ns; Loc. = LCCOMB_X49_Y28_N4; Fanout = 2; COMB Node = 'T\[2\]~1113'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[1]~1112 T[2]~1113 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.932 ns T\[3\]~1114 6 COMB LCCOMB_X49_Y28_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.932 ns; Loc. = LCCOMB_X49_Y28_N6; Fanout = 2; COMB Node = 'T\[3\]~1114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[2]~1113 T[3]~1114 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.003 ns T\[4\]~1115 7 COMB LCCOMB_X49_Y28_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.003 ns; Loc. = LCCOMB_X49_Y28_N8; Fanout = 2; COMB Node = 'T\[4\]~1115'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[3]~1114 T[4]~1115 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.074 ns T\[5\]~1116 8 COMB LCCOMB_X49_Y28_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.074 ns; Loc. = LCCOMB_X49_Y28_N10; Fanout = 2; COMB Node = 'T\[5\]~1116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[4]~1115 T[5]~1116 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.145 ns T\[6\]~1117 9 COMB LCCOMB_X49_Y28_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.145 ns; Loc. = LCCOMB_X49_Y28_N12; Fanout = 2; COMB Node = 'T\[6\]~1117'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[5]~1116 T[6]~1117 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.304 ns T\[7\]~1118 10 COMB LCCOMB_X49_Y28_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.304 ns; Loc. = LCCOMB_X49_Y28_N14; Fanout = 2; COMB Node = 'T\[7\]~1118'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { T[6]~1117 T[7]~1118 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.375 ns T\[8\]~1119 11 COMB LCCOMB_X49_Y28_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.375 ns; Loc. = LCCOMB_X49_Y28_N16; Fanout = 2; COMB Node = 'T\[8\]~1119'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[7]~1118 T[8]~1119 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.446 ns T\[9\]~1120 12 COMB LCCOMB_X49_Y28_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.446 ns; Loc. = LCCOMB_X49_Y28_N18; Fanout = 2; COMB Node = 'T\[9\]~1120'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[8]~1119 T[9]~1120 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.517 ns T\[10\]~1121 13 COMB LCCOMB_X49_Y28_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.517 ns; Loc. = LCCOMB_X49_Y28_N20; Fanout = 2; COMB Node = 'T\[10\]~1121'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[9]~1120 T[10]~1121 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.588 ns T\[11\]~1122 14 COMB LCCOMB_X49_Y28_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.588 ns; Loc. = LCCOMB_X49_Y28_N22; Fanout = 2; COMB Node = 'T\[11\]~1122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[10]~1121 T[11]~1122 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.659 ns T\[12\]~1123 15 COMB LCCOMB_X49_Y28_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.659 ns; Loc. = LCCOMB_X49_Y28_N24; Fanout = 2; COMB Node = 'T\[12\]~1123'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[11]~1122 T[12]~1123 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.730 ns T\[13\]~1124 16 COMB LCCOMB_X49_Y28_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.730 ns; Loc. = LCCOMB_X49_Y28_N26; Fanout = 2; COMB Node = 'T\[13\]~1124'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[12]~1123 T[13]~1124 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.801 ns T\[14\]~1125 17 COMB LCCOMB_X49_Y28_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.801 ns; Loc. = LCCOMB_X49_Y28_N28; Fanout = 2; COMB Node = 'T\[14\]~1125'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[13]~1124 T[14]~1125 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.947 ns T\[15\]~1126 18 COMB LCCOMB_X49_Y28_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 2.947 ns; Loc. = LCCOMB_X49_Y28_N30; Fanout = 2; COMB Node = 'T\[15\]~1126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { T[14]~1125 T[15]~1126 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.018 ns T\[16\]~1127 19 COMB LCCOMB_X49_Y27_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.018 ns; Loc. = LCCOMB_X49_Y27_N0; Fanout = 2; COMB Node = 'T\[16\]~1127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[15]~1126 T[16]~1127 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.089 ns T\[17\]~1128 20 COMB LCCOMB_X49_Y27_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.089 ns; Loc. = LCCOMB_X49_Y27_N2; Fanout = 2; COMB Node = 'T\[17\]~1128'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[16]~1127 T[17]~1128 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.160 ns T\[18\]~1129 21 COMB LCCOMB_X49_Y27_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X49_Y27_N4; Fanout = 2; COMB Node = 'T\[18\]~1129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[17]~1128 T[18]~1129 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.231 ns T\[19\]~1130 22 COMB LCCOMB_X49_Y27_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X49_Y27_N6; Fanout = 2; COMB Node = 'T\[19\]~1130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[18]~1129 T[19]~1130 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.302 ns T\[20\]~1131 23 COMB LCCOMB_X49_Y27_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.302 ns; Loc. = LCCOMB_X49_Y27_N8; Fanout = 2; COMB Node = 'T\[20\]~1131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[19]~1130 T[20]~1131 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.373 ns T\[21\]~1132 24 COMB LCCOMB_X49_Y27_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.373 ns; Loc. = LCCOMB_X49_Y27_N10; Fanout = 2; COMB Node = 'T\[21\]~1132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[20]~1131 T[21]~1132 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.444 ns T\[22\]~1133 25 COMB LCCOMB_X49_Y27_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.444 ns; Loc. = LCCOMB_X49_Y27_N12; Fanout = 2; COMB Node = 'T\[22\]~1133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[21]~1132 T[22]~1133 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.603 ns T\[23\]~1134 26 COMB LCCOMB_X49_Y27_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.603 ns; Loc. = LCCOMB_X49_Y27_N14; Fanout = 2; COMB Node = 'T\[23\]~1134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { T[22]~1133 T[23]~1134 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.674 ns T\[24\]~1135 27 COMB LCCOMB_X49_Y27_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.674 ns; Loc. = LCCOMB_X49_Y27_N16; Fanout = 2; COMB Node = 'T\[24\]~1135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[23]~1134 T[24]~1135 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.745 ns T\[25\]~1136 28 COMB LCCOMB_X49_Y27_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.745 ns; Loc. = LCCOMB_X49_Y27_N18; Fanout = 2; COMB Node = 'T\[25\]~1136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[24]~1135 T[25]~1136 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.816 ns T\[26\]~1137 29 COMB LCCOMB_X49_Y27_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.816 ns; Loc. = LCCOMB_X49_Y27_N20; Fanout = 2; COMB Node = 'T\[26\]~1137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[25]~1136 T[26]~1137 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.887 ns T\[27\]~1138 30 COMB LCCOMB_X49_Y27_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.887 ns; Loc. = LCCOMB_X49_Y27_N22; Fanout = 2; COMB Node = 'T\[27\]~1138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[26]~1137 T[27]~1138 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.958 ns T\[28\]~1139 31 COMB LCCOMB_X49_Y27_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.958 ns; Loc. = LCCOMB_X49_Y27_N24; Fanout = 2; COMB Node = 'T\[28\]~1139'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[27]~1138 T[28]~1139 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.029 ns T\[29\]~1140 32 COMB LCCOMB_X49_Y27_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.029 ns; Loc. = LCCOMB_X49_Y27_N26; Fanout = 2; COMB Node = 'T\[29\]~1140'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[28]~1139 T[29]~1140 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.100 ns T\[30\]~1141 33 COMB LCCOMB_X49_Y27_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.100 ns; Loc. = LCCOMB_X49_Y27_N28; Fanout = 1; COMB Node = 'T\[30\]~1141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[29]~1140 T[30]~1141 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.510 ns T\[31\]~420 34 COMB LCCOMB_X49_Y27_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.510 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 1; COMB Node = 'T\[31\]~420'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { T[30]~1141 T[31]~420 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.594 ns T\[31\] 35 REG LCFF_X49_Y27_N31 5 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.594 ns; Loc. = LCFF_X49_Y27_N31; Fanout = 5; REG Node = 'T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T[31]~420 T[31] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.543 ns ( 77.12 % ) " "Info: Total cell delay = 3.543 ns ( 77.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 22.88 % ) " "Info: Total interconnect delay = 1.051 ns ( 22.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { init_key_flag always1~202 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { init_key_flag always1~202 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } { 0.000ns 0.337ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.645 ns + Shortest register " "Info: + Shortest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.645 ns T\[31\] 3 REG LCFF_X49_Y27_N31 5 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X49_Y27_N31; Fanout = 5; REG Node = 'T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.07 % ) " "Info: Total cell delay = 1.536 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.109 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk source 2.645 ns - Longest register " "Info: - Longest clock path from clock \"fifty_MHz_intclk\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.645 ns init_key_flag 3 REG LCFF_X48_Y27_N25 9 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X48_Y27_N25; Fanout = 9; REG Node = 'init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { fifty_MHz_intclk~clkctrl init_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.07 % ) " "Info: Total cell delay = 1.536 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.109 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl init_key_flag } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl init_key_flag } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 36 -1 0 } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { init_key_flag always1~202 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { init_key_flag always1~202 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } { 0.000ns 0.337ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl init_key_flag } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LIMIT_REG\[0\] sw_end_1 fifty_MHz_intclk 5.155 ns register " "Info: tsu for register \"LIMIT_REG\[0\]\" (data pin = \"sw_end_1\", clock pin = \"fifty_MHz_intclk\") is 5.155 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.834 ns + Longest pin register " "Info: + Longest pin to register delay is 7.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw_end_1 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'sw_end_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_end_1 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.616 ns) + CELL(0.366 ns) 7.834 ns LIMIT_REG\[0\] 2 REG LCFF_X42_Y27_N17 25 " "Info: 2: + IC(6.616 ns) + CELL(0.366 ns) = 7.834 ns; Loc. = LCFF_X42_Y27_N17; Fanout = 25; REG Node = 'LIMIT_REG\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { sw_end_1 LIMIT_REG[0] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 15.55 % ) " "Info: Total cell delay = 1.218 ns ( 15.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.616 ns ( 84.45 % ) " "Info: Total interconnect delay = 6.616 ns ( 84.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.834 ns" { sw_end_1 LIMIT_REG[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.834 ns" { sw_end_1 sw_end_1~combout LIMIT_REG[0] } { 0.000ns 0.000ns 6.616ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns LIMIT_REG\[0\] 3 REG LCFF_X42_Y27_N17 25 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X42_Y27_N17; Fanout = 25; REG Node = 'LIMIT_REG\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fifty_MHz_intclk~clkctrl LIMIT_REG[0] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[0] } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.834 ns" { sw_end_1 LIMIT_REG[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.834 ns" { sw_end_1 sw_end_1~combout LIMIT_REG[0] } { 0.000ns 0.000ns 6.616ns } { 0.000ns 0.852ns 0.366ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[0] } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "fifty_MHz_intclk DR_CTL DR_CTL~reg0 7.730 ns register " "Info: tco from clock \"fifty_MHz_intclk\" to destination pin \"DR_CTL\" through register \"DR_CTL~reg0\" is 7.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk source 2.652 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_intclk\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns DR_CTL~reg0 3 REG LCFF_X44_Y26_N17 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { fifty_MHz_intclk~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.828 ns + Longest register pin " "Info: + Longest register to pin delay is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR_CTL~reg0 1 REG LCFF_X44_Y26_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_CTL~reg0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(2.632 ns) 4.828 ns DR_CTL 2 PIN PIN_K19 0 " "Info: 2: + IC(2.196 ns) + CELL(2.632 ns) = 4.828 ns; Loc. = PIN_K19; Fanout = 0; PIN Node = 'DR_CTL'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 54.52 % ) " "Info: Total cell delay = 2.632 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 45.48 % ) " "Info: Total interconnect delay = 2.196 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 2.196ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 2.196ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LIMIT_REG\[3\] sw_begin_0 fifty_MHz_intclk 0.202 ns register " "Info: th for register \"LIMIT_REG\[3\]\" (data pin = \"sw_begin_0\", clock pin = \"fifty_MHz_intclk\") is 0.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns LIMIT_REG\[3\] 3 REG LCFF_X42_Y27_N13 25 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X42_Y27_N13; Fanout = 25; REG Node = 'LIMIT_REG\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[3] } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.707 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw_begin_0 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'sw_begin_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_begin_0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.149 ns) 2.623 ns LIMIT_REG\[3\]~feeder 2 COMB LCCOMB_X42_Y27_N12 1 " "Info: 2: + IC(1.475 ns) + CELL(0.149 ns) = 2.623 ns; Loc. = LCCOMB_X42_Y27_N12; Fanout = 1; COMB Node = 'LIMIT_REG\[3\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { sw_begin_0 LIMIT_REG[3]~feeder } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.707 ns LIMIT_REG\[3\] 3 REG LCFF_X42_Y27_N13 25 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.707 ns; Loc. = LCFF_X42_Y27_N13; Fanout = 25; REG Node = 'LIMIT_REG\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 45.51 % ) " "Info: Total cell delay = 1.232 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.475 ns ( 54.49 % ) " "Info: Total interconnect delay = 1.475 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { sw_begin_0 LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { sw_begin_0 sw_begin_0~combout LIMIT_REG[3]~feeder LIMIT_REG[3] } { 0.000ns 0.000ns 1.475ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[3] } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { sw_begin_0 LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { sw_begin_0 sw_begin_0~combout LIMIT_REG[3]~feeder LIMIT_REG[3] } { 0.000ns 0.000ns 1.475ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 16:57:52 2010 " "Info: Processing ended: Thu Jul 15 16:57:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
