<profile>

<section name = "Vitis HLS Report for 'mod_inverse'" level="0">
<item name = "Date">Thu Dec 12 16:35:24 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.275 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">265, 33793, 2.650 us, 0.338 ms, 265, 33793, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_multi_stage_mul_x0_fu_91">multi_stage_mul_x0, 131, 131, 1.310 us, 1.310 us, 131, 131, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MOD_INVERSE">264, 33792, 264, -, -, 1 ~ 128, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 474, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1956, 1308, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 776, -</column>
<column name="Register">-, -, 913, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_multi_stage_mul_x0_fu_91">multi_stage_mul_x0, 0, 0, 398, 370, 0</column>
<column name="udiv_128ns_128ns_128_132_seq_1_U9">udiv_128ns_128ns_128_132_seq_1, 0, 0, 779, 469, 0</column>
<column name="urem_128ns_128ns_128_132_seq_1_U10">urem_128ns_128ns_128_132_seq_1, 0, 0, 779, 469, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_fu_185_p2">+, 0, 0, 135, 128, 128</column>
<column name="i_6_fu_125_p2">+, 0, 0, 15, 8, 1</column>
<column name="x0_V_2_fu_203_p2">-, 0, 0, 136, 129, 129</column>
<column name="icmp_ln1039_fu_144_p2">icmp, 0, 0, 49, 127, 1</column>
<column name="icmp_ln126_fu_119_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="select_ln142_fu_190_p3">select, 0, 0, 128, 1, 128</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_buf_0_fu_46">9, 2, 128, 256</column>
<column name="ap_NS_fsm">722, 135, 1, 135</column>
<column name="ap_return">9, 2, 128, 256</column>
<column name="i_fu_42">9, 2, 8, 16</column>
<column name="ret_V_5_fu_50">9, 2, 128, 256</column>
<column name="x0_V_3_reg_78">9, 2, 129, 258</column>
<column name="x1_V_reg_66">9, 2, 129, 258</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_buf_0_fu_46">128, 0, 128, 0</column>
<column name="ap_CS_fsm">134, 0, 134, 0</column>
<column name="ap_return_preg">128, 0, 128, 0</column>
<column name="grp_multi_stage_mul_x0_fu_91_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_42">8, 0, 8, 0</column>
<column name="ret_V_5_fu_50">128, 0, 128, 0</column>
<column name="ret_V_reg_250">128, 0, 128, 0</column>
<column name="x0_V_3_reg_78">129, 0, 129, 0</column>
<column name="x1_V_reg_66">129, 0, 129, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mod_inverse, return value</column>
<column name="ap_return">out, 128, ap_ctrl_hs, mod_inverse, return value</column>
<column name="a">in, 128, ap_none, a, scalar</column>
<column name="mod_r">in, 128, ap_none, mod_r, scalar</column>
</table>
</item>
</section>
</profile>
