--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11898 paths analyzed, 576 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.199ns.
--------------------------------------------------------------------------------

Paths for end point _led_display/counter_2hz_21 (SLICE_X14Y42.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d1/Q (FF)
  Destination:          _led_display/counter_2hz_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d1/Q to _led_display/counter_2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.AQ      Tcko                  0.391   _reset/d1/Q
                                                       _reset/d1/Q
    SLICE_X18Y44.A5      net (fanout=2)        0.840   _reset/d1/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.442   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (1.554ns logic, 5.588ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d2/Q (FF)
  Destination:          _led_display/counter_2hz_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d2/Q to _led_display/counter_2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.447   _reset/d2/Q
                                                       _reset/d2/Q
    SLICE_X18Y44.A6      net (fanout=1)        0.119   _reset/d2/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.442   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (1.610ns logic, 4.867ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_1 (FF)
  Destination:          _led_display/counter_2hz_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_1 to _led_display/counter_2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.447   _reset/t1/counter<3>
                                                       _reset/t1/counter_1
    SLICE_X19Y32.B2      net (fanout=13)       0.814   _reset/t1/counter<1>
    SLICE_X19Y32.B       Tilo                  0.259   _decrease/t1/slow_clk_en<26>1
                                                       _reset/t1/slow_clk_en<26>2
    SLICE_X21Y26.B2      net (fanout=6)        1.098   _decrease/t1/slow_clk_en<26>1
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.442   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (1.666ns logic, 4.476ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point _led_display/counter_2hz_23 (SLICE_X14Y42.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d1/Q (FF)
  Destination:          _led_display/counter_2hz_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d1/Q to _led_display/counter_2hz_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.AQ      Tcko                  0.391   _reset/d1/Q
                                                       _reset/d1/Q
    SLICE_X18Y44.A5      net (fanout=2)        0.840   _reset/d1/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.439   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_23
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (1.551ns logic, 5.588ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d2/Q (FF)
  Destination:          _led_display/counter_2hz_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d2/Q to _led_display/counter_2hz_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.447   _reset/d2/Q
                                                       _reset/d2/Q
    SLICE_X18Y44.A6      net (fanout=1)        0.119   _reset/d2/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.439   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_23
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (1.607ns logic, 4.867ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_1 (FF)
  Destination:          _led_display/counter_2hz_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_1 to _led_display/counter_2hz_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.447   _reset/t1/counter<3>
                                                       _reset/t1/counter_1
    SLICE_X19Y32.B2      net (fanout=13)       0.814   _reset/t1/counter<1>
    SLICE_X19Y32.B       Tilo                  0.259   _decrease/t1/slow_clk_en<26>1
                                                       _reset/t1/slow_clk_en<26>2
    SLICE_X21Y26.B2      net (fanout=6)        1.098   _decrease/t1/slow_clk_en<26>1
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.439   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_23
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (1.663ns logic, 4.476ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point _led_display/counter_2hz_22 (SLICE_X14Y42.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d1/Q (FF)
  Destination:          _led_display/counter_2hz_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d1/Q to _led_display/counter_2hz_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.AQ      Tcko                  0.391   _reset/d1/Q
                                                       _reset/d1/Q
    SLICE_X18Y44.A5      net (fanout=2)        0.840   _reset/d1/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.431   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_22
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (1.543ns logic, 5.588ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/d2/Q (FF)
  Destination:          _led_display/counter_2hz_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/d2/Q to _led_display/counter_2hz_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.447   _reset/d2/Q
                                                       _reset/d2/Q
    SLICE_X18Y44.A6      net (fanout=1)        0.119   _reset/d2/Q
    SLICE_X18Y44.A       Tilo                  0.203   _reset/d2/Q
                                                       _reset/t1/slow_clk_en<26>4_SW2
    SLICE_X21Y26.B5      net (fanout=3)        2.184   N42
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.431   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_22
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (1.599ns logic, 4.867ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_1 (FF)
  Destination:          _led_display/counter_2hz_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_1 to _led_display/counter_2hz_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.447   _reset/t1/counter<3>
                                                       _reset/t1/counter_1
    SLICE_X19Y32.B2      net (fanout=13)       0.814   _reset/t1/counter<1>
    SLICE_X19Y32.B       Tilo                  0.259   _decrease/t1/slow_clk_en<26>1
                                                       _reset/t1/slow_clk_en<26>2
    SLICE_X21Y26.B2      net (fanout=6)        1.098   _decrease/t1/slow_clk_en<26>1
    SLICE_X21Y26.B       Tilo                  0.259   btn_reset
                                                       _reset/btn_out1
    SLICE_X15Y38.C4      net (fanout=13)       1.738   btn_reset
    SLICE_X15Y38.C       Tilo                  0.259   _led_display/GND_7_o_GND_7_o_equal_2_o<24>
                                                       _led_display/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y42.SR      net (fanout=6)        0.826   _led_display/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X14Y42.CLK     Tsrck                 0.431   _led_display/counter_2hz<23>
                                                       _led_display/counter_2hz_22
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.655ns logic, 4.476ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_400hz (SLICE_X36Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/clk_400hz (FF)
  Destination:          _clock_divider/clk_400hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/clk_400hz to _clock_divider/clk_400hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.AQ      Tcko                  0.200   _clock_divider/clk_400hz
                                                       _clock_divider/clk_400hz
    SLICE_X36Y28.A6      net (fanout=3)        0.025   _clock_divider/clk_400hz
    SLICE_X36Y28.CLK     Tah         (-Th)    -0.190   _clock_divider/clk_400hz
                                                       _clock_divider/clk_400hz_INV_4_o1_INV_0
                                                       _clock_divider/clk_400hz
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point _led_display/clk_2hz (SLICE_X28Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _led_display/clk_2hz (FF)
  Destination:          _led_display/clk_2hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _led_display/clk_2hz to _led_display/clk_2hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.AQ      Tcko                  0.200   _led_display/clk_2hz
                                                       _led_display/clk_2hz
    SLICE_X28Y23.A6      net (fanout=2)        0.027   _led_display/clk_2hz
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.190   _led_display/clk_2hz
                                                       _led_display/clk_2hz_INV_12_o1_INV_0
                                                       _led_display/clk_2hz
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point pause_flag (SLICE_X23Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_flag (FF)
  Destination:          pause_flag (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_flag to pause_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.DQ      Tcko                  0.198   pause_flag
                                                       pause_flag
    SLICE_X23Y15.D6      net (fanout=2)        0.025   pause_flag
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   pause_flag
                                                       pause_flag_INV_3_o1_INV_0
                                                       pause_flag
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: _led_display/AN<0>/CLK0
  Logical resource: _led_display/AN_0/CK0
  Location pin: OLOGIC_X18Y17.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: _led_display/AN<1>/CLK0
  Logical resource: _led_display/AN_1/CK0
  Location pin: OLOGIC_X18Y16.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11898 paths, 0 nets, and 923 connections

Design statistics:
   Minimum period:   7.199ns{1}   (Maximum frequency: 138.908MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 19 16:53:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



