--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.473 ns
From           : DFS0
To             : receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe
From Clock     : --
To Clock       : CLKA
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.476 ns
From           : oddClockDivider:refClockDivider|clk_o
To             : FPGA_PLL
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.165 ns
From           : OVERFLOW
To             : DEBUG_LED0
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.733 ns
From           : CC
To             : CCdata[7]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: 'CLKA'
Slack          : 0.051 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 124.44 MHz ( period = 8.036 ns )
From           : spectrum_FIFO:inst_spectrum_FIFO|dcfifo:dcfifo_component|dcfifo_tnf1:auto_generated|a_graycounter_o5c:wrptr_gp|counter_ffa[0]
To             : test_count[8]
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Setup: 'BCLK'
Slack          : 7.015 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_I|out_data[8]
To             : I2SEncode:I2S|data[8]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Setup: 'OSC_10MHZ'
Slack          : 97.042 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : Restricted to 250.00 MHz ( period = 4.000 ns )
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[4]
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Clock Setup: 'C8'
Slack          : 283.318 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : 23.70 MHz ( period = 42.202 ns )
From           : frequency_HZ[25]~_Duplicate_2
To             : SPI:Alex_SPI_Tx|data_count[2]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'BCLK'
Slack          : 0.309 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_Q|out_data[21]
To             : I2SEncode:I2S|local_right_sample[21]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.646 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : N/A
From           : CCdata[8]
To             : CCdata[8]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'CLKA'
Slack          : 0.646 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : test_count[0]
To             : test_count[0]
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Hold: 'OSC_10MHZ'
Slack          : 1.021 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|clk_o
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

