<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/include/libcpu/omap3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_6315e58901cb214c50afe2209b8d17e3.html">include</a></li><li class="navelem"><a class="el" href="dir_a46ac228ab93920247b558868b05236f.html">libcpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">omap3.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 Claas Ziemke. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Claas Ziemke</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Kernerstrasse 11</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  70182 Stuttgart</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  Germany</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  &lt;claas.ziemke@gmx.net&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Modified by Ben Gras &lt;beng@shrike-systems.com&gt; to add lots</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * of beagleboard/beaglebone definitions, delete lpc32xx specific</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * ones, and merge with some other header files.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Interrupt controller memory map */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define OMAP3_DM37XX_INTR_BASE 0x48200000 </span><span class="comment">/* INTCPS physical address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Interrupt controller memory map */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define OMAP3_AM335X_INTR_BASE 0x48200000 </span><span class="comment">/* INTCPS physical address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Interrupt controller registers */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_REVISION     0x000 </span><span class="comment">/* IP revision code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_SYSCONFIG    0x010 </span><span class="comment">/* Controls params */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_SYSSTATUS    0x014 </span><span class="comment">/* Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_SIR_IRQ      0x040 </span><span class="comment">/* Active IRQ number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_SIR_FIQ      0x044 </span><span class="comment">/* Active FIQ number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_CONTROL      0x048 </span><span class="comment">/* New int agreement bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PROTECTION   0x04C </span><span class="comment">/* Protection for other regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_IDLE         0x050 </span><span class="comment">/* Clock auto-idle/gating */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_IRQ_PRIORITY 0x060 </span><span class="comment">/* Active IRQ priority level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_FIQ_PRIORITY 0x064 </span><span class="comment">/* Active FIQ priority level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_THRESHOLD    0x068 </span><span class="comment">/* Priority threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_ITR0         0x080 </span><span class="comment">/* Raw pre-masking interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR0         0x084 </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR1         0x0A4 </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR2         0x0C4 </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR3         0x0E4 </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR_CLEAR0   0x088 </span><span class="comment">/* Clear interrupt mask bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_MIR_SET0     0x08C </span><span class="comment">/* Set interrupt mask bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_ISR_SET0     0x090 </span><span class="comment">/* Set software int bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_ISR_CLEAR0   0x094 </span><span class="comment">/* Clear software int bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PENDING_IRQ0 0x098 </span><span class="comment">/* IRQ status post-masking */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PENDING_IRQ1 0x0b8 </span><span class="comment">/* IRQ status post-masking */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PENDING_IRQ2 0x0d8 </span><span class="comment">/* IRQ status post-masking */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PENDING_IRQ3 0x0f8 </span><span class="comment">/* IRQ status post-masking */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_PENDING_FIQ0 0x09C </span><span class="comment">/* FIQ status post-masking */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define OMAP3_INTCPS_ILR0         0x100 </span><span class="comment">/* Priority for interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* SYSCONFIG */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define OMAP3_SYSCONFIG_AUTOIDLE    0x01    </span><span class="comment">/* SYSCONFIG.AUTOIDLE bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define OMAP3_INTR_ITR(base,n) \</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_ITR0 + 0x20 * (n))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define OMAP3_INTR_MIR(base,n) \</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_MIR0 + 0x20 * (n))</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define OMAP3_INTR_MIR_CLEAR(base,n)    \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_MIR_CLEAR0 + 0x20 * (n))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define OMAP3_INTR_MIR_SET(base,n) \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_MIR_SET0 + 0x20 * (n))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define OMAP3_INTR_ISR_SET(base,n) \</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_ISR_SET0 + 0x20 * (n))</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define OMAP3_INTR_ISR_CLEAR(base,n) \</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_ISR_CLEAR0 + 0x20 * (n))</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define OMAP3_INTR_PENDING_IRQ(base,n) \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_PENDING_IRQ0 + 0x20 * (n))</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define OMAP3_INTR_PENDING_FIQ(base,n) \</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_PENDING_FIQ0 + 0x20 * (n))</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define OMAP3_INTR_ILR(base,m) \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">    (base + OMAP3_INTCPS_ILR0 + 0x4 * (m))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define OMAP3_INTR_SPURIOUSIRQ_MASK (0x1FFFFFF &lt;&lt; 7) </span><span class="comment">/* Spurious IRQ mask for SIR_IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define OMAP3_INTR_ACTIVEIRQ_MASK 0x7F </span><span class="comment">/* Active IRQ mask for SIR_IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define OMAP3_INTR_NEWIRQAGR      0x1  </span><span class="comment">/* New IRQ Generation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define OMAP3_DM337X_NR_IRQ_VECTORS    96</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Interrupt mappings */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP2_ST_IRQ  4  </span><span class="comment">/* Sidestone McBSP2 overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP3_ST_IRQ  5  </span><span class="comment">/* Sidestone McBSP3 overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define OMAP3_SYS_NIRQ       7  </span><span class="comment">/* External source (active low) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define OMAP3_SMX_DBG_IRQ    9  </span><span class="comment">/* L3 interconnect error for debug */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define OMAP3_SMX_APP_IRQ   10  </span><span class="comment">/* L3 interconnect error for application */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define OMAP3_PRCM_IRQ      11  </span><span class="comment">/* PRCM module */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define OMAP3_SDMA0_IRQ     12  </span><span class="comment">/* System DMA request 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OMAP3_SDMA1_IRQ     13  </span><span class="comment">/* System DMA request 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define OMAP3_SDMA2_IRQ     14  </span><span class="comment">/* System DMA request 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define OMAP3_SDMA3_IRQ     15  </span><span class="comment">/* System DMA request 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP1_IRQ    16  </span><span class="comment">/* McBSP module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP2_IRQ    17  </span><span class="comment">/* McBSP module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define OMAP3_GPMC_IRQ      20  </span><span class="comment">/* General-purpose memory controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define OMAP3_SGX_IRQ       21  </span><span class="comment">/* 2D/3D graphics module */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP3_IRQ    22  </span><span class="comment">/* McBSP module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP4_IRQ    23  </span><span class="comment">/* McBSP module 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define OMAP3_CAM0_IRQ      24  </span><span class="comment">/* Camera interface request 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define OMAP3_DSS_IRQ       25  </span><span class="comment">/* Display subsystem module */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define OMAP3_MAIL_U0_IRQ   26  </span><span class="comment">/* Mailbox user 0 request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP5_IRQ    27  </span><span class="comment">/* McBSP module 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define OMAP3_IVA2_MMU_IRQ  28  </span><span class="comment">/* IVA2 MMU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OMAP3_GPIO1_IRQ     29  </span><span class="comment">/* GPIO module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define OMAP3_GPIO2_IRQ     30  </span><span class="comment">/* GPIO module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define OMAP3_GPIO3_IRQ     31  </span><span class="comment">/* GPIO module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OMAP3_GPIO4_IRQ     32  </span><span class="comment">/* GPIO module 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OMAP3_GPIO5_IRQ     33  </span><span class="comment">/* GPIO module 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define OMAP3_GPIO6_IRQ     34  </span><span class="comment">/* GPIO module 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OMAP3_WDT3_IRQ      36  </span><span class="comment">/* Watchdog timer module 3 overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define OMAP3_GPT1_IRQ      37  </span><span class="comment">/* General-purpose timer module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OMAP3_GPT2_IRQ      38  </span><span class="comment">/* General-purpose timer module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define OMAP3_GPT3_IRQ      39  </span><span class="comment">/* General-purpose timer module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define OMAP3_GPT4_IRQ      40  </span><span class="comment">/* General-purpose timer module 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define OMAP3_GPT5_IRQ      41  </span><span class="comment">/* General-purpose timer module 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OMAP3_GPT6_IRQ      42  </span><span class="comment">/* General-purpose timer module 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define OMAP3_GPT7_IRQ      43  </span><span class="comment">/* General-purpose timer module 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OMAP3_GPT8_IRQ      44  </span><span class="comment">/* General-purpose timer module 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define OMAP3_GPT9_IRQ      45  </span><span class="comment">/* General-purpose timer module 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OMAP3_GPT10_IRQ     46  </span><span class="comment">/* General-purpose timer module 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define OMAP3_GPT11_IRQ     47  </span><span class="comment">/* General-purpose timer module 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OMAP3_SPI4_IRQ      48  </span><span class="comment">/* McSPI module 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP4_TX_IRQ 54  </span><span class="comment">/* McBSP module 4 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP4_RX_IRQ 55  </span><span class="comment">/* McBSP module 4 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define OMAP3_I2C1_IRQ      56  </span><span class="comment">/* I2C module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OMAP3_I2C2_IRQ      57  </span><span class="comment">/* I2C module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define OMAP3_HDQ_IRQ       58  </span><span class="comment">/* HDQ/1-Wire */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP1_TX_IRQ 59  </span><span class="comment">/* McBSP module 1 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP1_RX_IRQ 60  </span><span class="comment">/* McBSP module 1 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define OMAP3_I2C3_IRQ      61  </span><span class="comment">/* I2C module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP2_TX_IRQ 62  </span><span class="comment">/* McBSP module 2 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP2_RX_IRQ 63  </span><span class="comment">/* McBSP module 2 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define OMAP3_SPI1_IRQ      65  </span><span class="comment">/* McSPI module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define OMAP3_SPI2_IRQ      66  </span><span class="comment">/* McSPI module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define OMAP3_UART1_IRQ     72  </span><span class="comment">/* UART module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define OMAP3_UART2_IRQ     73  </span><span class="comment">/* UART module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define OMAP3_UART3_IRQ     74  </span><span class="comment">/* UART module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define OMAP3_PBIAS_IRQ     75  </span><span class="comment">/* Merged interrupt for PBIASlite 1/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define OMAP3_OHCI_IRQ      76  </span><span class="comment">/* OHCI HSUSB MP Host Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define OMAP3_EHCI_IRQ      77  </span><span class="comment">/* EHCI HSUSB MP Host Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define OMAP3_TLL_IRQ       78  </span><span class="comment">/* HSUSB MP TLL Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP5_TX_IRQ 81  </span><span class="comment">/* McBSP module 5 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP5_RX_IRQ 82  </span><span class="comment">/* McBSP module 5 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define OMAP3_MMC1_IRQ      83  </span><span class="comment">/* MMC/SD module 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define OMAP3_MMC2_IRQ      86  </span><span class="comment">/* MMC/SD module 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define OMAP3_ICR_IRQ       87  </span><span class="comment">/* MPU ICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define OMAP3_D2DFRINT_IRQ  88  </span><span class="comment">/* 3G coproc (in stacked modem config) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP3_TX_IRQ 89  </span><span class="comment">/* McBSP module 3 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OMAP3_MCBSP3_RX_IRQ 90  </span><span class="comment">/* McBSP module 3 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define OMAP3_SPI3_IRQ      91  </span><span class="comment">/* McSPI module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define OMAP3_HSUSB_MC_IRQ  92  </span><span class="comment">/* High-speed USB OTG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define OMAP3_HSUSB_DMA_IRQ 93  </span><span class="comment">/* High-speed USB OTG DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OMAP3_MMC3_IRQ      94  </span><span class="comment">/* MMC/SD module 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* General-purpose timer register map */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER1_BASE  0x48318000</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">/* GPTIMER1 physical address */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER2_BASE  0x49032000</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* GPTIMER2 physical address */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER3_BASE  0x49034000</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">/* GPTIMER3 physical address */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER4_BASE  0x49036000</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">/* GPTIMER4 physical address */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER5_BASE  0x49038000</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">/* GPTIMER5 physical address */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER6_BASE  0x4903A000</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">/* GPTIMER6 physical address */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER7_BASE  0x4903C000</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/* GPTIMER7 physical address */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER8_BASE  0x4903E000</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* GPTIMER8 physical address */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER9_BASE  0x49040000</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">/* GPTIMER9 physical address */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER10_BASE 0x48086000</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">/* GPTIMER10 physical address */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define OMAP3_GPTIMER11_BASE 0x48088000</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">/* GPTIMER11 physical address */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* General-purpose timer registers */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TIDR      0x000</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">/* IP revision code */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TIOCP_CFG 0x010</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">/* Controls params for GP timer L4 iface */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TISTAT    0x014</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">/* Status (excl. interrupt status) */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TISR      0x018</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">/* Pending interrupt status */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TIER      0x01C</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">/* Interrupt enable */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TWER      0x020</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">/* Wakeup enable */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TCLR      0x024</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">/* Controls optional features */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TCRR      0x028</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">/* Internal counter value */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TLDR      0x02C</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">/* Timer load value */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TTGR      0x030</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">/* Triggers counter reload */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TWPS      0x034</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* Indicates if Write-Posted pending */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TMAR      0x038</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">/* Value to be compared with counter */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TCAR1     0x03C</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">/* First captured value of counter reg */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TSICR     0x040</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/* Control posted mode and functional SW rst */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TCAR2     0x044</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">/* Second captured value of counter register */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TPIR      0x048</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* Positive increment (1 ms tick) */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TNIR      0x04C</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">/* Negative increment (1 ms tick) */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TCVR      0x050</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">/* Defines TCRR is sub/over-period (1 ms tick) */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TOCR      0x054</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Masks tick interrupt */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define OMAP3_TIMER_TOWR      0x058</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">/* Number of masked overflow interrupts */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Interrupt status register fields */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define OMAP3_TISR_MAT_IT_FLAG  (1 &lt;&lt; 0) </span><span class="comment">/* Pending match interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define OMAP3_TISR_OVF_IT_FLAG  (1 &lt;&lt; 1) </span><span class="comment">/* Pending overflow interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define OMAP3_TISR_TCAR_IT_FLAG (1 &lt;&lt; 2) </span><span class="comment">/* Pending capture interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Interrupt enable register fields */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define OMAP3_TIER_MAT_IT_ENA  (1 &lt;&lt; 0) </span><span class="comment">/* Enable match interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define OMAP3_TIER_OVF_IT_ENA  (1 &lt;&lt; 1) </span><span class="comment">/* Enable overflow interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define OMAP3_TIER_TCAR_IT_ENA (1 &lt;&lt; 2) </span><span class="comment">/* Enable capture interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Timer control fields */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OMAP3_TCLR_ST       (1 &lt;&lt; 0)  </span><span class="comment">/* Start/stop timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define OMAP3_TCLR_AR       (1 &lt;&lt; 1)  </span><span class="comment">/* Autoreload or one-shot mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define OMAP3_TCLR_PRE      (1 &lt;&lt; 5)  </span><span class="comment">/* Prescaler on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define OMAP3_TCLR_PTV      (1 &lt;&lt; 1)  </span><span class="comment">/* looks like &quot;bleed&quot; from Minix */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define OMAP3_TCLR_OVF_TRG  (1 &lt;&lt; 10) </span><span class="comment">/* Overflow trigger */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define OMAP3_CM_CLKSEL_GFX     0x48004b40</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define OMAP3_CM_CLKEN_PLL      0x48004d00</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define OMAP3_CM_FCLKEN1_CORE   0x48004A00</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define OMAP3_CM_CLKSEL_CORE    0x48004A40 </span><span class="comment">/* GPT10 src clock sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define OMAP3_CM_FCLKEN_PER     0x48005000</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define OMAP3_CM_CLKSEL_PER     0x48005040</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define OMAP3_CM_CLKSEL_WKUP    0x48004c40 </span><span class="comment">/* GPT1 source clock selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define CM_MODULEMODE_MASK        (0x3 &lt;&lt; 0)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define CM_MODULEMODE_ENABLE      (0x2 &lt;&lt; 0)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define CM_MODULEMODE_DISABLED    (0x0 &lt;&lt; 0)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define CM_CLKCTRL_IDLEST         (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define CM_CLKCTRL_IDLEST_FUNC    (0x0 &lt;&lt; 16)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define CM_CLKCTRL_IDLEST_TRANS   (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define CM_CLKCTRL_IDLEST_IDLE    (0x2 &lt;&lt; 16)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define CM_CLKCTRL_IDLEST_DISABLE (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define CM_WKUP_BASE 0x44E00400 </span><span class="comment">/* Clock Module Wakeup Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define CM_WKUP_TIMER1_CLKCTRL  (CM_WKUP_BASE + 0xC4)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">/* This register manages the TIMER1 clocks. [Memory Mapped] */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define CM_PER_BASE 0x44E00000 </span><span class="comment">/* Clock Module Peripheral Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define CM_PER_TIMER7_CLKCTRL   (CM_PER_BASE + 0x7C)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">/* This register manages the TIMER7 clocks. [Memory Mapped] */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* CM_DPLL registers */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define CM_DPLL_BASE    0x44E00500 </span><span class="comment">/* Clock Module PLL Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK (CM_DPLL_BASE + 0x28)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_MASK (0x7 &lt;&lt; 0)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_SEL1 (0x0 &lt;&lt; 0)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Select CLK_M_OSC clock */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_SEL2 (0x1 &lt;&lt; 0)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* Select CLK_32KHZ clock */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_SEL3 (0x2 &lt;&lt; 0)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">/* Select TCLKIN clock */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_SEL4 (0x3 &lt;&lt; 0)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">/* Select CLK_RC32K clock */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER1MS_CLK_SEL_SEL5 (0x4 &lt;&lt; 0)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">/* Selects the CLK_32768 from 32KHz Crystal Osc */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK   (CM_DPLL_BASE + 0x04)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK_SEL_MASK (0x3 &lt;&lt; 0)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK_SEL_SEL1 (0x0 &lt;&lt; 0) </span><span class="comment">/* Select TCLKIN clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK_SEL_SEL2 (0x1 &lt;&lt; 0) </span><span class="comment">/* Select CLK_M_OSC clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK_SEL_SEL3 (0x2 &lt;&lt; 0) </span><span class="comment">/* Select CLK_32KHZ clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define CLKSEL_TIMER7_CLK_SEL_SEL4 (0x3 &lt;&lt; 0) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*RTC CLOCK BASE &amp; Registers*/</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define CM_RTC_BASE            0x44E00800</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define CM_RTC_RTC_CLKCTRL     0x0</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define CM_RTC_CLKSTCTRL       0x4</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define OMAP3_CLKSEL_GPT1    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define OMAP3_CLKSEL_GPT10   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define OMAP3_CLKSEL_GPT11   (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define OMAP34XX_CORE_L4_IO_BASE  0x48000000</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define ARM_TTBR_ADDR_MASK (0xffffc000)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ARM_TTBR_OUTER_NC    (0x0 &lt;&lt; 3) </span><span class="comment">/* Non-cacheable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define ARM_TTBR_OUTER_WBWA  (0x1 &lt;&lt; 3) </span><span class="comment">/* Outer Write-Back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define ARM_TTBR_OUTER_WT    (0x2 &lt;&lt; 3) </span><span class="comment">/* Outer Write-Through */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define ARM_TTBR_OUTER_WBNWA (0x3 &lt;&lt; 3) </span><span class="comment">/* Outer Write-Back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define ARM_TTBR_FLAGS_CACHED ARM_TTBR_OUTER_WBWA</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* cpu control flags */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* CPU control register (CP15 register 1) */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define CPU_CONTROL_MMU_ENABLE  0x00000001 </span><span class="comment">/* M: MMU/Protection unit enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define CPU_CONTROL_AFLT_ENABLE 0x00000002 </span><span class="comment">/* A: Alignment fault enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define CPU_CONTROL_DC_ENABLE   0x00000004 </span><span class="comment">/* C: IDC/DC enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define CPU_CONTROL_WBUF_ENABLE 0x00000008 </span><span class="comment">/* W: Write buffer enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define CPU_CONTROL_32BP_ENABLE 0x00000010 </span><span class="comment">/* P: 32-bit exception handlers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define CPU_CONTROL_32BD_ENABLE 0x00000020 </span><span class="comment">/* D: 32-bit addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define CPU_CONTROL_LABT_ENABLE 0x00000040 </span><span class="comment">/* L: Late abort enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CPU_CONTROL_BEND_ENABLE 0x00000080 </span><span class="comment">/* B: Big-endian mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define CPU_CONTROL_SYST_ENABLE 0x00000100 </span><span class="comment">/* S: System protection bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define CPU_CONTROL_ROM_ENABLE  0x00000200 </span><span class="comment">/* R: ROM protection bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define CPU_CONTROL_CPCLK       0x00000400 </span><span class="comment">/* F: Implementation defined */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define CPU_CONTROL_SWP_ENABLE  0x00000400 </span><span class="comment">/* SW: SWP{B} perform normally. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define CPU_CONTROL_BPRD_ENABLE 0x00000800 </span><span class="comment">/* Z: Branch prediction enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define CPU_CONTROL_IC_ENABLE   0x00001000 </span><span class="comment">/* I: IC enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define CPU_CONTROL_VECRELOC    0x00002000 </span><span class="comment">/* V: Vector relocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define CPU_CONTROL_ROUNDROBIN  0x00004000 </span><span class="comment">/* RR: Predictable replacement */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define CPU_CONTROL_V4COMPAT    0x00008000 </span><span class="comment">/* L4: ARMv4 compat LDR R15 etc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define CPU_CONTROL_FI_ENABLE   0x00200000 </span><span class="comment">/* FI: Low interrupt latency */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define CPU_CONTROL_UNAL_ENABLE 0x00400000 </span><span class="comment">/* U: unaligned data access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define CPU_CONTROL_XP_ENABLE   0x00800000 </span><span class="comment">/* XP: extended page table */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define CPU_CONTROL_V_ENABLE    0x01000000 </span><span class="comment">/* VE: Interrupt vectors enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define CPU_CONTROL_EX_BEND     0x02000000 </span><span class="comment">/* EE: exception endianness */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define CPU_CONTROL_NMFI        0x08000000 </span><span class="comment">/* NMFI: Non maskable FIQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define CPU_CONTROL_TR_ENABLE   0x10000000 </span><span class="comment">/* TRE: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define CPU_CONTROL_AF_ENABLE   0x20000000 </span><span class="comment">/* AFE: Access flag enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define CPU_CONTROL_TE_ENABLE   0x40000000 </span><span class="comment">/* TE: Thumb Exception enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define CPU_CONTROL_IDC_ENABLE  CPU_CONTROL_DC_ENABLE</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* VM bits */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* Big page (1MB section) specific flags. */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">/* 1MB section */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_PRESENT          (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">/* Section is present */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_B                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">/* B Bit */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_C                (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="comment">/* C Bit */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_DOMAIN           (0xF &lt;&lt; 5)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">/* Domain Number */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_SUPER            (0x1 &lt;&lt; 10)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">/* Super access only AP[1:0] */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_USER             (0x3 &lt;&lt; 10)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">/* Super/User access AP[1:0] */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_TEX0             (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">/* TEX[0] */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_TEX1             (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">/* TEX[1] */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_TEX2             (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">/* TEX[2] */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_RO               (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">/* Read only access AP[2] */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_SHAREABLE        (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">/* Shareable */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_NOTGLOBAL        (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">/* Not Global */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_WB \</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">    (ARM_VM_SECTION_TEX2 | ARM_VM_SECTION_TEX0 | ARM_VM_SECTION_B )</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* inner and outer write-back, write-allocate */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_WT \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">    (ARM_VM_SECTION_TEX2 | ARM_VM_SECTION_TEX1 | ARM_VM_SECTION_C )</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* inner and outer write-through, no write-allocate */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_WTWB \</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">    (ARM_VM_SECTION_TEX2 | ARM_VM_SECTION_TEX0 | ARM_VM_SECTION_C )</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* Inner , Write through, No Write Allocate Outer - Write Back, Write Allocate */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* shareable device */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_CACHED   ARM_VM_SECTION_WTWB</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ARM_VM_SECTION_DEVICE   (ARM_VM_SECTION_B)</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
