verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig_sim.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_lmb_bram_0/sim/block_design_lmb_bram_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_blk_mem_gen_0_0/sim/block_design_blk_mem_gen_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_xlconcat_0_0/sim/block_design_xlconcat_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_f793_mac_0_block_reset_sync.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_f793_mac_0_block_sync_block.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_axi4_lite_ipif_wrapper.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_f793_mac_0_gmii_if.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_tx_clk_gen.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_f793_mac_0_vector_decode.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_block.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_support.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_support_resets.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_f793_xlconstant_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_5/sim/bd_f793_util_vector_logic_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/hdl/bd_f793.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_axi_ethernet_0_0/sim/block_design_axi_ethernet_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_xbar_1/sim/block_design_xbar_1.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_clk_wiz.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_clk_wiz_1_0/block_design_clk_wiz_1_0_clk_wiz.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_clk_wiz_1_0/block_design_clk_wiz_1_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/b0e5/deserialize.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/b0e5/fifo.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/b0e5/pfs_sector.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/b0e5/serialize.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/b0e5/pfs_daughtercard.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_pfs_daughtercard_0_0/sim/block_design_pfs_daughtercard_0_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ipshared/fe20/simple_ip.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_simple_ip_0_0/sim/block_design_simple_ip_0_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_ed65_s00a2s_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_ed65_m00s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_33/sim/bd_ed65_m01s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_40/sim/bd_ed65_m02s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_47/sim/bd_ed65_m03s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_54/sim/bd_ed65_m04s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_61/sim/bd_ed65_m05s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_68/sim/bd_ed65_m06s2a_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_74/sim/bd_ed65_m06e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_69/sim/bd_ed65_m06arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_70/sim/bd_ed65_m06rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_71/sim/bd_ed65_m06awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_72/sim/bd_ed65_m06wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_73/sim/bd_ed65_m06bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_67/sim/bd_ed65_m05e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_62/sim/bd_ed65_m05arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_63/sim/bd_ed65_m05rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_64/sim/bd_ed65_m05awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_65/sim/bd_ed65_m05wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_66/sim/bd_ed65_m05bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_60/sim/bd_ed65_m04e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_55/sim/bd_ed65_m04arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_56/sim/bd_ed65_m04rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_57/sim/bd_ed65_m04awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_58/sim/bd_ed65_m04wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_59/sim/bd_ed65_m04bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_53/sim/bd_ed65_m03e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_48/sim/bd_ed65_m03arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_49/sim/bd_ed65_m03rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_50/sim/bd_ed65_m03awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_51/sim/bd_ed65_m03wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_52/sim/bd_ed65_m03bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_46/sim/bd_ed65_m02e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_41/sim/bd_ed65_m02arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_42/sim/bd_ed65_m02rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_43/sim/bd_ed65_m02awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_44/sim/bd_ed65_m02wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_45/sim/bd_ed65_m02bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_39/sim/bd_ed65_m01e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_34/sim/bd_ed65_m01arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_35/sim/bd_ed65_m01rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_36/sim/bd_ed65_m01awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_37/sim/bd_ed65_m01wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_38/sim/bd_ed65_m01bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_32/sim/bd_ed65_m00e_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_27/sim/bd_ed65_m00arn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_28/sim/bd_ed65_m00rn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_29/sim/bd_ed65_m00awn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_30/sim/bd_ed65_m00wn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_31/sim/bd_ed65_m00bn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_ed65_sarn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_ed65_srn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_ed65_sawn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_ed65_swn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_ed65_sbn_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_ed65_s00mmu_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_ed65_s00tr_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_ed65_s00sic_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_ed65_arinsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_ed65_rinsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_ed65_awinsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_ed65_winsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_ed65_binsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_ed65_aroutsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_ed65_routsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_ed65_awoutsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_ed65_woutsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_ed65_boutsw_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_ed65_arni_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_ed65_rni_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_ed65_awni_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_ed65_wni_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_ed65_bni_0.sv" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_ed65_one_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/hdl/bd_ed65.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_smartconnect_0_1/sim/block_design_smartconnect_0_1.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_ds_0/sim/block_design_auto_ds_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_cc_0/sim/block_design_auto_cc_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_us_4/sim/block_design_auto_us_4.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_us_3/sim/block_design_auto_us_3.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_us_2/sim/block_design_auto_us_2.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_us_1/sim/block_design_auto_us_1.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/ip/block_design_auto_us_0/sim/block_design_auto_us_0.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/block_design/hdl/block_design.v" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" --include "../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
