{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:33:01 2009 " "Info: Processing started: Fri Jan 30 14:33:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 89 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 87 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 85 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 100 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 94 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_WR " "Info: Assuming node \"MPU_WR\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_RD " "Info: Assuming node \"MPU_RD\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 97 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_reserved_tck " "Info: Assuming node \"altera_reserved_tck\" is an undefined clock" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]\" as buffer" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 54 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87\" as buffer" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|38\" as buffer" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[2\] " "Info: Detected ripple clock \"c\[2\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[1\] " "Info: Detected ripple clock \"c\[1\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[0\] " "Info: Detected ripple clock \"c\[0\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\] 1.026 ns " "Info: Slack time is 1.026 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48\" and destination register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.75 MHz 6.678 ns " "Info: Fmax is 149.75 MHz (period= 6.678 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.857 ns + Largest register register " "Info: + Largest register to register requirement is 3.857 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.365 ns + " "Info: + Setup relationship between source and destination is 4.365 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.511 ns " "Info: + Latch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.146 ns " "Info: - Launch edge is 1.146 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns 1.146 ns inverted 50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with inverted offset of 1.146 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.526 ns + Largest " "Info: + Largest clock skew is -0.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 11.059 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 11.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.836 ns) 6.669 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X8_Y17_N15 3 " "Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.836 ns) 8.186 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X11_Y17_N9 8 " "Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.836 ns) 9.904 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] 6 REG FF_X10_Y18_N15 11 " "Info: 6: + IC(0.882 ns) + CELL(0.836 ns) = 9.904 ns; Loc. = FF_X10_Y18_N15; Fanout = 11; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.606 ns) 11.059 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\] 7 REG FF_X11_Y18_N1 1 " "Info: 7: + IC(0.549 ns) + CELL(0.606 ns) = 11.059 ns; Loc. = FF_X11_Y18_N1; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 35.72 % ) " "Info: Total cell delay = 3.950 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.109 ns ( 64.28 % ) " "Info: Total interconnect delay = 7.109 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.882ns 0.549ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 11.585 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 11.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.836 ns) 6.669 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X8_Y17_N15 3 " "Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.836 ns) 8.186 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X11_Y17_N9 8 " "Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.836 ns) 9.902 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok 6 REG FF_X11_Y21_N15 2 " "Info: 6: + IC(0.880 ns) + CELL(0.836 ns) = 9.902 ns; Loc. = FF_X11_Y21_N15; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.354 ns) 11.116 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 7 COMB LCCOMB_X12_Y18_N20 29 " "Info: 7: + IC(0.860 ns) + CELL(0.354 ns) = 11.116 ns; Loc. = LCCOMB_X12_Y18_N20; Fanout = 29; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.154 ns) 11.585 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 8 REG LCCOMB_X12_Y18_N26 2 " "Info: 8: + IC(0.315 ns) + CELL(0.154 ns) = 11.585 ns; Loc. = LCCOMB_X12_Y18_N26; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 33.25 % ) " "Info: Total cell delay = 3.852 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.733 ns ( 66.75 % ) " "Info: Total interconnect delay = 7.733 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.880ns 0.860ns 0.315ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.882ns 0.549ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.880ns 0.860ns 0.315ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.882ns 0.549ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.880ns 0.860ns 0.315ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.831 ns - Longest register register " "Info: - Longest register to register delay is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 1 REG LCCOMB_X12_Y18_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y18_N26; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.284 ns) 0.589 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[2\] 2 COMB LCCOMB_X12_Y18_N8 2 " "Info: 2: + IC(0.305 ns) + CELL(0.284 ns) = 0.589 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 107 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.504 ns) 1.540 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT 3 COMB LCCOMB_X11_Y18_N10 2 " "Info: 3: + IC(0.447 ns) + CELL(0.504 ns) = 1.540 ns; Loc. = LCCOMB_X11_Y18_N10; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.611 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT 4 COMB LCCOMB_X11_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LCCOMB_X11_Y18_N12; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.682 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT 5 COMB LCCOMB_X11_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.753 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT 6 COMB LCCOMB_X11_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LCCOMB_X11_Y18_N16; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.824 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6~COUT 7 COMB LCCOMB_X11_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LCCOMB_X11_Y18_N18; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.531 ns) 2.355 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita7 8 COMB LCCOMB_X11_Y18_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.531 ns) = 2.355 ns; Loc. = LCCOMB_X11_Y18_N20; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita7'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 2.728 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]~11 9 COMB LCCOMB_X11_Y18_N0 1 " "Info: 9: + IC(0.219 ns) + CELL(0.154 ns) = 2.728 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]~11'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 2.831 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\] 10 REG FF_X11_Y18_N1 1 " "Info: 10: + IC(0.000 ns) + CELL(0.103 ns) = 2.831 ns; Loc. = FF_X11_Y18_N1; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 65.70 % ) " "Info: Total cell delay = 1.860 ns ( 65.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 34.30 % ) " "Info: Total interconnect delay = 0.971 ns ( 34.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.305ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.219ns 0.000ns } { 0.000ns 0.284ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.059 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.882ns 0.549ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.585 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 0.880ns 0.860ns 0.315ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.305ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.219ns 0.000ns } { 0.000ns 0.284ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.154ns 0.103ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_6 register AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] -878 ps " "Info: Slack time is -878 ps for clock \"CLK_6\" between source register \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns + Largest register register " "Info: + Largest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3.218 ns + " "Info: + Setup relationship between source and destination is 3.218 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.729 ns " "Info: + Latch edge is 8.729 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.511 ns " "Info: - Launch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.082 ns + Largest " "Info: + Largest clock skew is -3.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.606 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_6\" to destination register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.606 ns) 2.606 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 4 REG FF_X13_Y17_N27 3 " "Info: 4: + IC(0.881 ns) + CELL(0.606 ns) = 2.606 ns; Loc. = FF_X13_Y17_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.48 % ) " "Info: Total cell delay = 1.524 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 41.52 % ) " "Info: Total interconnect delay = 1.082 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.881ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.688 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.000 ns) 4.181 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.606 ns) 5.688 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 5 REG FF_X13_Y17_N9 4 " "Info: 5: + IC(0.901 ns) + CELL(0.606 ns) = 5.688 ns; Loc. = FF_X13_Y17_N9; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.35 % ) " "Info: Total cell delay = 1.442 ns ( 25.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.246 ns ( 74.65 % ) " "Info: Total interconnect delay = 4.246 ns ( 74.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.901ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.881ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.901ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.881ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.901ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.802 ns - Longest register register " "Info: - Longest register to register delay is 0.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 1 REG FF_X13_Y17_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X13_Y17_N9; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.402 ns) 0.802 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 2 REG FF_X13_Y17_N27 3 " "Info: 2: + IC(0.400 ns) + CELL(0.402 ns) = 0.802 ns; Loc. = FF_X13_Y17_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.402 ns ( 50.12 % ) " "Info: Total cell delay = 0.402 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 49.88 % ) " "Info: Total interconnect delay = 0.400 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.400ns } { 0.000ns 0.402ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.881ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.901ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.400ns } { 0.000ns 0.402ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK_6' 22 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK_6' along 22 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_WR " "Info: No valid register-to-register data paths exist for clock \"MPU_WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_RD " "Info: No valid register-to-register data paths exist for clock \"MPU_RD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_reserved_tck register sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 73.2 MHz 13.662 ns Internal " "Info: Clock \"altera_reserved_tck\" has Internal fmax of 73.2 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 13.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.619 ns + Longest register register " "Info: + Longest register to register delay is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 1 REG FF_X11_Y6_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y6_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.382 ns) 0.768 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X11_Y6_N12 6 " "Info: 2: + IC(0.386 ns) + CELL(0.382 ns) = 0.768 ns; Loc. = LCCOMB_X11_Y6_N12; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.284 ns) 1.801 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X11_Y5_N2 4 " "Info: 3: + IC(0.749 ns) + CELL(0.284 ns) = 1.801 ns; Loc. = LCCOMB_X11_Y5_N2; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.284 ns) 2.871 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X11_Y7_N8 18 " "Info: 4: + IC(0.786 ns) + CELL(0.284 ns) = 2.871 ns; Loc. = LCCOMB_X11_Y7_N8; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.282 ns) 3.453 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X11_Y7_N4 1 " "Info: 5: + IC(0.300 ns) + CELL(0.282 ns) = 3.453 ns; Loc. = LCCOMB_X11_Y7_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.154 ns) 4.529 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X13_Y9_N0 1 " "Info: 6: + IC(0.922 ns) + CELL(0.154 ns) = 4.529 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.358 ns) 5.815 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X12_Y6_N18 1 " "Info: 7: + IC(0.928 ns) + CELL(0.358 ns) = 5.815 ns; Loc. = LCCOMB_X12_Y6_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 6.516 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X12_Y6_N20 1 " "Info: 8: + IC(0.263 ns) + CELL(0.438 ns) = 6.516 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 6.619 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG FF_X12_Y6_N21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.103 ns) = 6.619 ns; Loc. = FF_X12_Y6_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.285 ns ( 34.52 % ) " "Info: Total cell delay = 2.285 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 65.48 % ) " "Info: Total interconnect delay = 4.334 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.386ns 0.749ns 0.786ns 0.300ns 0.922ns 0.928ns 0.263ns 0.000ns } { 0.000ns 0.382ns 0.284ns 0.284ns 0.282ns 0.154ns 0.358ns 0.438ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.549 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_reserved_tck\" to destination register is 3.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G2 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G2; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.606 ns) 3.549 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG FF_X12_Y6_N21 2 " "Info: 5: + IC(0.877 ns) + CELL(0.606 ns) = 3.549 ns; Loc. = FF_X12_Y6_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.81 % ) " "Info: Total cell delay = 1.484 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 58.19 % ) " "Info: Total interconnect delay = 2.065 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.549 ns - Longest register " "Info: - Longest clock path from clock \"altera_reserved_tck\" to source register is 3.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G2 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G2; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.606 ns) 3.549 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 5 REG FF_X11_Y6_N29 12 " "Info: 5: + IC(0.877 ns) + CELL(0.606 ns) = 3.549 ns; Loc. = FF_X11_Y6_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.81 % ) " "Info: Total cell delay = 1.484 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 58.19 % ) " "Info: Total interconnect delay = 2.065 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns + " "Info: + Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.386ns 0.749ns 0.786ns 0.300ns 0.922ns 0.928ns 0.263ns 0.000ns } { 0.000ns 0.382ns 0.284ns 0.284ns 0.282ns 0.154ns 0.358ns 0.438ns 0.103ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.549 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.877ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\] memory AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2 -5.105 ns " "Info: Minimum slack time is -5.105 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\]\" and destination memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.154 ns + Shortest register memory " "Info: + Shortest register to memory delay is 2.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\] 1 REG FF_X16_Y20_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y20_N5; Fanout = 6; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.284 ns) 1.399 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[2\]~98 2 COMB LCCOMB_X14_Y19_N10 1 " "Info: 2: + IC(1.115 ns) + CELL(0.284 ns) = 1.399 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[2\]~98'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.082 ns) 2.154 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2 3 MEM M9K_X15_Y19_N0 8 " "Info: 3: + IC(0.673 ns) + CELL(0.082 ns) = 2.154 ns; Loc. = M9K_X15_Y19_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 16.99 % ) " "Info: Total cell delay = 0.366 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.788 ns ( 83.01 % ) " "Info: Total interconnect delay = 1.788 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.154 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 1.115ns 0.673ns } { 0.000ns 0.284ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.259 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 7.259 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.218 ns " "Info: + Latch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.218 ns " "Info: - Launch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.269 ns + Smallest " "Info: + Smallest clock skew is 7.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 12.939 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination memory is 12.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.836 ns) 6.669 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X8_Y17_N15 3 " "Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.836 ns) 8.041 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X9_Y17_N11 2 " "Info: 5: + IC(0.536 ns) + CELL(0.836 ns) = 8.041 ns; Loc. = FF_X9_Y17_N11; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.836 ns) 9.689 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X8_Y19_N9 10 " "Info: 6: + IC(0.812 ns) + CELL(0.836 ns) = 9.689 ns; Loc. = FF_X8_Y19_N9; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 11.132 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G3 51 " "Info: 7: + IC(1.443 ns) + CELL(0.000 ns) = 11.132 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.922 ns) 12.939 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2 8 MEM M9K_X15_Y19_N0 8 " "Info: 8: + IC(0.885 ns) + CELL(0.922 ns) = 12.939 ns; Loc. = M9K_X15_Y19_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.266 ns ( 32.97 % ) " "Info: Total cell delay = 4.266 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.673 ns ( 67.03 % ) " "Info: Total interconnect delay = 8.673 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.885ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.670 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.000 ns) 4.181 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.606 ns) 5.670 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X16_Y20_N5 6 " "Info: 5: + IC(0.883 ns) + CELL(0.606 ns) = 5.670 ns; Loc. = FF_X16_Y20_N5; Fanout = 6; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.43 % ) " "Info: Total cell delay = 1.442 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.228 ns ( 74.57 % ) " "Info: Total interconnect delay = 4.228 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.883ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.885ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.883ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.885ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.883ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.154 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 1.115ns 0.673ns } { 0.000ns 0.284ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.939 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.885ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.883ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 24 " "Warning: Can't achieve minimum setup and hold requirement PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_6 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\] memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0 502 ps " "Info: Minimum slack time is 502 ps for clock \"CLK_6\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.878 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\] 1 REG FF_X14_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y8_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 1253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.082 ns) 0.878 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0 2 MEM M9K_X15_Y8_N0 0 " "Info: 2: + IC(0.796 ns) + CELL(0.082 ns) = 0.878 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.082 ns ( 9.34 % ) " "Info: Total cell delay = 0.082 ns ( 9.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 90.66 % ) " "Info: Total interconnect delay = 0.796 ns ( 90.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.878 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.796ns } { 0.000ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.376 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.376 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.386 ns + Smallest " "Info: + Smallest clock skew is 0.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.988 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_6\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.993 ns) 2.988 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0 4 MEM M9K_X15_Y8_N0 0 " "Info: 4: + IC(0.876 ns) + CELL(0.993 ns) = 2.988 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_datain_reg0'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 63.96 % ) " "Info: Total cell delay = 1.911 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 36.04 % ) " "Info: Total interconnect delay = 1.077 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.993ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 source 2.602 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_6\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.606 ns) 2.602 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\] 4 REG FF_X14_Y8_N9 1 " "Info: 4: + IC(0.877 ns) + CELL(0.606 ns) = 2.602 ns; Loc. = FF_X14_Y8_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 1253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.57 % ) " "Info: Total cell delay = 1.524 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.078 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} } { 0.000ns 0.000ns 0.201ns 0.877ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.993ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} } { 0.000ns 0.000ns 0.201ns 0.877ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 1253 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.993ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} } { 0.000ns 0.000ns 0.201ns 0.877ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.878 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.796ns } { 0.000ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.993ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8] {} } { 0.000ns 0.000ns 0.201ns 0.877ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0 MPU_A\[4\] CLK_6 6.795 ns memory " "Info: tsu for memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"MPU_A\[4\]\", clock pin = \"CLK_6\") is 6.795 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.697 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[4\] 1 PIN PIN_E6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E6; Fanout = 1; PIN Node = 'MPU_A\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[4] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns MPU_A\[4\]~input 2 COMB IOIBUF_X7_Y24_N8 6 " "Info: 2: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = IOIBUF_X7_Y24_N8; Fanout = 6; COMB Node = 'MPU_A\[4\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { MPU_A[4] MPU_A[4]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(0.413 ns) 5.040 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_decode:3\|decode_kbf:auto_generated\|w_anode44w\[3\]~30 3 COMB LCCOMB_X14_Y20_N26 12 " "Info: 3: + IC(3.750 ns) + CELL(0.413 ns) = 5.040 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 12; COMB Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_decode:3\|decode_kbf:auto_generated\|w_anode44w\[3\]~30'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { MPU_A[4]~input AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 } "NODE_NAME" } } { "db/decode_kbf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_kbf.tdf" 61 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.284 ns) 6.474 ns AduC842:AduC\|inst77~74 4 COMB LCCOMB_X17_Y22_N28 2 " "Info: 4: + IC(1.150 ns) + CELL(0.284 ns) = 6.474 ns; Loc. = LCCOMB_X17_Y22_N28; Fanout = 2; COMB Node = 'AduC842:AduC\|inst77~74'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 AduC842:AduC|inst77~74 } "NODE_NAME" } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1736 824 888 1784 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.358 ns) 7.961 ns AduC842:AduC\|inst77~76 5 COMB LCCOMB_X18_Y20_N30 17 " "Info: 5: + IC(1.129 ns) + CELL(0.358 ns) = 7.961 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 17; COMB Node = 'AduC842:AduC\|inst77~76'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { AduC842:AduC|inst77~74 AduC842:AduC|inst77~76 } "NODE_NAME" } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1736 824 888 1784 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.075 ns) 9.697 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0 6 MEM M9K_X15_Y19_N0 0 " "Info: 6: + IC(0.661 ns) + CELL(1.075 ns) = 9.697 ns; Loc. = M9K_X15_Y19_N0; Fanout = 0; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { AduC842:AduC|inst77~76 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.007 ns ( 31.01 % ) " "Info: Total cell delay = 3.007 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.690 ns ( 68.99 % ) " "Info: Total interconnect delay = 6.690 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.697 ns" { MPU_A[4] MPU_A[4]~input AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 AduC842:AduC|inst77~74 AduC842:AduC|inst77~76 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.697 ns" { MPU_A[4] {} MPU_A[4]~input {} AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 {} AduC842:AduC|inst77~74 {} AduC842:AduC|inst77~76 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.750ns 1.150ns 1.129ns 0.661ns } { 0.000ns 0.877ns 0.413ns 0.284ns 0.358ns 1.075ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.057 ns + " "Info: + Micro setup delay of destination is -0.057 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns - " "Info: - Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 6.063 ns - Shortest memory " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination memory is 6.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.000 ns) 4.181 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.993 ns) 6.063 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0 5 MEM M9K_X15_Y19_N0 0 " "Info: 5: + IC(0.889 ns) + CELL(0.993 ns) = 6.063 ns; Loc. = M9K_X15_Y19_N0; Fanout = 0; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { c[1]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 30.17 % ) " "Info: Total cell delay = 1.829 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.234 ns ( 69.83 % ) " "Info: Total interconnect delay = 4.234 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "6.063 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "6.063 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.889ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.993ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.697 ns" { MPU_A[4] MPU_A[4]~input AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 AduC842:AduC|inst77~74 AduC842:AduC|inst77~76 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.697 ns" { MPU_A[4] {} MPU_A[4]~input {} AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30 {} AduC842:AduC|inst77~74 {} AduC842:AduC|inst77~76 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.750ns 1.150ns 1.129ns 0.661ns } { 0.000ns 0.877ns 0.413ns 0.284ns 0.358ns 1.075ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "6.063 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "6.063 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 2.100ns 0.867ns 0.378ns 0.889ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.993ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_6 MPU_D\[7\] AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23 17.996 ns register " "Info: tco from clock \"CLK_6\" to destination pin \"MPU_D\[7\]\" through register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23\" is 17.996 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 12.625 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 12.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.836 ns) 6.669 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X8_Y17_N15 3 " "Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.836 ns) 8.041 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X9_Y17_N11 2 " "Info: 5: + IC(0.536 ns) + CELL(0.836 ns) = 8.041 ns; Loc. = FF_X9_Y17_N11; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.836 ns) 9.689 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X8_Y19_N9 10 " "Info: 6: + IC(0.812 ns) + CELL(0.836 ns) = 9.689 ns; Loc. = FF_X8_Y19_N9; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 11.132 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G3 51 " "Info: 7: + IC(1.443 ns) + CELL(0.000 ns) = 11.132 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.606 ns) 12.625 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23 8 REG FF_X13_Y19_N7 7 " "Info: 8: + IC(0.887 ns) + CELL(0.606 ns) = 12.625 ns; Loc. = FF_X13_Y19_N7; Fanout = 7; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1040 1056 1120 1120 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 31.29 % ) " "Info: Total cell delay = 3.950 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.675 ns ( 68.71 % ) " "Info: Total interconnect delay = 8.675 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.625 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.625 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.887ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns + " "Info: + Micro clock to output delay of source is 0.230 ns" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1040 1056 1120 1120 "23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.359 ns + Longest register pin " "Info: + Longest register to pin delay is 8.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23 1 REG FF_X13_Y19_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X13_Y19_N7; Fanout = 7; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|23'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1040 1056 1120 1120 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.433 ns) 1.030 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|77 2 COMB LCCOMB_X12_Y19_N26 1 " "Info: 2: + IC(0.597 ns) + CELL(0.433 ns) = 1.030 ns; Loc. = LCCOMB_X12_Y19_N26; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|77'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1048 1216 1280 1088 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.154 ns) 1.915 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~213 3 COMB LCCOMB_X13_Y20_N12 1 " "Info: 3: + IC(0.731 ns) + CELL(0.154 ns) = 1.915 ns; Loc. = LCCOMB_X13_Y20_N12; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~213'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.413 ns) 2.603 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~214 4 COMB LCCOMB_X13_Y20_N22 1 " "Info: 4: + IC(0.275 ns) + CELL(0.413 ns) = 2.603 ns; Loc. = LCCOMB_X13_Y20_N22; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~214'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.284 ns) 3.156 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result2137w~874 5 COMB LCCOMB_X13_Y20_N2 1 " "Info: 5: + IC(0.269 ns) + CELL(0.284 ns) = 3.156 ns; Loc. = LCCOMB_X13_Y20_N2; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result2137w~874'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 196 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.354 ns) 4.488 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result2137w~875 6 COMB LCCOMB_X17_Y21_N20 1 " "Info: 6: + IC(0.978 ns) + CELL(0.354 ns) = 4.488 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result2137w~875'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 196 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.398 ns) 5.151 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228 7 COMB LCCOMB_X17_Y21_N4 1 " "Info: 7: + IC(0.265 ns) + CELL(0.398 ns) = 5.151 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(2.023 ns) 8.359 ns MPU_D\[7\]~output 8 COMB IOOBUF_X28_Y24_N23 1 " "Info: 8: + IC(1.185 ns) + CELL(2.023 ns) = 8.359 ns; Loc. = IOOBUF_X28_Y24_N23; Fanout = 1; COMB Node = 'MPU_D\[7\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.359 ns MPU_D\[7\] 9 PIN PIN_E10 0 " "Info: 9: + IC(0.000 ns) + CELL(0.000 ns) = 8.359 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'MPU_D\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.059 ns ( 48.56 % ) " "Info: Total cell delay = 4.059 ns ( 48.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 51.44 % ) " "Info: Total interconnect delay = 4.300 ns ( 51.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 {} MPU_D[7]~output {} MPU_D[7] {} } { 0.000ns 0.597ns 0.731ns 0.275ns 0.269ns 0.978ns 0.265ns 1.185ns 0.000ns } { 0.000ns 0.433ns 0.154ns 0.413ns 0.284ns 0.354ns 0.398ns 2.023ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.625 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.625 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.536ns 0.812ns 1.443ns 0.887ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 {} MPU_D[7]~output {} MPU_D[7] {} } { 0.000ns 0.597ns 0.731ns 0.275ns 0.269ns 0.978ns 0.265ns 1.185ns 0.000ns } { 0.000ns 0.433ns 0.154ns 0.413ns 0.284ns 0.354ns 0.398ns 2.023ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MPU_A\[0\] MPU_D\[3\] 13.598 ns Longest " "Info: Longest tpd from source pin \"MPU_A\[0\]\" to destination pin \"MPU_D\[3\]\" is 13.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[0\] 1 PIN PIN_A5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A5; Fanout = 1; PIN Node = 'MPU_A\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[0] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.897 ns) 0.897 ns MPU_A\[0\]~input 2 COMB IOIBUF_X7_Y24_N15 93 " "Info: 2: + IC(0.000 ns) + CELL(0.897 ns) = 0.897 ns; Loc. = IOIBUF_X7_Y24_N15; Fanout = 93; COMB Node = 'MPU_A\[0\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { MPU_A[0] MPU_A[0]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.207 ns) + CELL(0.284 ns) 5.388 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~198 3 COMB LCCOMB_X13_Y21_N24 7 " "Info: 3: + IC(4.207 ns) + CELL(0.284 ns) = 5.388 ns; Loc. = LCCOMB_X13_Y21_N24; Fanout = 7; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~198'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { MPU_A[0]~input AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~198 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.424 ns) 6.614 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~203 4 COMB LCCOMB_X13_Y18_N30 1 " "Info: 4: + IC(0.802 ns) + CELL(0.424 ns) = 6.614 ns; Loc. = LCCOMB_X13_Y18_N30; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~203'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~198 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~203 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.154 ns) 7.139 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~204 5 COMB LCCOMB_X13_Y18_N0 1 " "Info: 5: + IC(0.371 ns) + CELL(0.154 ns) = 7.139 ns; Loc. = LCCOMB_X13_Y18_N0; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~204'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~203 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~204 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.420 ns) 8.321 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~205 6 COMB LCCOMB_X13_Y21_N4 1 " "Info: 6: + IC(0.762 ns) + CELL(0.420 ns) = 8.321 ns; Loc. = LCCOMB_X13_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|busmux:135\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[3\]~205'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~204 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~205 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.396 ns) 9.504 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1017w~818 7 COMB LCCOMB_X12_Y20_N16 1 " "Info: 7: + IC(0.787 ns) + CELL(0.396 ns) = 9.504 ns; Loc. = LCCOMB_X12_Y20_N16; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1017w~818'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~205 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1017w~818 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.404 ns) 10.610 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[3\]~3216 8 COMB LCCOMB_X13_Y20_N28 1 " "Info: 8: + IC(0.702 ns) + CELL(0.404 ns) = 10.610 ns; Loc. = LCCOMB_X13_Y20_N28; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[3\]~3216'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1017w~818 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[3]~3216 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(2.116 ns) 13.598 ns MPU_D\[3\]~output 9 COMB IOOBUF_X16_Y24_N16 1 " "Info: 9: + IC(0.872 ns) + CELL(2.116 ns) = 13.598 ns; Loc. = IOOBUF_X16_Y24_N16; Fanout = 1; COMB Node = 'MPU_D\[3\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[3]~3216 MPU_D[3]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 13.598 ns MPU_D\[3\] 10 PIN PIN_A8 0 " "Info: 10: + IC(0.000 ns) + CELL(0.000 ns) = 13.598 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'MPU_D\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[3]~output MPU_D[3] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.095 ns ( 37.47 % ) " "Info: Total cell delay = 5.095 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.503 ns ( 62.53 % ) " "Info: Total interconnect delay = 8.503 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "13.598 ns" { MPU_A[0] MPU_A[0]~input AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~198 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~203 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~204 AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~205 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1017w~818 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[3]~3216 MPU_D[3]~output MPU_D[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "13.598 ns" { MPU_A[0] {} MPU_A[0]~input {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~198 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~203 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~204 {} AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~205 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1017w~818 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[3]~3216 {} MPU_D[3]~output {} MPU_D[3] {} } { 0.000ns 0.000ns 4.207ns 0.802ns 0.371ns 0.762ns 0.787ns 0.702ns 0.872ns 0.000ns } { 0.000ns 0.897ns 0.284ns 0.424ns 0.154ns 0.420ns 0.396ns 0.404ns 2.116ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 RS485_RXD CLK_6 2.808 ns register " "Info: th for register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22\" (data pin = \"RS485_RXD\", clock pin = \"CLK_6\") is 2.808 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 11.176 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.836 ns) 6.669 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X8_Y17_N15 3 " "Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.836 ns) 8.186 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X11_Y17_N9 8 " "Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 9.681 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl 6 COMB CLKCTRL_G0 121 " "Info: 6: + IC(1.495 ns) + CELL(0.000 ns) = 9.681 ns; Loc. = CLKCTRL_G0; Fanout = 121; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.606 ns) 11.176 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 7 REG FF_X9_Y19_N25 13 " "Info: 7: + IC(0.889 ns) + CELL(0.606 ns) = 11.176 ns; Loc. = FF_X9_Y19_N25; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 27.86 % ) " "Info: Total cell delay = 3.114 ns ( 27.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.062 ns ( 72.14 % ) " "Info: Total interconnect delay = 8.062 ns ( 72.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.176 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.176 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 1.495ns 0.889ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.184 ns + " "Info: + Micro hold delay of destination is 0.184 ns" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.334 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RS485_RXD 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'RS485_RXD'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns RS485_RXD~input 2 COMB IOIBUF_X0_Y23_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y23_N8; Fanout = 1; COMB Node = 'RS485_RXD~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { RS485_RXD RS485_RXD~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(0.438 ns) 4.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115 3 COMB LCCOMB_X9_Y19_N18 1 " "Info: 3: + IC(3.543 ns) + CELL(0.438 ns) = 4.859 ns; Loc. = LCCOMB_X9_Y19_N18; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.981 ns" { RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 5.231 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116 4 COMB LCCOMB_X9_Y19_N24 14 " "Info: 4: + IC(0.218 ns) + CELL(0.154 ns) = 5.231 ns; Loc. = LCCOMB_X9_Y19_N24; Fanout = 14; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 5.334 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 5 REG FF_X9_Y19_N25 13 " "Info: 5: + IC(0.000 ns) + CELL(0.103 ns) = 5.334 ns; Loc. = FF_X9_Y19_N25; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 29.49 % ) " "Info: Total cell delay = 1.573 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 70.51 % ) " "Info: Total interconnect delay = 3.761 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.543ns 0.218ns 0.000ns } { 0.000ns 0.878ns 0.438ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.176 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.176 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 2.030ns 0.681ns 1.495ns 0.889ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.543ns 0.218ns 0.000ns } { 0.000ns 0.878ns 0.438ns 0.154ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:33:08 2009 " "Info: Processing ended: Fri Jan 30 14:33:08 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
