Classic Timing Analyzer report for Receive_Port
Wed Mar 25 17:00:15 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'read_clk'
  7. Clock Setup: 'write_clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                        ; To                                                                                                                                                                                       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.412 ns                         ; write_enable                                                                                                ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; --         ; write_clk ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.138 ns                        ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] ; read_empty                                                                                                                                                                               ; read_clk   ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.309 ns                        ; read_enable                                                                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                                              ; --         ; read_clk  ; 0            ;
; Clock Setup: 'write_clk'     ; N/A   ; None          ; 176.87 MHz ( period = 5.654 ns ) ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; 0            ;
; Clock Setup: 'read_clk'      ; N/A   ; None          ; 182.32 MHz ( period = 5.485 ns ) ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                             ;                                                                                                                                                                                          ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_30i1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_30i1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; read_clk        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write_clk       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 182.32 MHz ( period = 5.485 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 182.32 MHz ( period = 5.485 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 184.47 MHz ( period = 5.421 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 184.47 MHz ( period = 5.421 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; read_clk   ; read_clk ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 185.94 MHz ( period = 5.378 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; read_clk   ; read_clk ; None                        ; None                      ; 5.140 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.809 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.809 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.673 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.673 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.666 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.666 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.619 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.619 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.612 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.612 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk   ; read_clk ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.414 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk   ; read_clk ; None                        ; None                      ; 4.414 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk   ; read_clk ; None                        ; None                      ; 4.426 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'write_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.321 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.240 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.180 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk  ; write_clk ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; write_clk  ; write_clk ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk  ; write_clk ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk  ; write_clk ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk  ; write_clk ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                 ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk  ; write_clk ; None                        ; None                      ; 5.164 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                                                                                                       ; To Clock  ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk ;
; N/A   ; None         ; 7.412 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_we_reg        ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg0  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg1  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg2  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg3  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg4  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg5  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg6  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg7  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg8  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg9  ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg10 ; write_clk ;
; N/A   ; None         ; 7.208 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg11 ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; write_clk ;
; N/A   ; None         ; 7.180 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; write_clk ;
; N/A   ; None         ; 7.146 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; write_clk ;
; N/A   ; None         ; 7.003 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[11]                                              ; write_clk ;
; N/A   ; None         ; 7.002 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[9]                                               ; write_clk ;
; N/A   ; None         ; 6.999 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[10]                                              ; write_clk ;
; N/A   ; None         ; 6.992 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[8]                                               ; write_clk ;
; N/A   ; None         ; 6.900 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[3]                                               ; write_clk ;
; N/A   ; None         ; 6.898 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[6]                                               ; write_clk ;
; N/A   ; None         ; 6.898 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[4]                                               ; write_clk ;
; N/A   ; None         ; 6.897 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[7]                                               ; write_clk ;
; N/A   ; None         ; 6.807 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[5]                                               ; write_clk ;
; N/A   ; None         ; 6.341 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[2]                                               ; write_clk ;
; N/A   ; None         ; 6.256 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[1]                                               ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[0]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[1]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[2]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[3]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[4]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[6]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                                              ; write_clk ;
; N/A   ; None         ; 6.104 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                                             ; write_clk ;
; N/A   ; None         ; 5.811 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                                             ; write_clk ;
; N/A   ; None         ; 5.811 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                                             ; write_clk ;
; N/A   ; None         ; 5.811 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cntr_jvd:cntr_b|pre_hazard[0]                                                           ; write_clk ;
; N/A   ; None         ; 5.628 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[0]                                               ; write_clk ;
; N/A   ; None         ; 5.628 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity8                                                     ; write_clk ;
; N/A   ; None         ; 5.628 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a1                                               ; write_clk ;
; N/A   ; None         ; 5.628 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a0                                               ; write_clk ;
; N/A   ; None         ; 5.628 ns   ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a2                                               ; write_clk ;
; N/A   ; None         ; 4.077 ns   ; data_in_4[2] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 3.775 ns   ; data_in_4[3] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 3.759 ns   ; data_in_4[1] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 3.757 ns   ; data_in_4[0] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk ;
; N/A   ; None         ; 2.789 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; read_clk  ;
; N/A   ; None         ; 2.569 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk  ;
; N/A   ; None         ; 2.569 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk  ;
; N/A   ; None         ; 2.546 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk  ;
; N/A   ; None         ; 2.546 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk  ;
; N/A   ; None         ; 2.541 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk  ;
; N/A   ; None         ; 2.541 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk  ;
; N/A   ; None         ; 2.523 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk  ;
; N/A   ; None         ; 2.511 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; read_clk  ;
; N/A   ; None         ; 2.501 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; read_clk  ;
; N/A   ; None         ; 2.337 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; read_clk  ;
; N/A   ; None         ; 2.337 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; read_clk  ;
; N/A   ; None         ; 2.336 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; read_clk  ;
; N/A   ; None         ; 2.335 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; read_clk  ;
; N/A   ; None         ; 2.331 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; read_clk  ;
; N/A   ; None         ; 2.329 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; read_clk  ;
; N/A   ; None         ; 2.329 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; read_clk  ;
; N/A   ; None         ; 2.329 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; read_clk  ;
; N/A   ; None         ; 2.329 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; read_clk  ;
; N/A   ; None         ; 2.329 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; read_clk  ;
; N/A   ; None         ; 2.315 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; read_clk  ;
; N/A   ; None         ; 2.177 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; read_clk  ;
; N/A   ; None         ; 2.177 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; read_clk  ;
; N/A   ; None         ; 2.173 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; read_clk  ;
; N/A   ; None         ; 2.077 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; read_clk  ;
; N/A   ; None         ; 2.076 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; read_clk  ;
; N/A   ; None         ; 2.049 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                                              ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                                              ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                                             ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                                             ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                                              ; read_clk  ;
; N/A   ; None         ; 2.040 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.931 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                                              ; read_clk  ;
; N/A   ; None         ; 1.557 ns   ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                                              ; read_clk  ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                          ; To            ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 11.138 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 11.097 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.786 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.745 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.745 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.742 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.698 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.669 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.660 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.659 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.607 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.573 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.547 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.526 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.496 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.394 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[6]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.392 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.389 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.345 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.324 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.281 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 10.262 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.252 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.223 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 10.136 ns  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.975 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.941 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.866 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[3]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.850 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.780 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[4]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.756 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.692 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.589 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.581 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[2]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.569 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.550 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[1]                                                   ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.446 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.445 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.363 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.358 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.338 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.307 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                                   ; read_empty    ; read_clk   ;
; N/A   ; None         ; 9.191 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.137 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2] ; data_out_8[2] ; read_clk   ;
; N/A   ; None         ; 9.060 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 9.017 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; write_full    ; write_clk  ;
; N/A   ; None         ; 8.958 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 8.768 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 8.640 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; read_empty    ; read_clk   ;
; N/A   ; None         ; 8.270 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7] ; data_out_8[7] ; read_clk   ;
; N/A   ; None         ; 7.941 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6] ; data_out_8[6] ; read_clk   ;
; N/A   ; None         ; 7.941 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4] ; data_out_8[4] ; read_clk   ;
; N/A   ; None         ; 7.634 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0] ; data_out_8[0] ; read_clk   ;
; N/A   ; None         ; 7.357 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5] ; data_out_8[5] ; read_clk   ;
; N/A   ; None         ; 7.357 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] ; data_out_8[3] ; read_clk   ;
; N/A   ; None         ; 7.342 ns   ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] ; data_out_8[1] ; read_clk   ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                            ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                                                                                                       ; To Clock  ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.309 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.683 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                                             ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                                             ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.792 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                                              ; read_clk  ;
; N/A           ; None        ; -1.801 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; read_clk  ;
; N/A           ; None        ; -1.828 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; read_clk  ;
; N/A           ; None        ; -1.829 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; read_clk  ;
; N/A           ; None        ; -1.883 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; read_clk  ;
; N/A           ; None        ; -1.887 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; read_clk  ;
; N/A           ; None        ; -1.887 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; read_clk  ;
; N/A           ; None        ; -2.067 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; read_clk  ;
; N/A           ; None        ; -2.081 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; read_clk  ;
; N/A           ; None        ; -2.081 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; read_clk  ;
; N/A           ; None        ; -2.081 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; read_clk  ;
; N/A           ; None        ; -2.081 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; read_clk  ;
; N/A           ; None        ; -2.081 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; read_clk  ;
; N/A           ; None        ; -2.083 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; read_clk  ;
; N/A           ; None        ; -2.087 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; read_clk  ;
; N/A           ; None        ; -2.088 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; read_clk  ;
; N/A           ; None        ; -2.089 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; read_clk  ;
; N/A           ; None        ; -2.089 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; read_clk  ;
; N/A           ; None        ; -2.211 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; read_clk  ;
; N/A           ; None        ; -2.221 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; read_clk  ;
; N/A           ; None        ; -2.233 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; read_clk  ;
; N/A           ; None        ; -2.251 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; read_clk  ;
; N/A           ; None        ; -2.251 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; read_clk  ;
; N/A           ; None        ; -2.256 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; read_clk  ;
; N/A           ; None        ; -2.256 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; read_clk  ;
; N/A           ; None        ; -2.279 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; read_clk  ;
; N/A           ; None        ; -2.279 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; read_clk  ;
; N/A           ; None        ; -2.541 ns ; read_enable  ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; read_clk  ;
; N/A           ; None        ; -3.467 ns ; data_in_4[0] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -3.469 ns ; data_in_4[1] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -3.485 ns ; data_in_4[3] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -3.787 ns ; data_in_4[2] ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -5.380 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[0]                                               ; write_clk ;
; N/A           ; None        ; -5.380 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity8                                                     ; write_clk ;
; N/A           ; None        ; -5.380 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a1                                               ; write_clk ;
; N/A           ; None        ; -5.380 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a0                                               ; write_clk ;
; N/A           ; None        ; -5.380 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a2                                               ; write_clk ;
; N/A           ; None        ; -5.563 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                                                                             ; write_clk ;
; N/A           ; None        ; -5.563 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                                             ; write_clk ;
; N/A           ; None        ; -5.563 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cntr_jvd:cntr_b|pre_hazard[0]                                                           ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[0]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[1]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[2]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[3]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[4]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[6]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                                                              ; write_clk ;
; N/A           ; None        ; -5.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                                             ; write_clk ;
; N/A           ; None        ; -6.008 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[1]                                               ; write_clk ;
; N/A           ; None        ; -6.093 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[2]                                               ; write_clk ;
; N/A           ; None        ; -6.464 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; write_clk ;
; N/A           ; None        ; -6.481 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; write_clk ;
; N/A           ; None        ; -6.526 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_we_reg        ; write_clk ;
; N/A           ; None        ; -6.559 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[5]                                               ; write_clk ;
; N/A           ; None        ; -6.649 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[7]                                               ; write_clk ;
; N/A           ; None        ; -6.650 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[6]                                               ; write_clk ;
; N/A           ; None        ; -6.650 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[4]                                               ; write_clk ;
; N/A           ; None        ; -6.652 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[3]                                               ; write_clk ;
; N/A           ; None        ; -6.730 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; write_clk ;
; N/A           ; None        ; -6.744 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[8]                                               ; write_clk ;
; N/A           ; None        ; -6.751 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[10]                                              ; write_clk ;
; N/A           ; None        ; -6.754 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[9]                                               ; write_clk ;
; N/A           ; None        ; -6.755 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[11]                                              ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; write_clk ;
; N/A           ; None        ; -6.856 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; write_clk ;
; N/A           ; None        ; -6.890 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg0  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg1  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg2  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg3  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg4  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg5  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg6  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg7  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg8  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg9  ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg10 ; write_clk ;
; N/A           ; None        ; -6.918 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_address_reg11 ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; write_clk ;
; N/A           ; None        ; -7.122 ns ; write_enable ; Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; write_clk ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 25 17:00:15 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "read_clk" is an undefined clock
    Info: Assuming node "write_clk" is an undefined clock
Info: Clock "read_clk" has Internal fmax of 182.32 MHz between source register "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]" and destination memory "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]" (period= 5.485 ns)
    Info: + Longest register to memory delay is 5.228 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N13; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]'
        Info: 2: + IC(0.379 ns) + CELL(0.544 ns) = 0.923 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4'
        Info: 3: + IC(1.074 ns) + CELL(0.521 ns) = 2.518 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 3; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6'
        Info: 4: + IC(0.489 ns) + CELL(0.178 ns) = 3.185 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 20; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq'
        Info: 5: + IC(1.359 ns) + CELL(0.684 ns) = 5.228 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]'
        Info: Total cell delay = 1.927 ns ( 36.86 % )
        Info: Total interconnect delay = 3.301 ns ( 63.14 % )
    Info: - Smallest clock skew is 0.060 ns
        Info: + Shortest clock path from clock "read_clk" to destination memory is 2.896 ns
            Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'read_clk'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 106; COMB Node = 'read_clk~clkctrl'
            Info: 3: + IC(0.934 ns) + CELL(0.724 ns) = 2.896 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]'
            Info: Total cell delay = 1.730 ns ( 59.74 % )
            Info: Total interconnect delay = 1.166 ns ( 40.26 % )
        Info: - Longest clock path from clock "read_clk" to source register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'read_clk'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 106; COMB Node = 'read_clk~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X35_Y16_N13; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]'
            Info: Total cell delay = 1.608 ns ( 56.70 % )
            Info: Total interconnect delay = 1.228 ns ( 43.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: Clock "write_clk" has Internal fmax of 176.87 MHz between source register "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]" and destination memory "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg" (period= 5.654 ns)
    Info: + Longest register to memory delay is 5.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N7; Fanout = 6; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]'
        Info: 2: + IC(0.625 ns) + CELL(0.544 ns) = 1.169 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4'
        Info: 3: + IC(0.316 ns) + CELL(0.545 ns) = 2.030 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 4; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~6'
        Info: 4: + IC(0.328 ns) + CELL(0.178 ns) = 2.536 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 74; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2'
        Info: 5: + IC(2.182 ns) + CELL(0.742 ns) = 5.460 ns; Loc. = M4K_X41_Y16; Fanout = 0; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
        Info: Total cell delay = 2.009 ns ( 36.79 % )
        Info: Total interconnect delay = 3.451 ns ( 63.21 % )
    Info: - Smallest clock skew is 0.123 ns
        Info: + Shortest clock path from clock "write_clk" to destination memory is 2.946 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'write_clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'write_clk~clkctrl'
            Info: 3: + IC(0.929 ns) + CELL(0.783 ns) = 2.946 ns; Loc. = M4K_X41_Y16; Fanout = 0; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
            Info: Total cell delay = 1.779 ns ( 60.39 % )
            Info: Total interconnect delay = 1.167 ns ( 39.61 % )
        Info: - Longest clock path from clock "write_clk" to source register is 2.823 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'write_clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'write_clk~clkctrl'
            Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X27_Y11_N7; Fanout = 6; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]'
            Info: Total cell delay = 1.598 ns ( 56.61 % )
            Info: Total interconnect delay = 1.225 ns ( 43.39 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for memory "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg" (data pin = "write_enable", clock pin = "write_clk") is 7.412 ns
    Info: + Longest pin to memory delay is 10.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_T8; Fanout = 3; PIN Node = 'write_enable'
        Info: 2: + IC(6.040 ns) + CELL(0.521 ns) = 7.394 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 74; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2'
        Info: 3: + IC(2.182 ns) + CELL(0.742 ns) = 10.318 ns; Loc. = M4K_X41_Y16; Fanout = 0; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
        Info: Total cell delay = 2.096 ns ( 20.31 % )
        Info: Total interconnect delay = 8.222 ns ( 79.69 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "write_clk" to destination memory is 2.946 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'write_clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'write_clk~clkctrl'
        Info: 3: + IC(0.929 ns) + CELL(0.783 ns) = 2.946 ns; Loc. = M4K_X41_Y16; Fanout = 0; MEM Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
        Info: Total cell delay = 1.779 ns ( 60.39 % )
        Info: Total interconnect delay = 1.167 ns ( 39.61 % )
Info: tco from clock "read_clk" to destination pin "read_empty" through register "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]" is 11.138 ns
    Info: + Longest clock path from clock "read_clk" to source register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'read_clk'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 106; COMB Node = 'read_clk~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X35_Y16_N13; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]'
        Info: Total cell delay = 1.608 ns ( 56.70 % )
        Info: Total interconnect delay = 1.228 ns ( 43.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N13; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]'
        Info: 2: + IC(0.379 ns) + CELL(0.544 ns) = 0.923 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4'
        Info: 3: + IC(1.074 ns) + CELL(0.521 ns) = 2.518 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 3; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6'
        Info: 4: + IC(0.510 ns) + CELL(0.545 ns) = 3.573 ns; Loc. = LCCOMB_X37_Y16_N12; Fanout = 1; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]'
        Info: 5: + IC(1.466 ns) + CELL(2.986 ns) = 8.025 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'read_empty'
        Info: Total cell delay = 4.596 ns ( 57.27 % )
        Info: Total interconnect delay = 3.429 ns ( 42.73 % )
Info: th for register "Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]" (data pin = "read_enable", clock pin = "read_clk") is -1.309 ns
    Info: + Longest clock path from clock "read_clk" to destination register is 2.837 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'read_clk'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 106; COMB Node = 'read_clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X37_Y16_N21; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]'
        Info: Total cell delay = 1.608 ns ( 56.68 % )
        Info: Total interconnect delay = 1.229 ns ( 43.32 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_N10; Fanout = 2; PIN Node = 'read_enable'
        Info: 2: + IC(1.851 ns) + CELL(0.545 ns) = 3.382 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 20; COMB Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq'
        Info: 3: + IC(0.292 ns) + CELL(0.758 ns) = 4.432 ns; Loc. = LCFF_X37_Y16_N21; Fanout = 2; REG Node = 'Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]'
        Info: Total cell delay = 2.289 ns ( 51.65 % )
        Info: Total interconnect delay = 2.143 ns ( 48.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Wed Mar 25 17:00:15 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


