// Seed: 442826562
module module_0;
  initial id_1 = id_1 - (1);
  always #1 @(posedge id_1);
  reg id_2;
  assign module_1.type_2 = 0;
  bit id_3 = !id_2;
  always_ff begin : LABEL_0
    id_2 = -1;
  end
  wire id_4;
  assign id_2 = id_3;
  assign id_3 = id_2;
  task id_5(input id_6 = -1 ^ 1);
    id_3 <= -1;
  endtask
  wire id_7, id_8;
  wire id_9;
  id_10 :
  assert property (@(*) id_4)
  else #1 id_5 <= -1;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output uwire id_8,
    input tri id_9,
    output tri id_10,
    output tri0 id_11,
    input wor id_12,
    output wire id_13,
    output supply0 id_14,
    id_17,
    input tri0 id_15
);
  wire id_18;
  module_0 modCall_1 ();
endmodule
