// Seed: 1188068010
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3
    , id_12,
    output tri id_4,
    input supply0 id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri id_10
);
  logic id_13;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output logic id_2,
    input wire id_3,
    output logic id_4,
    output wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    output supply1 id_17,
    input wand id_18
);
  assign id_14 = (1'b0);
  module_0 modCall_1 (
      id_18,
      id_15,
      id_6,
      id_16,
      id_0,
      id_3,
      id_17,
      id_11,
      id_18,
      id_0,
      id_18
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = (1) & -1'b0;
  always id_2 <= -1;
  always id_4 = 1'b0;
  wire id_20;
endmodule
